---
cells:
  -
    name: versal_aie
    cells:
      -
        name: vsi_common_driver_0
        pins:
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "0"
              AWUSER_WIDTH: "0"
              BUSER_WIDTH: "0"
              CLK_DOMAIN: ""
              DATA_WIDTH: "32"
              FREQ_HZ: "100000000"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "0"
              HAS_PROT: "0"
              HAS_QOS: "0"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "1"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              NUM_READ_OUTSTANDING: "2"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "2"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: M_AXI
              PATH: /versal_aie/vsi_common_driver_0/M_AXI
            extra_props:
              destination: /versal_fabric/ai_engine_0/S01_AXI
              CONTEXT: versal_aie
              connection_path: /versal_aie/M_AXI /versal_fabric/S01_AXI /versal_fabric/ai_engine_0/S01_AXI
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0000000000000000
              RANGE: 0x00010000000000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 32
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: -1
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 32
                OFFSET: 0x0000000000000000
                RANGE: 0x00010000000000000000
                PROTOCOL: AXI4
          -
            config:

            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: vsi.com:interface:platform_rtl:1.0
              NAME: PLATFORM
              PATH: /versal_aie/vsi_common_driver_0/PLATFORM
            extra_props:
              destination: 
              CONTEXT: versal_aie
              connection_path: 
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 
              i_param:
                type: vsi::platform_rtl()
        parameters:
          config:
            C_M_AXI_DATA_WIDTH:
              type: long
              value: 32
            C_M_AXI_ADDR_WIDTH:
              type: long
              value: 64
            C_M_AXI_ID_WIDTH:
              type: long
              value: 1
            Component_Name:
              type: string
              value: vck190_base_platform_vsi_common_driver_0_0
            driver_library_name:
              type: string
              value: vsi_driver.ko
            device_id:
              type: string
              value: 0x7028
            pcie_ctl_address:
              type: bitString
              value: 0x88000000
            int_ctlr_address:
              type: bitString
              value: 0x80000000
            lod_ctlr_address:
              type: bitString
              value: 0x8000A000
            major:
              type: long
              value: 255
            DEVICE_DRIVER:
              type: bool
              value: true
            DRIVER_NAME_PARAM:
              type: string
              value: driver_library_name
            driver_type:
              type: long
              value: 0
            cdma_2_address:
              type: bitString
              value: 0x80002000
            cdma_3_address:
              type: bitString
              value: 0x80003000
            cdma_4_address:
              type: bitString
              value: 0x80004000
            dma_system_size:
              type: long
              value: 1048576
            dma_file_size:
              type: long
              value: 4096
            dma_byte_width:
              type: long
              value: 8
            back_pressure:
              type: bool
              value: true
            axi2pcie_bar0_size:
              type: bitString
              value: 0x00200000
            vendor_id:
              type: string
              value: 0x10ee
            pcie_use_xdma:
              type: bool
              value: false
            cdma_1_address:
              type: bitString
              value: 0x80001000
            num_cdma:
              type: long
              value: 1
            pcie_bar_address:
              type: string
              value: 0x80000000
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: vsi_common_driver_0
            PATH:
              type: string
              value: /versal_aie/vsi_common_driver_0
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: vsi.com:vsi_software_lib:vsi_common_driver:1.0
          extra_props:

      -
        name: vsi_context_versal_aie
        pins:

        parameters:
          config:
            Component_Name:
              type: string
              value: vck190_base_platform_vsi_context_versal_aie_0
            type:
              type: long
              value: 1
            cpu_type:
              type: long
              value: 5
            num_cpus:
              type: long
              value: 1
            OS:
              type: string
              value: Linux
            language:
              type: string
              value: aicore
            fpga_part:
              type: string
              value: null
            fpga_board:
              type: string
              value: null
            fpga_family:
              type: string
              value: null
            impl_strategy:
              type: string
              value: default
            load_on_demand:
              type: bool
              value: false
            prebuild_petalinux:
              type: string
              value: 
            cosimulation:
              type: bool
              value: false
            no_hls_optimization:
              type: bool
              value: false
            ip_build_in:
              type: bool
              value: false
            vsi_context:
              type: bool
              value: true
            use_xdma:
              type: bool
              value: false
            no_dma:
              type: bool
              value: false
            is_main:
              type: bool
              value: false
            cc_prefix:
              type: string
              value: null
            use_opencv:
              type: bool
              value: false
            use_v4l:
              type: bool
              value: false
            sysroot:
              type: string
              value: 
            is_cc:
              type: bool
              value: false
            is_platform:
              type: bool
              value: true
            is_system_gui:
              type: bool
              value: false
            target_platform:
              type: string
              value: standard
            rt_build_type:
              type: string
              value: 1
            sw_simulator:
              type: long
              value: 1
            test_iteration:
              type: long
              value: -1
            AI_topology:
              type: string
              value: VC1902
            use_plaic:
              type: bool
              value: false
            trace_frequency:
              type: long
              value: 50
            c_compiler_options:
              type: string
              value: 
            cc_compiler_options:
              type: string
              value: 
            include_directories:
              type: string
              value: 
            library_directories:
              type: string
              value: 
            shared_libraries:
              type: string
              value: 
            archive_libraries:
              type: string
              value: 
            build_output:
              type: string
              value: binary
            map_exposed:
              type: string
              value: api
            map_port:
              type: long
              value: 1999
            python_version:
              type: string
              value: 2
            java_home:
              type: string
              value: 
            java_class_path:
              type: string
              value: 
            trace_poll_timer:
              type: long
              value: 100000
            trace_divisor:
              type: long
              value: 8
            current_platform:
              type: string
              value: 
            hostname:
              type: string
              value: localhost
            platform_power:
              type: string
              value: 0
            simulator:
              type: long
              value: 1
            syn_src_dir:
              type: string
              value: 
            design_top:
              type: string
              value: 
            sim_src_dir:
              type: string
              value: 
            defines:
              type: string
              value: 
            sim_incl_dirs:
              type: string
              value: 
            syn_incl_dirs:
              type: string
              value: 
            sim_file_list:
              type: string
              value: 
            sim_lib_list:
              type: string
              value: 
            sim_comp_xtra:
              type: string
              value: 
            sim_run_xtra:
              type: string
              value: 
            sim_comp_lib:
              type: string
              value: 
            platform_post_tcl:
              type: string
              value: 
            system_post_tcl:
              type: string
              value: 
            synth_pre_tcl:
              type: string
              value: 
            synth_post_tcl:
              type: string
              value: 
            hard_gen_post_tcl:
              type: string
              value: 
            default_fifo_size:
              type: long
              value: 4096
            use_uram_size:
              type: long
              value: 65536
            reserve_crs:
              type: long
              value: 3
            synthesis_mode:
              type: long
              value: 1
            LOGO_FILE:
              type: string
              value: data/vsi_context_ai.png
            VPP_PLATFORM_INTERFACES:
              type: string
              value: 
            VPP_IMPORT_FILE:
              type: string
              value: 
            IMPORT_BUTTON:
              type: string
              value: 
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: vsi_context_versal_aie
            PATH:
              type: string
              value: /versal_aie/vsi_context_versal_aie
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: vsi.com:platform:vsi_context:1.0
          extra_props:
            constraint_files:
              type: string
              value: 
            ip_repo_paths:
              type: string
              value: /home/matt/projects/vsi/staging/common/ip_repo
            repo_paths:
              type: string
              value: /home/matt/projects/vsi/staging/common/data
            cosimulation:
              type: string
              value: false
            cpu_type_name:
              type: string
              value: aie
  -
    name: versal_fabric
    cells:
      -
        name: CIPS_0
        pins:
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "noc"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_axi_noc_axi0_clk"
              DATA_WIDTH: "128"
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INDEX: "0"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "ps_nci"
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_NCI_TO_NOC_NMU"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: FPD_AXI_NOC_0
              PATH: /versal_fabric/CIPS_0/FPD_AXI_NOC_0
            extra_props:
              destination: /versal_fabric/cips_noc/S04_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/S04_AXI
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/CIPS_0/fpd_axi_noc_axi0_clk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_axi_noc_axi0_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x00000000
              RANGE: 0x80000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x00000000
                RANGE: 0x80000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "noc"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_axi_noc_axi1_clk"
              DATA_WIDTH: "128"
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INDEX: "1"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "ps_nci"
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_NCI_TO_NOC_NMU"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: FPD_AXI_NOC_1
              PATH: /versal_fabric/CIPS_0/FPD_AXI_NOC_1
            extra_props:
              destination: /versal_fabric/cips_noc/S05_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/S05_AXI
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/CIPS_0/fpd_axi_noc_axi1_clk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_axi_noc_axi1_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x00000000
              RANGE: 0x80000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x00000000
                RANGE: 0x80000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "noc"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi0_clk"
              DATA_WIDTH: "128"
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INDEX: "0"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "ps_cci"
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_CCI_TO_NOC_NMU"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: FPD_CCI_NOC_0
              PATH: /versal_fabric/CIPS_0/FPD_CCI_NOC_0
            extra_props:
              destination: /versal_fabric/cips_noc/S00_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/S00_AXI
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi0_clk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi0_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x00000000
              RANGE: 0x80000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x00000000
                RANGE: 0x80000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "noc"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi1_clk"
              DATA_WIDTH: "128"
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INDEX: "1"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "ps_cci"
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_CCI_TO_NOC_NMU"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: FPD_CCI_NOC_1
              PATH: /versal_fabric/CIPS_0/FPD_CCI_NOC_1
            extra_props:
              destination: /versal_fabric/cips_noc/S01_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/S01_AXI
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi1_clk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi1_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x00000000
              RANGE: 0x80000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x00000000
                RANGE: 0x80000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "noc"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi2_clk"
              DATA_WIDTH: "128"
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INDEX: "2"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "ps_cci"
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_CCI_TO_NOC_NMU"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: FPD_CCI_NOC_2
              PATH: /versal_fabric/CIPS_0/FPD_CCI_NOC_2
            extra_props:
              destination: /versal_fabric/cips_noc/S02_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/S02_AXI
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi2_clk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi2_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x00000000
              RANGE: 0x80000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x00000000
                RANGE: 0x80000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "noc"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi3_clk"
              DATA_WIDTH: "128"
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INDEX: "3"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "ps_cci"
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_CCI_TO_NOC_NMU"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: FPD_CCI_NOC_3
              PATH: /versal_fabric/CIPS_0/FPD_CCI_NOC_3
            extra_props:
              destination: /versal_fabric/cips_noc/S03_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/S03_AXI
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi3_clk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi3_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x00000000
              RANGE: 0x80000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x00000000
                RANGE: 0x80000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "noc"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_lpd_axi_noc_clk"
              DATA_WIDTH: "128"
              FREQ_HZ: "374996246"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INDEX: "0"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "ps_rpu"
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_RPU_TO_NOC_NMU"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: LPD_AXI_NOC_0
              PATH: /versal_fabric/CIPS_0/LPD_AXI_NOC_0
            extra_props:
              destination: /versal_fabric/cips_noc/S06_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/S06_AXI
              FREQ_HZ: 374996246
              ASSOCIATED_CLOCK: /versal_fabric/CIPS_0/lpd_axi_noc_clk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/lpd_axi_noc_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x00000000
              RANGE: 0x80000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 374996246
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x00000000
                RANGE: 0x80000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "44"
              ARUSER_WIDTH: "16"
              AWUSER_WIDTH: "16"
              BUSER_WIDTH: "0"
              CATEGORY: "pl"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              DATA_WIDTH: "128"
              FREQ_HZ: "149998500"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "ps"
              NUM_READ_OUTSTANDING: "2"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "2"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: M_AXI_LPD
              PATH: /versal_fabric/CIPS_0/M_AXI_LPD
            extra_props:
              destination: /versal_fabric/common_interface_0/S_AXI_1
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/common_interface_0/S_AXI_1 /versal_fabric/common_interface_0/in_stage/S_AXI_1 /versal_fabric/common_interface_0/in_stage/cdma_intcon/S00_AXI /versal_fabric/common_interface_0/in_stage/DMA_1 /versal_fabric/common_interface_0/cdma_cell1/S_AXI_LITE /versal_fabric/common_interface_0/cdma_cell1/axi_cdma_inst/S_AXI_LITE
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/CIPS_0/m_axi_lpd_aclk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x80000000
              RANGE: 0x20000000
              ADDR_WIDTH: 44
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 149998500
                ADDRESS_WIDTH: 44
                DATA_WIDTH: 128
                OFFSET: 0x80000000
                RANGE: 0x20000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "16"
              CATEGORY: "noc"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_pmc_axi_noc_axi0_clk"
              DATA_WIDTH: "128"
              FREQ_HZ: "400000000"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "1"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              HD_TANDEM: "0"
              ID_WIDTH: "16"
              INDEX: "0"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "ps_pmc"
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_PMC_TO_NOC_NMU"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              SLR_INDEX: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: PMC_NOC_AXI_0
              PATH: /versal_fabric/CIPS_0/PMC_NOC_AXI_0
            extra_props:
              destination: /versal_fabric/cips_noc/S07_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/S07_AXI
              FREQ_HZ: 400000000
              ASSOCIATED_CLOCK: /versal_fabric/CIPS_0/pmc_axi_noc_axi0_clk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/pmc_axi_noc_axi0_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x00000000
              RANGE: 0x80000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 400000000
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x00000000
                RANGE: 0x80000000
                PROTOCOL: AXI4
          -
            config:
              ASSOCIATED_BUSIF: "FPD_AXI_NOC_0"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_axi_noc_axi0_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_NCI_TO_NOC_NMU"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/CIPS_0/fpd_axi_noc_axi0_clk
              NAME: fpd_axi_noc_axi0_clk
            extra_props:
              destination:
                - /versal_fabric/cips_noc/aclk4
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_axi_noc_axi0_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "FPD_AXI_NOC_1"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_axi_noc_axi1_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_NCI_TO_NOC_NMU"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/CIPS_0/fpd_axi_noc_axi1_clk
              NAME: fpd_axi_noc_axi1_clk
            extra_props:
              destination:
                - /versal_fabric/cips_noc/aclk5
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_axi_noc_axi1_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "FPD_CCI_NOC_0"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi0_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_CCI_TO_NOC_NMU"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/CIPS_0/fpd_cci_noc_axi0_clk
              NAME: fpd_cci_noc_axi0_clk
            extra_props:
              destination:
                - /versal_fabric/cips_noc/aclk0
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_cci_noc_axi0_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "FPD_CCI_NOC_1"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi1_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_CCI_TO_NOC_NMU"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/CIPS_0/fpd_cci_noc_axi1_clk
              NAME: fpd_cci_noc_axi1_clk
            extra_props:
              destination:
                - /versal_fabric/cips_noc/aclk1
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_cci_noc_axi1_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "FPD_CCI_NOC_2"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi2_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_CCI_TO_NOC_NMU"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/CIPS_0/fpd_cci_noc_axi2_clk
              NAME: fpd_cci_noc_axi2_clk
            extra_props:
              destination:
                - /versal_fabric/cips_noc/aclk2
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_cci_noc_axi2_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "FPD_CCI_NOC_3"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi3_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_CCI_TO_NOC_NMU"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/CIPS_0/fpd_cci_noc_axi3_clk
              NAME: fpd_cci_noc_axi3_clk
            extra_props:
              destination:
                - /versal_fabric/cips_noc/aclk3
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_cci_noc_axi3_clk
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 93
              RIGHT: 0
              TYPE: undef
              PATH: /versal_fabric/CIPS_0/gem0_tsu_timer_cnt
              NAME: gem0_tsu_timer_cnt
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "LPD_AXI_NOC_0"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_lpd_axi_noc_clk"
              FREQ_HZ: "374996246"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_RPU_TO_NOC_NMU"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/CIPS_0/lpd_axi_noc_clk
              NAME: lpd_axi_noc_clk
            extra_props:
              destination:
                - /versal_fabric/cips_noc/aclk6
              CONTEXT: versal_fabric
              FREQ_HZ: 374996246
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/lpd_axi_noc_clk
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: undef
              PATH: /versal_fabric/CIPS_0/lpd_swdt_gwdt_ws0
              NAME: lpd_swdt_gwdt_ws0
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: undef
              PATH: /versal_fabric/CIPS_0/lpd_swdt_gwdt_ws1
              NAME: lpd_swdt_gwdt_ws1
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: undef
              PATH: /versal_fabric/CIPS_0/lpd_swdt_wwdt_irq
              NAME: lpd_swdt_wwdt_irq
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: undef
              PATH: /versal_fabric/CIPS_0/lpd_swdt_wwdt_reset
              NAME: lpd_swdt_wwdt_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: undef
              PATH: /versal_fabric/CIPS_0/lpd_swdt_wwdt_reset_pending
              NAME: lpd_swdt_wwdt_reset_pending
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "M_AXI_LPD"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/CIPS_0/m_axi_lpd_aclk
              NAME: m_axi_lpd_aclk
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_out1
              CONTEXT: versal_fabric
              FREQ_HZ: 149998500
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out1
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: ""
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_pl0_ref_clk"
              FREQ_HZ: "199998001"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/CIPS_0/pl0_ref_clk
              NAME: pl0_ref_clk
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_in1
              CONTEXT: versal_fabric
              FREQ_HZ: 199998001
              DIRECTNAME: clk_0
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/pl0_ref_clk
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/CIPS_0/pl0_resetn
              NAME: pl0_resetn
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/resetn
                - /versal_fabric/psr_100mhz/ext_reset_in
                - /versal_fabric/psr_200mhz/ext_reset_in
                - /versal_fabric/psr_300mhz/ext_reset_in
                - /versal_fabric/psr_400mhz/ext_reset_in
              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              PortWidth: "1"
              SENSITIVITY: "LEVEL_HIGH"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/CIPS_0/pl_ps_irq0
              NAME: pl_ps_irq0
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              PortWidth: "1"
              SENSITIVITY: "LEVEL_HIGH"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/CIPS_0/pl_ps_irq1
              NAME: pl_ps_irq1
            extra_props:
              destination:
                - /versal_fabric/common_interface_0/irq_o
              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              PortWidth: "1"
              SENSITIVITY: "LEVEL_HIGH"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/CIPS_0/pl_ps_irq2
              NAME: pl_ps_irq2
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "PMC_NOC_AXI_0"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_pmc_axi_noc_axi0_clk"
              FREQ_HZ: "400000000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "PS_PMC_TO_NOC_NMU"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/CIPS_0/pmc_axi_noc_axi0_clk
              NAME: pmc_axi_noc_axi0_clk
            extra_props:
              destination:
                - /versal_fabric/cips_noc/aclk7
              CONTEXT: versal_fabric
              FREQ_HZ: 400000000
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/pmc_axi_noc_axi0_clk
              driverrst: 
        parameters:
          config:
            PS_PMC_CONFIG:
              type: string
              value: CLOCK_MODE Custom DESIGN_MODE 1 PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_CFU_REF_CTRL_DIVISOR0 4 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 99.999001 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 949.990479 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 114 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 199.998001 PMC_CRP_PL0_REF_CTRL_DIVISOR0 6 PMC_CRP_PL0_REF_CTRL_FREQMHZ 200 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_DIVISOR0 3 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 72 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 2 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 199.998001 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 6 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 199.998001 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1199.988037 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Unassigned}} PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Unassigned}} PMC_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pulldown} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO48 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO49 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Unassigned}} PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Unassigned}} PMC_MIO_TREE_PERIPHERALS {QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#Loopback Clk#QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#SD1/eMMC1#SD1/eMMC1#SD1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#GPIO 1###CANFD1#CANFD1#UART 0#UART 0#LPD_I2C1#LPD_I2C1#LPD_I2C0#LPD_I2C0#GPIO 1#GPIO 1##SD1/eMMC1#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem0#Gem0} PMC_MIO_TREE_SIGNALS qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b#qspi_lpbk#qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk#usb2phy_reset#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_tx_data[2]#ulpi_tx_data[3]#ulpi_clk#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_dir#ulpi_stp#ulpi_nxt#clk#dir1/data[7]#detect#cmd#data[0]#data[1]#data[2]#data[3]#sel/data[4]#dir_cmd/data[5]#dir0/data[6]#gpio_1_pin[37]###phy_tx#phy_rx#rxd#txd#scl#sda#scl#sda#gpio_1_pin[48]#gpio_1_pin[49]##buspwr/rst#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem0_mdc#gem0_mdio PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_DATA_TRANSFER_MODE 8Bit PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} PMC_SD1_SLOT_TYPE {SD 3.0} PMC_SD1_SPEED_MODE {high speed} PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PMC_NOC_AXI0 1 PSPMC_MANUAL_CLK_ENABLE 1 PS_BOARD_INTERFACE Custom PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} PS_CRF_ACPU_CTRL_ACT_FREQMHZ 999.989990 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 4 PS_CRF_APLL_CTRL_FBDIV 120 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 299.997009 PS_CRF_DBG_FPD_CTRL_DIVISOR0 2 PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 99.999001 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 6 PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 499.994995 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL APLL PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 149.998505 PS_CRL_CAN1_REF_CTRL_DIVISOR0 4 PS_CRL_CAN1_REF_CTRL_FREQMHZ 150 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 474.995239 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 2 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 775 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL NPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 374.996246 PS_CRL_CPU_R5_CTRL_DIVISOR0 2 PS_CRL_CPU_R5_CTRL_SRCSEL RPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 299.997009 PS_CRL_DBG_LPD_CTRL_DIVISOR0 2 PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 299.997009 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 2 PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 124.998749 PS_CRL_GEM0_REF_CTRL_DIVISOR0 6 PS_CRL_GEM0_REF_CTRL_SRCSEL RPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 124.998749 PS_CRL_GEM1_REF_CTRL_DIVISOR0 6 PS_CRL_GEM1_REF_CTRL_SRCSEL RPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 249.997498 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 3 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL RPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_I2C0_REF_CTRL_DIVISOR0 6 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_I2C1_REF_CTRL_DIVISOR0 6 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 3 PS_CRL_IOU_SWITCH_CTRL_SRCSEL RPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 6 PS_CRL_LPD_LSBUS_CTRL_SRCSEL PPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 374.996246 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 299.997009 PS_CRL_PSM_REF_CTRL_DIVISOR0 2 PS_CRL_PSM_REF_CTRL_SRCSEL PPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 4 PS_CRL_RPLL_CTRL_FBDIV 90 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 3 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 6 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL PPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_UART0_REF_CTRL_DIVISOR0 6 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 19.999800 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 30 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 60 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 100 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 100 PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} PS_GEM0_ROUTE_THROUGH_FPD 1 PS_GEM1_ROUTE_THROUGH_FPD 1 PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 1 PS_GEN_IPI1_MASTER R5_0 PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI2_MASTER R5_1 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_ENABLE 1 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_ENABLE 1 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PSM_ENABLE 1 PS_GPIO2_MIO_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 25}}} PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 1} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO1 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO14 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO15 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO16 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO17 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO2 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO3 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO4 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NUM_FABRIC_RESETS 1 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PL_CONNECTIVITY_MODE Custom PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_TTC0_PERIPHERAL_ENABLE 1 PS_TTC0_REF_CTRL_ACT_FREQMHZ 99.999001 PS_TTC0_REF_CTRL_FREQMHZ 99.999001 PS_TTC1_PERIPHERAL_ENABLE 1 PS_TTC1_REF_CTRL_ACT_FREQMHZ 99.999001 PS_TTC1_REF_CTRL_FREQMHZ 99.999001 PS_TTC2_PERIPHERAL_ENABLE 1 PS_TTC2_REF_CTRL_ACT_FREQMHZ 99.999001 PS_TTC2_REF_CTRL_FREQMHZ 99.999001 PS_TTC3_PERIPHERAL_ENABLE 1 PS_TTC3_REF_CTRL_ACT_FREQMHZ 99.999001 PS_TTC3_REF_CTRL_FREQMHZ 99.999001 PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} PS_USE_FPD_AXI_NOC0 1 PS_USE_FPD_AXI_NOC1 1 PS_USE_FPD_CCI_NOC 1 PS_USE_M_AXI_FPD 0 PS_USE_M_AXI_LPD 1 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_LPD_AXI0 1 PS_USE_PMCPL_CLK0 1 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 99.999001 PS_WDT0_REF_CTRL_FREQMHZ 99.999001 PS_WDT0_REF_CTRL_SEL APB PS_WWDT0_CLK {{ENABLE 0} {IO APB}} PS_WWDT0_PERIPHERAL {{ENABLE 1} {IO EMIO}} SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0
            PS_PMC_CONFIG_APPLIED:
              type: long
              value: 1
            CPM_CONFIG:
              type: string
              value: CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_PCIE0_MODES None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_PF0_CLASS_CODE 58000 CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERFACE_VALUE 00
            CLOCK_MODE:
              type: string
              value: Custom
            PS_PL_CONNECTIVITY_MODE:
              type: string
              value: Custom
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: tlm rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl_tlm
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: CIPS_0
            PATH:
              type: string
              value: /versal_fabric/CIPS_0
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: tlm
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: xilinx.com:ip:versal_cips:3.2
          extra_props:

      -
        name: NOC_1
        pins:
          -
            config:
              APERTURES: ""
              AXI_ARBITRATION_SCHEME: "TDM"
              BURST_LENGTH: "8"
              CAN_DEBUG: "false"
              CAS_LATENCY: "11"
              CAS_WRITE_LATENCY: "11"
              CATEGORY: ""
              CS_ENABLED: "true"
              CUSTOM_PARTS: ""
              DATA_MASK_ENABLED: "true"
              DATA_WIDTH: "8"
              MEMORY_PART: ""
              MEMORY_TYPE: "COMPONENTS"
              MEM_ADDR_MAP: "ROW_COLUMN_BANK"
              MY_CATEGORY: "pl"
              NOC_ID: "-1"
              NOC_PARAMS: ""
              PHYSICAL_LOC: ""
              REGION: ""
              SLOT: "Single"
              TIMEPERIOD_PS: "1250"
              VC_MAP: ""
              WRITE_BUFFER_SIZE: "80"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:ddr4_rtl:1.0
              NAME: CH0_DDR4_0
              PATH: /versal_fabric/NOC_1/CH0_DDR4_0
            extra_props:
              destination: //ddr4_dimm1
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/ddr4_dimm1 /ddr4_dimm1
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: 8
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: true
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 1
              bandwidth: 0
              i_param:
                type: xilinx::ddr4_rtl()
          -
            config:
              ADDR_WIDTH: "64"
              CATEGORY: "pl"
              COMPUTED_STRATEGY: "load"
              CONNECTIONS: "MC_0 { read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}}"
              DEST_IDS: ""
              INI_STRATEGY: "auto"
              MY_CATEGORY: "pl"
              NOC_PARAMS: ""
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              REGION: ""
              REMAPS: ""
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              WRITE_BUFFER_SIZE: "80"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:inimm_rtl:1.0
              NAME: S00_INI
              PATH: /versal_fabric/NOC_1/S00_INI
            extra_props:
              destination: /versal_fabric/cips_noc/M00_INI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/M00_INI
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x800000000
              ADDR_WIDTH: 64
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::inimm_rtl()
          -
            config:
              CAN_DEBUG: "false"
              FREQ_HZ: "200000000"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:diff_clock_rtl:1.0
              NAME: sys_clk0
              PATH: /versal_fabric/NOC_1/sys_clk0
            extra_props:
              destination: //ddr4_dimm1_sma_clk
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/ddr4_dimm1_sma_clk /ddr4_dimm1_sma_clk
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: true
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 1
              bandwidth: 0
              i_param:
                type: xilinx::diff_clock_rtl()
        parameters:
          config:
            Component_Name:
              type: string
              value: vck190_base_platform_NOC_1_0
            NUM_SI:
              type: long
              value: 0
            NUM_HBM_BLI:
              type: long
              value: -1
            BLI_NAMES:
              type: string
              value: 
            NUM_MI:
              type: long
              value: 0
            NUM_NSI:
              type: long
              value: 1
            NUM_NMI:
              type: long
              value: 0
            NUM_CLKS:
              type: long
              value: 0
            SI_DESTID_PINS:
              type: string
              value: 
            BLI_DESTID_PINS:
              type: string
              value: 
            SI_SIDEBAND_PINS:
              type: string
              value: 
            MI_SIDEBAND_PINS:
              type: string
              value: 
            HBM_SIDEBAND_PINS:
              type: string
              value: 
            SI_USR_INTR_PINS:
              type: string
              value: 
            MI_USR_INTR_PINS:
              type: string
              value: 
            MI_INFO_PINS:
              type: string
              value: 
            SI_NAMES:
              type: string
              value: 
            MI_NAMES:
              type: string
              value: 
            NSI_NAMES:
              type: string
              value: 
            NMI_NAMES:
              type: string
              value: 
            CLK_NAMES:
              type: string
              value: 
            NUM_MC:
              type: long
              value: 1
            NUM_MCP:
              type: long
              value: 1
            MC_GUI:
              type: long
              value: 0
            MC_INTERLEAVE_SIZE:
              type: long
              value: 128
            MC_BOARD_INTRF_EN:
              type: bool
              value: true
            MC0_FLIPPED_PINOUT:
              type: bool
              value: false
            MC1_FLIPPED_PINOUT:
              type: bool
              value: false
            MC2_FLIPPED_PINOUT:
              type: bool
              value: false
            MC3_FLIPPED_PINOUT:
              type: bool
              value: false
            MC0_CONFIG_NUM:
              type: string
              value: config17
            MC1_CONFIG_NUM:
              type: string
              value: config17
            MC2_CONFIG_NUM:
              type: string
              value: config17
            MC3_CONFIG_NUM:
              type: string
              value: config17
            CH0_DDR4_0_BOARD_INTERFACE:
              type: string
              value: ddr4_dimm1
            CH0_DDR4_1_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_DDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_DDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_0_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_1_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_LPDDR4_0_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_LPDDR4_1_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_LPDDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_LPDDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_LPDDR4_0_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_LPDDR4_1_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_LPDDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_LPDDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            sys_clk0_BOARD_INTERFACE:
              type: string
              value: ddr4_dimm1_sma_clk
            sys_clk1_BOARD_INTERFACE:
              type: string
              value: Custom
            sys_clk2_BOARD_INTERFACE:
              type: string
              value: Custom
            sys_clk3_BOARD_INTERFACE:
              type: string
              value: Custom
            HBM_NUM_CHNL:
              type: long
              value: 0
            HBM_START_CHNL:
              type: long
              value: 0
            HBM_START_PHYSICAL_CHNL:
              type: long
              value: -1
            HBM_STACKS:
              type: long
              value: 0
            HBM_CHNL_PARAM:
              type: long
              value: 0
            HBM_CTRL_PHY_MODE:
              type: string
              value: Controller_and_Physical_Layer
            HBM_NUM_PHY:
              type: long
              value: 0
            HBM_START_PHY:
              type: long
              value: 0
            HBM_REF_CLK_SELECTION:
              type: string
              value: Internal
            HBM_EXT_REFCLK_IO_STANDARD:
              type: string
              value: NONE
            HBM_CHNL_EN_0:
              type: bool
              value: false
            HBM_CHNL_EN_1:
              type: bool
              value: false
            HBM_CHNL_EN_2:
              type: bool
              value: false
            HBM_CHNL_EN_3:
              type: bool
              value: false
            HBM_CHNL_EN_4:
              type: bool
              value: false
            HBM_CHNL_EN_5:
              type: bool
              value: false
            HBM_CHNL_EN_6:
              type: bool
              value: false
            HBM_CHNL_EN_7:
              type: bool
              value: false
            HBM_CHNL_EN_8:
              type: bool
              value: false
            HBM_CHNL_EN_9:
              type: bool
              value: false
            HBM_CHNL_EN_10:
              type: bool
              value: false
            HBM_CHNL_EN_11:
              type: bool
              value: false
            HBM_CHNL_EN_12:
              type: bool
              value: false
            HBM_CHNL_EN_13:
              type: bool
              value: false
            HBM_CHNL_EN_14:
              type: bool
              value: false
            HBM_CHNL_EN_15:
              type: bool
              value: false
            HBM_AUTO_POPULATE:
              type: string
              value: yes
            HBM_MEMORY_FREQ0:
              type: long
              value: 1600
            HBM_REF_CLK_FREQ0:
              type: float
              value: 100.000
            HBM_MEMORY_FREQ1:
              type: long
              value: 1600
            HBM_REF_CLK_FREQ1:
              type: float
              value: 100.000
            HBM_STACK0_CONFIG:
              type: string
              value: 
            HBM_CHNL0_CONFIG:
              type: string
              value: 
            HBM_CHNL1_CONFIG:
              type: string
              value: 
            HBM_CHNL2_CONFIG:
              type: string
              value: 
            HBM_CHNL3_CONFIG:
              type: string
              value: 
            HBM_CHNL4_CONFIG:
              type: string
              value: 
            HBM_CHNL5_CONFIG:
              type: string
              value: 
            HBM_CHNL6_CONFIG:
              type: string
              value: 
            HBM_CHNL7_CONFIG:
              type: string
              value: 
            HBM_CHNL8_CONFIG:
              type: string
              value: 
            HBM_CHNL9_CONFIG:
              type: string
              value: 
            HBM_CHNL10_CONFIG:
              type: string
              value: 
            HBM_CHNL11_CONFIG:
              type: string
              value: 
            HBM_CHNL12_CONFIG:
              type: string
              value: 
            HBM_CHNL13_CONFIG:
              type: string
              value: 
            HBM_CHNL14_CONFIG:
              type: string
              value: 
            HBM_CHNL15_CONFIG:
              type: string
              value: 
            HBM_AP_BASE_CONFIG:
              type: string
              value: HBM_CHNL0_CONFIG
            HBM_DENSITY_PER_CHNL:
              type: string
              value: 1GB
            HBM_PHY_EN_0:
              type: bool
              value: false
            HBM_PHY_EN_1:
              type: bool
              value: false
            HBM_PHY_EN_2:
              type: bool
              value: false
            HBM_PHY_EN_3:
              type: bool
              value: false
            HBM_PHY_EN_4:
              type: bool
              value: false
            HBM_PHY_EN_5:
              type: bool
              value: false
            HBM_PHY_EN_6:
              type: bool
              value: false
            HBM_PHY_EN_7:
              type: bool
              value: false
            HBM_PHY_EN_8:
              type: bool
              value: false
            HBM_PHY_EN_9:
              type: bool
              value: false
            HBM_PHY_EN_10:
              type: bool
              value: false
            HBM_PHY_EN_11:
              type: bool
              value: false
            HBM_PHY_EN_12:
              type: bool
              value: false
            HBM_PHY_EN_13:
              type: bool
              value: false
            HBM_PHY_EN_14:
              type: bool
              value: false
            HBM_PHY_EN_15:
              type: bool
              value: false
            HBM_FCV_PARAM:
              type: string
              value: Disable
            HBM_MEMORY_MODEL:
              type: string
              value: xilinx_responder
            HBM_PHYIO_CNTRL_BLOCK:
              type: bool
              value: false
            HBM_ST0_EN:
              type: bool
              value: false
            HBM_ST1_EN:
              type: bool
              value: false
            HBM_SIMULATION_MODE:
              type: string
              value: BFM
            HBM_DFI_CLK_DIV2_EN:
              type: bool
              value: false
            HBM_HPLL_TEST_PORTS_EN:
              type: bool
              value: false
            HBM_PHY_DEBUG_PORTS_EN:
              type: bool
              value: false
            HBM_GBL_REF_RST_EN:
              type: bool
              value: false
            HBM_VNC_EN:
              type: bool
              value: false
            HBM_OVERWRITE_PORTCONTROL_REG:
              type: bool
              value: false
            MC_NAME:
              type: string
              value: MC
            LOGO_FILE:
              type: string
              value: data/noc_mc.png
            CONTROLLERTYPE:
              type: string
              value: DDR4_SDRAM
            USER_NPI_REG_MC_NSU_0_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_0_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_0_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_0_W_EGR:
              type: bitString
              value: 0x00010100
            USER_NPI_REG_MC_NSU_1_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_1_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_1_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_1_W_EGR:
              type: bitString
              value: 0x00010100
            USER_NPI_REG_MC_NSU_2_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_2_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_2_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_2_W_EGR:
              type: bitString
              value: 0x00010100
            USER_NPI_REG_MC_NSU_3_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_3_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_3_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_3_W_EGR:
              type: bitString
              value: 0x00010100
            MC_XPLL_MODE:
              type: string
              value: VarRxVarTx
            MC_XPLL_CLKOUT1_PH_CTRL:
              type: bitString
              value: 0x3
            MC_XPLL_CLKOUT2_PH_CTRL:
              type: bitString
              value: 0x1
            MC_XPLL_DSKW_DLY1:
              type: long
              value: 12
            MC_XPLL_DSKW_DLY2:
              type: long
              value: 15
            MC_XPLL_DSKW_DLY_EN1:
              type: string
              value: TRUE
            MC_XPLL_DSKW_DLY_EN2:
              type: string
              value: TRUE
            MC_XPLL_DSKW_DLY_PATH1:
              type: string
              value: FALSE
            MC_XPLL_DSKW_DLY_PATH2:
              type: string
              value: TRUE
            MC_XPLL_CLKOUT1_PHASE:
              type: float
              value: 238.176
            MC_XPLL_CLKOUT1_PERIOD:
              type: long
              value: 1250
            MC_XPLL_DIV4_CLKOUT12:
              type: string
              value: TRUE
            MC_XPLL_DIV4_CLKOUT3:
              type: string
              value: TRUE
            MC_XPLL_CLKOUTPHY_CASCIN_EN:
              type: string
              value: TRUE
            MC_XPLL_CLKOUTPHY_CASCOUT_EN:
              type: string
              value: FALSE
            MC_XPLL_DESKEW_MUXIN_SEL:
              type: string
              value: TRUE
            MC_XPLL_DESKEW2_MUXIN_SEL:
              type: string
              value: TRUE
            MC_XPLL_CLKOUT2_PHASE:
              type: float
              value: 0.0
            MC_REG_RD_DRR_TKN_P0:
              type: bitString
              value: 0x00040404
            MC_REG_RD_DRR_TKN_P1:
              type: bitString
              value: 0x00040404
            MC_REG_RD_DRR_TKN_P2:
              type: bitString
              value: 0x00040404
            MC_REG_RD_DRR_TKN_P3:
              type: bitString
              value: 0x00040404
            MC_REG_WR_DRR_TKN_P0:
              type: bitString
              value: 0x00000404
            MC_REG_WR_DRR_TKN_P1:
              type: bitString
              value: 0x00000404
            MC_REG_WR_DRR_TKN_P2:
              type: bitString
              value: 0x00000404
            MC_REG_WR_DRR_TKN_P3:
              type: bitString
              value: 0x00000404
            MC_REG_QOS0:
              type: bitString
              value: 0x000F00F0
            MC_REG_QOS1:
              type: bitString
              value: 0x00200804
            MC_REG_QOS2:
              type: bitString
              value: 0x00000802
            MC_REG_QOS_TIMEOUT0:
              type: bitString
              value: 0x01084210
            MC_REG_QOS_TIMEOUT1:
              type: bitString
              value: 0xFFFFFFFF
            MC_REG_QOS_TIMEOUT2:
              type: bitString
              value: 0x000000FF
            MC_REG_RATE_CTRL_SCALE:
              type: bitString
              value: 0x00000000
            MC_REG_P0_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_CTRL0:
              type: bitString
              value: 0x01084210
            MC_REG_CMDQ_CTRL1:
              type: bitString
              value: 0x01084210
            MC_REG_CMDQ_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_QOS_RATE_CTRL_SCALE:
              type: bitString
              value: 0x00000000
            MC_DC_CMD_CREDITS:
              type: bitString
              value: 0x000002A8
            MC_EXMON_CLR_EXE:
              type: bitString
              value: 0x00000100
            MC_XMPU_CTRL:
              type: bitString
              value: 0x0000000B
            MC_XMPU_START_LO0:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI0:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO0:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI0:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER0:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG0:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO1:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI1:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO1:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI1:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER1:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG1:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO2:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI2:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO2:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI2:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER2:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG2:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO3:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI3:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO3:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI3:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER3:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG3:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO4:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI4:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO4:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI4:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER4:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG4:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO5:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI5:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO5:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI5:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER5:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG5:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO6:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI6:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO6:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI6:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER6:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG6:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO7:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI7:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO7:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI7:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER7:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG7:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO8:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI8:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO8:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI8:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER8:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG8:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO9:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI9:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO9:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI9:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER9:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG9:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO10:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI10:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO10:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI10:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER10:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG10:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO11:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI11:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO11:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI11:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER11:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG11:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO12:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI12:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO12:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI12:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER12:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG12:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO13:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI13:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO13:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI13:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER13:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG13:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO14:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI14:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO14:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI14:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER14:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG14:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO15:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI15:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO15:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI15:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER15:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG15:
              type: bitString
              value: 0x00000008
            MC_REG_ADEC0:
              type: bitString
              value: 0x00000000
            MC_REG_ADEC1:
              type: bitString
              value: 0x00000000
            MC_REG_ADEC2:
              type: bitString
              value: 0x00005000
            MC_REG_ADEC3:
              type: bitString
              value: 0x00005000
            MC_REG_ADEC4:
              type: bitString
              value: 0x279A5923
            MC_REG_ADEC5:
              type: bitString
              value: 0x1349140F
            MC_REG_ADEC6:
              type: bitString
              value: 0x185D6554
            MC_REG_ADEC7:
              type: bitString
              value: 0x1D71B699
            MC_REG_ADEC8:
              type: bitString
              value: 0x030207DE
            MC_REG_ADEC9:
              type: bitString
              value: 0x081C6144
            MC_REG_ADEC10:
              type: bitString
              value: 0x0D30B289
            MC_REG_ADEC11:
              type: bitString
              value: 0x001A284E
            MC_REG_NSU0_PORT:
              type: bitString
              value: 0x00000000
            MC_REG_NSU1_PORT:
              type: bitString
              value: 0x00000000
            MC_REG_NSU2_PORT:
              type: bitString
              value: 0x00000000
            MC_REG_NSU3_PORT:
              type: bitString
              value: 0x00000000
            MC_UB_CLK_MUX:
              type: bitString
              value: 0x00000000
            MC_TCK:
              type: long
              value: 628
            MC_MEMORY_TIMEPERIOD0:
              type: long
              value: 625
            MC_MEMORY_TIMEPERIOD1:
              type: long
              value: 625
            MC_OP_TIMEPERIOD0:
              type: long
              value: 625
            MC_IP_TIMEPERIOD0_FOR_OP:
              type: long
              value: 1250
            MC_FREQ_SEL:
              type: string
              value: SYS_CLK_FROM_MEMORY_CLK
            MC_MEMORY_FREQUENCY1:
              type: long
              value: 625
            MC_MEMORY_FREQUENCY2:
              type: long
              value: 625
            MC_INPUT_FREQUENCY0:
              type: float
              value: 200.000
            MC_INPUTCLK0_PERIOD:
              type: long
              value: 5000
            MC_INPUT_FREQUENCY1:
              type: float
              value: 400.000
            MC_INPUTCLK1_PERIOD:
              type: long
              value: 2500
            MC_SYSTEM_CLOCK:
              type: string
              value: Differential
            MC_INTERNAL_SYSCLK_EN:
              type: bool
              value: false
            MC_MEMORY_DEVICETYPE:
              type: string
              value: UDIMMs
            MC_MEMORY_SPEEDGRADE:
              type: string
              value: DDR4-3200AA(22-22-22)
            MC_COMPONENT_WIDTH:
              type: string
              value: x8
            MC_MEM_DEVICE_WIDTH:
              type: string
              value: x8
            MC_MAIN_MODULE_NAME:
              type: string
              value: DDRMC_MAIN_0
            MC_NOC_MODULE_NAME:
              type: string
              value: DDRMC_NOC_0
            MC_MAIN_BASE_ADDR:
              type: bitString
              value: 0xF6150000
            MC_NOC_BASE_ADDR:
              type: bitString
              value: 0xF6070000
            MC_COMPONENT_DENSITY:
              type: string
              value: 8Gb
            MC_MEMORY_DENSITY:
              type: string
              value: 8GB
            MC_MEMORY_DEVICE_DENSITY:
              type: string
              value: 8Gb
            MC_TCKEMIN:
              type: long
              value: 8
            MC_TCKE:
              type: long
              value: 8
            MC_TDQSCK_MIN:
              type: long
              value: 1500
            MC_TDQSCK_MAX:
              type: long
              value: 0
            MC_TDQSS_MIN:
              type: float
              value: 0.75
            MC_TDQSS_MAX:
              type: float
              value: 1.25
            MC_TDQS2DQ_MIN:
              type: long
              value: 0
            MC_TDQS2DQ_MAX:
              type: long
              value: 0
            MC_TFAW:
              type: long
              value: 21000
            MC_TFAW_nCK:
              type: long
              value: 34
            MC_TFAW_DLR:
              type: long
              value: 0
            MC_TMRD:
              type: long
              value: 8
            MC_TMRD_div4:
              type: long
              value: 0
            MC_TMRD_nCK:
              type: long
              value: 0
            MC_TCMR_MRD:
              type: long
              value: 0
            MC_TRPRE:
              type: float
              value: 0.9
            MC_TSTAB:
              type: long
              value: 0
            MC_INTERNAL_CA_PARITY_EN:
              type: string
              value: FALSE
            MC_PARITY:
              type: bool
              value: false
            MC_PARITYLATENCY:
              type: long
              value: 0
            MC_REGVAL_COMPARE:
              type: bool
              value: false
            MC_F1_PARITYLATENCY:
              type: long
              value: 0
            MC_TPAR_ALERT_ON:
              type: long
              value: 10
            MC_F1_TPAR_ALERT_ON:
              type: long
              value: 0
            MC_TPAR_ALERT_PW_MAX:
              type: long
              value: 192
            MC_F1_TPAR_ALERT_PW_MAX:
              type: long
              value: 0
            MC_TPDM_RD:
              type: long
              value: 0
            MC_F1_TPDM_RD:
              type: long
              value: 0
            MC_RCD_PARITY:
              type: bool
              value: false
            MC_TRAS:
              type: long
              value: 32000
            MC_TRAS_nCK:
              type: long
              value: 0
            MC_TRCD:
              type: long
              value: 15000
            MC_TRCD_nCK:
              type: long
              value: 0
            MC_F1_TRCD_nCK:
              type: long
              value: 0
            MC_TREFI:
              type: long
              value: 7800000
            MC_TRFC:
              type: long
              value: 350000
            MC_TRP:
              type: long
              value: 15000
            MC_SILICON_REVISION:
              type: string
              value: NA
            MC_TOSCO:
              type: long
              value: 0
            MC_TOSCO_nCK:
              type: long
              value: 0
            MC_TRPST:
              type: float
              value: 0.4
            MC_TWPRE:
              type: float
              value: 0.9
            MC_TWPST:
              type: float
              value: 0.33
            MC_TRRD_S:
              type: long
              value: 4
            MC_TRRD_S_nCK:
              type: long
              value: 1
            MC_TRRD_L:
              type: long
              value: 8
            MC_TRRD_L_nCK:
              type: long
              value: 1
            MC_TRRD_DLR:
              type: long
              value: 0
            MC_TRTP:
              type: long
              value: 7500
            MC_TRTP_nCK:
              type: long
              value: 12
            MC_TMOD:
              type: long
              value: 24
            MC_TMOD_nCK:
              type: long
              value: 24
            MC_TMPRR:
              type: long
              value: 1
            MC_TBCW:
              type: long
              value: 0
            MC_TMRC:
              type: long
              value: 0
            MC_TWR:
              type: long
              value: 15000
            MC_TWR_nCK:
              type: long
              value: 0
            MC_TWTR_S:
              type: long
              value: 2500
            MC_TWTR_L:
              type: long
              value: 7500
            MC_TXPR:
              type: long
              value: 576
            MC_TXPR_nCK:
              type: long
              value: 5
            MC_TXPMIN:
              type: long
              value: 10
            MC_TXP:
              type: long
              value: 10
            MC_TZQCS:
              type: long
              value: 128
            MC_TZQCS_ITVL:
              type: long
              value: 1000000000
            MC_TZQ_START_ITVL:
              type: long
              value: 0
            MC_TZQINIT:
              type: long
              value: 1024
            MC_TZQLAT:
              type: long
              value: 0
            MC_TZQLAT_div4:
              type: long
              value: 0
            MC_TZQLAT_nCK:
              type: long
              value: 0
            MC_TMRW:
              type: long
              value: 0
            MC_TMRW_div4:
              type: long
              value: 0
            MC_TMRW_nCK:
              type: long
              value: 0
            MC_TMRR:
              type: long
              value: 8
            MC_TCCD_3DS:
              type: long
              value: 0
            MC_TRTW:
              type: long
              value: 350
            MC_TREFIPB:
              type: long
              value: 0
            MC_TRFCAB:
              type: long
              value: 0
            MC_TRFCPB:
              type: long
              value: 0
            MC_TPBR2PBR:
              type: long
              value: 0
            MC_TRPAB:
              type: long
              value: 0
            MC_TRPAB_nCK:
              type: long
              value: 0
            MC_TRPPB:
              type: long
              value: 0
            MC_TRPPB_nCK:
              type: long
              value: 0
            MC_TRRD:
              type: long
              value: 0
            MC_TRRD_nCK:
              type: long
              value: 0
            MC_TWTR:
              type: long
              value: 0
            MC_TWTR_nCK:
              type: long
              value: 0
            MC_TCCD:
              type: long
              value: 0
            MC_TCCDMW:
              type: long
              value: 32
            MC_ZQINTVL:
              type: long
              value: 350
            MC_RTT:
              type: string
              value: RZQ/6
            MC_CLAMSHELL:
              type: bool
              value: false
            MC_NO_CHANNELS:
              type: string
              value: Single
            MC_DATAWIDTH:
              type: long
              value: 64
            MC_ROWADDRESSWIDTH:
              type: long
              value: 16
            MC_COLUMNADDRESSWIDTH:
              type: long
              value: 10
            MC_BG_WIDTH:
              type: long
              value: 2
            MC_BA_WIDTH:
              type: long
              value: 2
            MC_CA_MIRROR:
              type: bool
              value: false
            MC_RANK:
              type: long
              value: 1
            MC_STACKHEIGHT:
              type: long
              value: 1
            MC_SLOT:
              type: string
              value: Single
            MC_ECC:
              type: bool
              value: false
            MC_DDR4_2T:
              type: string
              value: Disable
            MC_CHANNEL_INTERLEAVING:
              type: bool
              value: false
            MC_CH_INTERLEAVING_SIZE:
              type: string
              value: NONE
            MC_CASLATENCY:
              type: long
              value: 24
            MC_CASWRITELATENCY:
              type: long
              value: 16
            MC_ORDERING:
              type: string
              value: Strict
            MC_ADDRESSMAP:
              type: string
              value: ROW_COLUMN_BANK
            MC_SELFREFRESH:
              type: bool
              value: false
            MC_SAVERESTORE:
              type: bool
              value: false
            MC_SIMMODE:
              type: string
              value: BFM
            MC_POWERMODES:
              type: bool
              value: true
            MC_ZQCS_FREQUENCY:
              type: bool
              value: true
            MC_USERREFRESH:
              type: bool
              value: false
            MC_LPDDR4_REFRESH_TYPE:
              type: string
              value: ALL_BANK
            MC_ADD_CMD_DELAY_EN:
              type: string
              value: Disable
            MC_ADD_CMD_DELAY:
              type: long
              value: 0
            MC_F1_ADD_CMD_DELAY_EN:
              type: string
              value: Disable
            MC_F1_ADD_CMD_DELAY:
              type: long
              value: 0
            MC_ZQCS_PIN:
              type: bool
              value: true
            MC_SCRUBBING:
              type: string
              value: off
            MC_SVFLOW:
              type: string
              value: Disable
            MC_SKIPCAL:
              type: string
              value: Disable
            MC_FCV_FULLCAL:
              type: string
              value: Disable
            MC_PRUNECHIP_SIM_CHANGES:
              type: string
              value: Disable
            MC_MEM_ADDRESS_MAP:
              type: string
              value: ROW_COLUMN_BANK
            MC_TCCD_S:
              type: long
              value: 4
            MC_TCCD_L:
              type: long
              value: 8
            MC_TCCD_L_nCK:
              type: long
              value: 5
            MC_TRC:
              type: long
              value: 47000
            MC_REFRESH_RATE:
              type: string
              value: 1x
            MC_REFRESH_SPEED:
              type: string
              value: 1x_SPEED-NORMAL_TEMPERATURE
            MC_TRFC_DLR:
              type: string
              value: 0
            MC_CORRECT_EN:
              type: string
              value: 1
            MC_CLA:
              type: long
              value: 0
            MC_F1_CLA:
              type: long
              value: 0
            MC_RCD_DELAY:
              type: long
              value: 0
            MC_F1_RCD_DELAY:
              type: long
              value: 0
            MC_REGION:
              type: string
              value: 0
            MC_EN_NPP_MONITOR:
              type: long
              value: 1
            MC_DISABLE_DATA_CHECK:
              type: long
              value: 1
            MC_LR_WIDTH:
              type: long
              value: 1
            MC_CS_WIDTH:
              type: long
              value: 1
            MC_PRE_DEF_ADDR_MAP_SEL:
              type: string
              value: ROW_COLUMN_BANK
            MC_USER_DEFINED_ADDRESS_MAP:
              type: string
              value: 16RA-2BA-2BG-10CA
            MC_ADDR_BIT43:
              type: string
              value: NA
            MC_ADDR_BIT42:
              type: string
              value: NA
            MC_ADDR_BIT41:
              type: string
              value: NA
            MC_ADDR_BIT40:
              type: string
              value: NA
            MC_ADDR_BIT39:
              type: string
              value: NA
            MC_ADDR_BIT38:
              type: string
              value: NA
            MC_ADDR_BIT37:
              type: string
              value: NA
            MC_ADDR_BIT36:
              type: string
              value: NA
            MC_ADDR_BIT35:
              type: string
              value: NA
            MC_ADDR_BIT34:
              type: string
              value: NA
            MC_ADDR_BIT33:
              type: string
              value: NA
            MC_ADDR_BIT32:
              type: string
              value: RA15
            MC_ADDR_BIT31:
              type: string
              value: RA14
            MC_ADDR_BIT30:
              type: string
              value: RA13
            MC_ADDR_BIT29:
              type: string
              value: RA12
            MC_ADDR_BIT28:
              type: string
              value: RA11
            MC_ADDR_BIT27:
              type: string
              value: RA10
            MC_ADDR_BIT26:
              type: string
              value: RA9
            MC_ADDR_BIT25:
              type: string
              value: RA8
            MC_ADDR_BIT24:
              type: string
              value: RA7
            MC_ADDR_BIT23:
              type: string
              value: RA6
            MC_ADDR_BIT22:
              type: string
              value: RA5
            MC_ADDR_BIT21:
              type: string
              value: RA4
            MC_ADDR_BIT20:
              type: string
              value: RA3
            MC_ADDR_BIT19:
              type: string
              value: RA2
            MC_ADDR_BIT18:
              type: string
              value: RA1
            MC_ADDR_BIT17:
              type: string
              value: RA0
            MC_ADDR_BIT16:
              type: string
              value: CA9
            MC_ADDR_BIT15:
              type: string
              value: CA8
            MC_ADDR_BIT14:
              type: string
              value: CA7
            MC_ADDR_BIT13:
              type: string
              value: CA6
            MC_ADDR_BIT12:
              type: string
              value: CA5
            MC_ADDR_BIT11:
              type: string
              value: CA4
            MC_ADDR_BIT10:
              type: string
              value: CA3
            MC_ADDR_BIT9:
              type: string
              value: BA1
            MC_ADDR_BIT8:
              type: string
              value: BA0
            MC_ADDR_BIT7:
              type: string
              value: BG1
            MC_ADDR_BIT6:
              type: string
              value: BG0
            MC_ADDR_BIT5:
              type: string
              value: CA2
            MC_ADDR_BIT4:
              type: string
              value: CA1
            MC_ADDR_BIT3:
              type: string
              value: CA0
            MC_ADDR_BIT2:
              type: string
              value: NC
            MC_ADDR_BIT1:
              type: string
              value: NC
            MC_ADDR_BIT0:
              type: string
              value: NC
            MC_CHAN_REGION0:
              type: string
              value: DDR_LOW0
            MC_CHAN_REGION1:
              type: string
              value: DDR_LOW1
            MC_PHYS_NAME:
              type: string
              value: noc_mc_ddr4_v1_0
            MC_MEM_INIT_FILE:
              type: string
              value: no_file_loaded
            MC_DQ_WIDTH:
              type: long
              value: 64
            MC_DQS_WIDTH:
              type: long
              value: 8
            MC_DM_WIDTH:
              type: long
              value: 8
            MC_CK_WIDTH:
              type: long
              value: 1
            MC_CKE_WIDTH:
              type: long
              value: 1
            MC_ADDR_WIDTH:
              type: long
              value: 17
            MC_BURST_LENGTH:
              type: long
              value: 8
            MC_ODT_WIDTH:
              type: long
              value: 1
            MC_NUM_CK:
              type: long
              value: 1
            MC_LP4_PIN_EFFICIENT:
              type: bool
              value: false
            MC_CH0_LP4_CHA_ENABLE:
              type: bool
              value: false
            MC_CH0_LP4_CHB_ENABLE:
              type: bool
              value: false
            MC_CH1_LP4_CHA_ENABLE:
              type: bool
              value: false
            MC_CH1_LP4_CHB_ENABLE:
              type: bool
              value: false
            MC_LP4_DQ_A_WIDTH:
              type: long
              value: 0
            MC_LP4_DQ_B_WIDTH:
              type: long
              value: 0
            MC_LP4_DQS_A_WIDTH:
              type: long
              value: 0
            MC_LP4_DQS_B_WIDTH:
              type: long
              value: 0
            MC_LP4_DMI_A_WIDTH:
              type: long
              value: 0
            MC_LP4_DMI_B_WIDTH:
              type: long
              value: 0
            MC_LP4_CA_A_WIDTH:
              type: long
              value: 0
            MC_LP4_CA_B_WIDTH:
              type: long
              value: 0
            MC_LP4_CKT_A_WIDTH:
              type: long
              value: 0
            MC_LP4_CKT_B_WIDTH:
              type: long
              value: 0
            MC_LP4_CKE_A_WIDTH:
              type: long
              value: 0
            MC_LP4_CKE_B_WIDTH:
              type: long
              value: 0
            MC_LP4_CS_A_WIDTH:
              type: long
              value: 0
            MC_LP4_CS_B_WIDTH:
              type: long
              value: 0
            MC_LP4_RESETN_WIDTH:
              type: long
              value: 0
            MC_TEMP_DIR_DELETE:
              type: string
              value: TRUE
            MC_TFAWMIN:
              type: long
              value: 21000
            MC_TMRDMIN:
              type: long
              value: 8
            MC_TRASMIN:
              type: long
              value: 32000
            MC_TRCDMIN:
              type: long
              value: 13750
            MC_TRPMIN:
              type: long
              value: 13750
            MC_TRCMIN:
              type: long
              value: 45750
            MC_TRRD_S_MIN:
              type: long
              value: 4
            MC_TRRD_L_MIN:
              type: long
              value: 8
            MC_TRTPMIN:
              type: long
              value: 7500
            MC_TOSCOMIN:
              type: long
              value: 0
            MC_TWRMIN:
              type: long
              value: 15000
            MC_TWTRMIN:
              type: long
              value: 0
            MC_TWTR_S_MIN:
              type: long
              value: 2500
            MC_TWTR_L_MIN:
              type: long
              value: 0
            MC_TRFCMIN:
              type: long
              value: 350000
            MC_TCCD_L_MIN:
              type: long
              value: 8
            MC_TCCD_3DS_MIN:
              type: long
              value: 0
            MC_TMOD_MIN:
              type: long
              value: 24
            MC_TRPABMIN:
              type: long
              value: 0
            MC_TRPPBMIN:
              type: long
              value: 0
            MC_TRRDMIN:
              type: long
              value: 0
            MC_TZQCAL:
              type: long
              value: 0
            MC_TZQCAL_div4:
              type: long
              value: 0
            MC_TZQLATMIN:
              type: long
              value: 0
            MC_TMRWMIN:
              type: long
              value: 0
            MC_TRFCABMIN:
              type: long
              value: 0
            MC_TRFCPBMIN:
              type: long
              value: 0
            MC_TPBR2PBRMIN:
              type: long
              value: 0
            MC_EN_ECC_SCRUBBING:
              type: bool
              value: false
            MC_EN_BACKGROUND_SCRUBBING:
              type: bool
              value: false
            MC_ECC_SCRUB_PERIOD:
              type: string
              value: 0x003E80
            MC_PER_RD_INTVL:
              type: long
              value: 20000000
            MC_INIT_MEM_USING_ECC_SCRUB:
              type: bool
              value: false
            MC_IDLE_TIME_ENTR_PWR_DOWN_MODE:
              type: string
              value: 0x00000AA
            MC_IDLE_TIME_ENTR_SELF_REF_MODE:
              type: string
              value: 0x0020000
            MC_WRITE_DM_DBI:
              type: string
              value: DM_NO_DBI
            MC_READ_DBI:
              type: bool
              value: false
            MC_ATTR_FILE:
              type: string
              value: sidefile.xdc
            MC_EN_INTR_RESP:
              type: string
              value: FALSE
            MC_EXTENDED_WDQS:
              type: string
              value: TRUE
            MC_ODTLon:
              type: long
              value: 0
            MC_F1_ODTLon:
              type: long
              value: 0
            MC_TODTon_MIN:
              type: long
              value: 0
            MC_F1_TODTon_MIN:
              type: long
              value: 0
            MC_LP4_OPERATING_TEMP:
              type: string
              value: STANDARD
            MC_CONFIG_NUM:
              type: string
              value: config17
            MC_FREQ_SWITCHING_EN:
              type: string
              value: FALSE
            MC_FREQ_PARAM:
              type: string
              value: F0
            MC_IP_TIMEPERIOD1:
              type: long
              value: 625
            MC_OP_TIMEPERIOD1:
              type: long
              value: 625
            MC_F1_CASLATENCY:
              type: long
              value: 24
            MC_F1_CASWRITELATENCY:
              type: long
              value: 20
            MC_F1_TFAW:
              type: long
              value: 21000
            MC_F1_TFAWMIN:
              type: long
              value: 21000
            MC_F1_TFAW_nCK:
              type: long
              value: 0
            MC_F1_TRRD_S:
              type: long
              value: 4
            MC_F1_TRRD_S_MIN:
              type: long
              value: 4
            MC_F1_TRRD_L:
              type: long
              value: 8
            MC_F1_TRRD_L_MIN:
              type: long
              value: 8
            MC_F1_TRTP:
              type: long
              value: 7500
            MC_F1_TRTPMIN:
              type: long
              value: 7500
            MC_F1_TRTP_nCK:
              type: long
              value: 0
            MC_F1_TWTR_S:
              type: long
              value: 2500
            MC_F1_TWTR_S_MIN:
              type: long
              value: 2500
            MC_F1_TWTR_L:
              type: long
              value: 7500
            MC_F1_TWTR_L_MIN:
              type: long
              value: 7500
            MC_F1_TCCD_L:
              type: long
              value: 8
            MC_F1_TCCD_L_MIN:
              type: long
              value: 8
            MC_F1_TCCD_3DS:
              type: long
              value: 0
            MC_F1_TCCD_3DS_MIN:
              type: long
              value: 0
            MC_F1_TMOD:
              type: long
              value: 24
            MC_F1_TMOD_MIN:
              type: long
              value: 24
            MC_F1_TCKEMIN:
              type: long
              value: 0
            MC_F1_TCKE:
              type: long
              value: 0
            MC_F1_TXPMIN:
              type: long
              value: 0
            MC_F1_TXP:
              type: long
              value: 0
            MC_F1_TMRD:
              type: long
              value: 8
            MC_F1_TMRD_nCK:
              type: long
              value: 0
            MC_F1_TMRDMIN:
              type: long
              value: 8
            MC_F1_TRAS:
              type: long
              value: 32000
            MC_F1_TRAS_nCK:
              type: long
              value: 0
            MC_F1_TRASMIN:
              type: long
              value: 32000
            MC_F1_TRCD:
              type: long
              value: 13750
            MC_F1_TRCDMIN:
              type: long
              value: 13750
            MC_F1_TRPAB:
              type: long
              value: 0
            MC_F1_TRPAB_nCK:
              type: long
              value: 0
            MC_F1_TRPABMIN:
              type: long
              value: 0
            MC_F1_TRPPB:
              type: long
              value: 0
            MC_F1_TRPPB_nCK:
              type: long
              value: 0
            MC_F1_TRPPBMIN:
              type: long
              value: 0
            MC_F1_TRRD:
              type: long
              value: 0
            MC_F1_TRRDMIN:
              type: long
              value: 0
            MC_F1_TRRD_nCK:
              type: long
              value: 0
            MC_F1_TWR:
              type: long
              value: 15000
            MC_F1_TWR_nCK:
              type: long
              value: 0
            MC_F1_TWRMIN:
              type: long
              value: 15000
            MC_F1_TWTR:
              type: long
              value: 0
            MC_F1_TWTR_nCK:
              type: long
              value: 0
            MC_F1_TWTRMIN:
              type: long
              value: 0
            MC_F1_TZQLAT:
              type: long
              value: 0
            MC_F1_TZQLAT_nCK:
              type: long
              value: 0
            MC_F1_TZQLATMIN:
              type: long
              value: 0
            MC_F1_TMRW:
              type: long
              value: 0
            MC_F1_TMRWMIN:
              type: long
              value: 0
            MC_F1_TOSCO:
              type: long
              value: 0
            MC_F1_TOSCO_nCK:
              type: long
              value: 0
            MC_F1_TOSCOMIN:
              type: long
              value: 0
            MC_F1_LPDDR4_MR1:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR2:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR3:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR11:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR13:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR22:
              type: bitString
              value: 0x0000
            MC_UBLAZE_APB_INTF:
              type: string
              value: FALSE
            MC_REF_AND_PER_CAL_INTF:
              type: string
              value: FALSE
            MC_DDR4_CTLE:
              type: string
              value: 000
            MC_READ_BANDWIDTH:
              type: float
              value: 6400.0
            MC_WRITE_BANDWIDTH:
              type: float
              value: 6400.0
            MC_ECC_SCRUB_SIZE:
              type: long
              value: 8192
            MC_IBUFDISABLE:
              type: bool
              value: false
            MC_DDR_INIT_TIMEOUT:
              type: string
              value: 0x00079C3E
            MC_EN_PERF_STATS:
              type: bool
              value: false
            MC_XLNX_RESPONDER:
              type: bool
              value: true
            MC_VNC_ENABLE:
              type: string
              value: FALSE
            MC_DEVICE_TYPE:
              type: string
              value: S80
            MC_NETLIST_SIMULATION:
              type: string
              value: true
            MC_DDR4_MIGRATION:
              type: bool
              value: false
            MC_CH0_DDR4_CK_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_CK_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CK_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_CK_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_4:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_5:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_6:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_7:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_8:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_9:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_10:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_11:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_12:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_13:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_14:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_15:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_16:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_17:
              type: long
              value: 0
            MC_CH0_DDR4_BA_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_BA_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_BG_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_BG_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_ACT_SKEW:
              type: long
              value: 0
            MC_CH0_DDR4_PAR_SKEW:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_LR_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_LR_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_LR_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_4:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_5:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_6:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_7:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_8:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_9:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_10:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_11:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_12:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_13:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_14:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_15:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_16:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_17:
              type: long
              value: 0
            MC_CH1_DDR4_BA_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_BA_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_BG_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_BG_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_ACT_SKEW:
              type: long
              value: 0
            MC_CH1_DDR4_PAR_SKEW:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_LR_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_LR_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_LR_SKEW_2:
              type: long
              value: 0
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl tlm
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl_tlm
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: NOC_1
            PATH:
              type: string
              value: /versal_fabric/NOC_1
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: tlm
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: xilinx.com:ip:axi_noc:1.0
          extra_props:

      -
        name: ai_engine_0
        pins:
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "1"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: M00_AXIS
              PATH: /versal_fabric/ai_engine_0/M00_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 1
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "1"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: M01_AXIS
              PATH: /versal_fabric/ai_engine_0/M01_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 1
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "1"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: M02_AXIS
              PATH: /versal_fabric/ai_engine_0/M02_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 1
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "1"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: M03_AXIS
              PATH: /versal_fabric/ai_engine_0/M03_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 1
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "1"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: M04_AXIS
              PATH: /versal_fabric/ai_engine_0/M04_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 1
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "1"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: M05_AXIS
              PATH: /versal_fabric/ai_engine_0/M05_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 1
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "1"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: M06_AXIS
              PATH: /versal_fabric/ai_engine_0/M06_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 1
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "1"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: M07_AXIS
              PATH: /versal_fabric/ai_engine_0/M07_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 1
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              ADDR_WIDTH: "42"
              ARUSER_WIDTH: "0"
              AWUSER_WIDTH: "0"
              BUSER_WIDTH: "0"
              CATEGORY: "NOC"
              CLK_DOMAIN: "bd_2905_noc_ai_mm_0_0_s_axi_aclk"
              DATA_WIDTH: "128"
              FREQ_HZ: "1000000000"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "1"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "2"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "AIE"
              NUM_READ_OUTSTANDING: "32"
              NUM_READ_THREADS: "4"
              NUM_WRITE_OUTSTANDING: "32"
              NUM_WRITE_THREADS: "4"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "NOC_NSU_TO_AIE"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S00_AXI
              PATH: /versal_fabric/ai_engine_0/S00_AXI
            extra_props:
              destination: /versal_fabric/cips_noc/M00_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/M00_AXI
              FREQ_HZ: 1000000000
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/s00_axi_aclk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/ai_engine_0/s00_axi_aclk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x100000000
              ADDR_WIDTH: 42
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 1000000000
                ADDRESS_WIDTH: 42
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x100000000
                PROTOCOL: AXI4
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "0"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: S00_AXIS
              PATH: /versal_fabric/ai_engine_0/S00_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 0
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              ADDR_WIDTH: "42"
              ARUSER_WIDTH: "0"
              AWUSER_WIDTH: "0"
              BUSER_WIDTH: "0"
              CATEGORY: "NOC"
              CLK_DOMAIN: "bd_2905_noc_ai_mm_1_0_s_axi_aclk"
              DATA_WIDTH: "128"
              FREQ_HZ: "1000000000"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "1"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "1"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "AIE"
              NUM_READ_OUTSTANDING: "2"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "2"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "NOC_NSU_TO_AIE"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S01_AXI
              PATH: /versal_fabric/ai_engine_0/S01_AXI
            extra_props:
              destination: /versal_aie/vsi_common_driver_0/M_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/S01_AXI /versal_aie/M_AXI /versal_aie/vsi_common_driver_0/M_AXI
              FREQ_HZ: 1000000000
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/s01_axi_aclk
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/ai_engine_0/s01_axi_aclk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x100000000
              ADDR_WIDTH: 42
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 1000000000
                ADDRESS_WIDTH: 42
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x100000000
                PROTOCOL: AXI4
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "0"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: S01_AXIS
              PATH: /versal_fabric/ai_engine_0/S01_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 0
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "0"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: S02_AXIS
              PATH: /versal_fabric/ai_engine_0/S02_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 0
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "0"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: S03_AXIS
              PATH: /versal_fabric/ai_engine_0/S03_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 0
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "0"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: S04_AXIS
              PATH: /versal_fabric/ai_engine_0/S04_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 0
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "0"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: S05_AXIS
              PATH: /versal_fabric/ai_engine_0/S05_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 0
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "0"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: S06_AXIS
              PATH: /versal_fabric/ai_engine_0/S06_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 0
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              CATEGORY: "PL"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              HAS_TKEEP: "0"
              HAS_TLAST: "1"
              HAS_TREADY: "1"
              HAS_TSTRB: "0"
              INSERT_VIP: "0"
              IS_REGISTERED: "false"
              LAYERED_METADATA: "undef"
              MY_CATEGORY: "AIE"
              PHASE: "0.0"
              TDATA_NUM_BYTES: "8"
              TDEST_WIDTH: "0"
              TID_WIDTH: "0"
              TUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:axis_rtl:1.0
              NAME: S07_AXIS
              PATH: /versal_fabric/ai_engine_0/S07_AXIS
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/ai_engine_0/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: xilinx::AXIS
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIS
                frequency: 149998500
                tdata_num_bytes: 8
                has_tkeep: 0
                has_tlast: 1
                has_tstrb: 0
                tdest_width: 0
                tid_width: 0
                tuser_width: 0
          -
            config:
              ASSOCIATED_BUSIF: "M00_AXIS:M01_AXIS:M02_AXIS:M03_AXIS:M04_AXIS:M05_AXIS:M06_AXIS:M07_AXIS:S00_AXIS:S01_AXIS:S02_AXIS:S03_AXIS:S04_AXIS:S05_AXIS:S06_AXIS:S07_AXIS"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/ai_engine_0/aclk0
              NAME: aclk0
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_out1
              CONTEXT: versal_fabric
              FREQ_HZ: 149998500
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out1
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "S00_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_2905_noc_ai_mm_0_0_s_axi_aclk"
              FREQ_HZ: "1000000000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "AIE_TO_NOC_NSU"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/ai_engine_0/s00_axi_aclk
              NAME: s00_axi_aclk
            extra_props:
              destination:
                - /versal_fabric/cips_noc/aclk8
              CONTEXT: versal_fabric
              FREQ_HZ: 1000000000
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/ai_engine_0/s00_axi_aclk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "S01_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_2905_noc_ai_mm_1_0_s_axi_aclk"
              FREQ_HZ: "1000000000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: "AIE_TO_NOC_NSU"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/ai_engine_0/s01_axi_aclk
              NAME: s01_axi_aclk
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1000000000
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/ai_engine_0/s01_axi_aclk
              driverrst: 
        parameters:
          config:
            NUM_CLKS:
              type: long
              value: 1
            CLK_NAMES:
              type: string
              value: aclk0,
            NUM_MI_AXIS:
              type: long
              value: 8
            NUM_SI_AXIS:
              type: long
              value: 8
            NUM_MI_AXI:
              type: long
              value: 0
            NUM_SI_AXI:
              type: long
              value: 2
            NAME_MI_AXIS:
              type: string
              value: M00_AXIS,M01_AXIS,M02_AXIS,M03_AXIS,M04_AXIS,M05_AXIS,M06_AXIS,M07_AXIS,
            NAME_SI_AXIS:
              type: string
              value: S00_AXIS,S01_AXIS,S02_AXIS,S03_AXIS,S04_AXIS,S05_AXIS,S06_AXIS,S07_AXIS,
            FIFO_TYPE_SI_AXIS:
              type: string
              value: S00_AXIS{FIFO_TYPE 0}:S01_AXIS{FIFO_TYPE 0}:S02_AXIS{FIFO_TYPE 0}:S03_AXIS{FIFO_TYPE 0}:S04_AXIS{FIFO_TYPE 0}:S05_AXIS{FIFO_TYPE 0}:S06_AXIS{FIFO_TYPE 0}:S07_AXIS{FIFO_TYPE 0}
            FIFO_TYPE_MI_AXIS:
              type: string
              value: M00_AXIS{FIFO_TYPE 0}:M01_AXIS{FIFO_TYPE 0}:M02_AXIS{FIFO_TYPE 0}:M03_AXIS{FIFO_TYPE 0}:M04_AXIS{FIFO_TYPE 0}:M05_AXIS{FIFO_TYPE 0}:M06_AXIS{FIFO_TYPE 0}:M07_AXIS{FIFO_TYPE 0}
            AUTO_PIPELINE_SI_AXIS:
              type: string
              value: S00_AXIS{AUTO_PIPELINE 0}:S01_AXIS{AUTO_PIPELINE 0}:S02_AXIS{AUTO_PIPELINE 0}:S03_AXIS{AUTO_PIPELINE 0}:S04_AXIS{AUTO_PIPELINE 0}:S05_AXIS{AUTO_PIPELINE 0}:S06_AXIS{AUTO_PIPELINE 0}:S07_AXIS{AUTO_PIPELINE 0}
            AUTO_PIPELINE_MI_AXIS:
              type: string
              value: M00_AXIS{AUTO_PIPELINE 0}:M01_AXIS{AUTO_PIPELINE 0}:M02_AXIS{AUTO_PIPELINE 0}:M03_AXIS{AUTO_PIPELINE 0}:M04_AXIS{AUTO_PIPELINE 0}:M05_AXIS{AUTO_PIPELINE 0}:M06_AXIS{AUTO_PIPELINE 0}:M07_AXIS{AUTO_PIPELINE 0}
            NAME_MI_AXI:
              type: string
              value: 
            NAME_SI_AXI:
              type: string
              value: S00_AXI,S01_AXI,
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: tlm
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: tlm
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: ai_engine_0
            PATH:
              type: string
              value: /versal_fabric/ai_engine_0
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: tlm
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: xilinx.com:ip:ai_engine:2.0
          extra_props:

      -
        name: cips_noc
        pins:
          -
            config:
              ADDR_WIDTH: "64"
              APERTURES: ""
              ARUSER_WIDTH: "0"
              AWUSER_WIDTH: "0"
              BUSER_WIDTH: "0"
              CATEGORY: "aie"
              CLK_DOMAIN: "bd_2905_noc_ai_mm_0_0_s_axi_aclk"
              DATA_WIDTH: "128"
              FREQ_HZ: "1000000000"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "1"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "2"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_ID: "-1"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "32"
              NUM_READ_THREADS: "4"
              NUM_WRITE_OUTSTANDING: "32"
              NUM_WRITE_THREADS: "4"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: "768"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              SUPPORTS_NARROW_BURST: "1"
              VC_MAP: ""
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
            properties:
              BRIDGES: S00_AXI:S01_AXI:S02_AXI:S03_AXI:S07_AXI
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: M00_AXI
              PATH: /versal_fabric/cips_noc/M00_AXI
            extra_props:
              destination: /versal_fabric/ai_engine_0/S00_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/ai_engine_0/S00_AXI
              FREQ_HZ: 1000000000
              ASSOCIATED_CLOCK: /versal_fabric/cips_noc/aclk8
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/ai_engine_0/s00_axi_aclk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x20000000000
              RANGE: 0x100000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 1000000000
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x20000000000
                RANGE: 0x100000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              APERTURES: "{0x201_4000_0000 1G}"
              CATEGORY: ""
              COMPUTED_STRATEGY: "load"
              INI_STRATEGY: "auto"
              MY_CATEGORY: "pl"
              NOC_ID: "-1"
              NOC_PARAMS: ""
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              REGION: ""
              VC_MAP: ""
              WRITE_BUFFER_SIZE: "80"
            properties:
              BRIDGES: S00_AXI:S01_AXI:S02_AXI:S03_AXI:S04_AXI:S05_AXI:S06_AXI:S07_AXI:S08_AXI
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:inimm_rtl:1.0
              NAME: M00_INI
              PATH: /versal_fabric/cips_noc/M00_INI
            extra_props:
              destination: /versal_fabric/NOC_1/S00_INI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/NOC_1/S00_INI
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0000000000000000
              RANGE: 0x00010000000000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::inimm_rtl()
          -
            config:
              ADDR_WIDTH: "64"
              APERTURES: "{0x201_8000_0000 1G}"
              CATEGORY: ""
              COMPUTED_STRATEGY: "load"
              INI_STRATEGY: "auto"
              MY_CATEGORY: "pl"
              NOC_ID: "-1"
              NOC_PARAMS: ""
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              REGION: ""
              VC_MAP: ""
              WRITE_BUFFER_SIZE: "80"
            properties:
              BRIDGES: S00_AXI:S01_AXI:S02_AXI:S03_AXI:S04_AXI:S05_AXI:S06_AXI:S07_AXI:S08_AXI
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:inimm_rtl:1.0
              NAME: M01_INI
              PATH: /versal_fabric/cips_noc/M01_INI
            extra_props:
              destination: /versal_fabric/noc_lpddr4/S00_INI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/noc_lpddr4/S00_INI
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0000000000000000
              RANGE: 0x00010000000000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::inimm_rtl()
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "ps_cci"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi0_clk"
              CONNECTIONS: "M01_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} M00_INI { read_bw {128} write_bw {128}}"
              DATA_WIDTH: "128"
              DEST_IDS: "M00_AXI:0x80"
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: ""
              REMAPS: ""
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              SUPPORTS_NARROW_BURST: "1"
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: M00_AXI:M00_INI:M01_INI
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S00_AXI
              PATH: /versal_fabric/cips_noc/S00_AXI
            extra_props:
              destination: /versal_fabric/CIPS_0/FPD_CCI_NOC_0
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/CIPS_0/FPD_CCI_NOC_0
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/cips_noc/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi0_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x100000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x100000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "ps_cci"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi1_clk"
              CONNECTIONS: "M01_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} M00_INI { read_bw {128} write_bw {128}}"
              DATA_WIDTH: "128"
              DEST_IDS: "M00_AXI:0x80"
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: ""
              REMAPS: ""
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              SUPPORTS_NARROW_BURST: "1"
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: M00_AXI:M00_INI:M01_INI
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S01_AXI
              PATH: /versal_fabric/cips_noc/S01_AXI
            extra_props:
              destination: /versal_fabric/CIPS_0/FPD_CCI_NOC_1
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/CIPS_0/FPD_CCI_NOC_1
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/cips_noc/aclk1
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi1_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x100000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x100000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "ps_cci"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi2_clk"
              CONNECTIONS: "M01_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} M00_INI { read_bw {128} write_bw {128}}"
              DATA_WIDTH: "128"
              DEST_IDS: "M00_AXI:0x80"
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: ""
              REMAPS: ""
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              SUPPORTS_NARROW_BURST: "1"
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: M00_AXI:M00_INI:M01_INI
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S02_AXI
              PATH: /versal_fabric/cips_noc/S02_AXI
            extra_props:
              destination: /versal_fabric/CIPS_0/FPD_CCI_NOC_2
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/CIPS_0/FPD_CCI_NOC_2
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/cips_noc/aclk2
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi2_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x100000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x100000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "ps_cci"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi3_clk"
              CONNECTIONS: "M01_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} M00_INI { read_bw {128} write_bw {128}}"
              DATA_WIDTH: "128"
              DEST_IDS: "M00_AXI:0x80"
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: ""
              REMAPS: ""
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              SUPPORTS_NARROW_BURST: "1"
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: M00_AXI:M00_INI:M01_INI
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S03_AXI
              PATH: /versal_fabric/cips_noc/S03_AXI
            extra_props:
              destination: /versal_fabric/CIPS_0/FPD_CCI_NOC_3
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/CIPS_0/FPD_CCI_NOC_3
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/cips_noc/aclk3
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_cci_noc_axi3_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x100000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x100000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "ps_nci"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_axi_noc_axi0_clk"
              CONNECTIONS: "M01_INI { read_bw {128} write_bw {128}} M00_INI { read_bw {128} write_bw {128}}"
              DATA_WIDTH: "128"
              DEST_IDS: ""
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: ""
              REMAPS: ""
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              SUPPORTS_NARROW_BURST: "1"
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: M00_INI:M01_INI
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S04_AXI
              PATH: /versal_fabric/cips_noc/S04_AXI
            extra_props:
              destination: /versal_fabric/CIPS_0/FPD_AXI_NOC_0
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/CIPS_0/FPD_AXI_NOC_0
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/cips_noc/aclk4
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_axi_noc_axi0_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x00010000000000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x00010000000000000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "ps_nci"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_axi_noc_axi1_clk"
              CONNECTIONS: "M01_INI { read_bw {128} write_bw {128}} M00_INI { read_bw {128} write_bw {128}}"
              DATA_WIDTH: "128"
              DEST_IDS: ""
              FREQ_HZ: "499994995"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: ""
              REMAPS: ""
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              SUPPORTS_NARROW_BURST: "1"
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: M00_INI:M01_INI
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S05_AXI
              PATH: /versal_fabric/cips_noc/S05_AXI
            extra_props:
              destination: /versal_fabric/CIPS_0/FPD_AXI_NOC_1
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/CIPS_0/FPD_AXI_NOC_1
              FREQ_HZ: 499994995
              ASSOCIATED_CLOCK: /versal_fabric/cips_noc/aclk5
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/fpd_axi_noc_axi1_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x00010000000000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 499994995
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x00010000000000000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "0"
              CATEGORY: "ps_rpu"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_lpd_axi_noc_clk"
              CONNECTIONS: "M01_INI { read_bw {128} write_bw {128}} M00_INI { read_bw {128} write_bw {128}}"
              DATA_WIDTH: "128"
              DEST_IDS: ""
              FREQ_HZ: "374996246"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: ""
              REMAPS: ""
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              SUPPORTS_NARROW_BURST: "1"
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: M00_INI:M01_INI
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S06_AXI
              PATH: /versal_fabric/cips_noc/S06_AXI
            extra_props:
              destination: /versal_fabric/CIPS_0/LPD_AXI_NOC_0
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/CIPS_0/LPD_AXI_NOC_0
              FREQ_HZ: 374996246
              ASSOCIATED_CLOCK: /versal_fabric/cips_noc/aclk6
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/lpd_axi_noc_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x00010000000000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 374996246
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x00010000000000000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "18"
              AWUSER_WIDTH: "18"
              BUSER_WIDTH: "16"
              CATEGORY: "ps_pmc"
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_pmc_axi_noc_axi0_clk"
              CONNECTIONS: "M01_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} M00_INI { read_bw {128} write_bw {128}}"
              DATA_WIDTH: "128"
              DEST_IDS: "M00_AXI:0x80"
              FREQ_HZ: "400000000"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "1"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "16"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: ""
              REMAPS: ""
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "17"
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              SUPPORTS_NARROW_BURST: "1"
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "17"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: M00_AXI:M00_INI:M01_INI
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S07_AXI
              PATH: /versal_fabric/cips_noc/S07_AXI
            extra_props:
              destination: /versal_fabric/CIPS_0/PMC_NOC_AXI_0
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/CIPS_0/PMC_NOC_AXI_0
              FREQ_HZ: 400000000
              ASSOCIATED_CLOCK: /versal_fabric/cips_noc/aclk7
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/CIPS_0/pmc_axi_noc_axi0_clk
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x100000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 400000000
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x100000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "0"
              AWUSER_WIDTH: "0"
              BUSER_WIDTH: "0"
              CATEGORY: "pl"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              CONNECTIONS: "M01_INI { read_bw {1720} write_bw {1720}} M00_INI { read_bw {1720} write_bw {1720}}"
              DATA_WIDTH: "64"
              DEST_IDS: ""
              FREQ_HZ: "149998500"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "0"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "2"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "2"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: ""
              REMAPS: ""
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              SUPPORTS_NARROW_BURST: "0"
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: M00_INI:M01_INI
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S08_AXI
              PATH: /versal_fabric/cips_noc/S08_AXI
            extra_props:
              destination: /versal_fabric/common_interface_0/DMA_1
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/common_interface_0/DMA_1 /versal_fabric/common_interface_0/cdma_cell1/DMA /versal_fabric/common_interface_0/cdma_cell1/axi_interconnect/M01_AXI /versal_fabric/common_interface_0/cdma_cell1/axi_cdma_inst/M_AXI
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/cips_noc/aclk9
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x00010000000000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 64
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 149998500
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 64
                OFFSET: 0x0
                RANGE: 0x00010000000000000000
                PROTOCOL: AXI4
          -
            config:
              ASSOCIATED_BUSIF: "S00_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi0_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/cips_noc/aclk0
              NAME: aclk0
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/fpd_cci_noc_axi0_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_cci_noc_axi0_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "S01_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi1_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/cips_noc/aclk1
              NAME: aclk1
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/fpd_cci_noc_axi1_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_cci_noc_axi1_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "S02_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi2_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/cips_noc/aclk2
              NAME: aclk2
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/fpd_cci_noc_axi2_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_cci_noc_axi2_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "S03_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_cci_noc_axi3_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/cips_noc/aclk3
              NAME: aclk3
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/fpd_cci_noc_axi3_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_cci_noc_axi3_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "S04_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_axi_noc_axi0_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/cips_noc/aclk4
              NAME: aclk4
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/fpd_axi_noc_axi0_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_axi_noc_axi0_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "S05_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_fpd_axi_noc_axi1_clk"
              FREQ_HZ: "499994995"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/cips_noc/aclk5
              NAME: aclk5
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/fpd_axi_noc_axi1_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 499994995
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/fpd_axi_noc_axi1_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "S06_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_lpd_axi_noc_clk"
              FREQ_HZ: "374996246"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/cips_noc/aclk6
              NAME: aclk6
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/lpd_axi_noc_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 374996246
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/lpd_axi_noc_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "S07_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_pmc_axi_noc_axi0_clk"
              FREQ_HZ: "400000000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/cips_noc/aclk7
              NAME: aclk7
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/pmc_axi_noc_axi0_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 400000000
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/pmc_axi_noc_axi0_clk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "M00_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_2905_noc_ai_mm_0_0_s_axi_aclk"
              FREQ_HZ: "1000000000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/cips_noc/aclk8
              NAME: aclk8
            extra_props:
              destination:
                - /versal_fabric/ai_engine_0/s00_axi_aclk
              CONTEXT: versal_fabric
              FREQ_HZ: 1000000000
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/ai_engine_0/s00_axi_aclk
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "S08_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/cips_noc/aclk9
              NAME: aclk9
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_out1
              CONTEXT: versal_fabric
              FREQ_HZ: 149998500
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out1
              driverrst: 
        parameters:
          config:
            Component_Name:
              type: string
              value: vck190_base_platform_cips_noc_0
            NUM_SI:
              type: long
              value: 9
            NUM_HBM_BLI:
              type: long
              value: -1
            BLI_NAMES:
              type: string
              value: 
            NUM_MI:
              type: long
              value: 1
            NUM_NSI:
              type: long
              value: 0
            NUM_NMI:
              type: long
              value: 2
            NUM_CLKS:
              type: long
              value: 10
            SI_DESTID_PINS:
              type: string
              value: 
            BLI_DESTID_PINS:
              type: string
              value: 
            SI_SIDEBAND_PINS:
              type: string
              value: 
            MI_SIDEBAND_PINS:
              type: string
              value: 
            HBM_SIDEBAND_PINS:
              type: string
              value: 
            SI_USR_INTR_PINS:
              type: string
              value: 
            MI_USR_INTR_PINS:
              type: string
              value: 
            MI_INFO_PINS:
              type: string
              value: 
            SI_NAMES:
              type: string
              value: 
            MI_NAMES:
              type: string
              value: 
            NSI_NAMES:
              type: string
              value: 
            NMI_NAMES:
              type: string
              value: 
            CLK_NAMES:
              type: string
              value: 
            NUM_MC:
              type: long
              value: 0
            NUM_MCP:
              type: long
              value: 0
            MC_GUI:
              type: long
              value: 0
            MC_INTERLEAVE_SIZE:
              type: long
              value: 128
            MC_BOARD_INTRF_EN:
              type: bool
              value: false
            MC0_FLIPPED_PINOUT:
              type: bool
              value: false
            MC1_FLIPPED_PINOUT:
              type: bool
              value: false
            MC2_FLIPPED_PINOUT:
              type: bool
              value: false
            MC3_FLIPPED_PINOUT:
              type: bool
              value: false
            MC0_CONFIG_NUM:
              type: string
              value: config11
            MC1_CONFIG_NUM:
              type: string
              value: config11
            MC2_CONFIG_NUM:
              type: string
              value: config11
            MC3_CONFIG_NUM:
              type: string
              value: config11
            CH0_DDR4_0_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_DDR4_1_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_DDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_DDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_0_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_1_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_LPDDR4_0_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_LPDDR4_1_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_LPDDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_LPDDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_LPDDR4_0_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_LPDDR4_1_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_LPDDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_LPDDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            sys_clk0_BOARD_INTERFACE:
              type: string
              value: Custom
            sys_clk1_BOARD_INTERFACE:
              type: string
              value: Custom
            sys_clk2_BOARD_INTERFACE:
              type: string
              value: Custom
            sys_clk3_BOARD_INTERFACE:
              type: string
              value: Custom
            HBM_NUM_CHNL:
              type: long
              value: 0
            HBM_START_CHNL:
              type: long
              value: 0
            HBM_START_PHYSICAL_CHNL:
              type: long
              value: -1
            HBM_STACKS:
              type: long
              value: 0
            HBM_CHNL_PARAM:
              type: long
              value: 0
            HBM_CTRL_PHY_MODE:
              type: string
              value: Controller_and_Physical_Layer
            HBM_NUM_PHY:
              type: long
              value: 0
            HBM_START_PHY:
              type: long
              value: 0
            HBM_REF_CLK_SELECTION:
              type: string
              value: Internal
            HBM_EXT_REFCLK_IO_STANDARD:
              type: string
              value: NONE
            HBM_CHNL_EN_0:
              type: bool
              value: false
            HBM_CHNL_EN_1:
              type: bool
              value: false
            HBM_CHNL_EN_2:
              type: bool
              value: false
            HBM_CHNL_EN_3:
              type: bool
              value: false
            HBM_CHNL_EN_4:
              type: bool
              value: false
            HBM_CHNL_EN_5:
              type: bool
              value: false
            HBM_CHNL_EN_6:
              type: bool
              value: false
            HBM_CHNL_EN_7:
              type: bool
              value: false
            HBM_CHNL_EN_8:
              type: bool
              value: false
            HBM_CHNL_EN_9:
              type: bool
              value: false
            HBM_CHNL_EN_10:
              type: bool
              value: false
            HBM_CHNL_EN_11:
              type: bool
              value: false
            HBM_CHNL_EN_12:
              type: bool
              value: false
            HBM_CHNL_EN_13:
              type: bool
              value: false
            HBM_CHNL_EN_14:
              type: bool
              value: false
            HBM_CHNL_EN_15:
              type: bool
              value: false
            HBM_AUTO_POPULATE:
              type: string
              value: yes
            HBM_MEMORY_FREQ0:
              type: long
              value: 1600
            HBM_REF_CLK_FREQ0:
              type: float
              value: 100.000
            HBM_MEMORY_FREQ1:
              type: long
              value: 1600
            HBM_REF_CLK_FREQ1:
              type: float
              value: 100.000
            HBM_STACK0_CONFIG:
              type: string
              value: 
            HBM_CHNL0_CONFIG:
              type: string
              value: 
            HBM_CHNL1_CONFIG:
              type: string
              value: 
            HBM_CHNL2_CONFIG:
              type: string
              value: 
            HBM_CHNL3_CONFIG:
              type: string
              value: 
            HBM_CHNL4_CONFIG:
              type: string
              value: 
            HBM_CHNL5_CONFIG:
              type: string
              value: 
            HBM_CHNL6_CONFIG:
              type: string
              value: 
            HBM_CHNL7_CONFIG:
              type: string
              value: 
            HBM_CHNL8_CONFIG:
              type: string
              value: 
            HBM_CHNL9_CONFIG:
              type: string
              value: 
            HBM_CHNL10_CONFIG:
              type: string
              value: 
            HBM_CHNL11_CONFIG:
              type: string
              value: 
            HBM_CHNL12_CONFIG:
              type: string
              value: 
            HBM_CHNL13_CONFIG:
              type: string
              value: 
            HBM_CHNL14_CONFIG:
              type: string
              value: 
            HBM_CHNL15_CONFIG:
              type: string
              value: 
            HBM_AP_BASE_CONFIG:
              type: string
              value: HBM_CHNL0_CONFIG
            HBM_DENSITY_PER_CHNL:
              type: string
              value: 1GB
            HBM_PHY_EN_0:
              type: bool
              value: false
            HBM_PHY_EN_1:
              type: bool
              value: false
            HBM_PHY_EN_2:
              type: bool
              value: false
            HBM_PHY_EN_3:
              type: bool
              value: false
            HBM_PHY_EN_4:
              type: bool
              value: false
            HBM_PHY_EN_5:
              type: bool
              value: false
            HBM_PHY_EN_6:
              type: bool
              value: false
            HBM_PHY_EN_7:
              type: bool
              value: false
            HBM_PHY_EN_8:
              type: bool
              value: false
            HBM_PHY_EN_9:
              type: bool
              value: false
            HBM_PHY_EN_10:
              type: bool
              value: false
            HBM_PHY_EN_11:
              type: bool
              value: false
            HBM_PHY_EN_12:
              type: bool
              value: false
            HBM_PHY_EN_13:
              type: bool
              value: false
            HBM_PHY_EN_14:
              type: bool
              value: false
            HBM_PHY_EN_15:
              type: bool
              value: false
            HBM_FCV_PARAM:
              type: string
              value: Disable
            HBM_MEMORY_MODEL:
              type: string
              value: xilinx_responder
            HBM_PHYIO_CNTRL_BLOCK:
              type: bool
              value: false
            HBM_ST0_EN:
              type: bool
              value: false
            HBM_ST1_EN:
              type: bool
              value: false
            HBM_SIMULATION_MODE:
              type: string
              value: BFM
            HBM_DFI_CLK_DIV2_EN:
              type: bool
              value: false
            HBM_HPLL_TEST_PORTS_EN:
              type: bool
              value: false
            HBM_PHY_DEBUG_PORTS_EN:
              type: bool
              value: false
            HBM_GBL_REF_RST_EN:
              type: bool
              value: false
            HBM_VNC_EN:
              type: bool
              value: false
            HBM_OVERWRITE_PORTCONTROL_REG:
              type: bool
              value: false
            MC_NAME:
              type: string
              value: MC
            LOGO_FILE:
              type: string
              value: data/noc.png
            CONTROLLERTYPE:
              type: string
              value: DDR4_SDRAM
            USER_NPI_REG_MC_NSU_0_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_0_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_0_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_0_W_EGR:
              type: bitString
              value: 0x00010100
            USER_NPI_REG_MC_NSU_1_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_1_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_1_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_1_W_EGR:
              type: bitString
              value: 0x00010100
            USER_NPI_REG_MC_NSU_2_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_2_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_2_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_2_W_EGR:
              type: bitString
              value: 0x00010100
            USER_NPI_REG_MC_NSU_3_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_3_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_3_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_3_W_EGR:
              type: bitString
              value: 0x00010100
            MC_XPLL_MODE:
              type: string
              value: VarRxVarTx
            MC_XPLL_CLKOUT1_PH_CTRL:
              type: bitString
              value: 0x3
            MC_XPLL_CLKOUT2_PH_CTRL:
              type: bitString
              value: 0x1
            MC_XPLL_DSKW_DLY1:
              type: long
              value: 12
            MC_XPLL_DSKW_DLY2:
              type: long
              value: 15
            MC_XPLL_DSKW_DLY_EN1:
              type: string
              value: TRUE
            MC_XPLL_DSKW_DLY_EN2:
              type: string
              value: TRUE
            MC_XPLL_DSKW_DLY_PATH1:
              type: string
              value: FALSE
            MC_XPLL_DSKW_DLY_PATH2:
              type: string
              value: TRUE
            MC_XPLL_CLKOUT1_PHASE:
              type: float
              value: 238.176
            MC_XPLL_CLKOUT1_PERIOD:
              type: long
              value: 1250
            MC_XPLL_DIV4_CLKOUT12:
              type: string
              value: TRUE
            MC_XPLL_DIV4_CLKOUT3:
              type: string
              value: TRUE
            MC_XPLL_CLKOUTPHY_CASCIN_EN:
              type: string
              value: TRUE
            MC_XPLL_CLKOUTPHY_CASCOUT_EN:
              type: string
              value: FALSE
            MC_XPLL_DESKEW_MUXIN_SEL:
              type: string
              value: TRUE
            MC_XPLL_DESKEW2_MUXIN_SEL:
              type: string
              value: TRUE
            MC_XPLL_CLKOUT2_PHASE:
              type: float
              value: 0.0
            MC_REG_RD_DRR_TKN_P0:
              type: bitString
              value: 0x00040404
            MC_REG_RD_DRR_TKN_P1:
              type: bitString
              value: 0x00040404
            MC_REG_RD_DRR_TKN_P2:
              type: bitString
              value: 0x00040404
            MC_REG_RD_DRR_TKN_P3:
              type: bitString
              value: 0x00040404
            MC_REG_WR_DRR_TKN_P0:
              type: bitString
              value: 0x00000404
            MC_REG_WR_DRR_TKN_P1:
              type: bitString
              value: 0x00000404
            MC_REG_WR_DRR_TKN_P2:
              type: bitString
              value: 0x00000404
            MC_REG_WR_DRR_TKN_P3:
              type: bitString
              value: 0x00000404
            MC_REG_QOS0:
              type: bitString
              value: 0x000F00F0
            MC_REG_QOS1:
              type: bitString
              value: 0x00200804
            MC_REG_QOS2:
              type: bitString
              value: 0x00000802
            MC_REG_QOS_TIMEOUT0:
              type: bitString
              value: 0x01084210
            MC_REG_QOS_TIMEOUT1:
              type: bitString
              value: 0xFFFFFFFF
            MC_REG_QOS_TIMEOUT2:
              type: bitString
              value: 0x000000FF
            MC_REG_RATE_CTRL_SCALE:
              type: bitString
              value: 0x00000000
            MC_REG_P0_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_CTRL0:
              type: bitString
              value: 0x01084210
            MC_REG_CMDQ_CTRL1:
              type: bitString
              value: 0x01084210
            MC_REG_CMDQ_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_QOS_RATE_CTRL_SCALE:
              type: bitString
              value: 0x00000000
            MC_DC_CMD_CREDITS:
              type: bitString
              value: 0x000002A8
            MC_EXMON_CLR_EXE:
              type: bitString
              value: 0x00000100
            MC_XMPU_CTRL:
              type: bitString
              value: 0x0000000B
            MC_XMPU_START_LO0:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI0:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO0:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI0:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER0:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG0:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO1:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI1:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO1:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI1:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER1:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG1:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO2:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI2:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO2:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI2:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER2:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG2:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO3:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI3:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO3:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI3:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER3:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG3:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO4:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI4:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO4:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI4:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER4:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG4:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO5:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI5:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO5:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI5:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER5:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG5:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO6:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI6:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO6:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI6:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER6:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG6:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO7:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI7:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO7:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI7:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER7:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG7:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO8:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI8:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO8:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI8:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER8:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG8:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO9:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI9:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO9:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI9:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER9:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG9:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO10:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI10:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO10:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI10:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER10:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG10:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO11:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI11:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO11:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI11:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER11:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG11:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO12:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI12:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO12:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI12:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER12:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG12:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO13:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI13:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO13:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI13:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER13:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG13:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO14:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI14:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO14:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI14:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER14:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG14:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO15:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI15:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO15:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI15:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER15:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG15:
              type: bitString
              value: 0x00000008
            MC_REG_ADEC0:
              type: bitString
              value: 0x00000000
            MC_REG_ADEC1:
              type: bitString
              value: 0x00000000
            MC_REG_ADEC2:
              type: bitString
              value: 0x00005000
            MC_REG_ADEC3:
              type: bitString
              value: 0x00005000
            MC_REG_ADEC4:
              type: bitString
              value: 0x279A5923
            MC_REG_ADEC5:
              type: bitString
              value: 0x1349140F
            MC_REG_ADEC6:
              type: bitString
              value: 0x185D6554
            MC_REG_ADEC7:
              type: bitString
              value: 0x1D71B699
            MC_REG_ADEC8:
              type: bitString
              value: 0x030207DE
            MC_REG_ADEC9:
              type: bitString
              value: 0x081C6144
            MC_REG_ADEC10:
              type: bitString
              value: 0x0D30B289
            MC_REG_ADEC11:
              type: bitString
              value: 0x001A284E
            MC_REG_NSU0_PORT:
              type: bitString
              value: 0x00000000
            MC_REG_NSU1_PORT:
              type: bitString
              value: 0x00000000
            MC_REG_NSU2_PORT:
              type: bitString
              value: 0x00000000
            MC_REG_NSU3_PORT:
              type: bitString
              value: 0x00000000
            MC_UB_CLK_MUX:
              type: bitString
              value: 0x00000000
            MC_TCK:
              type: long
              value: 628
            MC_MEMORY_TIMEPERIOD0:
              type: long
              value: 625
            MC_MEMORY_TIMEPERIOD1:
              type: long
              value: 625
            MC_OP_TIMEPERIOD0:
              type: long
              value: 625
            MC_IP_TIMEPERIOD0_FOR_OP:
              type: long
              value: 1250
            MC_FREQ_SEL:
              type: string
              value: SYS_CLK_FROM_MEMORY_CLK
            MC_MEMORY_FREQUENCY1:
              type: long
              value: 625
            MC_MEMORY_FREQUENCY2:
              type: long
              value: 625
            MC_INPUT_FREQUENCY0:
              type: float
              value: 400.000
            MC_INPUTCLK0_PERIOD:
              type: long
              value: 2500
            MC_INPUT_FREQUENCY1:
              type: float
              value: 400.000
            MC_INPUTCLK1_PERIOD:
              type: long
              value: 2500
            MC_SYSTEM_CLOCK:
              type: string
              value: Differential
            MC_INTERNAL_SYSCLK_EN:
              type: bool
              value: false
            MC_MEMORY_DEVICETYPE:
              type: string
              value: Components
            MC_MEMORY_SPEEDGRADE:
              type: string
              value: DDR4-3200AC(24-24-24)
            MC_COMPONENT_WIDTH:
              type: string
              value: x8
            MC_MEM_DEVICE_WIDTH:
              type: string
              value: x8
            MC_MAIN_MODULE_NAME:
              type: string
              value: DDRMC_MAIN_0
            MC_NOC_MODULE_NAME:
              type: string
              value: DDRMC_NOC_0
            MC_MAIN_BASE_ADDR:
              type: bitString
              value: 0xF6150000
            MC_NOC_BASE_ADDR:
              type: bitString
              value: 0xF6070000
            MC_COMPONENT_DENSITY:
              type: string
              value: 8Gb
            MC_MEMORY_DENSITY:
              type: string
              value: 8GB
            MC_MEMORY_DEVICE_DENSITY:
              type: string
              value: 8Gb
            MC_TCKEMIN:
              type: long
              value: 8
            MC_TCKE:
              type: long
              value: 8
            MC_TDQSCK_MIN:
              type: long
              value: 1500
            MC_TDQSCK_MAX:
              type: long
              value: 0
            MC_TDQSS_MIN:
              type: float
              value: 0.75
            MC_TDQSS_MAX:
              type: float
              value: 1.25
            MC_TDQS2DQ_MIN:
              type: long
              value: 0
            MC_TDQS2DQ_MAX:
              type: long
              value: 0
            MC_TFAW:
              type: long
              value: 21000
            MC_TFAW_nCK:
              type: long
              value: 34
            MC_TFAW_DLR:
              type: long
              value: 0
            MC_TMRD:
              type: long
              value: 8
            MC_TMRD_div4:
              type: long
              value: 0
            MC_TMRD_nCK:
              type: long
              value: 0
            MC_TCMR_MRD:
              type: long
              value: 0
            MC_TRPRE:
              type: float
              value: 0.9
            MC_TSTAB:
              type: long
              value: 0
            MC_INTERNAL_CA_PARITY_EN:
              type: string
              value: FALSE
            MC_PARITY:
              type: bool
              value: false
            MC_PARITYLATENCY:
              type: long
              value: 0
            MC_REGVAL_COMPARE:
              type: bool
              value: false
            MC_F1_PARITYLATENCY:
              type: long
              value: 0
            MC_TPAR_ALERT_ON:
              type: long
              value: 10
            MC_F1_TPAR_ALERT_ON:
              type: long
              value: 0
            MC_TPAR_ALERT_PW_MAX:
              type: long
              value: 192
            MC_F1_TPAR_ALERT_PW_MAX:
              type: long
              value: 0
            MC_TPDM_RD:
              type: long
              value: 0
            MC_F1_TPDM_RD:
              type: long
              value: 0
            MC_RCD_PARITY:
              type: bool
              value: false
            MC_TRAS:
              type: long
              value: 32000
            MC_TRAS_nCK:
              type: long
              value: 0
            MC_TRCD:
              type: long
              value: 15000
            MC_TRCD_nCK:
              type: long
              value: 0
            MC_F1_TRCD_nCK:
              type: long
              value: 0
            MC_TREFI:
              type: long
              value: 7800000
            MC_TRFC:
              type: long
              value: 350000
            MC_TRP:
              type: long
              value: 15000
            MC_SILICON_REVISION:
              type: string
              value: NA
            MC_TOSCO:
              type: long
              value: 0
            MC_TOSCO_nCK:
              type: long
              value: 0
            MC_TRPST:
              type: float
              value: 0.4
            MC_TWPRE:
              type: float
              value: 0.9
            MC_TWPST:
              type: float
              value: 0.33
            MC_TRRD_S:
              type: long
              value: 4
            MC_TRRD_S_nCK:
              type: long
              value: 1
            MC_TRRD_L:
              type: long
              value: 8
            MC_TRRD_L_nCK:
              type: long
              value: 1
            MC_TRRD_DLR:
              type: long
              value: 0
            MC_TRTP:
              type: long
              value: 7500
            MC_TRTP_nCK:
              type: long
              value: 12
            MC_TMOD:
              type: long
              value: 24
            MC_TMOD_nCK:
              type: long
              value: 24
            MC_TMPRR:
              type: long
              value: 1
            MC_TBCW:
              type: long
              value: 0
            MC_TMRC:
              type: long
              value: 0
            MC_TWR:
              type: long
              value: 15000
            MC_TWR_nCK:
              type: long
              value: 0
            MC_TWTR_S:
              type: long
              value: 2500
            MC_TWTR_L:
              type: long
              value: 7500
            MC_TXPR:
              type: long
              value: 576
            MC_TXPR_nCK:
              type: long
              value: 5
            MC_TXPMIN:
              type: long
              value: 10
            MC_TXP:
              type: long
              value: 10
            MC_TZQCS:
              type: long
              value: 128
            MC_TZQCS_ITVL:
              type: long
              value: 1000000000
            MC_TZQ_START_ITVL:
              type: long
              value: 0
            MC_TZQINIT:
              type: long
              value: 1024
            MC_TZQLAT:
              type: long
              value: 0
            MC_TZQLAT_div4:
              type: long
              value: 0
            MC_TZQLAT_nCK:
              type: long
              value: 0
            MC_TMRW:
              type: long
              value: 0
            MC_TMRW_div4:
              type: long
              value: 0
            MC_TMRW_nCK:
              type: long
              value: 0
            MC_TMRR:
              type: long
              value: 8
            MC_TCCD_3DS:
              type: long
              value: 0
            MC_TRTW:
              type: long
              value: 350
            MC_TREFIPB:
              type: long
              value: 0
            MC_TRFCAB:
              type: long
              value: 0
            MC_TRFCPB:
              type: long
              value: 0
            MC_TPBR2PBR:
              type: long
              value: 0
            MC_TRPAB:
              type: long
              value: 0
            MC_TRPAB_nCK:
              type: long
              value: 0
            MC_TRPPB:
              type: long
              value: 0
            MC_TRPPB_nCK:
              type: long
              value: 0
            MC_TRRD:
              type: long
              value: 0
            MC_TRRD_nCK:
              type: long
              value: 0
            MC_TWTR:
              type: long
              value: 0
            MC_TWTR_nCK:
              type: long
              value: 0
            MC_TCCD:
              type: long
              value: 0
            MC_TCCDMW:
              type: long
              value: 32
            MC_ZQINTVL:
              type: long
              value: 350
            MC_RTT:
              type: string
              value: RZQ/6
            MC_CLAMSHELL:
              type: bool
              value: false
            MC_NO_CHANNELS:
              type: string
              value: Single
            MC_DATAWIDTH:
              type: long
              value: 64
            MC_ROWADDRESSWIDTH:
              type: long
              value: 16
            MC_COLUMNADDRESSWIDTH:
              type: long
              value: 10
            MC_BG_WIDTH:
              type: long
              value: 2
            MC_BA_WIDTH:
              type: long
              value: 2
            MC_CA_MIRROR:
              type: bool
              value: false
            MC_RANK:
              type: long
              value: 1
            MC_STACKHEIGHT:
              type: long
              value: 1
            MC_SLOT:
              type: string
              value: Single
            MC_ECC:
              type: bool
              value: false
            MC_DDR4_2T:
              type: string
              value: Enable
            MC_CHANNEL_INTERLEAVING:
              type: bool
              value: false
            MC_CH_INTERLEAVING_SIZE:
              type: string
              value: NONE
            MC_CASLATENCY:
              type: long
              value: 24
            MC_CASWRITELATENCY:
              type: long
              value: 16
            MC_ORDERING:
              type: string
              value: Strict
            MC_ADDRESSMAP:
              type: string
              value: ROW_COLUMN_BANK
            MC_SELFREFRESH:
              type: bool
              value: false
            MC_SAVERESTORE:
              type: bool
              value: false
            MC_SIMMODE:
              type: string
              value: BFM
            MC_POWERMODES:
              type: bool
              value: true
            MC_ZQCS_FREQUENCY:
              type: bool
              value: true
            MC_USERREFRESH:
              type: bool
              value: false
            MC_LPDDR4_REFRESH_TYPE:
              type: string
              value: ALL_BANK
            MC_ADD_CMD_DELAY_EN:
              type: string
              value: Disable
            MC_ADD_CMD_DELAY:
              type: long
              value: 0
            MC_F1_ADD_CMD_DELAY_EN:
              type: string
              value: Disable
            MC_F1_ADD_CMD_DELAY:
              type: long
              value: 0
            MC_ZQCS_PIN:
              type: bool
              value: true
            MC_SCRUBBING:
              type: string
              value: off
            MC_SVFLOW:
              type: string
              value: Disable
            MC_SKIPCAL:
              type: string
              value: Disable
            MC_FCV_FULLCAL:
              type: string
              value: Disable
            MC_PRUNECHIP_SIM_CHANGES:
              type: string
              value: Disable
            MC_MEM_ADDRESS_MAP:
              type: string
              value: ROW_COLUMN_BANK
            MC_TCCD_S:
              type: long
              value: 4
            MC_TCCD_L:
              type: long
              value: 8
            MC_TCCD_L_nCK:
              type: long
              value: 5
            MC_TRC:
              type: long
              value: 47000
            MC_REFRESH_RATE:
              type: string
              value: 1x
            MC_REFRESH_SPEED:
              type: string
              value: 1x_SPEED-NORMAL_TEMPERATURE
            MC_TRFC_DLR:
              type: string
              value: 0
            MC_CORRECT_EN:
              type: string
              value: 1
            MC_CLA:
              type: long
              value: 0
            MC_F1_CLA:
              type: long
              value: 0
            MC_RCD_DELAY:
              type: long
              value: 0
            MC_F1_RCD_DELAY:
              type: long
              value: 0
            MC_REGION:
              type: string
              value: 0
            MC_EN_NPP_MONITOR:
              type: long
              value: 1
            MC_DISABLE_DATA_CHECK:
              type: long
              value: 1
            MC_LR_WIDTH:
              type: long
              value: 1
            MC_CS_WIDTH:
              type: long
              value: 1
            MC_PRE_DEF_ADDR_MAP_SEL:
              type: string
              value: ROW_BANK_COLUMN_BGO
            MC_USER_DEFINED_ADDRESS_MAP:
              type: string
              value: 16RA-2BA-2BG-10CA
            MC_ADDR_BIT43:
              type: string
              value: NA
            MC_ADDR_BIT42:
              type: string
              value: NA
            MC_ADDR_BIT41:
              type: string
              value: NA
            MC_ADDR_BIT40:
              type: string
              value: NA
            MC_ADDR_BIT39:
              type: string
              value: NA
            MC_ADDR_BIT38:
              type: string
              value: NA
            MC_ADDR_BIT37:
              type: string
              value: NA
            MC_ADDR_BIT36:
              type: string
              value: NA
            MC_ADDR_BIT35:
              type: string
              value: NA
            MC_ADDR_BIT34:
              type: string
              value: NA
            MC_ADDR_BIT33:
              type: string
              value: NA
            MC_ADDR_BIT32:
              type: string
              value: RA15
            MC_ADDR_BIT31:
              type: string
              value: RA14
            MC_ADDR_BIT30:
              type: string
              value: RA13
            MC_ADDR_BIT29:
              type: string
              value: RA12
            MC_ADDR_BIT28:
              type: string
              value: RA11
            MC_ADDR_BIT27:
              type: string
              value: RA10
            MC_ADDR_BIT26:
              type: string
              value: RA9
            MC_ADDR_BIT25:
              type: string
              value: RA8
            MC_ADDR_BIT24:
              type: string
              value: RA7
            MC_ADDR_BIT23:
              type: string
              value: RA6
            MC_ADDR_BIT22:
              type: string
              value: RA5
            MC_ADDR_BIT21:
              type: string
              value: RA4
            MC_ADDR_BIT20:
              type: string
              value: RA3
            MC_ADDR_BIT19:
              type: string
              value: RA2
            MC_ADDR_BIT18:
              type: string
              value: RA1
            MC_ADDR_BIT17:
              type: string
              value: RA0
            MC_ADDR_BIT16:
              type: string
              value: BA1
            MC_ADDR_BIT15:
              type: string
              value: BA0
            MC_ADDR_BIT14:
              type: string
              value: BG1
            MC_ADDR_BIT13:
              type: string
              value: CA9
            MC_ADDR_BIT12:
              type: string
              value: CA8
            MC_ADDR_BIT11:
              type: string
              value: CA7
            MC_ADDR_BIT10:
              type: string
              value: CA6
            MC_ADDR_BIT9:
              type: string
              value: CA5
            MC_ADDR_BIT8:
              type: string
              value: CA4
            MC_ADDR_BIT7:
              type: string
              value: CA3
            MC_ADDR_BIT6:
              type: string
              value: BG0
            MC_ADDR_BIT5:
              type: string
              value: CA2
            MC_ADDR_BIT4:
              type: string
              value: CA1
            MC_ADDR_BIT3:
              type: string
              value: CA0
            MC_ADDR_BIT2:
              type: string
              value: NC
            MC_ADDR_BIT1:
              type: string
              value: NC
            MC_ADDR_BIT0:
              type: string
              value: NC
            MC_CHAN_REGION0:
              type: string
              value: DDR_CH1
            MC_CHAN_REGION1:
              type: string
              value: NONE
            MC_PHYS_NAME:
              type: string
              value: noc_mc_ddr4_v1_0
            MC_MEM_INIT_FILE:
              type: string
              value: no_file_loaded
            MC_DQ_WIDTH:
              type: long
              value: 64
            MC_DQS_WIDTH:
              type: long
              value: 8
            MC_DM_WIDTH:
              type: long
              value: 8
            MC_CK_WIDTH:
              type: long
              value: 1
            MC_CKE_WIDTH:
              type: long
              value: 1
            MC_ADDR_WIDTH:
              type: long
              value: 17
            MC_BURST_LENGTH:
              type: long
              value: 8
            MC_ODT_WIDTH:
              type: long
              value: 1
            MC_NUM_CK:
              type: long
              value: 1
            MC_LP4_PIN_EFFICIENT:
              type: bool
              value: false
            MC_CH0_LP4_CHA_ENABLE:
              type: bool
              value: false
            MC_CH0_LP4_CHB_ENABLE:
              type: bool
              value: false
            MC_CH1_LP4_CHA_ENABLE:
              type: bool
              value: false
            MC_CH1_LP4_CHB_ENABLE:
              type: bool
              value: false
            MC_LP4_DQ_A_WIDTH:
              type: long
              value: 0
            MC_LP4_DQ_B_WIDTH:
              type: long
              value: 0
            MC_LP4_DQS_A_WIDTH:
              type: long
              value: 0
            MC_LP4_DQS_B_WIDTH:
              type: long
              value: 0
            MC_LP4_DMI_A_WIDTH:
              type: long
              value: 0
            MC_LP4_DMI_B_WIDTH:
              type: long
              value: 0
            MC_LP4_CA_A_WIDTH:
              type: long
              value: 0
            MC_LP4_CA_B_WIDTH:
              type: long
              value: 0
            MC_LP4_CKT_A_WIDTH:
              type: long
              value: 0
            MC_LP4_CKT_B_WIDTH:
              type: long
              value: 0
            MC_LP4_CKE_A_WIDTH:
              type: long
              value: 0
            MC_LP4_CKE_B_WIDTH:
              type: long
              value: 0
            MC_LP4_CS_A_WIDTH:
              type: long
              value: 0
            MC_LP4_CS_B_WIDTH:
              type: long
              value: 0
            MC_LP4_RESETN_WIDTH:
              type: long
              value: 0
            MC_TEMP_DIR_DELETE:
              type: string
              value: TRUE
            MC_TFAWMIN:
              type: long
              value: 21000
            MC_TMRDMIN:
              type: long
              value: 8
            MC_TRASMIN:
              type: long
              value: 32000
            MC_TRCDMIN:
              type: long
              value: 15000
            MC_TRPMIN:
              type: long
              value: 15000
            MC_TRCMIN:
              type: long
              value: 47000
            MC_TRRD_S_MIN:
              type: long
              value: 4
            MC_TRRD_L_MIN:
              type: long
              value: 8
            MC_TRTPMIN:
              type: long
              value: 7500
            MC_TOSCOMIN:
              type: long
              value: 0
            MC_TWRMIN:
              type: long
              value: 15000
            MC_TWTRMIN:
              type: long
              value: 0
            MC_TWTR_S_MIN:
              type: long
              value: 2500
            MC_TWTR_L_MIN:
              type: long
              value: 0
            MC_TRFCMIN:
              type: long
              value: 350000
            MC_TCCD_L_MIN:
              type: long
              value: 8
            MC_TCCD_3DS_MIN:
              type: long
              value: 0
            MC_TMOD_MIN:
              type: long
              value: 24
            MC_TRPABMIN:
              type: long
              value: 0
            MC_TRPPBMIN:
              type: long
              value: 0
            MC_TRRDMIN:
              type: long
              value: 0
            MC_TZQCAL:
              type: long
              value: 0
            MC_TZQCAL_div4:
              type: long
              value: 0
            MC_TZQLATMIN:
              type: long
              value: 0
            MC_TMRWMIN:
              type: long
              value: 0
            MC_TRFCABMIN:
              type: long
              value: 0
            MC_TRFCPBMIN:
              type: long
              value: 0
            MC_TPBR2PBRMIN:
              type: long
              value: 0
            MC_EN_ECC_SCRUBBING:
              type: bool
              value: false
            MC_EN_BACKGROUND_SCRUBBING:
              type: bool
              value: false
            MC_ECC_SCRUB_PERIOD:
              type: string
              value: 0x003E80
            MC_PER_RD_INTVL:
              type: long
              value: 20000000
            MC_INIT_MEM_USING_ECC_SCRUB:
              type: bool
              value: false
            MC_IDLE_TIME_ENTR_PWR_DOWN_MODE:
              type: string
              value: 0x00000AA
            MC_IDLE_TIME_ENTR_SELF_REF_MODE:
              type: string
              value: 0x0020000
            MC_WRITE_DM_DBI:
              type: string
              value: DM_NO_DBI
            MC_READ_DBI:
              type: bool
              value: false
            MC_ATTR_FILE:
              type: string
              value: sidefile.xdc
            MC_EN_INTR_RESP:
              type: string
              value: FALSE
            MC_EXTENDED_WDQS:
              type: string
              value: TRUE
            MC_ODTLon:
              type: long
              value: 0
            MC_F1_ODTLon:
              type: long
              value: 0
            MC_TODTon_MIN:
              type: long
              value: 0
            MC_F1_TODTon_MIN:
              type: long
              value: 0
            MC_LP4_OPERATING_TEMP:
              type: string
              value: STANDARD
            MC_CONFIG_NUM:
              type: string
              value: config11
            MC_FREQ_SWITCHING_EN:
              type: string
              value: FALSE
            MC_FREQ_PARAM:
              type: string
              value: F0
            MC_IP_TIMEPERIOD1:
              type: long
              value: 625
            MC_OP_TIMEPERIOD1:
              type: long
              value: 625
            MC_F1_CASLATENCY:
              type: long
              value: 24
            MC_F1_CASWRITELATENCY:
              type: long
              value: 20
            MC_F1_TFAW:
              type: long
              value: 21000
            MC_F1_TFAWMIN:
              type: long
              value: 21000
            MC_F1_TFAW_nCK:
              type: long
              value: 0
            MC_F1_TRRD_S:
              type: long
              value: 4
            MC_F1_TRRD_S_MIN:
              type: long
              value: 4
            MC_F1_TRRD_L:
              type: long
              value: 8
            MC_F1_TRRD_L_MIN:
              type: long
              value: 8
            MC_F1_TRTP:
              type: long
              value: 7500
            MC_F1_TRTPMIN:
              type: long
              value: 7500
            MC_F1_TRTP_nCK:
              type: long
              value: 0
            MC_F1_TWTR_S:
              type: long
              value: 2500
            MC_F1_TWTR_S_MIN:
              type: long
              value: 2500
            MC_F1_TWTR_L:
              type: long
              value: 7500
            MC_F1_TWTR_L_MIN:
              type: long
              value: 7500
            MC_F1_TCCD_L:
              type: long
              value: 8
            MC_F1_TCCD_L_MIN:
              type: long
              value: 8
            MC_F1_TCCD_3DS:
              type: long
              value: 0
            MC_F1_TCCD_3DS_MIN:
              type: long
              value: 0
            MC_F1_TMOD:
              type: long
              value: 24
            MC_F1_TMOD_MIN:
              type: long
              value: 24
            MC_F1_TCKEMIN:
              type: long
              value: 0
            MC_F1_TCKE:
              type: long
              value: 0
            MC_F1_TXPMIN:
              type: long
              value: 0
            MC_F1_TXP:
              type: long
              value: 0
            MC_F1_TMRD:
              type: long
              value: 8
            MC_F1_TMRD_nCK:
              type: long
              value: 0
            MC_F1_TMRDMIN:
              type: long
              value: 8
            MC_F1_TRAS:
              type: long
              value: 32000
            MC_F1_TRAS_nCK:
              type: long
              value: 0
            MC_F1_TRASMIN:
              type: long
              value: 32000
            MC_F1_TRCD:
              type: long
              value: 15000
            MC_F1_TRCDMIN:
              type: long
              value: 15000
            MC_F1_TRPAB:
              type: long
              value: 0
            MC_F1_TRPAB_nCK:
              type: long
              value: 0
            MC_F1_TRPABMIN:
              type: long
              value: 0
            MC_F1_TRPPB:
              type: long
              value: 0
            MC_F1_TRPPB_nCK:
              type: long
              value: 0
            MC_F1_TRPPBMIN:
              type: long
              value: 0
            MC_F1_TRRD:
              type: long
              value: 0
            MC_F1_TRRDMIN:
              type: long
              value: 0
            MC_F1_TRRD_nCK:
              type: long
              value: 0
            MC_F1_TWR:
              type: long
              value: 15000
            MC_F1_TWR_nCK:
              type: long
              value: 0
            MC_F1_TWRMIN:
              type: long
              value: 15000
            MC_F1_TWTR:
              type: long
              value: 0
            MC_F1_TWTR_nCK:
              type: long
              value: 0
            MC_F1_TWTRMIN:
              type: long
              value: 0
            MC_F1_TZQLAT:
              type: long
              value: 0
            MC_F1_TZQLAT_nCK:
              type: long
              value: 0
            MC_F1_TZQLATMIN:
              type: long
              value: 0
            MC_F1_TMRW:
              type: long
              value: 0
            MC_F1_TMRWMIN:
              type: long
              value: 0
            MC_F1_TOSCO:
              type: long
              value: 0
            MC_F1_TOSCO_nCK:
              type: long
              value: 0
            MC_F1_TOSCOMIN:
              type: long
              value: 0
            MC_F1_LPDDR4_MR1:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR2:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR3:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR11:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR13:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR22:
              type: bitString
              value: 0x0000
            MC_UBLAZE_APB_INTF:
              type: string
              value: FALSE
            MC_REF_AND_PER_CAL_INTF:
              type: string
              value: FALSE
            MC_DDR4_CTLE:
              type: string
              value: 000
            MC_READ_BANDWIDTH:
              type: float
              value: 6400.0
            MC_WRITE_BANDWIDTH:
              type: float
              value: 6400.0
            MC_ECC_SCRUB_SIZE:
              type: long
              value: 8192
            MC_IBUFDISABLE:
              type: bool
              value: false
            MC_DDR_INIT_TIMEOUT:
              type: string
              value: 0x00079C3E
            MC_EN_PERF_STATS:
              type: bool
              value: false
            MC_XLNX_RESPONDER:
              type: bool
              value: true
            MC_VNC_ENABLE:
              type: string
              value: FALSE
            MC_DEVICE_TYPE:
              type: string
              value: S80
            MC_NETLIST_SIMULATION:
              type: string
              value: true
            MC_DDR4_MIGRATION:
              type: bool
              value: false
            MC_CH0_DDR4_CK_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_CK_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CK_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_CK_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_4:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_5:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_6:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_7:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_8:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_9:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_10:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_11:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_12:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_13:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_14:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_15:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_16:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_17:
              type: long
              value: 0
            MC_CH0_DDR4_BA_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_BA_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_BG_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_BG_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_ACT_SKEW:
              type: long
              value: 0
            MC_CH0_DDR4_PAR_SKEW:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_LR_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_LR_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_LR_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_4:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_5:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_6:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_7:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_8:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_9:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_10:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_11:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_12:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_13:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_14:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_15:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_16:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_17:
              type: long
              value: 0
            MC_CH1_DDR4_BA_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_BA_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_BG_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_BG_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_ACT_SKEW:
              type: long
              value: 0
            MC_CH1_DDR4_PAR_SKEW:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_LR_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_LR_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_LR_SKEW_2:
              type: long
              value: 0
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl tlm
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl_tlm
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: cips_noc
            PATH:
              type: string
              value: /versal_fabric/cips_noc
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: tlm
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: xilinx.com:ip:axi_noc:1.0
          extra_props:

      -
        name: clk_wiz
        pins:
          -
            config:
              ASSOCIATED_BUSIF: ""
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "bd_fcc1_pspmc_0_0_pl0_ref_clk"
              FREQ_HZ: "199998001"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/clk_wiz/clk_in1
              NAME: clk_in1
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/pl0_ref_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 199998001
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/CIPS_0/pl0_ref_clk
              driverrst: /versal_fabric/CIPS_0/pl0_resetn
          -
            config:
              ASSOCIATED_BUSIF: ""
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/clk_wiz/clk_out1
              NAME: clk_out1
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/m_axi_lpd_aclk
                - /versal_fabric/ai_engine_0/aclk0
                - /versal_fabric/cips_noc/aclk9
                - /versal_fabric/clk_out1
                - /versal_fabric/common_interface_0/DMA_ACLK
                - /versal_fabric/common_interface_0/M_AXI_1_ACLK
                - /versal_fabric/noc_lpddr4/aclk0
                - /versal_fabric/psr_300mhz/slowest_sync_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 149998500
              DIRECTNAME: clk_out1
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: true
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out1
              driverrst: /versal_fabric/CIPS_0/pl0_resetn
          -
            config:
              ASSOCIATED_BUSIF: ""
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "199998000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/clk_wiz/clk_out2
              NAME: clk_out2
            extra_props:
              destination:
                - /versal_fabric/clk_out2
                - /versal_fabric/psr_200mhz/slowest_sync_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 199998000
              DIRECTNAME: clk_out2
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: true
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out2
              driverrst: /versal_fabric/CIPS_0/pl0_resetn
          -
            config:
              ASSOCIATED_BUSIF: ""
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "99999000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/clk_wiz/clk_out3
              NAME: clk_out3
            extra_props:
              destination:
                - /versal_fabric/psr_100mhz/slowest_sync_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 99999000
              DIRECTNAME: clk_1
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out3
              driverrst: /versal_fabric/CIPS_0/pl0_resetn
          -
            config:
              ASSOCIATED_BUSIF: ""
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "399996000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/clk_wiz/clk_out4
              NAME: clk_out4
            extra_props:
              destination:
                - /versal_fabric/clk_out4
                - /versal_fabric/psr_400mhz/slowest_sync_clk
              CONTEXT: versal_fabric
              FREQ_HZ: 399996000
              DIRECTNAME: clk_out4
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: true
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out4
              driverrst: /versal_fabric/CIPS_0/pl0_resetn
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: undef
              PATH: /versal_fabric/clk_wiz/locked
              NAME: locked
            extra_props:
              destination:
                - /versal_fabric/psr_100mhz/dcm_locked
                - /versal_fabric/psr_300mhz/dcm_locked
              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/clk_wiz/resetn
              NAME: resetn
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/pl0_resetn
              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
        parameters:
          config:
            USE_PHASE_ALIGNMENT:
              type: bool
              value: true
            JITTER_SEL:
              type: string
              value: Min_O_Jitter
            USE_LOCKED:
              type: bool
              value: true
            USE_RESET:
              type: bool
              value: true
            RESET_TYPE:
              type: string
              value: ACTIVE_LOW
            CLKOUT_USED:
              type: string
              value: true,true,true,true,false,false,false
            CLKOUT_PORT:
              type: string
              value: clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7
            CLKOUT_REQUESTED_OUT_FREQUENCY:
              type: string
              value: 150.000,200,100,400,200,400,600
            CLKOUT_REQUESTED_PHASE:
              type: string
              value: 0.000,0.000,0.000,0.000,0.000,0.000,0.000
            CLKOUT_REQUESTED_DUTY_CYCLE:
              type: string
              value: 50.000,50.000,50.000,50.000,50.000,50.000,50.000
            CLKOUT_DRIVES:
              type: string
              value: BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG
            CLKOUT_GROUPING:
              type: string
              value: Auto,Auto,Auto,Auto,Auto,Auto,Auto
            CLKOUT_DYN_PS:
              type: string
              value: None,None,None,None,None,None,None
            CLKOUT_MATCHED_ROUTING:
              type: string
              value: false,false,false,false,false,false,false
            CLKFBOUT_MULT:
              type: float
              value: 36.000000
            DIVCLK_DIVIDE:
              type: float
              value: 3
            CLKOUT1_DIVIDE:
              type: float
              value: 16.000000
            CLKOUT2_DIVIDE:
              type: float
              value: 12.000000
            CLKOUT3_DIVIDE:
              type: float
              value: 24.000000
            CLKOUT4_DIVIDE:
              type: float
              value: 6.000000
            CLKOUT5_DIVIDE:
              type: float
              value: 12
            CLKOUT6_DIVIDE:
              type: float
              value: 12
            CLKOUT7_DIVIDE:
              type: float
              value: 12
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: clk_wiz
            PATH:
              type: string
              value: /versal_fabric/clk_wiz
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: xilinx.com:ip:clk_wizard:1.0
          extra_props:

      -
        name: common_interface_0
        pins:
          -
            config:
              ADDR_WIDTH: "32"
              DATA_WIDTH: "32"
              NUM_READ_OUTSTANDING: "2"
              NUM_WRITE_OUTSTANDING: "2"
              PROTOCOL: "AXI4LITE"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: hier
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: CTRL
              PATH: /versal_fabric/common_interface_0/CTRL
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/common_interface_0/DMA_ACLK
              ASSOCIATED_RESET: /versal_fabric/common_interface_0/DMA_ARESETN
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: /versal_fabric/psr_300mhz/peripheral_aresetn
              PROTOCOL: AXI4LITE
              OFFSET: 0x88000000
              RANGE: 0x000100000000
              ADDR_WIDTH: 32
              DATA_WIDTH: 32
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: common_intf_CTRL
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 149998500
                ADDRESS_WIDTH: 32
                DATA_WIDTH: 32
                OFFSET: 0x88000000
                RANGE: 0x000100000000
                PROTOCOL: AXI4LITE
          -
            config:

            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: hier
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: DMA_1
              PATH: /versal_fabric/common_interface_0/DMA_1
            extra_props:
              destination: /versal_fabric/cips_noc/S08_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/S08_AXI
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/common_interface_0/DMA_ACLK
              ASSOCIATED_RESET: /versal_fabric/common_interface_0/DMA_ARESETN
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: /versal_fabric/psr_300mhz/peripheral_aresetn
              PROTOCOL: AXI4
              OFFSET: 0x80001000
              RANGE: 0x000100000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 64
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 149998500
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 64
                OFFSET: 0x80001000
                RANGE: 0x000100000000
                PROTOCOL: AXI4
          -
            config:

            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: hier
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: M_AXI_1
              PATH: /versal_fabric/common_interface_0/M_AXI_1
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/common_interface_0/M_AXI_1_ACLK
              ASSOCIATED_RESET: /versal_fabric/common_interface_0/M_AXI_1_ARESETN
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: /versal_fabric/psr_300mhz/peripheral_aresetn
              PROTOCOL: AXI4
              OFFSET: 0x00200000000
              RANGE: 0x000100000000
              ADDR_WIDTH: 32
              DATA_WIDTH: 32
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: common_intf_M_AXI_1
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 149998500
                ADDRESS_WIDTH: 32
                DATA_WIDTH: 32
                OFFSET: 0x00200000000
                RANGE: 0x000100000000
                PROTOCOL: AXI4
          -
            config:

            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: hier
              VLNV: vsi.com:interface:platform_rtl:1.0
              NAME: PLAT_INTERFACE
              PATH: /versal_fabric/common_interface_0/PLAT_INTERFACE
            extra_props:
              destination: /versal_ps/vsi_common_driver_0/PLATFORM
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/PLAT_INTERFACE /versal_ps/PLATFORM /versal_ps/vsi_common_driver_0/PLATFORM
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/common_interface_0/DMA_ACLK
              ASSOCIATED_RESET: /versal_fabric/common_interface_0/DMA_ARESETN
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: /versal_fabric/psr_300mhz/peripheral_aresetn
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: vsi::platform_rtl()
          -
            config:

            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: hier
              VLNV: vsi.com:interface:platform_rtl:1.0
              NAME: PLAT_INTERFACE_AI
              PATH: /versal_fabric/common_interface_0/PLAT_INTERFACE_AI
            extra_props:
              destination: 
              CONTEXT: versal_fabric
              connection_path: 
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/common_interface_0/DMA_ACLK
              ASSOCIATED_RESET: /versal_fabric/common_interface_0/DMA_ARESETN
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: /versal_fabric/psr_300mhz/peripheral_aresetn
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: vsi::platform_rtl()
          -
            config:

            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: hier
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S_AXI_1
              PATH: /versal_fabric/common_interface_0/S_AXI_1
            extra_props:
              destination: /versal_fabric/CIPS_0/M_AXI_LPD
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/CIPS_0/M_AXI_LPD
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/common_interface_0/DMA_ACLK
              ASSOCIATED_RESET: /versal_fabric/common_interface_0/DMA_ARESETN
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: /versal_fabric/psr_300mhz/peripheral_aresetn
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x000100000000
              ADDR_WIDTH: 44
              DATA_WIDTH: 128
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 149998500
                ADDRESS_WIDTH: 44
                DATA_WIDTH: 128
                OFFSET: 0x0
                RANGE: 0x000100000000
                PROTOCOL: AXI4
          -
            config:
              ASSOCIATED_BUSIF: "S_AXI_1:PLAT_INTERFACE:PLAT_INTERFACE_AI:CTRL:DMA_1"
              ASSOCIATED_RESET: "DMA_ARESETN"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/common_interface_0/DMA_ACLK
              NAME: DMA_ACLK
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_out1
              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out1
              driverrst: /versal_fabric/psr_300mhz/peripheral_aresetn
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/common_interface_0/DMA_ARESETN
              NAME: DMA_ARESETN
            extra_props:
              destination:
                - /versal_fabric/psr_300mhz/peripheral_aresetn
              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: "M_AXI_1"
              ASSOCIATED_RESET: "M_AXI_1_ARESETN"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/common_interface_0/M_AXI_1_ACLK
              NAME: M_AXI_1_ACLK
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_out1
              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out1
              driverrst: /versal_fabric/psr_300mhz/peripheral_aresetn
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/common_interface_0/M_AXI_1_ARESETN
              NAME: M_AXI_1_ARESETN
            extra_props:
              destination:
                - /versal_fabric/psr_300mhz/peripheral_aresetn
              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 31
              RIGHT: 0
              TYPE: undef
              PATH: /versal_fabric/common_interface_0/decoup_en
              NAME: decoup_en
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: decoup_en
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/common_interface_0/irq_i_1
              NAME: irq_i_1
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: irq_i_1
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/common_interface_0/irq_i_2
              NAME: irq_i_2
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: irq_i_2
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/common_interface_0/irq_i_3
              NAME: irq_i_3
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: irq_i_3
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/common_interface_0/irq_i_4
              NAME: irq_i_4
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: irq_i_4
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/common_interface_0/irq_i_5
              NAME: irq_i_5
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: irq_i_5
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/common_interface_0/irq_i_6
              NAME: irq_i_6
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: irq_i_6
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/common_interface_0/irq_i_7
              NAME: irq_i_7
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: irq_i_7
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/common_interface_0/irq_i_8
              NAME: irq_i_8
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: irq_i_8
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: intr
              PATH: /versal_fabric/common_interface_0/irq_o
              NAME: irq_o
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/pl_ps_irq1
              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
        parameters:
          config:
            CTRL_ENB:
              type: string
              value: true
            CTRL_OFFSET:
              type: string
              value: 0x88000000
            Component_Name:
              type: string
              value: vck190_base_platform_common_interface_0_0
            DMA_1_OFFSET:
              type: string
              value: 0x80001000
            DMA_2_OFFSET:
              type: string
              value: 0x80002000
            DMA_3_OFFSET:
              type: string
              value: 0x80003000
            DMA_4_OFFSET:
              type: string
              value: 0x80004000
            DMA_5_OFFSET:
              type: string
              value: 0x80005000
            DMA_6_OFFSET:
              type: string
              value: 0x80006000
            DMA_7_OFFSET:
              type: string
              value: 0x80007000
            DMA_8_OFFSET:
              type: string
              value: 0x80008000
            DMA_9_OFFSET:
              type: string
              value: 0x80009000
            DMA_10_OFFSET:
              type: string
              value: 0x80010000
            DMA_11_OFFSET:
              type: string
              value: 0x80011000
            DMA_12_OFFSET:
              type: string
              value: 0x80012000
            DMA_13_OFFSET:
              type: string
              value: 0x80013000
            DMA_14_OFFSET:
              type: string
              value: 0x80014000
            DMA_15_OFFSET:
              type: string
              value: 0x80015000
            DMA_16_OFFSET:
              type: string
              value: 0x80016000
            DMA_DATA_SIZE:
              type: string
              value: 
            DMA_MAXI_1_OFFSET:
              type: string
              value: 0x00200000000
            DMA_MAXI_2_OFFSET:
              type: string
              value: 0x00300000000
            DMA_MAXI_3_OFFSET:
              type: string
              value: 0x00400000000
            DMA_MAXI_4_OFFSET:
              type: string
              value: 0x00500000000
            DMA_MAXI_5_OFFSET:
              type: string
              value: 0x00600000000
            DMA_MAXI_6_OFFSET:
              type: string
              value: 0x00700000000
            DMA_MAXI_7_OFFSET:
              type: string
              value: 0x00800000000
            DMA_MAXI_8_OFFSET:
              type: string
              value: 0x00900000000
            DMA_MAXI_9_OFFSET:
              type: string
              value: 0x00a00000000
            DMA_MAXI_10_OFFSET:
              type: string
              value: 0x00b00000000
            DMA_MAXI_11_OFFSET:
              type: string
              value: 0x00c00000000
            DMA_MAXI_12_OFFSET:
              type: string
              value: 0x00d00000000
            DMA_MAXI_13_OFFSET:
              type: string
              value: 0x00e00000000
            DMA_MAXI_14_OFFSET:
              type: string
              value: 0x00f00000000
            DMA_MAXI_15_OFFSET:
              type: string
              value: 0x01000000000
            DMA_MAXI_16_OFFSET:
              type: string
              value: 0x01100000000
            DMA_SIZE_BYTE:
              type: string
              value: 8
            DMA_TYPE:
              type: string
              value: 0
            FIRST_ENTRY:
              type: string
              value: true
            IRQ_CONTROLLER:
              type: string
              value: 0x80000000
            LOD_CTRL_OFFSET:
              type: string
              value: 0x8000A000
            NUM_DMA:
              type: string
              value: 1
            NUM_IRQ:
              type: string
              value: 1
            NUM_SI:
              type: string
              value: 1
            SLAVES_ADR:
              type: string
              value: 
            SLAVES_ADR_TABEL:
              type: string
              value: 
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: 
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: none
            IS_MANAGED:
              type: string
              value: 1
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: common_interface_0
            PATH:
              type: string
              value: /versal_fabric/common_interface_0
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: 
            TYPE:
              type: string
              value: hier
            VLNV:
              type: string
              value: vsi.com:ip:common_interface:2.0
          extra_props:

      -
        name: noc_lpddr4
        pins:
          -
            config:
              APERTURES: ""
              CAN_DEBUG: "false"
              CATEGORY: ""
              MY_CATEGORY: "pl"
              NOC_ID: "-1"
              NOC_PARAMS: ""
              PHYSICAL_LOC: ""
              REGION: ""
              VC_MAP: ""
              WRITE_BUFFER_SIZE: "80"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:lpddr4_rtl:1.0
              NAME: CH0_LPDDR4_0
              PATH: /versal_fabric/noc_lpddr4/CH0_LPDDR4_0
            extra_props:
              destination: //ch0_lpddr4_c0
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/ch0_lpddr4_c0 /ch0_lpddr4_c0
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: true
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 1
              bandwidth: 0
              i_param:
                type: xilinx::lpddr4_rtl()
          -
            config:
              APERTURES: ""
              CAN_DEBUG: "false"
              CATEGORY: ""
              MY_CATEGORY: "pl"
              NOC_ID: "-1"
              NOC_PARAMS: ""
              PHYSICAL_LOC: ""
              REGION: ""
              VC_MAP: ""
              WRITE_BUFFER_SIZE: "80"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:lpddr4_rtl:1.0
              NAME: CH0_LPDDR4_1
              PATH: /versal_fabric/noc_lpddr4/CH0_LPDDR4_1
            extra_props:
              destination: //ch0_lpddr4_c1
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/ch0_lpddr4_c1 /ch0_lpddr4_c1
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: true
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 1
              bandwidth: 0
              i_param:
                type: xilinx::lpddr4_rtl()
          -
            config:
              APERTURES: ""
              CAN_DEBUG: "false"
              CATEGORY: ""
              MY_CATEGORY: "pl"
              NOC_ID: "-1"
              NOC_PARAMS: ""
              PHYSICAL_LOC: ""
              REGION: ""
              VC_MAP: ""
              WRITE_BUFFER_SIZE: "80"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:lpddr4_rtl:1.0
              NAME: CH1_LPDDR4_0
              PATH: /versal_fabric/noc_lpddr4/CH1_LPDDR4_0
            extra_props:
              destination: //ch1_lpddr4_c0
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/ch1_lpddr4_c0 /ch1_lpddr4_c0
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: true
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 1
              bandwidth: 0
              i_param:
                type: xilinx::lpddr4_rtl()
          -
            config:
              APERTURES: ""
              CAN_DEBUG: "false"
              CATEGORY: ""
              MY_CATEGORY: "pl"
              NOC_ID: "-1"
              NOC_PARAMS: ""
              PHYSICAL_LOC: ""
              REGION: ""
              VC_MAP: ""
              WRITE_BUFFER_SIZE: "80"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:lpddr4_rtl:1.0
              NAME: CH1_LPDDR4_1
              PATH: /versal_fabric/noc_lpddr4/CH1_LPDDR4_1
            extra_props:
              destination: //ch1_lpddr4_c1
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/ch1_lpddr4_c1 /ch1_lpddr4_c1
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: true
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 1
              bandwidth: 0
              i_param:
                type: xilinx::lpddr4_rtl()
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "0"
              AWUSER_WIDTH: "0"
              BUSER_WIDTH: "0"
              CATEGORY: "pl"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              CONNECTIONS: "MC_1 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}"
              DATA_WIDTH: "32"
              DEST_IDS: ""
              FREQ_HZ: "149998500"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "1"
              HAS_PROT: "1"
              HAS_QOS: "1"
              HAS_REGION: "1"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "2"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              MY_CATEGORY: "noc"
              NOC_PARAMS: ""
              NUM_READ_OUTSTANDING: "64"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "64"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              REGION: ""
              REMAPS: ""
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              SUPPORTS_NARROW_BURST: "1"
              WRITE_BUFFER_SIZE: "80"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S00_AXI
              PATH: /versal_fabric/noc_lpddr4/S00_AXI
            extra_props:
              destination: /versal_fabric/S00_AXI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/S00_AXI
              FREQ_HZ: 149998500
              ASSOCIATED_CLOCK: /versal_fabric/noc_lpddr4/aclk0
              ASSOCIATED_RESET: 
              CLOCK: /versal_fabric/clk_wiz/clk_out1
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x8000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 32
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: true
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: 149998500
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 32
                OFFSET: 0x0
                RANGE: 0x8000000000
                PROTOCOL: AXI4
          -
            config:
              ADDR_WIDTH: "64"
              CATEGORY: "pl"
              COMPUTED_STRATEGY: "load"
              CONNECTIONS: "MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}"
              DEST_IDS: ""
              INI_STRATEGY: "auto"
              MY_CATEGORY: "pl"
              NOC_PARAMS: ""
              PHYSICAL_CHANNEL: ""
              PHYSICAL_LOC: ""
              REGION: ""
              REMAPS: ""
              R_LATENCY: "300"
              R_MAX_BURST_LENGTH: "256"
              R_RATE_LIMITER: "10"
              R_TRAFFIC_CLASS: "BEST_EFFORT"
              WRITE_BUFFER_SIZE: "80"
              W_MAX_BURST_LENGTH: "256"
              W_RATE_LIMITER: "10"
              W_TRAFFIC_CLASS: "BEST_EFFORT"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:inimm_rtl:1.0
              NAME: S00_INI
              PATH: /versal_fabric/noc_lpddr4/S00_INI
            extra_props:
              destination: /versal_fabric/cips_noc/M01_INI
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/cips_noc/M01_INI
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x8000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 0
              i_param:
                type: xilinx::inimm_rtl()
          -
            config:
              CAN_DEBUG: "false"
              FREQ_HZ: "200321000"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:diff_clock_rtl:1.0
              NAME: sys_clk0
              PATH: /versal_fabric/noc_lpddr4/sys_clk0
            extra_props:
              destination: //lpddr4_sma_clk1
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/lpddr4_sma_clk1 /lpddr4_sma_clk1
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: true
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 1
              bandwidth: 0
              i_param:
                type: xilinx::diff_clock_rtl()
          -
            config:
              CAN_DEBUG: "false"
              FREQ_HZ: "200321000"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:diff_clock_rtl:1.0
              NAME: sys_clk1
              PATH: /versal_fabric/noc_lpddr4/sys_clk1
            extra_props:
              destination: //lpddr4_sma_clk2
              CONTEXT: versal_fabric
              connection_path: /versal_fabric/lpddr4_sma_clk2 /lpddr4_sma_clk2
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: true
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 1
              bandwidth: 0
              i_param:
                type: xilinx::diff_clock_rtl()
          -
            config:
              ASSOCIATED_BUSIF: "S00_AXI"
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: ""
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
              PHYSICAL_CHANNEL: ""
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/noc_lpddr4/aclk0
              NAME: aclk0
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_out1
              CONTEXT: versal_fabric
              FREQ_HZ: 149998500
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out1
              driverrst: 
        parameters:
          config:
            Component_Name:
              type: string
              value: vck190_base_platform_noc_lpddr4_0
            NUM_SI:
              type: long
              value: 1
            NUM_HBM_BLI:
              type: long
              value: -1
            BLI_NAMES:
              type: string
              value: 
            NUM_MI:
              type: long
              value: 0
            NUM_NSI:
              type: long
              value: 1
            NUM_NMI:
              type: long
              value: 0
            NUM_CLKS:
              type: long
              value: 1
            SI_DESTID_PINS:
              type: string
              value: 
            BLI_DESTID_PINS:
              type: string
              value: 
            SI_SIDEBAND_PINS:
              type: string
              value: 
            MI_SIDEBAND_PINS:
              type: string
              value: 
            HBM_SIDEBAND_PINS:
              type: string
              value: 
            SI_USR_INTR_PINS:
              type: string
              value: 
            MI_USR_INTR_PINS:
              type: string
              value: 
            MI_INFO_PINS:
              type: string
              value: 
            SI_NAMES:
              type: string
              value: 
            MI_NAMES:
              type: string
              value: 
            NSI_NAMES:
              type: string
              value: 
            NMI_NAMES:
              type: string
              value: 
            CLK_NAMES:
              type: string
              value: 
            NUM_MC:
              type: long
              value: 2
            NUM_MCP:
              type: long
              value: 2
            MC_GUI:
              type: long
              value: 0
            MC_INTERLEAVE_SIZE:
              type: long
              value: 128
            MC_BOARD_INTRF_EN:
              type: bool
              value: true
            MC0_FLIPPED_PINOUT:
              type: bool
              value: true
            MC1_FLIPPED_PINOUT:
              type: bool
              value: true
            MC2_FLIPPED_PINOUT:
              type: bool
              value: false
            MC3_FLIPPED_PINOUT:
              type: bool
              value: false
            MC0_CONFIG_NUM:
              type: string
              value: config26
            MC1_CONFIG_NUM:
              type: string
              value: config26
            MC2_CONFIG_NUM:
              type: string
              value: config26
            MC3_CONFIG_NUM:
              type: string
              value: config26
            CH0_DDR4_0_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_DDR4_1_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_DDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_DDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_0_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_1_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_DDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_LPDDR4_0_BOARD_INTERFACE:
              type: string
              value: ch0_lpddr4_c0
            CH0_LPDDR4_1_BOARD_INTERFACE:
              type: string
              value: ch0_lpddr4_c1
            CH0_LPDDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH0_LPDDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_LPDDR4_0_BOARD_INTERFACE:
              type: string
              value: ch1_lpddr4_c0
            CH1_LPDDR4_1_BOARD_INTERFACE:
              type: string
              value: ch1_lpddr4_c1
            CH1_LPDDR4_2_BOARD_INTERFACE:
              type: string
              value: Custom
            CH1_LPDDR4_3_BOARD_INTERFACE:
              type: string
              value: Custom
            sys_clk0_BOARD_INTERFACE:
              type: string
              value: lpddr4_sma_clk1
            sys_clk1_BOARD_INTERFACE:
              type: string
              value: lpddr4_sma_clk2
            sys_clk2_BOARD_INTERFACE:
              type: string
              value: Custom
            sys_clk3_BOARD_INTERFACE:
              type: string
              value: Custom
            HBM_NUM_CHNL:
              type: long
              value: 0
            HBM_START_CHNL:
              type: long
              value: 0
            HBM_START_PHYSICAL_CHNL:
              type: long
              value: -1
            HBM_STACKS:
              type: long
              value: 0
            HBM_CHNL_PARAM:
              type: long
              value: 0
            HBM_CTRL_PHY_MODE:
              type: string
              value: Controller_and_Physical_Layer
            HBM_NUM_PHY:
              type: long
              value: 0
            HBM_START_PHY:
              type: long
              value: 0
            HBM_REF_CLK_SELECTION:
              type: string
              value: Internal
            HBM_EXT_REFCLK_IO_STANDARD:
              type: string
              value: NONE
            HBM_CHNL_EN_0:
              type: bool
              value: false
            HBM_CHNL_EN_1:
              type: bool
              value: false
            HBM_CHNL_EN_2:
              type: bool
              value: false
            HBM_CHNL_EN_3:
              type: bool
              value: false
            HBM_CHNL_EN_4:
              type: bool
              value: false
            HBM_CHNL_EN_5:
              type: bool
              value: false
            HBM_CHNL_EN_6:
              type: bool
              value: false
            HBM_CHNL_EN_7:
              type: bool
              value: false
            HBM_CHNL_EN_8:
              type: bool
              value: false
            HBM_CHNL_EN_9:
              type: bool
              value: false
            HBM_CHNL_EN_10:
              type: bool
              value: false
            HBM_CHNL_EN_11:
              type: bool
              value: false
            HBM_CHNL_EN_12:
              type: bool
              value: false
            HBM_CHNL_EN_13:
              type: bool
              value: false
            HBM_CHNL_EN_14:
              type: bool
              value: false
            HBM_CHNL_EN_15:
              type: bool
              value: false
            HBM_AUTO_POPULATE:
              type: string
              value: yes
            HBM_MEMORY_FREQ0:
              type: long
              value: 1600
            HBM_REF_CLK_FREQ0:
              type: float
              value: 100.000
            HBM_MEMORY_FREQ1:
              type: long
              value: 1600
            HBM_REF_CLK_FREQ1:
              type: float
              value: 100.000
            HBM_STACK0_CONFIG:
              type: string
              value: 
            HBM_CHNL0_CONFIG:
              type: string
              value: 
            HBM_CHNL1_CONFIG:
              type: string
              value: 
            HBM_CHNL2_CONFIG:
              type: string
              value: 
            HBM_CHNL3_CONFIG:
              type: string
              value: 
            HBM_CHNL4_CONFIG:
              type: string
              value: 
            HBM_CHNL5_CONFIG:
              type: string
              value: 
            HBM_CHNL6_CONFIG:
              type: string
              value: 
            HBM_CHNL7_CONFIG:
              type: string
              value: 
            HBM_CHNL8_CONFIG:
              type: string
              value: 
            HBM_CHNL9_CONFIG:
              type: string
              value: 
            HBM_CHNL10_CONFIG:
              type: string
              value: 
            HBM_CHNL11_CONFIG:
              type: string
              value: 
            HBM_CHNL12_CONFIG:
              type: string
              value: 
            HBM_CHNL13_CONFIG:
              type: string
              value: 
            HBM_CHNL14_CONFIG:
              type: string
              value: 
            HBM_CHNL15_CONFIG:
              type: string
              value: 
            HBM_AP_BASE_CONFIG:
              type: string
              value: HBM_CHNL0_CONFIG
            HBM_DENSITY_PER_CHNL:
              type: string
              value: 1GB
            HBM_PHY_EN_0:
              type: bool
              value: false
            HBM_PHY_EN_1:
              type: bool
              value: false
            HBM_PHY_EN_2:
              type: bool
              value: false
            HBM_PHY_EN_3:
              type: bool
              value: false
            HBM_PHY_EN_4:
              type: bool
              value: false
            HBM_PHY_EN_5:
              type: bool
              value: false
            HBM_PHY_EN_6:
              type: bool
              value: false
            HBM_PHY_EN_7:
              type: bool
              value: false
            HBM_PHY_EN_8:
              type: bool
              value: false
            HBM_PHY_EN_9:
              type: bool
              value: false
            HBM_PHY_EN_10:
              type: bool
              value: false
            HBM_PHY_EN_11:
              type: bool
              value: false
            HBM_PHY_EN_12:
              type: bool
              value: false
            HBM_PHY_EN_13:
              type: bool
              value: false
            HBM_PHY_EN_14:
              type: bool
              value: false
            HBM_PHY_EN_15:
              type: bool
              value: false
            HBM_FCV_PARAM:
              type: string
              value: Disable
            HBM_MEMORY_MODEL:
              type: string
              value: xilinx_responder
            HBM_PHYIO_CNTRL_BLOCK:
              type: bool
              value: false
            HBM_ST0_EN:
              type: bool
              value: false
            HBM_ST1_EN:
              type: bool
              value: false
            HBM_SIMULATION_MODE:
              type: string
              value: BFM
            HBM_DFI_CLK_DIV2_EN:
              type: bool
              value: false
            HBM_HPLL_TEST_PORTS_EN:
              type: bool
              value: false
            HBM_PHY_DEBUG_PORTS_EN:
              type: bool
              value: false
            HBM_GBL_REF_RST_EN:
              type: bool
              value: false
            HBM_VNC_EN:
              type: bool
              value: false
            HBM_OVERWRITE_PORTCONTROL_REG:
              type: bool
              value: false
            MC_NAME:
              type: string
              value: MC
            LOGO_FILE:
              type: string
              value: data/noc_mc.png
            CONTROLLERTYPE:
              type: string
              value: LPDDR4_SDRAM
            USER_NPI_REG_MC_NSU_0_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_0_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_0_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_0_W_EGR:
              type: bitString
              value: 0x00010100
            USER_NPI_REG_MC_NSU_1_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_1_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_1_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_1_W_EGR:
              type: bitString
              value: 0x00010100
            USER_NPI_REG_MC_NSU_2_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_2_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_2_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_2_W_EGR:
              type: bitString
              value: 0x00010100
            USER_NPI_REG_MC_NSU_3_ING:
              type: bitString
              value: 0x01132400
            USER_NPI_REG_MC_NSU_3_EGR:
              type: bitString
              value: 0x00134012
            USER_NPI_REG_MC_NSU_3_R_EGR:
              type: bitString
              value: 0x01010100
            USER_NPI_REG_MC_NSU_3_W_EGR:
              type: bitString
              value: 0x00010100
            MC_XPLL_MODE:
              type: string
              value: VarRxVarTx
            MC_XPLL_CLKOUT1_PH_CTRL:
              type: bitString
              value: 0x3
            MC_XPLL_CLKOUT2_PH_CTRL:
              type: bitString
              value: 0x1
            MC_XPLL_DSKW_DLY1:
              type: long
              value: 12
            MC_XPLL_DSKW_DLY2:
              type: long
              value: 15
            MC_XPLL_DSKW_DLY_EN1:
              type: string
              value: TRUE
            MC_XPLL_DSKW_DLY_EN2:
              type: string
              value: TRUE
            MC_XPLL_DSKW_DLY_PATH1:
              type: string
              value: FALSE
            MC_XPLL_DSKW_DLY_PATH2:
              type: string
              value: TRUE
            MC_XPLL_CLKOUT1_PHASE:
              type: float
              value: 211.2890625
            MC_XPLL_CLKOUT1_PERIOD:
              type: long
              value: 1024
            MC_XPLL_DIV4_CLKOUT12:
              type: string
              value: TRUE
            MC_XPLL_DIV4_CLKOUT3:
              type: string
              value: TRUE
            MC_XPLL_CLKOUTPHY_CASCIN_EN:
              type: string
              value: TRUE
            MC_XPLL_CLKOUTPHY_CASCOUT_EN:
              type: string
              value: FALSE
            MC_XPLL_DESKEW_MUXIN_SEL:
              type: string
              value: TRUE
            MC_XPLL_DESKEW2_MUXIN_SEL:
              type: string
              value: TRUE
            MC_XPLL_CLKOUT2_PHASE:
              type: float
              value: 0.0
            MC_REG_RD_DRR_TKN_P0:
              type: bitString
              value: 0x00040404
            MC_REG_RD_DRR_TKN_P1:
              type: bitString
              value: 0x00040404
            MC_REG_RD_DRR_TKN_P2:
              type: bitString
              value: 0x00040404
            MC_REG_RD_DRR_TKN_P3:
              type: bitString
              value: 0x00040404
            MC_REG_WR_DRR_TKN_P0:
              type: bitString
              value: 0x00000404
            MC_REG_WR_DRR_TKN_P1:
              type: bitString
              value: 0x00000404
            MC_REG_WR_DRR_TKN_P2:
              type: bitString
              value: 0x00000404
            MC_REG_WR_DRR_TKN_P3:
              type: bitString
              value: 0x00000404
            MC_REG_QOS0:
              type: bitString
              value: 0x000F00F0
            MC_REG_QOS1:
              type: bitString
              value: 0x00200804
            MC_REG_QOS2:
              type: bitString
              value: 0x00000802
            MC_REG_QOS_TIMEOUT0:
              type: bitString
              value: 0x01084210
            MC_REG_QOS_TIMEOUT1:
              type: bitString
              value: 0xFFFFFFFF
            MC_REG_QOS_TIMEOUT2:
              type: bitString
              value: 0x000000FF
            MC_REG_RATE_CTRL_SCALE:
              type: bitString
              value: 0x00000000
            MC_REG_P0_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P0_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P1_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P2_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_P3_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_CTRL0:
              type: bitString
              value: 0x01084210
            MC_REG_CMDQ_CTRL1:
              type: bitString
              value: 0x01084210
            MC_REG_CMDQ_LLR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_ISR_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_BER_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_ISW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_CMDQ_BEW_RATE_CTRL:
              type: bitString
              value: 0x003FFC0F
            MC_REG_QOS_RATE_CTRL_SCALE:
              type: bitString
              value: 0x00000000
            MC_DC_CMD_CREDITS:
              type: bitString
              value: 0x000002A8
            MC_EXMON_CLR_EXE:
              type: bitString
              value: 0x00000100
            MC_XMPU_CTRL:
              type: bitString
              value: 0x0000000B
            MC_XMPU_START_LO0:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI0:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO0:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI0:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER0:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG0:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO1:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI1:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO1:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI1:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER1:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG1:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO2:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI2:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO2:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI2:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER2:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG2:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO3:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI3:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO3:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI3:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER3:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG3:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO4:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI4:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO4:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI4:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER4:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG4:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO5:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI5:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO5:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI5:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER5:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG5:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO6:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI6:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO6:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI6:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER6:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG6:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO7:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI7:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO7:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI7:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER7:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG7:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO8:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI8:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO8:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI8:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER8:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG8:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO9:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI9:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO9:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI9:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER9:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG9:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO10:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI10:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO10:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI10:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER10:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG10:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO11:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI11:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO11:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI11:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER11:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG11:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO12:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI12:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO12:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI12:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER12:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG12:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO13:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI13:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO13:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI13:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER13:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG13:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO14:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI14:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO14:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI14:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER14:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG14:
              type: bitString
              value: 0x00000008
            MC_XMPU_START_LO15:
              type: bitString
              value: 0x00000000
            MC_XMPU_START_HI15:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_LO15:
              type: bitString
              value: 0x00000000
            MC_XMPU_END_HI15:
              type: bitString
              value: 0x00000000
            MC_XMPU_MASTER15:
              type: bitString
              value: 0x00000000
            MC_XMPU_CONFIG15:
              type: bitString
              value: 0x00000008
            MC_REG_ADEC0:
              type: bitString
              value: 0x00000000
            MC_REG_ADEC1:
              type: bitString
              value: 0x00000000
            MC_REG_ADEC2:
              type: bitString
              value: 0x00005000
            MC_REG_ADEC3:
              type: bitString
              value: 0x00005000
            MC_REG_ADEC4:
              type: bitString
              value: 0x279A5923
            MC_REG_ADEC5:
              type: bitString
              value: 0x1349140F
            MC_REG_ADEC6:
              type: bitString
              value: 0x185D6554
            MC_REG_ADEC7:
              type: bitString
              value: 0x1D71B699
            MC_REG_ADEC8:
              type: bitString
              value: 0x030207DE
            MC_REG_ADEC9:
              type: bitString
              value: 0x081C6144
            MC_REG_ADEC10:
              type: bitString
              value: 0x0D30B289
            MC_REG_ADEC11:
              type: bitString
              value: 0x001A284E
            MC_REG_NSU0_PORT:
              type: bitString
              value: 0x00000000
            MC_REG_NSU1_PORT:
              type: bitString
              value: 0x00000000
            MC_REG_NSU2_PORT:
              type: bitString
              value: 0x00000000
            MC_REG_NSU3_PORT:
              type: bitString
              value: 0x00000000
            MC_UB_CLK_MUX:
              type: bitString
              value: 0x00000000
            MC_TCK:
              type: long
              value: 628
            MC_MEMORY_TIMEPERIOD0:
              type: long
              value: 512
            MC_MEMORY_TIMEPERIOD1:
              type: long
              value: 512
            MC_OP_TIMEPERIOD0:
              type: long
              value: 625
            MC_IP_TIMEPERIOD0_FOR_OP:
              type: long
              value: 1071
            MC_FREQ_SEL:
              type: string
              value: SYS_CLK_FROM_MEMORY_CLK
            MC_MEMORY_FREQUENCY1:
              type: long
              value: 625
            MC_MEMORY_FREQUENCY2:
              type: long
              value: 625
            MC_INPUT_FREQUENCY0:
              type: float
              value: 200.321
            MC_INPUTCLK0_PERIOD:
              type: long
              value: 4992
            MC_INPUT_FREQUENCY1:
              type: float
              value: 400.000
            MC_INPUTCLK1_PERIOD:
              type: long
              value: 2500
            MC_SYSTEM_CLOCK:
              type: string
              value: Differential
            MC_INTERNAL_SYSCLK_EN:
              type: bool
              value: false
            MC_MEMORY_DEVICETYPE:
              type: string
              value: Components
            MC_MEMORY_SPEEDGRADE:
              type: string
              value: LPDDR4-4267
            MC_COMPONENT_WIDTH:
              type: string
              value: x32
            MC_MEM_DEVICE_WIDTH:
              type: string
              value: x32
            MC_MAIN_MODULE_NAME:
              type: string
              value: DDRMC_MAIN_0
            MC_NOC_MODULE_NAME:
              type: string
              value: DDRMC_NOC_0
            MC_MAIN_BASE_ADDR:
              type: bitString
              value: 0xF6150000
            MC_NOC_BASE_ADDR:
              type: bitString
              value: 0xF6070000
            MC_COMPONENT_DENSITY:
              type: string
              value: 16Gb
            MC_MEMORY_DENSITY:
              type: string
              value: 2GB
            MC_MEMORY_DEVICE_DENSITY:
              type: string
              value: 16Gb
            MC_TCKEMIN:
              type: long
              value: 15
            MC_TCKE:
              type: long
              value: 15
            MC_TDQSCK_MIN:
              type: long
              value: 1500
            MC_TDQSCK_MAX:
              type: long
              value: 3500
            MC_TDQSS_MIN:
              type: float
              value: 0.75
            MC_TDQSS_MAX:
              type: float
              value: 1.25
            MC_TDQS2DQ_MIN:
              type: long
              value: 200
            MC_TDQS2DQ_MAX:
              type: long
              value: 800
            MC_TFAW:
              type: long
              value: 30000
            MC_TFAW_nCK:
              type: long
              value: 0
            MC_TFAW_DLR:
              type: long
              value: 0
            MC_TMRD:
              type: long
              value: 14000
            MC_TMRD_div4:
              type: long
              value: 10
            MC_TMRD_nCK:
              type: long
              value: 28
            MC_TCMR_MRD:
              type: long
              value: 0
            MC_TRPRE:
              type: float
              value: 1.8
            MC_TSTAB:
              type: long
              value: 0
            MC_INTERNAL_CA_PARITY_EN:
              type: string
              value: FALSE
            MC_PARITY:
              type: bool
              value: false
            MC_PARITYLATENCY:
              type: long
              value: 0
            MC_REGVAL_COMPARE:
              type: bool
              value: false
            MC_F1_PARITYLATENCY:
              type: long
              value: 0
            MC_TPAR_ALERT_ON:
              type: long
              value: 0
            MC_F1_TPAR_ALERT_ON:
              type: long
              value: 0
            MC_TPAR_ALERT_PW_MAX:
              type: long
              value: 0
            MC_F1_TPAR_ALERT_PW_MAX:
              type: long
              value: 0
            MC_TPDM_RD:
              type: long
              value: 0
            MC_F1_TPDM_RD:
              type: long
              value: 0
            MC_RCD_PARITY:
              type: bool
              value: false
            MC_TRAS:
              type: long
              value: 42000
            MC_TRAS_nCK:
              type: long
              value: 83
            MC_TRCD:
              type: long
              value: 18000
            MC_TRCD_nCK:
              type: long
              value: 36
            MC_F1_TRCD_nCK:
              type: long
              value: 0
            MC_TREFI:
              type: long
              value: 3904000
            MC_TRFC:
              type: long
              value: 0
            MC_TRP:
              type: long
              value: 0
            MC_SILICON_REVISION:
              type: string
              value: NA
            MC_TOSCO:
              type: long
              value: 40000
            MC_TOSCO_nCK:
              type: long
              value: 79
            MC_TRPST:
              type: float
              value: 0.4
            MC_TWPRE:
              type: float
              value: 1.8
            MC_TWPST:
              type: float
              value: 0.4
            MC_TRRD_S:
              type: long
              value: 0
            MC_TRRD_S_nCK:
              type: long
              value: 1
            MC_TRRD_L:
              type: long
              value: 0
            MC_TRRD_L_nCK:
              type: long
              value: 1
            MC_TRRD_DLR:
              type: long
              value: 0
            MC_TRTP:
              type: long
              value: 7500
            MC_TRTP_nCK:
              type: long
              value: 16
            MC_TMOD:
              type: long
              value: 0
            MC_TMOD_nCK:
              type: long
              value: 24
            MC_TMPRR:
              type: long
              value: 0
            MC_TBCW:
              type: long
              value: 0
            MC_TMRC:
              type: long
              value: 0
            MC_TWR:
              type: long
              value: 18000
            MC_TWR_nCK:
              type: long
              value: 36
            MC_TWTR_S:
              type: long
              value: 0
            MC_TWTR_L:
              type: long
              value: 0
            MC_TXPR:
              type: long
              value: 0
            MC_TXPR_nCK:
              type: long
              value: 5
            MC_TXPMIN:
              type: long
              value: 15
            MC_TXP:
              type: long
              value: 15
            MC_TZQCS:
              type: long
              value: 128
            MC_TZQCS_ITVL:
              type: long
              value: 0
            MC_TZQ_START_ITVL:
              type: long
              value: 1000000000
            MC_TZQINIT:
              type: long
              value: 1024
            MC_TZQLAT:
              type: long
              value: 30000
            MC_TZQLAT_div4:
              type: long
              value: 15
            MC_TZQLAT_nCK:
              type: long
              value: 59
            MC_TMRW:
              type: long
              value: 10000
            MC_TMRW_div4:
              type: long
              value: 10
            MC_TMRW_nCK:
              type: long
              value: 20
            MC_TMRR:
              type: long
              value: 8
            MC_TCCD_3DS:
              type: long
              value: 0
            MC_TRTW:
              type: long
              value: 350
            MC_TREFIPB:
              type: long
              value: 488000
            MC_TRFCAB:
              type: long
              value: 280000
            MC_TRFCPB:
              type: long
              value: 140000
            MC_TPBR2PBR:
              type: long
              value: 90000
            MC_TRPAB:
              type: long
              value: 21000
            MC_TRPAB_nCK:
              type: long
              value: 42
            MC_TRPPB:
              type: long
              value: 18000
            MC_TRPPB_nCK:
              type: long
              value: 36
            MC_TRRD:
              type: long
              value: 7500
            MC_TRRD_nCK:
              type: long
              value: 15
            MC_TWTR:
              type: long
              value: 10000
            MC_TWTR_nCK:
              type: long
              value: 20
            MC_TCCD:
              type: long
              value: 8
            MC_TCCDMW:
              type: long
              value: 32
            MC_ZQINTVL:
              type: long
              value: 350
            MC_RTT:
              type: string
              value: RZQ/6
            MC_CLAMSHELL:
              type: bool
              value: false
            MC_NO_CHANNELS:
              type: string
              value: Dual
            MC_DATAWIDTH:
              type: long
              value: 32
            MC_ROWADDRESSWIDTH:
              type: long
              value: 16
            MC_COLUMNADDRESSWIDTH:
              type: long
              value: 10
            MC_BG_WIDTH:
              type: long
              value: 0
            MC_BA_WIDTH:
              type: long
              value: 3
            MC_CA_MIRROR:
              type: bool
              value: false
            MC_RANK:
              type: long
              value: 1
            MC_STACKHEIGHT:
              type: long
              value: 1
            MC_SLOT:
              type: string
              value: Single
            MC_ECC:
              type: bool
              value: false
            MC_DDR4_2T:
              type: string
              value: Enable
            MC_CHANNEL_INTERLEAVING:
              type: bool
              value: false
            MC_CH_INTERLEAVING_SIZE:
              type: string
              value: NONE
            MC_CASLATENCY:
              type: long
              value: 36
            MC_CASWRITELATENCY:
              type: long
              value: 18
            MC_ORDERING:
              type: string
              value: Strict
            MC_ADDRESSMAP:
              type: string
              value: ROW_COLUMN_BANK
            MC_SELFREFRESH:
              type: bool
              value: false
            MC_SAVERESTORE:
              type: bool
              value: false
            MC_SIMMODE:
              type: string
              value: BFM
            MC_POWERMODES:
              type: bool
              value: true
            MC_ZQCS_FREQUENCY:
              type: bool
              value: true
            MC_USERREFRESH:
              type: bool
              value: false
            MC_LPDDR4_REFRESH_TYPE:
              type: string
              value: ALL_BANK
            MC_ADD_CMD_DELAY_EN:
              type: string
              value: Disable
            MC_ADD_CMD_DELAY:
              type: long
              value: 0
            MC_F1_ADD_CMD_DELAY_EN:
              type: string
              value: Disable
            MC_F1_ADD_CMD_DELAY:
              type: long
              value: 0
            MC_ZQCS_PIN:
              type: bool
              value: true
            MC_SCRUBBING:
              type: string
              value: off
            MC_SVFLOW:
              type: string
              value: Disable
            MC_SKIPCAL:
              type: string
              value: Disable
            MC_FCV_FULLCAL:
              type: string
              value: Disable
            MC_PRUNECHIP_SIM_CHANGES:
              type: string
              value: Disable
            MC_MEM_ADDRESS_MAP:
              type: string
              value: ROW_COLUMN_BANK
            MC_TCCD_S:
              type: long
              value: 4
            MC_TCCD_L:
              type: long
              value: 0
            MC_TCCD_L_nCK:
              type: long
              value: 5
            MC_TRC:
              type: long
              value: 63000
            MC_REFRESH_RATE:
              type: string
              value: 1x
            MC_REFRESH_SPEED:
              type: string
              value: 1x
            MC_TRFC_DLR:
              type: string
              value: 0
            MC_CORRECT_EN:
              type: string
              value: 1
            MC_CLA:
              type: long
              value: 0
            MC_F1_CLA:
              type: long
              value: 0
            MC_RCD_DELAY:
              type: long
              value: 0
            MC_F1_RCD_DELAY:
              type: long
              value: 0
            MC_REGION:
              type: string
              value: 0
            MC_EN_NPP_MONITOR:
              type: long
              value: 1
            MC_DISABLE_DATA_CHECK:
              type: long
              value: 1
            MC_LR_WIDTH:
              type: long
              value: 1
            MC_CS_WIDTH:
              type: long
              value: 1
            MC_PRE_DEF_ADDR_MAP_SEL:
              type: string
              value: ROW_BANK_COLUMN
            MC_USER_DEFINED_ADDRESS_MAP:
              type: string
              value: 16RA-3BA-10CA
            MC_ADDR_BIT43:
              type: string
              value: NA
            MC_ADDR_BIT42:
              type: string
              value: NA
            MC_ADDR_BIT41:
              type: string
              value: NA
            MC_ADDR_BIT40:
              type: string
              value: NA
            MC_ADDR_BIT39:
              type: string
              value: NA
            MC_ADDR_BIT38:
              type: string
              value: NA
            MC_ADDR_BIT37:
              type: string
              value: NA
            MC_ADDR_BIT36:
              type: string
              value: NA
            MC_ADDR_BIT35:
              type: string
              value: NA
            MC_ADDR_BIT34:
              type: string
              value: NA
            MC_ADDR_BIT33:
              type: string
              value: NA
            MC_ADDR_BIT32:
              type: string
              value: CH_SEL
            MC_ADDR_BIT31:
              type: string
              value: RA15
            MC_ADDR_BIT30:
              type: string
              value: RA14
            MC_ADDR_BIT29:
              type: string
              value: RA13
            MC_ADDR_BIT28:
              type: string
              value: RA12
            MC_ADDR_BIT27:
              type: string
              value: RA11
            MC_ADDR_BIT26:
              type: string
              value: RA10
            MC_ADDR_BIT25:
              type: string
              value: RA9
            MC_ADDR_BIT24:
              type: string
              value: RA8
            MC_ADDR_BIT23:
              type: string
              value: RA7
            MC_ADDR_BIT22:
              type: string
              value: RA6
            MC_ADDR_BIT21:
              type: string
              value: RA5
            MC_ADDR_BIT20:
              type: string
              value: RA4
            MC_ADDR_BIT19:
              type: string
              value: RA3
            MC_ADDR_BIT18:
              type: string
              value: RA2
            MC_ADDR_BIT17:
              type: string
              value: RA1
            MC_ADDR_BIT16:
              type: string
              value: RA0
            MC_ADDR_BIT15:
              type: string
              value: BA2
            MC_ADDR_BIT14:
              type: string
              value: BA1
            MC_ADDR_BIT13:
              type: string
              value: BA0
            MC_ADDR_BIT12:
              type: string
              value: CA9
            MC_ADDR_BIT11:
              type: string
              value: CA8
            MC_ADDR_BIT10:
              type: string
              value: CA7
            MC_ADDR_BIT9:
              type: string
              value: CA6
            MC_ADDR_BIT8:
              type: string
              value: CA5
            MC_ADDR_BIT7:
              type: string
              value: NC
            MC_ADDR_BIT6:
              type: string
              value: CA4
            MC_ADDR_BIT5:
              type: string
              value: CA3
            MC_ADDR_BIT4:
              type: string
              value: CA2
            MC_ADDR_BIT3:
              type: string
              value: CA1
            MC_ADDR_BIT2:
              type: string
              value: CA0
            MC_ADDR_BIT1:
              type: string
              value: NC
            MC_ADDR_BIT0:
              type: string
              value: NC
            MC_CHAN_REGION0:
              type: string
              value: DDR_CH1
            MC_CHAN_REGION1:
              type: string
              value: NONE
            MC_PHYS_NAME:
              type: string
              value: noc_mc_ddr4_v1_0
            MC_MEM_INIT_FILE:
              type: string
              value: no_file_loaded
            MC_DQ_WIDTH:
              type: long
              value: 32
            MC_DQS_WIDTH:
              type: long
              value: 4
            MC_DM_WIDTH:
              type: long
              value: 4
            MC_CK_WIDTH:
              type: long
              value: 0
            MC_CKE_WIDTH:
              type: long
              value: 0
            MC_ADDR_WIDTH:
              type: long
              value: 6
            MC_BURST_LENGTH:
              type: long
              value: 16
            MC_ODT_WIDTH:
              type: long
              value: 0
            MC_NUM_CK:
              type: long
              value: 1
            MC_LP4_PIN_EFFICIENT:
              type: bool
              value: false
            MC_CH0_LP4_CHA_ENABLE:
              type: bool
              value: true
            MC_CH0_LP4_CHB_ENABLE:
              type: bool
              value: true
            MC_CH1_LP4_CHA_ENABLE:
              type: bool
              value: true
            MC_CH1_LP4_CHB_ENABLE:
              type: bool
              value: true
            MC_LP4_DQ_A_WIDTH:
              type: long
              value: 16
            MC_LP4_DQ_B_WIDTH:
              type: long
              value: 16
            MC_LP4_DQS_A_WIDTH:
              type: long
              value: 2
            MC_LP4_DQS_B_WIDTH:
              type: long
              value: 2
            MC_LP4_DMI_A_WIDTH:
              type: long
              value: 2
            MC_LP4_DMI_B_WIDTH:
              type: long
              value: 2
            MC_LP4_CA_A_WIDTH:
              type: long
              value: 6
            MC_LP4_CA_B_WIDTH:
              type: long
              value: 6
            MC_LP4_CKT_A_WIDTH:
              type: long
              value: 1
            MC_LP4_CKT_B_WIDTH:
              type: long
              value: 1
            MC_LP4_CKE_A_WIDTH:
              type: long
              value: 1
            MC_LP4_CKE_B_WIDTH:
              type: long
              value: 1
            MC_LP4_CS_A_WIDTH:
              type: long
              value: 1
            MC_LP4_CS_B_WIDTH:
              type: long
              value: 1
            MC_LP4_RESETN_WIDTH:
              type: long
              value: 1
            MC_TEMP_DIR_DELETE:
              type: string
              value: TRUE
            MC_TFAWMIN:
              type: long
              value: 30000
            MC_TMRDMIN:
              type: long
              value: 14000
            MC_TRASMIN:
              type: long
              value: 42000
            MC_TRCDMIN:
              type: long
              value: 18000
            MC_TRPMIN:
              type: long
              value: 0
            MC_TRCMIN:
              type: long
              value: 0
            MC_TRRD_S_MIN:
              type: long
              value: 0
            MC_TRRD_L_MIN:
              type: long
              value: 0
            MC_TRTPMIN:
              type: long
              value: 7500
            MC_TOSCOMIN:
              type: long
              value: 40000
            MC_TWRMIN:
              type: long
              value: 18000
            MC_TWTRMIN:
              type: long
              value: 10000
            MC_TWTR_S_MIN:
              type: long
              value: 0
            MC_TWTR_L_MIN:
              type: long
              value: 0
            MC_TRFCMIN:
              type: long
              value: 0
            MC_TCCD_L_MIN:
              type: long
              value: 0
            MC_TCCD_3DS_MIN:
              type: long
              value: 0
            MC_TMOD_MIN:
              type: long
              value: 0
            MC_TRPABMIN:
              type: long
              value: 21000
            MC_TRPPBMIN:
              type: long
              value: 18000
            MC_TRRDMIN:
              type: long
              value: 7500
            MC_TZQCAL:
              type: long
              value: 1000000
            MC_TZQCAL_div4:
              type: long
              value: 489
            MC_TZQLATMIN:
              type: long
              value: 30000
            MC_TMRWMIN:
              type: long
              value: 10000
            MC_TRFCABMIN:
              type: long
              value: 280000
            MC_TRFCPBMIN:
              type: long
              value: 140000
            MC_TPBR2PBRMIN:
              type: long
              value: 90000
            MC_EN_ECC_SCRUBBING:
              type: bool
              value: false
            MC_EN_BACKGROUND_SCRUBBING:
              type: bool
              value: true
            MC_ECC_SCRUB_PERIOD:
              type: string
              value: 0x004C4C
            MC_PER_RD_INTVL:
              type: long
              value: 0
            MC_INIT_MEM_USING_ECC_SCRUB:
              type: bool
              value: false
            MC_IDLE_TIME_ENTR_PWR_DOWN_MODE:
              type: string
              value: 0x00000AA
            MC_IDLE_TIME_ENTR_SELF_REF_MODE:
              type: string
              value: 0x0020000
            MC_WRITE_DM_DBI:
              type: string
              value: DM_NO_DBI
            MC_READ_DBI:
              type: bool
              value: false
            MC_ATTR_FILE:
              type: string
              value: sidefile.xdc
            MC_EN_INTR_RESP:
              type: string
              value: FALSE
            MC_EXTENDED_WDQS:
              type: string
              value: TRUE
            MC_ODTLon:
              type: long
              value: 8
            MC_F1_ODTLon:
              type: long
              value: 0
            MC_TODTon_MIN:
              type: long
              value: 3
            MC_F1_TODTon_MIN:
              type: long
              value: 0
            MC_LP4_OPERATING_TEMP:
              type: string
              value: STANDARD
            MC_CONFIG_NUM:
              type: string
              value: config26
            MC_FREQ_SWITCHING_EN:
              type: string
              value: FALSE
            MC_FREQ_PARAM:
              type: string
              value: F0
            MC_IP_TIMEPERIOD1:
              type: long
              value: 512
            MC_OP_TIMEPERIOD1:
              type: long
              value: 625
            MC_F1_CASLATENCY:
              type: long
              value: 36
            MC_F1_CASWRITELATENCY:
              type: long
              value: 18
            MC_F1_TFAW:
              type: long
              value: 30000
            MC_F1_TFAWMIN:
              type: long
              value: 30000
            MC_F1_TFAW_nCK:
              type: long
              value: 0
            MC_F1_TRRD_S:
              type: long
              value: 0
            MC_F1_TRRD_S_MIN:
              type: long
              value: 0
            MC_F1_TRRD_L:
              type: long
              value: 0
            MC_F1_TRRD_L_MIN:
              type: long
              value: 0
            MC_F1_TRTP:
              type: long
              value: 7500
            MC_F1_TRTPMIN:
              type: long
              value: 7500
            MC_F1_TRTP_nCK:
              type: long
              value: 0
            MC_F1_TWTR_S:
              type: long
              value: 0
            MC_F1_TWTR_S_MIN:
              type: long
              value: 0
            MC_F1_TWTR_L:
              type: long
              value: 0
            MC_F1_TWTR_L_MIN:
              type: long
              value: 0
            MC_F1_TCCD_L:
              type: long
              value: 0
            MC_F1_TCCD_L_MIN:
              type: long
              value: 0
            MC_F1_TCCD_3DS:
              type: long
              value: 0
            MC_F1_TCCD_3DS_MIN:
              type: long
              value: 0
            MC_F1_TMOD:
              type: long
              value: 0
            MC_F1_TMOD_MIN:
              type: long
              value: 0
            MC_F1_TCKEMIN:
              type: long
              value: 0
            MC_F1_TCKE:
              type: long
              value: 0
            MC_F1_TXPMIN:
              type: long
              value: 0
            MC_F1_TXP:
              type: long
              value: 0
            MC_F1_TMRD:
              type: long
              value: 14000
            MC_F1_TMRD_nCK:
              type: long
              value: 0
            MC_F1_TMRDMIN:
              type: long
              value: 14000
            MC_F1_TRAS:
              type: long
              value: 42000
            MC_F1_TRAS_nCK:
              type: long
              value: 0
            MC_F1_TRASMIN:
              type: long
              value: 42000
            MC_F1_TRCD:
              type: long
              value: 18000
            MC_F1_TRCDMIN:
              type: long
              value: 18000
            MC_F1_TRPAB:
              type: long
              value: 21000
            MC_F1_TRPAB_nCK:
              type: long
              value: 0
            MC_F1_TRPABMIN:
              type: long
              value: 21000
            MC_F1_TRPPB:
              type: long
              value: 18000
            MC_F1_TRPPB_nCK:
              type: long
              value: 0
            MC_F1_TRPPBMIN:
              type: long
              value: 18000
            MC_F1_TRRD:
              type: long
              value: 7500
            MC_F1_TRRDMIN:
              type: long
              value: 7500
            MC_F1_TRRD_nCK:
              type: long
              value: 0
            MC_F1_TWR:
              type: long
              value: 18000
            MC_F1_TWR_nCK:
              type: long
              value: 0
            MC_F1_TWRMIN:
              type: long
              value: 18000
            MC_F1_TWTR:
              type: long
              value: 10000
            MC_F1_TWTR_nCK:
              type: long
              value: 0
            MC_F1_TWTRMIN:
              type: long
              value: 10000
            MC_F1_TZQLAT:
              type: long
              value: 30000
            MC_F1_TZQLAT_nCK:
              type: long
              value: 0
            MC_F1_TZQLATMIN:
              type: long
              value: 30000
            MC_F1_TMRW:
              type: long
              value: 10000
            MC_F1_TMRWMIN:
              type: long
              value: 10000
            MC_F1_TOSCO:
              type: long
              value: 0
            MC_F1_TOSCO_nCK:
              type: long
              value: 0
            MC_F1_TOSCOMIN:
              type: long
              value: 0
            MC_F1_LPDDR4_MR1:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR2:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR3:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR11:
              type: bitString
              value: 0x0000
            MC_F1_LPDDR4_MR13:
              type: bitString
              value: 0x00C0
            MC_F1_LPDDR4_MR22:
              type: bitString
              value: 0x0000
            MC_UBLAZE_APB_INTF:
              type: string
              value: FALSE
            MC_REF_AND_PER_CAL_INTF:
              type: string
              value: FALSE
            MC_DDR4_CTLE:
              type: string
              value: 000
            MC_READ_BANDWIDTH:
              type: float
              value: 7812.5
            MC_WRITE_BANDWIDTH:
              type: float
              value: 7812.5
            MC_ECC_SCRUB_SIZE:
              type: long
              value: 4096
            MC_IBUFDISABLE:
              type: bool
              value: false
            MC_DDR_INIT_TIMEOUT:
              type: string
              value: 0x00036330
            MC_EN_PERF_STATS:
              type: bool
              value: false
            MC_XLNX_RESPONDER:
              type: bool
              value: true
            MC_VNC_ENABLE:
              type: string
              value: FALSE
            MC_DEVICE_TYPE:
              type: string
              value: S80
            MC_NETLIST_SIMULATION:
              type: string
              value: true
            MC_DDR4_MIGRATION:
              type: bool
              value: false
            MC_CH0_DDR4_CK_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_CK_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CK_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_CK_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_4:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_5:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_6:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_7:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_8:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_9:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_10:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_11:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_12:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_13:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_14:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_15:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_16:
              type: long
              value: 0
            MC_CH0_DDR4_ADDR_SKEW_17:
              type: long
              value: 0
            MC_CH0_DDR4_BA_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_BA_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_BG_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_BG_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_CS_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_CKE_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_ACT_SKEW:
              type: long
              value: 0
            MC_CH0_DDR4_PAR_SKEW:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_2:
              type: long
              value: 0
            MC_CH0_DDR4_ODT_SKEW_3:
              type: long
              value: 0
            MC_CH0_DDR4_LR_SKEW_0:
              type: long
              value: 0
            MC_CH0_DDR4_LR_SKEW_1:
              type: long
              value: 0
            MC_CH0_DDR4_LR_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CK_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_4:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_5:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_6:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_7:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_8:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_9:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_10:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_11:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_12:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_13:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_14:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_15:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_16:
              type: long
              value: 0
            MC_CH1_DDR4_ADDR_SKEW_17:
              type: long
              value: 0
            MC_CH1_DDR4_BA_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_BA_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_BG_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_BG_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CS_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_CKE_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_ACT_SKEW:
              type: long
              value: 0
            MC_CH1_DDR4_PAR_SKEW:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_2:
              type: long
              value: 0
            MC_CH1_DDR4_ODT_SKEW_3:
              type: long
              value: 0
            MC_CH1_DDR4_LR_SKEW_0:
              type: long
              value: 0
            MC_CH1_DDR4_LR_SKEW_1:
              type: long
              value: 0
            MC_CH1_DDR4_LR_SKEW_2:
              type: long
              value: 0
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl tlm
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl_tlm
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: noc_lpddr4
            PATH:
              type: string
              value: /versal_fabric/noc_lpddr4
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: tlm
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: xilinx.com:ip:axi_noc:1.0
          extra_props:

      -
        name: psr_100mhz
        pins:
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_100mhz/aux_reset_in
              NAME: aux_reset_in
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "INTERCONNECT"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_100mhz/bus_struct_reset
              NAME: bus_struct_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_2
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: undef
              PATH: /versal_fabric/psr_100mhz/dcm_locked
              NAME: dcm_locked
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/locked
              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_100mhz/ext_reset_in
              NAME: ext_reset_in
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/pl0_resetn
              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
              TYPE: "INTERCONNECT"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_100mhz/interconnect_aresetn
              NAME: interconnect_aresetn
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: rst_3
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_100mhz/mb_debug_sys_rst
              NAME: mb_debug_sys_rst
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "PROCESSOR"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_100mhz/mb_reset
              NAME: mb_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_4
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
              TYPE: "PERIPHERAL"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_100mhz/peripheral_aresetn
              NAME: peripheral_aresetn
            extra_props:
              destination:
                - /versal_fabric/peripheral_aresetn_2
              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: peripheral_aresetn_2
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: true
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "PERIPHERAL"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_100mhz/peripheral_reset
              NAME: peripheral_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_5
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: ""
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: "mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "99999000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/psr_100mhz/slowest_sync_clk
              NAME: slowest_sync_clk
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_out3
              CONTEXT: versal_fabric
              FREQ_HZ: 99999000
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out3
              driverrst: 
        parameters:
          config:

          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: psr_100mhz
            PATH:
              type: string
              value: /versal_fabric/psr_100mhz
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: xilinx.com:ip:proc_sys_reset:5.0
          extra_props:

      -
        name: psr_200mhz
        pins:
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_200mhz/aux_reset_in
              NAME: aux_reset_in
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "INTERCONNECT"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_200mhz/bus_struct_reset
              NAME: bus_struct_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_6
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: undef
              PATH: /versal_fabric/psr_200mhz/dcm_locked
              NAME: dcm_locked
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_200mhz/ext_reset_in
              NAME: ext_reset_in
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/pl0_resetn
              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
              TYPE: "INTERCONNECT"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_200mhz/interconnect_aresetn
              NAME: interconnect_aresetn
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: rst_7
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_200mhz/mb_debug_sys_rst
              NAME: mb_debug_sys_rst
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "PROCESSOR"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_200mhz/mb_reset
              NAME: mb_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_8
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
              TYPE: "PERIPHERAL"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_200mhz/peripheral_aresetn
              NAME: peripheral_aresetn
            extra_props:
              destination:
                - /versal_fabric/peripheral_aresetn_0
              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: peripheral_aresetn_0
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: true
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "PERIPHERAL"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_200mhz/peripheral_reset
              NAME: peripheral_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_9
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: ""
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: "mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "199998000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/psr_200mhz/slowest_sync_clk
              NAME: slowest_sync_clk
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_out2
              CONTEXT: versal_fabric
              FREQ_HZ: 199998000
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out2
              driverrst: 
        parameters:
          config:

          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: psr_200mhz
            PATH:
              type: string
              value: /versal_fabric/psr_200mhz
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: xilinx.com:ip:proc_sys_reset:5.0
          extra_props:

      -
        name: psr_300mhz
        pins:
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_300mhz/aux_reset_in
              NAME: aux_reset_in
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "INTERCONNECT"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_300mhz/bus_struct_reset
              NAME: bus_struct_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_10
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: undef
              PATH: /versal_fabric/psr_300mhz/dcm_locked
              NAME: dcm_locked
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/locked
              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_300mhz/ext_reset_in
              NAME: ext_reset_in
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/pl0_resetn
              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
              TYPE: "INTERCONNECT"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_300mhz/interconnect_aresetn
              NAME: interconnect_aresetn
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: rst_11
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_300mhz/mb_debug_sys_rst
              NAME: mb_debug_sys_rst
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "PROCESSOR"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_300mhz/mb_reset
              NAME: mb_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_12
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
              TYPE: "PERIPHERAL"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_300mhz/peripheral_aresetn
              NAME: peripheral_aresetn
            extra_props:
              destination:
                - /versal_fabric/common_interface_0/DMA_ARESETN
                - /versal_fabric/common_interface_0/M_AXI_1_ARESETN
                - /versal_fabric/peripheral_aresetn
              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: peripheral_aresetn
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: true
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "PERIPHERAL"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_300mhz/peripheral_reset
              NAME: peripheral_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_13
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: ""
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: "mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "149998500"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/psr_300mhz/slowest_sync_clk
              NAME: slowest_sync_clk
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_out1
              CONTEXT: versal_fabric
              FREQ_HZ: 149998500
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out1
              driverrst: 
        parameters:
          config:

          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: psr_300mhz
            PATH:
              type: string
              value: /versal_fabric/psr_300mhz
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: xilinx.com:ip:proc_sys_reset:5.0
          extra_props:

      -
        name: psr_400mhz
        pins:
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_400mhz/aux_reset_in
              NAME: aux_reset_in
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "INTERCONNECT"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_400mhz/bus_struct_reset
              NAME: bus_struct_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_14
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:

            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: undef
              PATH: /versal_fabric/psr_400mhz/dcm_locked
              NAME: dcm_locked
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: -1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_400mhz/ext_reset_in
              NAME: ext_reset_in
            extra_props:
              destination:
                - /versal_fabric/CIPS_0/pl0_resetn
              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
              TYPE: "INTERCONNECT"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_400mhz/interconnect_aresetn
              NAME: interconnect_aresetn
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: rst_15
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_400mhz/mb_debug_sys_rst
              NAME: mb_debug_sys_rst
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "PROCESSOR"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: rst
              PATH: /versal_fabric/psr_400mhz/mb_reset
              NAME: mb_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_16
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_LOW"
              TYPE: "PERIPHERAL"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_400mhz/peripheral_aresetn
              NAME: peripheral_aresetn
            extra_props:
              destination:
                - /versal_fabric/peripheral_aresetn_1
              CONTEXT: versal_fabric
              FREQ_HZ: 0
              DIRECTNAME: peripheral_aresetn_1
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: true
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              INSERT_VIP: "0"
              POLARITY: "ACTIVE_HIGH"
              TYPE: "PERIPHERAL"
            properties:
              CLASS: bd_pin
              DIR: O
              INTF: FALSE
              LEFT: 0
              RIGHT: 0
              TYPE: rst
              PATH: /versal_fabric/psr_400mhz/peripheral_reset
              NAME: peripheral_reset
            extra_props:
              destination:

              CONTEXT: versal_fabric
              FREQ_HZ: 1
              DIRECTNAME: rst_17
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: 
              driverrst: 
          -
            config:
              ASSOCIATED_BUSIF: ""
              ASSOCIATED_PORT: ""
              ASSOCIATED_RESET: "mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset"
              CLK_DOMAIN: "/versal_fabric/clk_wiz_clk_out1"
              FREQ_HZ: "399996000"
              FREQ_TOLERANCE_HZ: "0"
              INSERT_VIP: "0"
              PHASE: "0.0"
            properties:
              CLASS: bd_pin
              DIR: I
              INTF: FALSE
              LEFT: 
              RIGHT: 
              TYPE: clk
              PATH: /versal_fabric/psr_400mhz/slowest_sync_clk
              NAME: slowest_sync_clk
            extra_props:
              destination:
                - /versal_fabric/clk_wiz/clk_out4
              CONTEXT: versal_fabric
              FREQ_HZ: 399996000
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_is_port: 0
              driverclk: /versal_fabric/clk_wiz/clk_out4
              driverrst: 
        parameters:
          config:

          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: psr_400mhz
            PATH:
              type: string
              value: /versal_fabric/psr_400mhz
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: xilinx.com:ip:proc_sys_reset:5.0
          extra_props:

      -
        name: vsi_context_versal_fabric
        pins:

        parameters:
          config:
            Component_Name:
              type: string
              value: vck190_base_platform_vsi_context_versal_fabric_0
            type:
              type: long
              value: 2
            cpu_type:
              type: long
              value: 1
            num_cpus:
              type: long
              value: 1
            OS:
              type: string
              value: Linux
            language:
              type: string
              value: hls
            fpga_part:
              type: string
              value: xcvc1902-vsva2197-2MP-e-S
            fpga_board:
              type: string
              value: xilinx.com:vck190:part0:3.0
            fpga_family:
              type: string
              value: versalaicore
            impl_strategy:
              type: string
              value: performance
            load_on_demand:
              type: bool
              value: false
            prebuild_petalinux:
              type: string
              value: 
            cosimulation:
              type: bool
              value: false
            no_hls_optimization:
              type: bool
              value: false
            ip_build_in:
              type: bool
              value: false
            vsi_context:
              type: bool
              value: true
            use_xdma:
              type: bool
              value: false
            no_dma:
              type: bool
              value: false
            is_main:
              type: bool
              value: false
            cc_prefix:
              type: string
              value: null
            use_opencv:
              type: bool
              value: false
            use_v4l:
              type: bool
              value: false
            sysroot:
              type: string
              value: 
            is_cc:
              type: bool
              value: false
            is_platform:
              type: bool
              value: true
            is_system_gui:
              type: bool
              value: false
            target_platform:
              type: string
              value: standard
            rt_build_type:
              type: string
              value: 1
            sw_simulator:
              type: long
              value: 1
            test_iteration:
              type: long
              value: -1
            AI_topology:
              type: string
              value: VC1902
            use_plaic:
              type: bool
              value: false
            trace_frequency:
              type: long
              value: 50
            c_compiler_options:
              type: string
              value: -std=c11 -g -DDEBUG -O0 -Wl,--as-needed
            cc_compiler_options:
              type: string
              value: -std=c++11 -g -DDEBUG -O0 -fpermissive -Wl,--as-needed
            include_directories:
              type: string
              value: 
            library_directories:
              type: string
              value: 
            shared_libraries:
              type: string
              value: 
            archive_libraries:
              type: string
              value: 
            build_output:
              type: string
              value: binary
            map_exposed:
              type: string
              value: api
            map_port:
              type: long
              value: 1999
            python_version:
              type: string
              value: 2
            java_home:
              type: string
              value: 
            java_class_path:
              type: string
              value: 
            trace_poll_timer:
              type: long
              value: 100000
            trace_divisor:
              type: long
              value: 8
            current_platform:
              type: string
              value: 
            hostname:
              type: string
              value: localhost
            platform_power:
              type: string
              value: 0
            simulator:
              type: long
              value: 1
            syn_src_dir:
              type: string
              value: 
            design_top:
              type: string
              value: 
            sim_src_dir:
              type: string
              value: 
            defines:
              type: string
              value: 
            sim_incl_dirs:
              type: string
              value: 
            syn_incl_dirs:
              type: string
              value: 
            sim_file_list:
              type: string
              value: 
            sim_lib_list:
              type: string
              value: 
            sim_comp_xtra:
              type: string
              value: 
            sim_run_xtra:
              type: string
              value: 
            sim_comp_lib:
              type: string
              value: 
            platform_post_tcl:
              type: string
              value: 
            system_post_tcl:
              type: string
              value: 
            synth_pre_tcl:
              type: string
              value: 
            synth_post_tcl:
              type: string
              value: 
            hard_gen_post_tcl:
              type: string
              value: 
            default_fifo_size:
              type: long
              value: 4096
            use_uram_size:
              type: long
              value: 65536
            reserve_crs:
              type: long
              value: 3
            synthesis_mode:
              type: long
              value: 1
            LOGO_FILE:
              type: string
              value: data/vsi_context_hardware.png
            VPP_PLATFORM_INTERFACES:
              type: string
              value: 
            VPP_IMPORT_FILE:
              type: string
              value: 
            IMPORT_BUTTON:
              type: string
              value: 
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: vsi_context_versal_fabric
            PATH:
              type: string
              value: /versal_fabric/vsi_context_versal_fabric
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: vsi.com:platform:vsi_context:1.0
          extra_props:
            constraint_files:
              type: string
              value: 
            ip_repo_paths:
              type: string
              value: /home/matt/projects/vsi/staging/common/ip_repo
            repo_paths:
              type: string
              value: /home/matt/projects/vsi/staging/common/data
            cosimulation:
              type: string
              value: false
            cpu_type_name:
              type: string
              value: x86
  -
    name: versal_ps
    cells:
      -
        name: vsi_common_driver_0
        pins:
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "0"
              AWUSER_WIDTH: "0"
              BUSER_WIDTH: "0"
              CLK_DOMAIN: ""
              DATA_WIDTH: "32"
              FREQ_HZ: "100000000"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "0"
              HAS_PROT: "0"
              HAS_QOS: "0"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "1"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              NUM_READ_OUTSTANDING: "2"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "2"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: M_AXI
              PATH: /versal_ps/vsi_common_driver_0/M_AXI
            extra_props:
              destination: 
              CONTEXT: versal_ps
              connection_path: 
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0000000000000000
              RANGE: 0x00010000000000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 32
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: -1
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 32
                OFFSET: 0x0000000000000000
                RANGE: 0x00010000000000000000
                PROTOCOL: AXI4
          -
            config:

            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: vsi.com:interface:platform_rtl:1.0
              NAME: PLATFORM
              PATH: /versal_ps/vsi_common_driver_0/PLATFORM
            extra_props:
              destination: /versal_fabric/common_interface_0/PLAT_INTERFACE
              CONTEXT: versal_ps
              connection_path: /versal_ps/PLATFORM /versal_fabric/PLAT_INTERFACE /versal_fabric/common_interface_0/PLAT_INTERFACE /versal_fabric/common_interface_0/drv_terminator/PLAT_INTERFACE
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 
              i_param:
                type: vsi::platform_rtl()
        parameters:
          config:
            C_M_AXI_DATA_WIDTH:
              type: long
              value: 32
            C_M_AXI_ADDR_WIDTH:
              type: long
              value: 64
            C_M_AXI_ID_WIDTH:
              type: long
              value: 1
            Component_Name:
              type: string
              value: vck190_base_platform_vsi_common_driver_0_1
            driver_library_name:
              type: string
              value: vsi_driver.ko
            device_id:
              type: string
              value: 0x7028
            pcie_ctl_address:
              type: bitString
              value: 0x88000000
            int_ctlr_address:
              type: bitString
              value: 0x80000000
            lod_ctlr_address:
              type: bitString
              value: 0x8000A000
            major:
              type: long
              value: 255
            DEVICE_DRIVER:
              type: bool
              value: true
            DRIVER_NAME_PARAM:
              type: string
              value: driver_library_name
            driver_type:
              type: long
              value: 2
            cdma_2_address:
              type: bitString
              value: 0x80002000
            cdma_3_address:
              type: bitString
              value: 0x80003000
            cdma_4_address:
              type: bitString
              value: 0x80004000
            dma_system_size:
              type: long
              value: 1048576
            dma_file_size:
              type: long
              value: 4096
            dma_byte_width:
              type: long
              value: 8
            back_pressure:
              type: bool
              value: true
            axi2pcie_bar0_size:
              type: bitString
              value: 0x00200000
            vendor_id:
              type: string
              value: 0x10ee
            pcie_use_xdma:
              type: bool
              value: false
            cdma_1_address:
              type: bitString
              value: 0x80001000
            num_cdma:
              type: long
              value: 1
            pcie_bar_address:
              type: string
              value: 0x80000000
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: vsi_common_driver_0
            PATH:
              type: string
              value: /versal_ps/vsi_common_driver_0
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: vsi.com:vsi_software_lib:vsi_common_driver:1.0
          extra_props:

      -
        name: vsi_common_driver_1
        pins:
          -
            config:
              ADDR_WIDTH: "64"
              ARUSER_WIDTH: "0"
              AWUSER_WIDTH: "0"
              BUSER_WIDTH: "0"
              CLK_DOMAIN: ""
              DATA_WIDTH: "32"
              FREQ_HZ: "100000000"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "1"
              HAS_LOCK: "0"
              HAS_PROT: "0"
              HAS_QOS: "0"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "1"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              NUM_READ_OUTSTANDING: "2"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "2"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: M_AXI
              PATH: /versal_ps/vsi_common_driver_1/M_AXI
            extra_props:
              destination: /versal_r5/rpmsg_0/S0_AXI
              CONTEXT: versal_ps
              connection_path: /versal_ps/M_AXI /versal_r5/S0_AXI /versal_r5/rpmsg_0/S0_AXI
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0000000000000000
              RANGE: 0x00010000000000000000
              ADDR_WIDTH: 64
              DATA_WIDTH: 32
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: -1
                ADDRESS_WIDTH: 64
                DATA_WIDTH: 32
                OFFSET: 0x0000000000000000
                RANGE: 0x00010000000000000000
                PROTOCOL: AXI4
          -
            config:

            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Master
              TYPE: ip
              VLNV: vsi.com:interface:platform_rtl:1.0
              NAME: PLATFORM
              PATH: /versal_ps/vsi_common_driver_1/PLATFORM
            extra_props:
              destination: 
              CONTEXT: versal_ps
              connection_path: 
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x0
              ADDR_WIDTH: -1
              DATA_WIDTH: -1
              I_TYPE: vsi::EMPTY_intf
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 
              i_param:
                type: vsi::platform_rtl()
        parameters:
          config:
            C_M_AXI_DATA_WIDTH:
              type: long
              value: 32
            C_M_AXI_ADDR_WIDTH:
              type: long
              value: 64
            C_M_AXI_ID_WIDTH:
              type: long
              value: 1
            Component_Name:
              type: string
              value: vck190_base_platform_vsi_common_driver_1_0
            driver_library_name:
              type: string
              value: vsi_rpmsg_driver.ko
            device_id:
              type: string
              value: 0x7028
            pcie_ctl_address:
              type: bitString
              value: 0x88000000
            int_ctlr_address:
              type: bitString
              value: 0x80000000
            lod_ctlr_address:
              type: bitString
              value: 0x8000A000
            major:
              type: long
              value: 260
            DEVICE_DRIVER:
              type: bool
              value: true
            DRIVER_NAME_PARAM:
              type: string
              value: driver_library_name
            driver_type:
              type: long
              value: 3
            cdma_2_address:
              type: bitString
              value: 0x80002000
            cdma_3_address:
              type: bitString
              value: 0x80003000
            cdma_4_address:
              type: bitString
              value: 0x80004000
            dma_system_size:
              type: long
              value: 1048576
            dma_file_size:
              type: long
              value: 4096
            dma_byte_width:
              type: long
              value: 8
            back_pressure:
              type: bool
              value: true
            axi2pcie_bar0_size:
              type: bitString
              value: 0x00200000
            vendor_id:
              type: string
              value: 0x10ee
            pcie_use_xdma:
              type: bool
              value: false
            cdma_1_address:
              type: bitString
              value: 0x80001000
            num_cdma:
              type: long
              value: 1
            pcie_bar_address:
              type: string
              value: 0x80000000
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: vsi_common_driver_1
            PATH:
              type: string
              value: /versal_ps/vsi_common_driver_1
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: vsi.com:vsi_software_lib:vsi_common_driver:1.0
          extra_props:

      -
        name: vsi_context_versal_ps
        pins:

        parameters:
          config:
            Component_Name:
              type: string
              value: vck190_base_platform_vsi_context_versal_ps_0
            type:
              type: long
              value: 1
            cpu_type:
              type: long
              value: 3
            num_cpus:
              type: long
              value: 1
            OS:
              type: string
              value: Linux
            language:
              type: string
              value: hls
            fpga_part:
              type: string
              value: null
            fpga_board:
              type: string
              value: null
            fpga_family:
              type: string
              value: null
            impl_strategy:
              type: string
              value: default
            load_on_demand:
              type: bool
              value: false
            prebuild_petalinux:
              type: string
              value: 
            cosimulation:
              type: bool
              value: false
            no_hls_optimization:
              type: bool
              value: false
            ip_build_in:
              type: bool
              value: false
            vsi_context:
              type: bool
              value: true
            use_xdma:
              type: bool
              value: false
            no_dma:
              type: bool
              value: false
            is_main:
              type: bool
              value: true
            cc_prefix:
              type: string
              value: aarch64-linux-gnu-
            use_opencv:
              type: bool
              value: false
            use_v4l:
              type: bool
              value: false
            sysroot:
              type: string
              value: 
            is_cc:
              type: bool
              value: true
            is_platform:
              type: bool
              value: true
            is_system_gui:
              type: bool
              value: false
            target_platform:
              type: string
              value: standard
            rt_build_type:
              type: string
              value: 1
            sw_simulator:
              type: long
              value: 1
            test_iteration:
              type: long
              value: -1
            AI_topology:
              type: string
              value: VC1902
            use_plaic:
              type: bool
              value: false
            trace_frequency:
              type: long
              value: 50
            c_compiler_options:
              type: string
              value: -std=c11 -g -DDEBUG -O0 -Wl,--as-needed
            cc_compiler_options:
              type: string
              value: -std=c++11 -g -DDEBUG -O0 -fpermissive -Wl,--as-needed
            include_directories:
              type: string
              value: 
            library_directories:
              type: string
              value: 
            shared_libraries:
              type: string
              value: 
            archive_libraries:
              type: string
              value: 
            build_output:
              type: string
              value: binary
            map_exposed:
              type: string
              value: api
            map_port:
              type: long
              value: 1999
            python_version:
              type: string
              value: 2
            java_home:
              type: string
              value: 
            java_class_path:
              type: string
              value: 
            trace_poll_timer:
              type: long
              value: 100000
            trace_divisor:
              type: long
              value: 8
            current_platform:
              type: string
              value: 
            hostname:
              type: string
              value: localhost
            platform_power:
              type: string
              value: 0
            simulator:
              type: long
              value: 1
            syn_src_dir:
              type: string
              value: 
            design_top:
              type: string
              value: 
            sim_src_dir:
              type: string
              value: 
            defines:
              type: string
              value: 
            sim_incl_dirs:
              type: string
              value: 
            syn_incl_dirs:
              type: string
              value: 
            sim_file_list:
              type: string
              value: 
            sim_lib_list:
              type: string
              value: 
            sim_comp_xtra:
              type: string
              value: 
            sim_run_xtra:
              type: string
              value: 
            sim_comp_lib:
              type: string
              value: 
            platform_post_tcl:
              type: string
              value: 
            system_post_tcl:
              type: string
              value: 
            synth_pre_tcl:
              type: string
              value: 
            synth_post_tcl:
              type: string
              value: 
            hard_gen_post_tcl:
              type: string
              value: 
            default_fifo_size:
              type: long
              value: 4096
            use_uram_size:
              type: long
              value: 65536
            reserve_crs:
              type: long
              value: 3
            synthesis_mode:
              type: long
              value: 1
            LOGO_FILE:
              type: string
              value: data/vsi_context_cpp.png
            VPP_PLATFORM_INTERFACES:
              type: string
              value: 
            VPP_IMPORT_FILE:
              type: string
              value: 
            IMPORT_BUTTON:
              type: string
              value: 
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: vsi_context_versal_ps
            PATH:
              type: string
              value: /versal_ps/vsi_context_versal_ps
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: vsi.com:platform:vsi_context:1.0
          extra_props:
            constraint_files:
              type: string
              value: 
            ip_repo_paths:
              type: string
              value: /home/matt/projects/vsi/staging/common/ip_repo
            repo_paths:
              type: string
              value: /home/matt/projects/vsi/staging/common/data
            cosimulation:
              type: string
              value: false
            cpu_type_name:
              type: string
              value: arm64
  -
    name: versal_r5
    cells:
      -
        name: rpmsg_0
        pins:
          -
            config:
              ADDR_WIDTH: "32"
              ARUSER_WIDTH: "0"
              AWUSER_WIDTH: "0"
              BUSER_WIDTH: "0"
              CLK_DOMAIN: ""
              DATA_WIDTH: "32"
              FREQ_HZ: "100000000"
              HAS_BRESP: "1"
              HAS_BURST: "1"
              HAS_CACHE: "0"
              HAS_LOCK: "0"
              HAS_PROT: "0"
              HAS_QOS: "0"
              HAS_REGION: "0"
              HAS_RRESP: "1"
              HAS_WSTRB: "1"
              ID_WIDTH: "5"
              INSERT_VIP: "0"
              MAX_BURST_LENGTH: "256"
              NUM_READ_OUTSTANDING: "2"
              NUM_READ_THREADS: "1"
              NUM_WRITE_OUTSTANDING: "2"
              NUM_WRITE_THREADS: "1"
              PHASE: "0.0"
              PROTOCOL: "AXI4"
              READ_WRITE_MODE: "READ_WRITE"
              RUSER_BITS_PER_BYTE: "0"
              RUSER_WIDTH: "0"
              SUPPORTS_NARROW_BURST: "1"
              WUSER_BITS_PER_BYTE: "0"
              WUSER_WIDTH: "0"
            properties:
              BRIDGES: 
              CLASS: bd_intf_pin
              MODE: Slave
              TYPE: ip
              VLNV: xilinx.com:interface:aximm_rtl:1.0
              NAME: S0_AXI
              PATH: /versal_r5/rpmsg_0/S0_AXI
            extra_props:
              destination: /versal_ps/vsi_common_driver_1/M_AXI
              CONTEXT: versal_r5
              connection_path: /versal_r5/S0_AXI /versal_ps/M_AXI /versal_ps/vsi_common_driver_1/M_AXI
              FREQ_HZ: -1
              ASSOCIATED_CLOCK: 
              ASSOCIATED_RESET: 
              CLOCK: 
              RESET: 
              PROTOCOL: AXI4
              OFFSET: 0x0
              RANGE: 0x000100000000
              ADDR_WIDTH: 32
              DATA_WIDTH: 32
              I_TYPE: xilinx::AXIMM
              DIRECTNAME: 
              PLATFORM_INTF: false
              MARK_TRACE: false
              SYSTEM_INTF: false
              dest_intf_port: 0
              bandwidth: 
              i_param:
                type: xilinx::AXIMM
                FREQUENCY: -1
                ADDRESS_WIDTH: 32
                DATA_WIDTH: 32
                OFFSET: 0x0
                RANGE: 0x000100000000
                PROTOCOL: AXI4
        parameters:
          config:
            C_S0_AXI_ADDR_WIDTH:
              type: long
              value: 32
            C_S0_AXI_DATA_WIDTH:
              type: long
              value: 32
            C_S0_AXI_ID_WIDTH:
              type: long
              value: 5
            Component_Name:
              type: string
              value: vck190_base_platform_rpmsg_0_0
            lib_paths:
              type: string
              value: 
            lib_names:
              type: string
              value: 
            linker_script:
              type: string
              value: 
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: rpmsg_0
            PATH:
              type: string
              value: /versal_r5/rpmsg_0
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: vsi.com:vsi_software_lib:rpmsg:1.0
          extra_props:

      -
        name: vsi_context_versal_r5
        pins:

        parameters:
          config:
            Component_Name:
              type: string
              value: vck190_base_platform_vsi_context_versal_r5_0
            type:
              type: long
              value: 1
            cpu_type:
              type: long
              value: 4
            num_cpus:
              type: long
              value: 1
            OS:
              type: string
              value: FreeRTOS
            language:
              type: string
              value: hls
            fpga_part:
              type: string
              value: null
            fpga_board:
              type: string
              value: null
            fpga_family:
              type: string
              value: null
            impl_strategy:
              type: string
              value: default
            load_on_demand:
              type: bool
              value: false
            prebuild_petalinux:
              type: string
              value: 
            cosimulation:
              type: bool
              value: false
            no_hls_optimization:
              type: bool
              value: false
            ip_build_in:
              type: bool
              value: false
            vsi_context:
              type: bool
              value: true
            use_xdma:
              type: bool
              value: false
            no_dma:
              type: bool
              value: false
            is_main:
              type: bool
              value: false
            cc_prefix:
              type: string
              value: armr5-none-eabi-
            use_opencv:
              type: bool
              value: false
            use_v4l:
              type: bool
              value: false
            sysroot:
              type: string
              value: 
            is_cc:
              type: bool
              value: true
            is_platform:
              type: bool
              value: true
            is_system_gui:
              type: bool
              value: false
            target_platform:
              type: string
              value: standard
            rt_build_type:
              type: string
              value: 1
            sw_simulator:
              type: long
              value: 1
            test_iteration:
              type: long
              value: -1
            AI_topology:
              type: string
              value: VC1902
            use_plaic:
              type: bool
              value: false
            trace_frequency:
              type: long
              value: 50
            c_compiler_options:
              type: string
              value: -std=c11 -g -DDEBUG -O0 -Wl,--as-needed
            cc_compiler_options:
              type: string
              value: -std=c++11 -g -DDEBUG -O0 -fpermissive -Wl,--as-needed
            include_directories:
              type: string
              value: 
            library_directories:
              type: string
              value: 
            shared_libraries:
              type: string
              value: 
            archive_libraries:
              type: string
              value: 
            build_output:
              type: string
              value: binary
            map_exposed:
              type: string
              value: api
            map_port:
              type: long
              value: 1999
            python_version:
              type: string
              value: 2
            java_home:
              type: string
              value: 
            java_class_path:
              type: string
              value: 
            trace_poll_timer:
              type: long
              value: 100000
            trace_divisor:
              type: long
              value: 8
            current_platform:
              type: string
              value: 
            hostname:
              type: string
              value: localhost
            platform_power:
              type: string
              value: 0
            simulator:
              type: long
              value: 1
            syn_src_dir:
              type: string
              value: 
            design_top:
              type: string
              value: 
            sim_src_dir:
              type: string
              value: 
            defines:
              type: string
              value: 
            sim_incl_dirs:
              type: string
              value: 
            syn_incl_dirs:
              type: string
              value: 
            sim_file_list:
              type: string
              value: 
            sim_lib_list:
              type: string
              value: 
            sim_comp_xtra:
              type: string
              value: 
            sim_run_xtra:
              type: string
              value: 
            sim_comp_lib:
              type: string
              value: 
            platform_post_tcl:
              type: string
              value: 
            system_post_tcl:
              type: string
              value: 
            synth_pre_tcl:
              type: string
              value: 
            synth_post_tcl:
              type: string
              value: 
            hard_gen_post_tcl:
              type: string
              value: 
            default_fifo_size:
              type: long
              value: 4096
            use_uram_size:
              type: long
              value: 65536
            reserve_crs:
              type: long
              value: 3
            synthesis_mode:
              type: long
              value: 1
            LOGO_FILE:
              type: string
              value: data/vsi_context_cpp.png
            VPP_PLATFORM_INTERFACES:
              type: string
              value: 
            VPP_IMPORT_FILE:
              type: string
              value: 
            IMPORT_BUTTON:
              type: string
              value: 
          properties:
            ALLOWED_SIM_MODELS:
              type: string
              value: rtl
            CLASS:
              type: string
              value: bd_cell
            COMBINED_SIM_MODEL:
              type: string
              value: rtl
            LOCATION:
              type: string
              value: 
            NAME:
              type: string
              value: vsi_context_versal_r5
            PATH:
              type: string
              value: /versal_r5/vsi_context_versal_r5
            SCREENSIZE:
              type: string
              value: 
            SDX_KERNEL:
              type: string
              value: false
            SELECTED_SIM_MODEL:
              type: string
              value: rtl
            TYPE:
              type: string
              value: ip
            VLNV:
              type: string
              value: vsi.com:platform:vsi_context:1.0
          extra_props:
            constraint_files:
              type: string
              value: 
            ip_repo_paths:
              type: string
              value: /home/matt/projects/vsi/staging/common/ip_repo
            repo_paths:
              type: string
              value: /home/matt/projects/vsi/staging/common/data
            cosimulation:
              type: string
              value: false
            cpu_type_name:
              type: string
              value: armr5
ports:
  -
    config:
      CAN_DEBUG: "false"
    properties:
      CLASS: bd_intf_port
      MODE: Master
      VLNV: xilinx.com:interface:lpddr4_rtl:1.0
      NAME: ch0_lpddr4_c0
      PATH: /ch0_lpddr4_c0
    extra_props:
      destination: /versal_fabric/noc_lpddr4/CH0_LPDDR4_0
      DIRECTNAME: 
  -
    config:
      CAN_DEBUG: "false"
    properties:
      CLASS: bd_intf_port
      MODE: Master
      VLNV: xilinx.com:interface:lpddr4_rtl:1.0
      NAME: ch0_lpddr4_c1
      PATH: /ch0_lpddr4_c1
    extra_props:
      destination: /versal_fabric/noc_lpddr4/CH0_LPDDR4_1
      DIRECTNAME: 
  -
    config:
      CAN_DEBUG: "false"
    properties:
      CLASS: bd_intf_port
      MODE: Master
      VLNV: xilinx.com:interface:lpddr4_rtl:1.0
      NAME: ch1_lpddr4_c0
      PATH: /ch1_lpddr4_c0
    extra_props:
      destination: /versal_fabric/noc_lpddr4/CH1_LPDDR4_0
      DIRECTNAME: 
  -
    config:
      CAN_DEBUG: "false"
    properties:
      CLASS: bd_intf_port
      MODE: Master
      VLNV: xilinx.com:interface:lpddr4_rtl:1.0
      NAME: ch1_lpddr4_c1
      PATH: /ch1_lpddr4_c1
    extra_props:
      destination: /versal_fabric/noc_lpddr4/CH1_LPDDR4_1
      DIRECTNAME: 
  -
    config:
      AXI_ARBITRATION_SCHEME: "TDM"
      BURST_LENGTH: "8"
      CAN_DEBUG: "false"
      CAS_LATENCY: "11"
      CAS_WRITE_LATENCY: "11"
      CS_ENABLED: "true"
      CUSTOM_PARTS: ""
      DATA_MASK_ENABLED: "true"
      DATA_WIDTH: "8"
      MEMORY_PART: ""
      MEMORY_TYPE: "COMPONENTS"
      MEM_ADDR_MAP: "ROW_COLUMN_BANK"
      SLOT: "Single"
      TIMEPERIOD_PS: "1250"
    properties:
      CLASS: bd_intf_port
      MODE: Master
      VLNV: xilinx.com:interface:ddr4_rtl:1.0
      NAME: ddr4_dimm1
      PATH: /ddr4_dimm1
    extra_props:
      destination: /versal_fabric/NOC_1/CH0_DDR4_0
      DIRECTNAME: 
  -
    config:
      CAN_DEBUG: "false"
      FREQ_HZ: "200000000"
    properties:
      CLASS: bd_intf_port
      MODE: Slave
      VLNV: xilinx.com:interface:diff_clock_rtl:1.0
      NAME: ddr4_dimm1_sma_clk
      PATH: /ddr4_dimm1_sma_clk
    extra_props:
      destination: /versal_fabric/NOC_1/sys_clk0
      DIRECTNAME: 
  -
    config:
      CAN_DEBUG: "false"
      FREQ_HZ: "200321000"
    properties:
      CLASS: bd_intf_port
      MODE: Slave
      VLNV: xilinx.com:interface:diff_clock_rtl:1.0
      NAME: lpddr4_sma_clk1
      PATH: /lpddr4_sma_clk1
    extra_props:
      destination: /versal_fabric/noc_lpddr4/sys_clk0
      DIRECTNAME: 
  -
    config:
      CAN_DEBUG: "false"
      FREQ_HZ: "200321000"
    properties:
      CLASS: bd_intf_port
      MODE: Slave
      VLNV: xilinx.com:interface:diff_clock_rtl:1.0
      NAME: lpddr4_sma_clk2
      PATH: /lpddr4_sma_clk2
    extra_props:
      destination: /versal_fabric/noc_lpddr4/sys_clk1
      DIRECTNAME: 
parameters:
  design_src: vsi_platform
  name: vck190_base_platform
  project: versal_rdma
  timestamp: 11-21-22_01:59:58

