library ieee; -----Code for my_components.vhd

use ieee.std_logic_1164.all;

package my_components is component myinverter is port(inv_in: in std logic; inv_out: out std logic); end component;

component nand 2 is

port ( ); nand2 inl: in std logic; nand2_in2: in std logic; nand2_out: out std logic

end component;

component nand 3 is

port(

nand3 in1: in std logic;

nand3 in2: in std logic;

nand3 in3: in std logic;
nand3 out: out std logic

);

end component;

end my components;