{
  "Top": "system_top",
  "RtlTop": "system_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "system_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "event": {
      "index": "0",
      "direction": "in",
      "srcType": "",
      "srcSize": "257728",
      "hwRefs": [{
          "type": "port",
          "interface": "event_r",
          "name": "event_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "total_result": {
      "index": "1",
      "direction": "out",
      "srcType": "long unsigned int*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "total_result",
          "name": "total_result",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "total_result_ap_vld",
          "name": "total_result_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Projects\/system_top.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "system_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "system_top",
    "Version": "1.0",
    "DisplayName": "System_top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_system_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/src\/system.cxx",
      "..\/src\/superpoint.cxx",
      "..\/src\/sim_utils.cxx",
      "..\/src\/point.cxx",
      "..\/src\/patch.cxx",
      "..\/src\/file_reader.cxx",
      "..\/src\/event.cxx",
      "..\/src\/environment.cxx",
      "..\/src\/dataset.cxx",
      "..\/src\/cover.cxx"
    ],
    "Vhdl": [
      "impl\/vhdl\/system_top_dadd_64ns_64ns_64_4_full_dsp_1.vhd",
      "impl\/vhdl\/system_top_dataset_add_boundary_point.vhd",
      "impl\/vhdl\/system_top_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/system_top_ds_array_layer_num.vhd",
      "impl\/vhdl\/system_top_ds_array_radius.vhd",
      "impl\/vhdl\/system_top_ds_n_points.vhd",
      "impl\/vhdl\/system_top_env_trapezoid_edges.vhd",
      "impl\/vhdl\/system_top_mac_muladd_3ns_11ns_13ns_13_4_1.vhd",
      "impl\/vhdl\/system_top_points_radius.vhd",
      "impl\/vhdl\/system_top_points_radius_1.vhd",
      "impl\/vhdl\/system_top_uitodp_64ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/system_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/system_top_dadd_64ns_64ns_64_4_full_dsp_1.v",
      "impl\/verilog\/system_top_dataset_add_boundary_point.v",
      "impl\/verilog\/system_top_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/system_top_ds_array_layer_num.v",
      "impl\/verilog\/system_top_ds_array_radius.v",
      "impl\/verilog\/system_top_ds_n_points.v",
      "impl\/verilog\/system_top_env_trapezoid_edges.v",
      "impl\/verilog\/system_top_mac_muladd_3ns_11ns_13ns_13_4_1.v",
      "impl\/verilog\/system_top_points_radius.v",
      "impl\/verilog\/system_top_points_radius_1.v",
      "impl\/verilog\/system_top_uitodp_64ns_64_2_no_dsp_1.v",
      "impl\/verilog\/system_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/system_top_ap_dadd_2_full_dsp_64_ip.tcl",
      "impl\/misc\/system_top_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/system_top_ap_uitodp_0_no_dsp_64_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/system_top.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Projects\/ParticleCoverHLS\/solution2\/.debug\/system_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "system_top_ap_dadd_2_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name system_top_ap_dadd_2_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_dcmp_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name system_top_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_uitodp_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint64 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name system_top_ap_uitodp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "event_r": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "65535",
      "portMap": {"event_r": "DATA"},
      "ports": ["event_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "event"
        }]
    },
    "total_result": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"total_result": "DATA"},
      "ports": ["total_result"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "total_result"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "event_r": {
      "dir": "in",
      "width": "65535"
    },
    "total_result": {
      "dir": "out",
      "width": "64"
    },
    "total_result_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "system_top",
      "Instances": [{
          "ModuleName": "dataset_add_boundary_point",
          "InstanceName": "grp_dataset_add_boundary_point_fu_50522"
        }]
    },
    "Info": {
      "dataset_add_boundary_point": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "system_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dataset_add_boundary_point": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.014"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_60_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "6"
          },
          {
            "Name": "VITIS_LOOP_77_2",
            "TripCount": "5",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_84_3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_85_4",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "3",
                    "PipelineDepth": "4"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_97_5",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "1787",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "2210",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "system_top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.014"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_10_1",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_24_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          },
          {
            "Name": "VITIS_LOOP_34_2",
            "TripCount": "5",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_41_3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_42_4",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "3",
                    "PipelineDepth": "4"
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "82",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "2",
          "DSP": "4",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "227554",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "8",
          "LUT": "48768",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-11 13:13:47 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
