# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 8
attribute \src "dut.sv:1.1-30.10"
attribute \cells_not_processed 1
module \gate
  attribute \src "dut.sv:4.30-4.33"
  wire width 32 input 1 signed \off
  attribute \src "dut.sv:24.20-24.24"
  wire width 32 output 2 signed \fib2
  attribute \src "dut.sv:27.17-27.23"
  wire width 32 signed \blk.unused
  attribute \src "dut.sv:17.40-17.40"
  attribute \nosync 1
  wire width 32 signed \fib_wrap$func$dut.sv:28$1.$result
  attribute \src "dut.sv:19.24-19.25"
  attribute \nosync 1
  wire width 32 signed \fib_wrap$func$dut.sv:28$1.o
  attribute \src "dut.sv:26.12-26.12"
  wire width 32 $0\fib2[31:0]
  attribute \src "dut.sv:26.12-26.12"
  wire width 32 $0\blk.unused[31:0]
  attribute \src "dut.sv:26.12-26.12"
  wire width 32 $0\fib_wrap$func$dut.sv:28$1.o[31:0]$6
  attribute \src "dut.sv:21.13-21.25"
  wire width 32 signed $add$dut.sv:21$7_Y
  attribute \src "dut.sv:21.13-21.25"
  cell $add $add$dut.sv:21$7
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 1
    connect \Y $add$dut.sv:21$7_Y
  end
  attribute \src "dut.sv:26.12-26.12"
  process $proc$dut.sv:26$5
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:28$1.o[31:0]$6 $add$dut.sv:21$7_Y
    assign $0\fib2[31:0] $add$dut.sv:21$7_Y
    assign $0\blk.unused[31:0] \fib_wrap$func$dut.sv:28$1.$result
    sync always
      update \fib2 $0\fib2[31:0]
      update \blk.unused $0\blk.unused[31:0]
      update \fib_wrap$func$dut.sv:28$1.o 32'x
  end
end
