# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab8_part1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab8_Part1/lab8_part1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:20 on Oct 25,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab8_Part1/lab8_part1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab8_part1
# -- Compiling architecture struct of lab8_part1
# End time: 16:00:21 on Oct 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab8_Part1/four_bit_rca.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:21 on Oct 25,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab8_Part1/four_bit_rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Four_Bit_RCA
# -- Compiling architecture struct of Four_Bit_RCA
# End time: 16:00:21 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab8_Part1/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:21 on Oct 25,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab8_Part1/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture struct of Full_Adder
# End time: 16:00:21 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab8_part1
# vsim work.lab8_part1 
# Start time: 16:00:28 on Oct 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab8_part1(struct)
# Loading work.four_bit_rca(struct)
# Loading work.full_adder(struct)
# End time: 19:17:19 on Oct 25,2024, Elapsed time: 3:16:51
# Errors: 0, Warnings: 0
