{"files":[{"patch":"@@ -3764,3 +3764,3 @@\n-instruct vreverse_bytes_masked(vReg dst, vReg src, vRegMask_V0 v0) %{\n-  match(Set dst (ReverseBytesV src v0));\n-  format %{ \"vreverse_bytes_masked $dst, $src, v0\" %}\n+instruct vreverse_bytes_masked(vReg dst_src, vRegMask_V0 v0) %{\n+  match(Set dst_src (ReverseBytesV dst_src v0));\n+  format %{ \"vreverse_bytes_masked $dst_src, $dst_src, v0\" %}\n@@ -3771,1 +3771,1 @@\n-    __ vrev8_v(as_VectorRegister($dst$$reg), as_VectorRegister($src$$reg), Assembler::v0_t);\n+    __ vrev8_v(as_VectorRegister($dst_src$$reg), as_VectorRegister($dst_src$$reg), Assembler::v0_t);\n@@ -3822,3 +3822,3 @@\n-instruct vpopcount_masked(vReg dst, vReg src, vRegMask_V0 v0) %{\n-  match(Set dst (PopCountVI src v0));\n-  match(Set dst (PopCountVL src v0));\n+instruct vpopcount_masked(vReg dst_src, vRegMask_V0 v0) %{\n+  match(Set dst_src (PopCountVI dst_src v0));\n+  match(Set dst_src (PopCountVL dst_src v0));\n@@ -3826,1 +3826,1 @@\n-  format %{ \"vcpop_v $dst, $src, $v0\\t# vcpop_v with mask\" %}\n+  format %{ \"vcpop_v $dst_src, $dst_src, $v0\\t# vcpop_v with mask\" %}\n@@ -3831,1 +3831,1 @@\n-    __ vcpop_v(as_VectorRegister($dst$$reg), as_VectorRegister($src$$reg), Assembler::v0_t);\n+    __ vcpop_v(as_VectorRegister($dst_src$$reg), as_VectorRegister($dst_src$$reg), Assembler::v0_t);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":9,"deletions":9,"binary":false,"changes":18,"status":"modified"}]}