// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module NewPipelineConnectPipe_31(
  input          clock,
  input          reset,
  output         io_in_ready,
  input          io_in_valid,
  input  [49:0]  io_in_bits_vaddr,
  input  [127:0] io_in_bits_data,
  input  [15:0]  io_in_bits_mask,
  input  [47:0]  io_in_bits_addr,
  input          io_in_bits_vecValid,
  input          io_out_ready,
  output         io_out_valid,
  output [49:0]  io_out_bits_vaddr,
  output [127:0] io_out_bits_data,
  output [15:0]  io_out_bits_mask,
  output [47:0]  io_out_bits_addr,
  output         io_out_bits_vecValid,
  input          io_rightOutFire
);

  reg          valid;
  wire         io_in_ready_0 = io_out_ready | ~valid;
  wire         _data_T = io_in_ready_0 & io_in_valid;
  reg  [49:0]  data_vaddr;
  reg  [127:0] data_data;
  reg  [15:0]  data_mask;
  reg  [47:0]  data_addr;
  reg          data_vecValid;
  always @(posedge clock or posedge reset) begin
    if (reset)
      valid <= 1'h0;
    else
      valid <= _data_T | ~io_rightOutFire & valid;
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (_data_T) begin
      data_vaddr <= io_in_bits_vaddr;
      data_data <= io_in_bits_data;
      data_mask <= io_in_bits_mask;
      data_addr <= io_in_bits_addr;
      data_vecValid <= io_in_bits_vecValid;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:10];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        valid = _RANDOM[4'h0][0];
        data_vaddr = {_RANDOM[4'h0][31:6], _RANDOM[4'h1][23:0]};
        data_data =
          {_RANDOM[4'h3][31:10],
           _RANDOM[4'h4],
           _RANDOM[4'h5],
           _RANDOM[4'h6],
           _RANDOM[4'h7][9:0]};
        data_mask = _RANDOM[4'h7][25:10];
        data_addr = {_RANDOM[4'h8][31:26], _RANDOM[4'h9], _RANDOM[4'hA][9:0]};
        data_vecValid = _RANDOM[4'hA][12];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        valid = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;
  assign io_out_valid = valid;
  assign io_out_bits_vaddr = data_vaddr;
  assign io_out_bits_data = data_data;
  assign io_out_bits_mask = data_mask;
  assign io_out_bits_addr = data_addr;
  assign io_out_bits_vecValid = data_vecValid;
endmodule

