<profile>

<section name = "Vitis HLS Report for 'fft_stages_Pipeline_DFTpts'" level="0">
<item name = "Date">Fri Oct 21 22:25:57 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">hls_FFT_hardware</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DFTpts">?, ?, 19, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 286, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 24, 1802, 3755, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 41, -</column>
<column name="Register">-, -, 1024, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 10, 2, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U55">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U58">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U59">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U60">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U61">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U62">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U63">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U54">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U56">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U57">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="mul_9s_9s_9_1_1_U64">mul_9s_9s_9_1_1, 0, 0, 0, 51, 0</column>
<column name="mux_42_32_1_1_U65">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U66">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U67">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U68">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="W_imag_U">fft_stages_Pipeline_DFTpts_W_imag_ROM_AUTO_1R, 1, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="W_real_U">fft_stages_Pipeline_DFTpts_W_real_ROM_AUTO_1R, 1, 0, 0, 0, 512, 32, 1, 16384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln184_fu_666_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_2_fu_715_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state19_pp0_iter18_stage0">and, 0, 0, 2, 1, 1</column>
<column name="lhs_fu_650_p2">and, 0, 0, 32, 32, 32</column>
<column name="icmp_ln1065_fu_660_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln169_fu_624_p2">icmp, 0, 0, 14, 22, 1</column>
<column name="lshr_ln674_fu_644_p2">lshr, 0, 0, 100, 2, 32</column>
<column name="i_fu_710_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln674_fu_634_p2">xor, 0, 0, 6, 6, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">14, 3, 32, 96</column>
<column name="p_Val2_s_fu_94">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add1_reg_1082">32, 0, 32, 0</column>
<column name="add_ln184_reg_844">32, 0, 32, 0</column>
<column name="add_reg_1074">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="c2_reg_938">32, 0, 32, 0</column>
<column name="empty_reg_849">2, 0, 2, 0</column>
<column name="i_3_reg_822">32, 0, 32, 0</column>
<column name="icmp_ln1065_reg_839">1, 0, 1, 0</column>
<column name="lshr_ln1_reg_871">8, 0, 8, 0</column>
<column name="lshr_ln_reg_866">8, 0, 8, 0</column>
<column name="mul1_reg_967">32, 0, 32, 0</column>
<column name="mul2_reg_972">32, 0, 32, 0</column>
<column name="mul3_reg_977">32, 0, 32, 0</column>
<column name="mul_reg_962">32, 0, 32, 0</column>
<column name="p_Val2_s_fu_94">32, 0, 32, 0</column>
<column name="ret_V_reg_861">9, 0, 9, 0</column>
<column name="s2_reg_944">32, 0, 32, 0</column>
<column name="sub1_reg_1066">32, 0, 32, 0</column>
<column name="sub3_cast_cast_reg_817">4, 0, 32, 28</column>
<column name="sub_reg_1058">32, 0, 32, 0</column>
<column name="temp_I_reg_1040">32, 0, 32, 0</column>
<column name="temp_R_reg_1034">32, 0, 32, 0</column>
<column name="tmp_1_reg_956">32, 0, 32, 0</column>
<column name="tmp_2_reg_1046">32, 0, 32, 0</column>
<column name="tmp_3_reg_1052">32, 0, 32, 0</column>
<column name="tmp_reg_950">32, 0, 32, 0</column>
<column name="trunc_ln1540_reg_834">9, 0, 9, 0</column>
<column name="trunc_ln850_reg_855">2, 0, 2, 0</column>
<column name="zext_ln176_reg_886">8, 0, 64, 56</column>
<column name="zext_ln179_reg_982">8, 0, 64, 56</column>
<column name="empty_reg_849">64, 32, 2, 0</column>
<column name="lshr_ln1_reg_871">64, 32, 8, 0</column>
<column name="trunc_ln850_reg_855">64, 32, 2, 0</column>
<column name="zext_ln176_reg_886">64, 32, 64, 56</column>
<column name="zext_ln179_reg_982">64, 32, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_stages_Pipeline_DFTpts, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_stages_Pipeline_DFTpts, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_stages_Pipeline_DFTpts, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_stages_Pipeline_DFTpts, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_stages_Pipeline_DFTpts, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_stages_Pipeline_DFTpts, return value</column>
<column name="zext_ln160">in, 9, ap_none, zext_ln160, scalar</column>
<column name="zext_ln157">in, 9, ap_none, zext_ln157, scalar</column>
<column name="OUT_I_0_address0">out, 8, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_0_ce0">out, 1, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_0_we0">out, 1, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_0_d0">out, 32, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_0_address1">out, 8, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_0_ce1">out, 1, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_0_we1">out, 1, ap_memory, OUT_I_0, array</column>
<column name="OUT_I_0_d1">out, 32, ap_memory, OUT_I_0, array</column>
<column name="OUT_R_0_address0">out, 8, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_0_ce0">out, 1, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_0_we0">out, 1, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_0_d0">out, 32, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_0_address1">out, 8, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_0_ce1">out, 1, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_0_we1">out, 1, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_0_d1">out, 32, ap_memory, OUT_R_0, array</column>
<column name="OUT_R_1_address0">out, 8, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_1_ce0">out, 1, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_1_we0">out, 1, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_1_d0">out, 32, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_1_address1">out, 8, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_1_ce1">out, 1, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_1_we1">out, 1, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_1_d1">out, 32, ap_memory, OUT_R_1, array</column>
<column name="OUT_R_2_address0">out, 8, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_2_ce0">out, 1, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_2_we0">out, 1, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_2_d0">out, 32, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_2_address1">out, 8, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_2_ce1">out, 1, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_2_we1">out, 1, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_2_d1">out, 32, ap_memory, OUT_R_2, array</column>
<column name="OUT_R_3_address0">out, 8, ap_memory, OUT_R_3, array</column>
<column name="OUT_R_3_ce0">out, 1, ap_memory, OUT_R_3, array</column>
<column name="OUT_R_3_we0">out, 1, ap_memory, OUT_R_3, array</column>
<column name="OUT_R_3_d0">out, 32, ap_memory, OUT_R_3, array</column>
<column name="OUT_R_3_address1">out, 8, ap_memory, OUT_R_3, array</column>
<column name="OUT_R_3_ce1">out, 1, ap_memory, OUT_R_3, array</column>
<column name="OUT_R_3_we1">out, 1, ap_memory, OUT_R_3, array</column>
<column name="OUT_R_3_d1">out, 32, ap_memory, OUT_R_3, array</column>
<column name="sub3_cast">in, 4, ap_none, sub3_cast, scalar</column>
<column name="sub5_cast">in, 4, ap_none, sub5_cast, scalar</column>
<column name="trunc_ln">in, 9, ap_none, trunc_ln, scalar</column>
<column name="X_R_0_address0">out, 8, ap_memory, X_R_0, array</column>
<column name="X_R_0_ce0">out, 1, ap_memory, X_R_0, array</column>
<column name="X_R_0_q0">in, 32, ap_memory, X_R_0, array</column>
<column name="X_R_0_address1">out, 8, ap_memory, X_R_0, array</column>
<column name="X_R_0_ce1">out, 1, ap_memory, X_R_0, array</column>
<column name="X_R_0_q1">in, 32, ap_memory, X_R_0, array</column>
<column name="X_R_1_address0">out, 8, ap_memory, X_R_1, array</column>
<column name="X_R_1_ce0">out, 1, ap_memory, X_R_1, array</column>
<column name="X_R_1_q0">in, 32, ap_memory, X_R_1, array</column>
<column name="X_R_1_address1">out, 8, ap_memory, X_R_1, array</column>
<column name="X_R_1_ce1">out, 1, ap_memory, X_R_1, array</column>
<column name="X_R_1_q1">in, 32, ap_memory, X_R_1, array</column>
<column name="X_R_2_address0">out, 8, ap_memory, X_R_2, array</column>
<column name="X_R_2_ce0">out, 1, ap_memory, X_R_2, array</column>
<column name="X_R_2_q0">in, 32, ap_memory, X_R_2, array</column>
<column name="X_R_2_address1">out, 8, ap_memory, X_R_2, array</column>
<column name="X_R_2_ce1">out, 1, ap_memory, X_R_2, array</column>
<column name="X_R_2_q1">in, 32, ap_memory, X_R_2, array</column>
<column name="X_R_3_address0">out, 8, ap_memory, X_R_3, array</column>
<column name="X_R_3_ce0">out, 1, ap_memory, X_R_3, array</column>
<column name="X_R_3_q0">in, 32, ap_memory, X_R_3, array</column>
<column name="X_R_3_address1">out, 8, ap_memory, X_R_3, array</column>
<column name="X_R_3_ce1">out, 1, ap_memory, X_R_3, array</column>
<column name="X_R_3_q1">in, 32, ap_memory, X_R_3, array</column>
<column name="X_I_0_address0">out, 8, ap_memory, X_I_0, array</column>
<column name="X_I_0_ce0">out, 1, ap_memory, X_I_0, array</column>
<column name="X_I_0_q0">in, 32, ap_memory, X_I_0, array</column>
<column name="X_I_0_address1">out, 8, ap_memory, X_I_0, array</column>
<column name="X_I_0_ce1">out, 1, ap_memory, X_I_0, array</column>
<column name="X_I_0_q1">in, 32, ap_memory, X_I_0, array</column>
<column name="X_I_1_address0">out, 8, ap_memory, X_I_1, array</column>
<column name="X_I_1_ce0">out, 1, ap_memory, X_I_1, array</column>
<column name="X_I_1_q0">in, 32, ap_memory, X_I_1, array</column>
<column name="X_I_1_address1">out, 8, ap_memory, X_I_1, array</column>
<column name="X_I_1_ce1">out, 1, ap_memory, X_I_1, array</column>
<column name="X_I_1_q1">in, 32, ap_memory, X_I_1, array</column>
<column name="X_I_2_address0">out, 8, ap_memory, X_I_2, array</column>
<column name="X_I_2_ce0">out, 1, ap_memory, X_I_2, array</column>
<column name="X_I_2_q0">in, 32, ap_memory, X_I_2, array</column>
<column name="X_I_2_address1">out, 8, ap_memory, X_I_2, array</column>
<column name="X_I_2_ce1">out, 1, ap_memory, X_I_2, array</column>
<column name="X_I_2_q1">in, 32, ap_memory, X_I_2, array</column>
<column name="X_I_3_address0">out, 8, ap_memory, X_I_3, array</column>
<column name="X_I_3_ce0">out, 1, ap_memory, X_I_3, array</column>
<column name="X_I_3_q0">in, 32, ap_memory, X_I_3, array</column>
<column name="X_I_3_address1">out, 8, ap_memory, X_I_3, array</column>
<column name="X_I_3_ce1">out, 1, ap_memory, X_I_3, array</column>
<column name="X_I_3_q1">in, 32, ap_memory, X_I_3, array</column>
<column name="OUT_I_1_address0">out, 8, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_1_ce0">out, 1, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_1_we0">out, 1, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_1_d0">out, 32, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_1_address1">out, 8, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_1_ce1">out, 1, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_1_we1">out, 1, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_1_d1">out, 32, ap_memory, OUT_I_1, array</column>
<column name="OUT_I_2_address0">out, 8, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_2_ce0">out, 1, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_2_we0">out, 1, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_2_d0">out, 32, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_2_address1">out, 8, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_2_ce1">out, 1, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_2_we1">out, 1, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_2_d1">out, 32, ap_memory, OUT_I_2, array</column>
<column name="OUT_I_3_address0">out, 8, ap_memory, OUT_I_3, array</column>
<column name="OUT_I_3_ce0">out, 1, ap_memory, OUT_I_3, array</column>
<column name="OUT_I_3_we0">out, 1, ap_memory, OUT_I_3, array</column>
<column name="OUT_I_3_d0">out, 32, ap_memory, OUT_I_3, array</column>
<column name="OUT_I_3_address1">out, 8, ap_memory, OUT_I_3, array</column>
<column name="OUT_I_3_ce1">out, 1, ap_memory, OUT_I_3, array</column>
<column name="OUT_I_3_we1">out, 1, ap_memory, OUT_I_3, array</column>
<column name="OUT_I_3_d1">out, 32, ap_memory, OUT_I_3, array</column>
</table>
</item>
</section>
</profile>
