{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#!pip install timm"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#!pip install notebook"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/usr/local/cuda\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ['CUDA_HOME'] = '/usr/local/cuda'\n",
    "!echo $CUDA_HOME"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Loading NNDCT kernels...\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "import cv2\n",
    "from PIL import Image\n",
    "import scipy.io as scio\n",
    "from pytorch_nndct.apis import torch_quantizer, dump_xmodel\n",
    "import torch\n",
    "from torch import nn\n",
    "\n",
    "import urllib.request\n",
    "\n",
    "import os\n",
    "import argparse\n",
    "import torch.nn.functional as F\n",
    "import torch.optim as optim\n",
    "import torchvision.models as models\n",
    "from torchvision import datasets, transforms\n",
    "\n",
    "import matplotlib.pyplot as plt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "IMG_W = 256\n",
    "IMG_H = 192\n",
    "BATCH_SIZE = 32\n",
    "BACKBONE = 'resnet18'\n",
    "TEST_BATCH_SIZE = 1000\n",
    "SEED = 1\n",
    "LOG_INTERVAL = 10\n",
    "RESUME = ''\n",
    "DATA_ROOT = './build/data'\n",
    "QUANT_DIR = './build/quantized'\n",
    "QUANT_MODE = 'float'\n",
    "DEVICE = 'gpu' \n",
    "DEPLOY = False\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing on cuda device.\n"
     ]
    }
   ],
   "source": [
    "if torch.cuda.is_available() :\n",
    "    device = torch.device('cuda')\n",
    "else:\n",
    "    device = torch.device('cpu')\n",
    "print(f\"Testing on {device} device.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def replace_relu6_with_hardtanh(model):\n",
    "    def replace_recursive(module):\n",
    "        for name, child_module in module.named_children():\n",
    "            if isinstance(child_module, nn.ReLU6):\n",
    "                setattr(module, name, nn.Hardtanh(min_val=0, max_val=6))\n",
    "            else:\n",
    "                replace_recursive(child_module)\n",
    "\n",
    "    replace_recursive(model)\n",
    "    return model\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Loading weights:  None\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/hub.py:267: UserWarning: You are about to download and run code from an untrusted repository. In a future release, this won't be allowed. To add the repository to your trusted list, change the command to {calling_fn}(..., trust_repo=False) and a command prompt will appear asking for an explicit confirmation of trust, or load(..., trust_repo=True), which will assume that the prompt is to be answered with 'yes'. You can also use load(..., trust_repo='check') which will only prompt for confirmation if the repo is not already trusted. This will eventually be the default behaviour\n",
      "  warnings.warn(\n",
      "Downloading: \"https://github.com/rwightman/gen-efficientnet-pytorch/zipball/master\" to /root/.cache/torch/hub/master.zip\n",
      "Downloading: \"https://github.com/rwightman/pytorch-image-models/releases/download/v0.1-weights/tf_efficientnet_lite3-b733e338.pth\" to /root/.cache/torch/hub/checkpoints/tf_efficientnet_lite3-b733e338.pth\n"
     ]
    }
   ],
   "source": [
    "from smallmidas import MidasNet_small\n",
    "model = MidasNet_small(align_corners=False)\n",
    "parameters = torch.load('weights/midas_v21_small_256.pt', \n",
    "                        map_location=torch.device('cpu'))\n",
    "\n",
    "if \"optimizer\" in parameters:\n",
    "    parameters = parameters[\"model\"]\n",
    "\n",
    "model.load_state_dict(parameters)\n",
    "_ = model(torch.randn((1,3,IMG_H,IMG_W)))\n",
    "replace_relu6_with_hardtanh(model)\n",
    "model = model.eval()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "MidasNet_small(\n",
       "  (pretrained): Module(\n",
       "    (layer1): Sequential(\n",
       "      (0): Conv2dSameExport(\n",
       "        3, 32, kernel_size=(3, 3), stride=(2, 2), bias=False\n",
       "        (pad): ZeroPad2d((0, 1, 0, 1))\n",
       "      )\n",
       "      (1): BatchNorm2d(32, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "      (2): Hardtanh(min_val=0, max_val=6)\n",
       "      (3): Sequential(\n",
       "        (0): DepthwiseSeparableConv(\n",
       "          (conv_dw): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32, bias=False)\n",
       "          (bn1): BatchNorm2d(32, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pw): Conv2d(32, 24, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn2): BatchNorm2d(24, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Identity()\n",
       "        )\n",
       "      )\n",
       "      (4): Sequential(\n",
       "        (0): InvertedResidual(\n",
       "          (conv_pw): Conv2d(24, 144, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(144, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2dSameExport(\n",
       "            144, 144, kernel_size=(3, 3), stride=(2, 2), groups=144, bias=False\n",
       "            (pad): ZeroPad2d((0, 1, 0, 1))\n",
       "          )\n",
       "          (bn2): BatchNorm2d(144, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(144, 32, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(32, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (1): InvertedResidual(\n",
       "          (conv_pw): Conv2d(32, 192, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(192, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(192, 192, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=192, bias=False)\n",
       "          (bn2): BatchNorm2d(192, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(192, 32, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(32, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (2): InvertedResidual(\n",
       "          (conv_pw): Conv2d(32, 192, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(192, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(192, 192, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=192, bias=False)\n",
       "          (bn2): BatchNorm2d(192, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(192, 32, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(32, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "    (layer2): Sequential(\n",
       "      (0): Sequential(\n",
       "        (0): InvertedResidual(\n",
       "          (conv_pw): Conv2d(32, 192, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(192, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2dSameExport(\n",
       "            192, 192, kernel_size=(5, 5), stride=(2, 2), groups=192, bias=False\n",
       "            (pad): ZeroPad2d((1, 2, 1, 2))\n",
       "          )\n",
       "          (bn2): BatchNorm2d(192, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(192, 48, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(48, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (1): InvertedResidual(\n",
       "          (conv_pw): Conv2d(48, 288, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(288, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(288, 288, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=288, bias=False)\n",
       "          (bn2): BatchNorm2d(288, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(288, 48, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(48, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (2): InvertedResidual(\n",
       "          (conv_pw): Conv2d(48, 288, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(288, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(288, 288, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=288, bias=False)\n",
       "          (bn2): BatchNorm2d(288, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(288, 48, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(48, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "    (layer3): Sequential(\n",
       "      (0): Sequential(\n",
       "        (0): InvertedResidual(\n",
       "          (conv_pw): Conv2d(48, 288, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(288, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2dSameExport(\n",
       "            288, 288, kernel_size=(3, 3), stride=(2, 2), groups=288, bias=False\n",
       "            (pad): ZeroPad2d((0, 1, 0, 1))\n",
       "          )\n",
       "          (bn2): BatchNorm2d(288, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(288, 96, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(96, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (1): InvertedResidual(\n",
       "          (conv_pw): Conv2d(96, 576, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(576, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(576, 576, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=576, bias=False)\n",
       "          (bn2): BatchNorm2d(576, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(576, 96, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(96, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (2): InvertedResidual(\n",
       "          (conv_pw): Conv2d(96, 576, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(576, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(576, 576, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=576, bias=False)\n",
       "          (bn2): BatchNorm2d(576, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(576, 96, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(96, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (3): InvertedResidual(\n",
       "          (conv_pw): Conv2d(96, 576, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(576, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(576, 576, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=576, bias=False)\n",
       "          (bn2): BatchNorm2d(576, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(576, 96, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(96, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (4): InvertedResidual(\n",
       "          (conv_pw): Conv2d(96, 576, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(576, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(576, 576, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=576, bias=False)\n",
       "          (bn2): BatchNorm2d(576, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(576, 96, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(96, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "      )\n",
       "      (1): Sequential(\n",
       "        (0): InvertedResidual(\n",
       "          (conv_pw): Conv2d(96, 576, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(576, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(576, 576, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=576, bias=False)\n",
       "          (bn2): BatchNorm2d(576, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(576, 136, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(136, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (1): InvertedResidual(\n",
       "          (conv_pw): Conv2d(136, 816, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(816, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(816, 816, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=816, bias=False)\n",
       "          (bn2): BatchNorm2d(816, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(816, 136, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(136, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (2): InvertedResidual(\n",
       "          (conv_pw): Conv2d(136, 816, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(816, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(816, 816, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=816, bias=False)\n",
       "          (bn2): BatchNorm2d(816, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(816, 136, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(136, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (3): InvertedResidual(\n",
       "          (conv_pw): Conv2d(136, 816, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(816, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(816, 816, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=816, bias=False)\n",
       "          (bn2): BatchNorm2d(816, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(816, 136, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(136, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (4): InvertedResidual(\n",
       "          (conv_pw): Conv2d(136, 816, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(816, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(816, 816, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=816, bias=False)\n",
       "          (bn2): BatchNorm2d(816, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(816, 136, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(136, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "    (layer4): Sequential(\n",
       "      (0): Sequential(\n",
       "        (0): InvertedResidual(\n",
       "          (conv_pw): Conv2d(136, 816, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(816, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2dSameExport(\n",
       "            816, 816, kernel_size=(5, 5), stride=(2, 2), groups=816, bias=False\n",
       "            (pad): ZeroPad2d((1, 2, 1, 2))\n",
       "          )\n",
       "          (bn2): BatchNorm2d(816, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(816, 232, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(232, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (1): InvertedResidual(\n",
       "          (conv_pw): Conv2d(232, 1392, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(1392, 1392, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=1392, bias=False)\n",
       "          (bn2): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(1392, 232, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(232, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (2): InvertedResidual(\n",
       "          (conv_pw): Conv2d(232, 1392, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(1392, 1392, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=1392, bias=False)\n",
       "          (bn2): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(1392, 232, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(232, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (3): InvertedResidual(\n",
       "          (conv_pw): Conv2d(232, 1392, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(1392, 1392, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=1392, bias=False)\n",
       "          (bn2): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(1392, 232, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(232, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (4): InvertedResidual(\n",
       "          (conv_pw): Conv2d(232, 1392, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(1392, 1392, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=1392, bias=False)\n",
       "          (bn2): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(1392, 232, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(232, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "        (5): InvertedResidual(\n",
       "          (conv_pw): Conv2d(232, 1392, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(1392, 1392, kernel_size=(5, 5), stride=(1, 1), padding=(2, 2), groups=1392, bias=False)\n",
       "          (bn2): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(1392, 232, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(232, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "      )\n",
       "      (1): Sequential(\n",
       "        (0): InvertedResidual(\n",
       "          (conv_pw): Conv2d(232, 1392, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn1): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act1): Hardtanh(min_val=0, max_val=6)\n",
       "          (conv_dw): Conv2d(1392, 1392, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=1392, bias=False)\n",
       "          (bn2): BatchNorm2d(1392, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "          (act2): Hardtanh(min_val=0, max_val=6)\n",
       "          (se): Identity()\n",
       "          (conv_pwl): Conv2d(1392, 384, kernel_size=(1, 1), stride=(1, 1), bias=False)\n",
       "          (bn3): BatchNorm2d(384, eps=0.001, momentum=0.1, affine=True, track_running_stats=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "  )\n",
       "  (scratch): Module(\n",
       "    (layer1_rn): Conv2d(32, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), bias=False)\n",
       "    (layer2_rn): Conv2d(48, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), bias=False)\n",
       "    (layer3_rn): Conv2d(136, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), bias=False)\n",
       "    (layer4_rn): Conv2d(384, 512, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), bias=False)\n",
       "    (refinenet4): FeatureFusionBlock_custom(\n",
       "      (out_conv): Conv2d(512, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "      (resConfUnit1): ResidualConvUnit_custom(\n",
       "        (conv1): Conv2d(512, 512, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (conv2): Conv2d(512, 512, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (activation): ReLU()\n",
       "      )\n",
       "      (resConfUnit2): ResidualConvUnit_custom(\n",
       "        (conv1): Conv2d(512, 512, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (conv2): Conv2d(512, 512, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (activation): ReLU()\n",
       "      )\n",
       "    )\n",
       "    (refinenet3): FeatureFusionBlock_custom(\n",
       "      (out_conv): Conv2d(256, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "      (resConfUnit1): ResidualConvUnit_custom(\n",
       "        (conv1): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (conv2): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (activation): ReLU()\n",
       "      )\n",
       "      (resConfUnit2): ResidualConvUnit_custom(\n",
       "        (conv1): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (conv2): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (activation): ReLU()\n",
       "      )\n",
       "    )\n",
       "    (refinenet2): FeatureFusionBlock_custom(\n",
       "      (out_conv): Conv2d(128, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "      (resConfUnit1): ResidualConvUnit_custom(\n",
       "        (conv1): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (conv2): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (activation): ReLU()\n",
       "      )\n",
       "      (resConfUnit2): ResidualConvUnit_custom(\n",
       "        (conv1): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (conv2): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (activation): ReLU()\n",
       "      )\n",
       "    )\n",
       "    (refinenet1): FeatureFusionBlock_custom(\n",
       "      (out_conv): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "      (resConfUnit1): ResidualConvUnit_custom(\n",
       "        (conv1): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (conv2): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (activation): ReLU()\n",
       "      )\n",
       "      (resConfUnit2): ResidualConvUnit_custom(\n",
       "        (conv1): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (conv2): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "        (activation): ReLU()\n",
       "      )\n",
       "    )\n",
       "    (output_conv): Sequential(\n",
       "      (0): Conv2d(64, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "      (1): Interpolate()\n",
       "      (2): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
       "      (3): ReLU()\n",
       "      (4): Conv2d(32, 1, kernel_size=(1, 1), stride=(1, 1))\n",
       "      (5): ReLU(inplace=True)\n",
       "      (6): Identity()\n",
       "    )\n",
       "  )\n",
       ")"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model.to(device)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\"\"\"def forward_hook(module, input, output):\n",
    "    print(f'{module.__class__.__name__} output shape:', output.shape)\n",
    "\n",
    "# Register the forward hook to each layer\n",
    "for name, layer in model.named_modules():\n",
    "    layer.register_forward_hook(forward_hook)\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "layers = [  model.pretrained.layer1[0],\n",
    "            model.pretrained.layer1[4][0].conv_dw,\n",
    "            model.pretrained.layer2[0][0].conv_dw,\n",
    "            model.pretrained.layer3[0][0].conv_dw,\n",
    "            model.pretrained.layer4[0][0].conv_dw\n",
    "         ]\n",
    "\n",
    "newlayers = []\n",
    "\n",
    "for custom_conv in layers:\n",
    "    p = custom_conv.pad.padding\n",
    "    #p = 1 if min(p[:2]) == 0 else 2\n",
    "    p = (0,1,0,1) if min(p[:2]) == 0 else (1,2,1,2)\n",
    "    new_conv_layer = nn.Sequential(\n",
    "                        nn.ZeroPad2d(p),\n",
    "                        nn.Conv2d( in_channels=custom_conv.in_channels, \n",
    "                                out_channels=custom_conv.out_channels, \n",
    "                                kernel_size=custom_conv.kernel_size,\n",
    "                                stride=custom_conv.stride,\n",
    "                                #padding = p,\n",
    "                                bias = custom_conv.bias,\n",
    "                                dilation = custom_conv.dilation,\n",
    "                                groups = custom_conv.groups)\n",
    "    )\n",
    "                            \n",
    "    new_conv_layer[1].weight.data.copy_(custom_conv.weight.data)\n",
    "                            \n",
    "    newlayers.append(new_conv_layer)\n",
    "\n",
    "model.pretrained.layer1[0] = newlayers[0]\n",
    "model.pretrained.layer1[4][0].conv_dw = newlayers[1]\n",
    "model.pretrained.layer2[0][0].conv_dw = newlayers[2]\n",
    "model.pretrained.layer3[0][0].conv_dw = newlayers[3]\n",
    "model.pretrained.layer4[0][0].conv_dw = newlayers[4]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "transform = transforms.Compose([\n",
    "    transforms.Resize((192, 256)),  # Resize to w=256, h=256\n",
    "    transforms.ToTensor(),  # Convert to tensor\n",
    "    transforms.Normalize(mean=[0.485, 0.456, 0.406], std=[0.229, 0.224, 0.225])  # Normalize\n",
    "])\n",
    "from PIL import Image\n",
    "img = transform(Image.open('/workspace/demodel/dog.jpg')).unsqueeze(0).to(device)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "model = model.to(device)\n",
    "o = model(img).squeeze().detach().cpu().numpy()\n",
    "\n",
    "min_val = np.min(o)\n",
    "max_val = np.max(o)\n",
    "normalized_image = ((o - min_val) / (max_val - min_val)) * 255\n",
    "normalized_image = normalized_image.astype(np.uint8)\n",
    "plt.imsave('sonucc.png', normalized_image, cmap='gray')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: OS and CPU information:\n",
      "               system --- Linux\n",
      "                 node --- yasin\n",
      "              release --- 6.5.0-41-generic\n",
      "              version --- #41~22.04.2-Ubuntu SMP PREEMPT_DYNAMIC Mon Jun  3 11:32:55 UTC 2\n",
      "              machine --- x86_64\n",
      "            processor --- x86_64\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Tools version information:\n",
      "                  GCC --- GCC 7.5.0\n",
      "               python --- 3.8.6\n",
      "              pytorch --- 1.13.1+cu117\n",
      "        vai_q_pytorch --- 3.5.0+60df3f1+torch1.13.1+cu117\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: GPU information:\n",
      "          device name --- NVIDIA GeForce GTX 1060\n",
      "     device available --- True\n",
      "         device count --- 1\n",
      "       current device --- 0\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quant config file is empty, use default quant configuration\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quantization calibration process start up...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quant Module is in 'cuda'.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Parsing MidasNet_small...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Start to trace and freeze model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The input model nndct_st_MidasNet_small_ed is torch.nn.Module.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Finish tracing.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Processing ops...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "██████████████████████████████████████████████████| 273/273 [00:00<00:00, 301.84it/s, OpInfo: name = return_0, type = Return]                                                                                                                                               \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Doing weights equalization...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quantizable module is generated.(./build/quantized/MidasNet_small.py)\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[0]/ZeroPad2d[0]/ret.3) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.27) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.77) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.127) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.289) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[0]/Conv2d[1]/ret.5, op type:nndct_conv2d, output shape: [1, 96, 128, 32]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Hardtanh[2]/ret.9, op type:nndct_relu6, output shape: [1, 96, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_pw]/ret.171, op type:nndct_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/Hardtanh[act1]/ret.175, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pw]/ret.301, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/Hardtanh[act1]/ret.305, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv1]/ret.469, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit1]/ReLU[activation]/ret.471, op type:nndct_relu, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/Conv2d[conv_pw]/ret.235, op type:nndct_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/Hardtanh[act1]/ret.239, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_pw]/ret.381, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[1]/InvertedResidual[0]/Hardtanh[act1]/ret.385, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv1]/ret.421, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit1]/ReLU[activation]/ret.423, op type:nndct_relu, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING: Logging before InitGoogleLogging() is written to STDERR\n",
      "I20240711 10:23:53.600904  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.600944  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.600977  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.601097  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_PFLSVe18tEfohRQv, with op num: 9\n",
      "I20240711 10:23:53.601121  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.616398  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.616458  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.622754  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.622788  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.622817  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.622902  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_G6br5ehsW1IEiKdP, with op num: 9\n",
      "I20240711 10:23:53.622915  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.633323  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.633443  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.643229  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.643271  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.643294  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.643420  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_vgaziTX8NEd6cJqt, with op num: 9\n",
      "I20240711 10:23:53.643445  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.683780  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.683835  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.691845  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.691882  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.691895  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.691994  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_BSLeQkln4GKiRyrX, with op num: 9\n",
      "I20240711 10:23:53.692008  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.707948  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.708030  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.714293  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.714332  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.714351  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.714475  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_oP84N6bZYTnUq1vw, with op num: 9\n",
      "I20240711 10:23:53.714509  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.734535  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.734593  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.741117  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.741149  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.741163  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.741248  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_N8b4qySL6RVs9CaU, with op num: 9\n",
      "I20240711 10:23:53.741261  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.776871  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.776930  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.786479  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.786512  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.786526  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pw]/ret.89, op type:nndct_conv2d, output shape: [1, 24, 32, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/Hardtanh[act1]/ret.93, op type:nndct_relu6, output shape: [1, 24, 32, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pw]/ret.139, op type:nndct_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/Hardtanh[act1]/ret.143, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/Conv2d[conv_pw]/ret.365, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/Hardtanh[act1]/ret.369, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv1]/ret.431, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit2]/ReLU[activation]/ret.433, op type:nndct_relu, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pw]/ret.283, op type:nndct_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Hardtanh[act1]/ret.287, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv1]/ret.479, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit2]/ReLU[activation]/ret.481, op type:nndct_relu, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:53.786615  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_lwdB4VDnHmTYMNX3, with op num: 9\n",
      "I20240711 10:23:53.786629  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.830888  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.830943  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.837723  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.837761  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.837796  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.837919  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_dif3DwSMEjlpxH4k, with op num: 9\n",
      "I20240711 10:23:53.837944  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.850821  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.850900  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.859920  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.859961  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.859982  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.860093  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_JwNueq2VAMr0iKmD, with op num: 9\n",
      "I20240711 10:23:53.860111  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.871613  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.871667  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.879854  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.879899  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.879918  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.880038  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_hb5YAmcBfDqyJivk, with op num: 9\n",
      "I20240711 10:23:53.880062  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.917438  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.917510  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.928444  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.928475  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.928489  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.928580  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_d8m06H9XaQnkKC14, with op num: 9\n",
      "I20240711 10:23:53.928594  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:53.987210  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:53.987293  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:53.993440  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:53.993486  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:53.993513  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:53.993646  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_GNq7Chn8TZvMXxfm, with op num: 9\n",
      "I20240711 10:23:53.993671  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.014093  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.014174  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.019901  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_pw]/ret.333, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/Hardtanh[act1]/ret.337, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/Conv2d[conv_pw]/ret.219, op type:nndct_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/Hardtanh[act1]/ret.223, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv1]/ret.445, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit1]/ReLU[activation]/ret.447, op type:nndct_relu, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/Conv2d[conv_pw]/ret.267, op type:nndct_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/Hardtanh[act1]/ret.271, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pw]/ret.121, op type:nndct_conv2d, output shape: [1, 24, 32, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Hardtanh[act1]/ret.125, op type:nndct_relu6, output shape: [1, 24, 32, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv1]/ret.407, op type:nndct_conv2d, output shape: [1, 6, 8, 512]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/ResidualConvUnit_custom[resConfUnit2]/ReLU[activation]/ret.409, op type:nndct_relu, output shape: [1, 6, 8, 512]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:54.019929  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.019943  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.020067  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_TIHyd63OrNGhQ4LF, with op num: 9\n",
      "I20240711 10:23:54.020093  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.034652  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.034708  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.042732  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.042776  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.042805  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.042901  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_9AHd8yMgC6ImSjX2, with op num: 9\n",
      "I20240711 10:23:54.042914  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.080937  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.080998  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.089407  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.089452  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.089471  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.089596  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_jHieNrqC2p5aJLdz, with op num: 9\n",
      "I20240711 10:23:54.089622  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.107244  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.107301  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.116837  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.116879  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.116904  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.117026  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_GocPOAdmetH0VSU9, with op num: 9\n",
      "I20240711 10:23:54.117050  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.147667  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.147763  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.155259  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.155292  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.155304  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.155402  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_StDuBzWV1aJsgGOj, with op num: 9\n",
      "I20240711 10:23:54.155416  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.176963  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.177021  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.182557  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.182601  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.182624  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.182737  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_K2gzSxfGZomnCH4h, with op num: 9\n",
      "I20240711 10:23:54.182752  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.192579  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.192636  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pw]/ret.71, op type:nndct_conv2d, output shape: [1, 48, 64, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Hardtanh[act1]/ret.75, op type:nndct_relu6, output shape: [1, 48, 64, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_pw]/ret.187, op type:nndct_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/Hardtanh[act1]/ret.191, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pw]/ret.105, op type:nndct_conv2d, output shape: [1, 24, 32, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/Hardtanh[act1]/ret.109, op type:nndct_relu6, output shape: [1, 24, 32, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/Conv2d[4]/ret.499, op type:nndct_conv2d, output shape: [1, 192, 256, 1]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/ReLU[5]/20669, op type:nndct_relu, output shape: [1, 192, 256, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/Conv2d[conv_pw]/ret.39, op type:nndct_conv2d, output shape: [1, 48, 64, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/Hardtanh[act1]/ret.43, op type:nndct_relu6, output shape: [1, 48, 64, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/Conv2d[conv_pw]/ret.251, op type:nndct_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/Hardtanh[act1]/ret.255, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv1]/ret.455, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit2]/ReLU[activation]/ret.457, op type:nndct_relu, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/Conv2d[2]/ret.495, op type:nndct_conv2d, output shape: [1, 192, 256, 32]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/ReLU[3]/ret.497, op type:nndct_relu, output shape: [1, 192, 256, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_pw]/ret.349, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/Hardtanh[act1]/ret.353, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/Conv2d[conv_pw]/ret.55, op type:nndct_conv2d, output shape: [1, 48, 64, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/Hardtanh[act1]/ret.59, op type:nndct_relu6, output shape: [1, 48, 64, 192]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:54.232173  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.232203  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.232216  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.232300  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_C21rfFq4oKsnDB9x, with op num: 9\n",
      "I20240711 10:23:54.232313  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.395701  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.395759  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.402740  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.402772  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.402786  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.402882  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_3vabCzxfirFkI9Lc, with op num: 9\n",
      "I20240711 10:23:54.402897  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.411221  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.411283  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.417366  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.417414  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.417448  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.417603  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_n1MO0T7rdyplDbgV, with op num: 9\n",
      "I20240711 10:23:54.417630  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.431257  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.431354  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.440759  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.440815  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.440840  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.440996  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_l1Juxj5ynO98cKHP, with op num: 9\n",
      "I20240711 10:23:54.441025  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.454622  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.454706  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.462366  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.462406  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.462440  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.462579  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_UmHtwLyckpSbBdF9, with op num: 9\n",
      "I20240711 10:23:54.462595  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.470765  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.470832  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.479414  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.479462  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.479488  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.479622  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_MwIE7DpfzGL9nXgW, with op num: 9\n",
      "I20240711 10:23:54.479648  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.493083  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.493175  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.499933  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.499969  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.499982  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.500088  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_BfPVmhKjAzLqslHt, with op num: 9\n",
      "I20240711 10:23:54.500110  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.516660  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.516719  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.524542  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.524588  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.524621  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.524786  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_QYpV9sGywlbdSfK5, with op num: 9\n",
      "I20240711 10:23:54.524816  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.545644  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.545703  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.554752  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.554795  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.554821  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.554922  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_wzfGhj2l15OoqJgk, with op num: 9\n",
      "I20240711 10:23:54.554936  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.569830  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.569902  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.579233  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.579272  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.579299  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.579392  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_V2kzXuZ8QG5Dm4fd, with op num: 9\n",
      "I20240711 10:23:54.579406  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.612689  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.612756  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pw]/ret.155, op type:nndct_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/Hardtanh[act1]/ret.159, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Conv2d[conv_pw]/ret.21, op type:nndct_conv2d, output shape: [1, 96, 128, 144]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Hardtanh[act1]/ret.25, op type:nndct_relu6, output shape: [1, 96, 128, 144]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_pw]/ret.203, op type:nndct_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[0]/Hardtanh[act1]/ret.207, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pw]/ret.317, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/Hardtanh[act1]/ret.321, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_dw]/ret.95, op type:nndct_depthwise_conv2d, output shape: [1, 24, 32, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/Hardtanh[act2]/ret.99, op type:nndct_relu6, output shape: [1, 24, 32, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_dw]/ret.145, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/Hardtanh[act2]/ret.149, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/Conv2d[conv_dw]/ret.45, op type:nndct_depthwise_conv2d, output shape: [1, 48, 64, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/Hardtanh[act2]/ret.49, op type:nndct_relu6, output shape: [1, 48, 64, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/Conv2d[1]/ret.129, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Hardtanh[act2]/ret.133, op type:nndct_relu6, output shape: [1, 12, 16, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/Conv2d[conv_dw]/ret.273, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/Hardtanh[act2]/ret.277, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:54.618817  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.618856  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.618882  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.619016  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_5ju2SLb8lGVFPRX0, with op num: 9\n",
      "I20240711 10:23:54.619033  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.626046  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.626119  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.631695  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.631728  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.631755  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.631847  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_LQke0w2hUKF8S6Aj, with op num: 9\n",
      "I20240711 10:23:54.631861  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.642562  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.642619  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.648588  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.648620  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.648648  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.648739  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_odma0M5cFSnp4P2Z, with op num: 9\n",
      "I20240711 10:23:54.648752  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.657804  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.657864  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.667572  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.667618  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.667642  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.667793  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_AwB3lvuPMXD8ZJFd, with op num: 9\n",
      "I20240711 10:23:54.667819  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.681438  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.681499  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.690497  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.690537  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.690551  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.690662  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_TRs60Nrno1cgXIba, with op num: 9\n",
      "I20240711 10:23:54.690691  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.733412  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.733469  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.749688  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.749732  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.749755  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.749883  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_9Etbp8uOXqKGd0m1, with op num: 9\n",
      "I20240711 10:23:54.749907  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.763274  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.763356  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.771018  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.771060  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.771082  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.771198  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_NCEpdJODxeKlyMWG, with op num: 9\n",
      "I20240711 10:23:54.771222  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.784446  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.784526  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.790498  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.790530  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.790544  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.790632  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_vPuT9SHEKYiGlswd, with op num: 9\n",
      "I20240711 10:23:54.790647  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.797879  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.797933  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.803495  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.803526  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.803539  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.803627  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_mWqFSH9gf3dbyJxr, with op num: 9\n",
      "I20240711 10:23:54.803642  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.815063  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.815162  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_dw]/ret.209, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[0]/Hardtanh[act2]/ret.213, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/Conv2d[1]/ret.79, op type:nndct_depthwise_conv2d, output shape: [1, 24, 32, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Hardtanh[act2]/ret.83, op type:nndct_relu6, output shape: [1, 24, 32, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/Conv2d[conv_dw]/ret.225, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/Hardtanh[act2]/ret.229, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_dw]/ret.355, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/Hardtanh[act2]/ret.359, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Sequential[conv_dw]/Conv2d[1]/ret.29, op type:nndct_depthwise_conv2d, output shape: [1, 48, 64, 144]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Hardtanh[act2]/ret.33, op type:nndct_relu6, output shape: [1, 48, 64, 144]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/Conv2d[1]/ret.291, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Hardtanh[act2]/ret.295, op type:nndct_relu6, output shape: [1, 6, 8, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_dw]/ret.323, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/Hardtanh[act2]/ret.327, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_dw]/ret.161, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/Hardtanh[act2]/ret.165, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_dw]/ret.177, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/Hardtanh[act2]/ret.181, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_dw]/ret.339, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/Hardtanh[act2]/ret.343, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:54.823357  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.823388  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.823401  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.823489  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_ELr82MTl4Zp07Vdv, with op num: 9\n",
      "I20240711 10:23:54.823503  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.839087  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.839162  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.847378  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.847419  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.847440  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.847570  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_NPESU9LcRQ2X0ZHx, with op num: 9\n",
      "I20240711 10:23:54.847599  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.860899  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.860985  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.868656  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.868708  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.868724  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.868842  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_n3Lj4ZiaSVT2I6es, with op num: 9\n",
      "I20240711 10:23:54.868856  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.878568  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.878624  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.886461  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.886500  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.886523  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.886641  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_wxvH7Z0Je49oNMBh, with op num: 9\n",
      "I20240711 10:23:54.886667  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.900007  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.900085  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.907912  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.907954  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.907979  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.908108  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_mozOZdC53hcsQUFn, with op num: 9\n",
      "I20240711 10:23:54.908136  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.923189  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.923249  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.931557  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.931620  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.931645  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.931850  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_lNCmDeTqc6IhizJG, with op num: 9\n",
      "I20240711 10:23:54.931874  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.942497  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.942575  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.949852  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.949883  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.949896  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.950045  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_l6rn0NcfWQv9x2bg, with op num: 9\n",
      "I20240711 10:23:54.950063  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.967059  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.967145  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.974529  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.974558  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.974571  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.974655  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_xSTBfuI3Y9DMi6UJ, with op num: 9\n",
      "I20240711 10:23:54.974668  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:54.985468  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:54.985522  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:54.993853  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:54.993897  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:54.993921  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:54.994072  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_eLlSQFVw2sJop5Oi, with op num: 9\n",
      "I20240711 10:23:54.994089  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.007913  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.007995  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.014899  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.014938  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.014961  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.015054  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_7UJ3HwhaftLnoZ08, with op num: 9\n",
      "I20240711 10:23:55.015069  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.026911  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.026978  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_dw]/ret.307, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/Hardtanh[act2]/ret.311, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[3]/DepthwiseSeparableConv[0]/Conv2d[conv_dw]/ret.11, op type:nndct_depthwise_conv2d, output shape: [1, 96, 128, 32]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[3]/DepthwiseSeparableConv[0]/Hardtanh[act1]/ret.15, op type:nndct_relu6, output shape: [1, 96, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/Conv2d[conv_dw]/ret.257, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/Hardtanh[act2]/ret.261, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_dw]/ret.387, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[1]/InvertedResidual[0]/Hardtanh[act2]/ret.391, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/Conv2d[conv_dw]/ret.371, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/Hardtanh[act2]/ret.375, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_dw]/ret.111, op type:nndct_depthwise_conv2d, output shape: [1, 24, 32, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/Hardtanh[act2]/ret.115, op type:nndct_relu6, output shape: [1, 24, 32, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/Conv2d[conv_dw]/ret.61, op type:nndct_depthwise_conv2d, output shape: [1, 48, 64, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/Hardtanh[act2]/ret.65, op type:nndct_relu6, output shape: [1, 48, 64, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/Conv2d[conv_dw]/ret.241, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/Hardtanh[act2]/ret.245, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_dw]/ret.193, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/Hardtanh[act2]/ret.197, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:55.033157  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.033187  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.033200  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.033296  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_xfOZ6PB0o3DWaqyi, with op num: 9\n",
      "I20240711 10:23:55.033322  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.044757  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.044817  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.051640  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.051671  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.051683  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.051770  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_GPFC2DtliSgyQB0I, with op num: 9\n",
      "I20240711 10:23:55.051784  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.061738  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.061792  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.067389  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.067415  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.067428  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.067509  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_3reO28HNGcgiAFRt, with op num: 9\n",
      "I20240711 10:23:55.067523  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.075405  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.075479  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.083976  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.084048  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.084076  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.084228  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_m41wOhufqGyd0ATk, with op num: 9\n",
      "I20240711 10:23:55.084252  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.096935  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.097000  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.104743  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.104781  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.104795  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.104897  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_MqO8bznscVHQUgfA, with op num: 9\n",
      "I20240711 10:23:55.104919  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.118117  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.118204  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.126158  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.126202  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.126216  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.126369  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_NQKJkVO64h8jRsFS, with op num: 9\n",
      "I20240711 10:23:55.126389  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.138646  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.138705  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.146370  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.146449  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.146477  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.146624  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_mfAot0pZEBYIj8QU, with op num: 9\n",
      "I20240711 10:23:55.146641  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.158617  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.158674  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.166110  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.166153  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.166174  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.166297  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_JPCbrNGXSnTOfHWU, with op num: 9\n",
      "I20240711 10:23:55.166323  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.178149  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.178233  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.186162  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.186205  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.186225  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.186347  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_jiQndHE918AaIgGC, with op num: 9\n",
      "I20240711 10:23:55.186370  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.202157  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.202246  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.208827  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.208873  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.208896  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.209025  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_YHzIEyS1B3K9WQtq, with op num: 9\n",
      "I20240711 10:23:55.209050  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.222961  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.223055  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[0]/ZeroPad2d[0]/ret.3, op type:nndct_pad_nd, output shape: [1, 193, 257, 3]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.289, op type:nndct_pad_nd, output shape: [1, 15, 19, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.27, op type:nndct_pad_nd, output shape: [1, 97, 129, 144]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.77, op type:nndct_pad_nd, output shape: [1, 51, 67, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.127, op type:nndct_pad_nd, output shape: [1, 25, 33, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:MidasNet_small::MidasNet_small/ret, op type:nndct_reshape, output shape: [1, 192, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for resize_fix_7:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ret.463, op type:nndct_resize, output shape: [1, 48, 64, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for resize_fix_7:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ret.439, op type:nndct_resize, output shape: [1, 24, 32, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for resize_fix_7:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ret.487, op type:nndct_resize, output shape: [1, 96, 128, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for resize_fix_7:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/ret.415, op type:nndct_resize, output shape: [1, 12, 16, 512]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for resize_fix_7:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/Interpolate[1]/ret.493, op type:nndct_resize, output shape: [1, 192, 256, 32]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:55.256548  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.256624  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.256644  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.256891  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_Jb3seTdDjH2ch8Zx, with op num: 4\n",
      "I20240711 10:23:55.256925  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240711 10:23:55.275501  2223 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Sequential_pretrained__Sequential_layer1__Sequential_0__ZeroPad2d_0__ret_3, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240711 10:23:55.275702  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240711 10:23:55.275768  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.283068  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.283116  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.283142  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.283293  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_CfISVRjZQBFOwnx9, with op num: 4\n",
      "I20240711 10:23:55.283326  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240711 10:23:55.289407  2223 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Sequential_pretrained__Sequential_layer4__Sequential_0__InvertedResidual_0__Sequential_conv_dw__ZeroPad2d_0__ret_289, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240711 10:23:55.289515  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240711 10:23:55.289551  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.296294  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.296325  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.296351  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.296468  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_osdOAwNpVHBXMnL2, with op num: 4\n",
      "I20240711 10:23:55.296491  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240711 10:23:55.302273  2223 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Sequential_pretrained__Sequential_layer1__Sequential_4__InvertedResidual_0__Sequential_conv_dw__ZeroPad2d_0__ret_27, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240711 10:23:55.302392  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240711 10:23:55.302429  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.308476  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.308523  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.308550  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.308682  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_LzWJr7s2RDG1dEFy, with op num: 4\n",
      "I20240711 10:23:55.308707  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240711 10:23:55.316149  2223 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Sequential_pretrained__Sequential_layer2__Sequential_0__InvertedResidual_0__Sequential_conv_dw__ZeroPad2d_0__ret_77, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240711 10:23:55.316357  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240711 10:23:55.316430  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.323101  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.323153  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.323176  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.323323  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_MYWemzk26B9grj1P, with op num: 4\n",
      "I20240711 10:23:55.323355  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240711 10:23:55.330634  2223 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Sequential_pretrained__Sequential_layer3__Sequential_0__InvertedResidual_0__Sequential_conv_dw__ZeroPad2d_0__ret_127, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240711 10:23:55.330761  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240711 10:23:55.330801  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.346496  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.346530  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.346544  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.346642  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_UjRdFG0cf7L4TVyb, with op num: 8\n",
      "I20240711 10:23:55.346657  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.350894  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.350950  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.380069  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.380120  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.380142  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.380280  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_resize_LM0gxzoaGSRFXu6O, with op num: 4\n",
      "I20240711 10:23:55.380306  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.392513  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.392585  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.398525  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.398557  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.398571  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.398671  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_resize_bia2wLOpuK5jFPtC, with op num: 4\n",
      "I20240711 10:23:55.398685  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.409876  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.409994  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.415302  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.415347  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.415375  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.415503  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_resize_rK9AkWpTidO5EyzF, with op num: 4\n",
      "I20240711 10:23:55.415529  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.427659  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.427755  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.433410  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.433446  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.433460  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.433552  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_resize_Qp6DAl3qHaOVrJuS, with op num: 4\n",
      "I20240711 10:23:55.433564  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.446533  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.446620  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.451052  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.451099  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.451124  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.451267  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_resize_rxLVjiQTSmEfD0n2, with op num: 4\n",
      "I20240711 10:23:55.451288  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.463694  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.463750  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/Conv2d[conv_pwl]/ret.51, op type:nndct_conv2d, output shape: [1, 48, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.135, op type:nndct_conv2d, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Conv2d[scratch]/Conv2d[layer2_rn]/ret.399, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv2]/ret.425, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/Conv2d[out_conv]/ret.489, op type:nndct_conv2d, output shape: [1, 96, 128, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.35, op type:nndct_conv2d, output shape: [1, 48, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_pwl]/ret.345, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pwl]/ret.151, op type:nndct_conv2d, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:55.511479  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.511521  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.511555  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.511669  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_SvNVQC40JZIyocF3, with op num: 8\n",
      "I20240711 10:23:55.511685  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.524520  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.524613  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.532531  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.532572  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.532589  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.532701  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_gMGv0lzmu1fxsP9t, with op num: 8\n",
      "I20240711 10:23:55.532720  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.549515  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.549608  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.556011  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.556057  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.556072  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.556180  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Eg0dKXUuHqnGr8Zs, with op num: 6\n",
      "I20240711 10:23:55.556195  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.567490  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.567574  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.576833  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.576880  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.576910  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.577044  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_gpBrolIDx0byU9k8, with op num: 8\n",
      "I20240711 10:23:55.577066  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.629683  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.629773  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.637620  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.637671  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.637692  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.637830  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Jdt2URF8TvBqDLX0, with op num: 8\n",
      "I20240711 10:23:55.637866  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.647030  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.647111  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.654089  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.654134  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.654155  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.654311  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_SwglAa91np54PkQy, with op num: 8\n",
      "I20240711 10:23:55.654336  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.662375  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.662457  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.670312  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.670347  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.670360  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.670457  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_PclqeB8dR0tkNvKo, with op num: 8\n",
      "I20240711 10:23:55.670471  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.706152  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.706223  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.715680  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pwl]/ret.329, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Conv2d[scratch]/Conv2d[layer3_rn]/ret.401, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Conv2d[scratch]/Conv2d[layer4_rn]/ret.403, op type:nndct_conv2d, output shape: [1, 6, 8, 512]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:55.715750  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.715786  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.715935  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_LonWRUzDdKGXh9B8, with op num: 8\n",
      "I20240711 10:23:55.715955  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.731704  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.731775  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.742993  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.743039  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.743067  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.743208  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_2vMcOf7xkolriKsw, with op num: 8\n",
      "I20240711 10:23:55.743247  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.788703  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.788774  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.796041  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.796094  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.796111  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.796211  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_6AoQNR9OBzq2gw0s, with op num: 6\n",
      "I20240711 10:23:55.796227  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.832774  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.832846  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.297, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_pwl]/ret.361, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.85, op type:nndct_conv2d, output shape: [1, 24, 32, 48]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.393, op type:nndct_conv2d, output shape: [1, 6, 8, 384]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/Conv2d[conv_pwl]/ret.263, op type:nndct_conv2d, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv2]/ret.483, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv2]/ret.473, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv2]/ret.459, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:55.847982  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.848019  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.848033  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.848143  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_kYLVPWA53eNsmnl8, with op num: 6\n",
      "I20240711 10:23:55.848157  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:55.975081  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:55.975135  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:55.982995  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:55.983026  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:55.983038  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:55.983124  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_W51CzFirRqSk7lJm, with op num: 8\n",
      "I20240711 10:23:55.983137  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.001325  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.001415  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.010993  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.011023  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.011036  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.011122  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_LAOC4r53YSEbnW6e, with op num: 8\n",
      "I20240711 10:23:56.011137  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.041433  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.041491  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.049235  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.049278  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.049293  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.049392  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_qukiIhc0plvaPAQ6, with op num: 8\n",
      "I20240711 10:23:56.049407  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.057235  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.057305  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.065697  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.065730  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.065743  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.065838  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_q7XxeTJy9P2bIRFv, with op num: 8\n",
      "I20240711 10:23:56.065852  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.122084  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.122166  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.128808  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.128858  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.128881  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.129015  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_y5I87L4e6SdMH0vs, with op num: 8\n",
      "I20240711 10:23:56.129043  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.143131  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.143186  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.150228  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.150260  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.150274  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.150363  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_p7iPTHLejCu05gzm, with op num: 8\n",
      "I20240711 10:23:56.150377  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.158988  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.159045  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.166208  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.166241  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.166254  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.166357  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_5YFH2cOdkQ7EqxgI, with op num: 8\n",
      "I20240711 10:23:56.166373  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.175643  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.175706  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/Conv2d[conv_pwl]/ret.231, op type:nndct_conv2d, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_pwl]/ret.183, op type:nndct_conv2d, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv2]/ret.411, op type:nndct_conv2d, output shape: [1, 6, 8, 512]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:56.184779  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.184820  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.184840  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.184965  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_m9djvSC4yHaio2ZK, with op num: 8\n",
      "I20240711 10:23:56.184990  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.212728  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.212785  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.220177  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.220222  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.220243  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.220371  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_xAN7MvXa0UesrqTL, with op num: 8\n",
      "I20240711 10:23:56.220394  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.237970  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.238068  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.246652  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.246719  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.246742  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.246879  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_RCXknxOLjJDIZmwN, with op num: 8\n",
      "I20240711 10:23:56.246909  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.263311  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.263378  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.282935  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Conv2d[scratch]/Conv2d[layer1_rn]/ret.397, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[3]/DepthwiseSeparableConv[0]/Conv2d[conv_pw]/ret.17, op type:nndct_conv2d, output shape: [1, 96, 128, 24]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_pwl]/ret.199, op type:nndct_conv2d, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/Conv2d[0]/ret.491, op type:nndct_conv2d, output shape: [1, 96, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.215, op type:nndct_conv2d, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/Conv2d[conv_pwl]/ret.67, op type:nndct_conv2d, output shape: [1, 48, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pwl]/ret.167, op type:nndct_conv2d, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv2]/ret.435, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:56.282999  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.283020  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.283190  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_FWhKDsEpvgU5jZ8w, with op num: 8\n",
      "I20240711 10:23:56.283216  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.467978  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.468034  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.473461  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.473500  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.473524  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.473627  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_jcbNTrtB1RMa9iE7, with op num: 6\n",
      "I20240711 10:23:56.473641  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.487807  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.487896  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.494168  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.494206  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.494220  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.494351  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_AdJvh0uRQMIgkFtK, with op num: 8\n",
      "I20240711 10:23:56.494380  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.503464  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.503528  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.510440  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.510475  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.510499  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.510627  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_p7Bk3vDxgrhmiSbG, with op num: 8\n",
      "I20240711 10:23:56.510651  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.525496  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.525554  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.533550  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.533584  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.533597  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.533684  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_v7amfUTZNkIXb1Eu, with op num: 8\n",
      "I20240711 10:23:56.533699  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.544812  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.544870  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.552415  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.552472  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.552493  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.552639  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_tHWqJypDu83OnXes, with op num: 8\n",
      "I20240711 10:23:56.552662  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.570943  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.571017  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.577299  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.577337  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.577363  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.577467  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_BVZCQ5oygs1iEHOF, with op num: 8\n",
      "I20240711 10:23:56.577483  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.588359  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.588451  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.594321  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.594352  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.594367  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.594456  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_UkPN68tG2bLTaOWo, with op num: 8\n",
      "I20240711 10:23:56.594470  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.608932  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.608992  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.617817  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/Conv2d[conv_pwl]/ret.279, op type:nndct_conv2d, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pwl]/ret.117, op type:nndct_conv2d, output shape: [1, 24, 32, 48]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/Conv2d[conv_pwl]/ret.247, op type:nndct_conv2d, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/Conv2d[conv_pwl]/ret.377, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pwl]/ret.313, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv2]/ret.449, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:56.617856  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.617877  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.618021  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_QlJaG9I2e1LjgN6o, with op num: 8\n",
      "I20240711 10:23:56.618062  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.677738  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.677793  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.686002  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.686057  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.686081  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.686200  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_f9atqzrnRXIBlGxP, with op num: 8\n",
      "I20240711 10:23:56.686224  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.700990  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.701054  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.706620  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.706648  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.706661  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.706748  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_OqRJUolwDNSgI2yx, with op num: 8\n",
      "I20240711 10:23:56.706760  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.713778  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.713835  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.719758  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.719786  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.719799  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.719884  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ayio2OKzHqgAhpWm, with op num: 8\n",
      "I20240711 10:23:56.719897  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.743079  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.743166  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.752328  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.752362  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.752374  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.752463  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_zpjSfZivwVy2qMaK, with op num: 8\n",
      "I20240711 10:23:56.752476  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.792040  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.792127  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.801923  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.801961  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.801986  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.802124  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_IdXjEmuQSxVZMOJU, with op num: 8\n",
      "I20240711 10:23:56.802150  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.840853  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.840922  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/Conv2d[out_conv]/ret.465, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/Conv2d[out_conv]/ret.441, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pwl]/ret.101, op type:nndct_conv2d, output shape: [1, 24, 32, 48]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/Conv2d[out_conv]/ret.417, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/19614, op type:nndct_elemwise_add, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/18123, op type:nndct_elemwise_add, output shape: [1, 48, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit1]/ret.427, op type:nndct_elemwise_add, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/18965, op type:nndct_elemwise_add, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/19423, op type:nndct_elemwise_add, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/19706, op type:nndct_elemwise_add, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/19147, op type:nndct_elemwise_add, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/18689, op type:nndct_elemwise_add, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit2]/ret.461, op type:nndct_elemwise_add, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:56.847393  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.847425  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.847452  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.847541  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_vbNiHGIeJCu0x5DS, with op num: 8\n",
      "I20240711 10:23:56.847555  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.883620  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.883726  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.891789  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.891839  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.891865  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.891995  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_JfREBu7sKDiHZko5, with op num: 8\n",
      "I20240711 10:23:56.892021  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.900704  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.900760  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.907280  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.907323  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.907342  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.907462  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_k3MyXwvbzYJ9x8np, with op num: 8\n",
      "I20240711 10:23:56.907488  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.921669  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.921728  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.927937  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.927973  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.927984  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.928076  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_zZkMoWHGA8SeNt9u, with op num: 8\n",
      "I20240711 10:23:56.928090  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.936666  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.936770  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.943794  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.943828  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.943842  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.943957  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_EP4Tcd2LuSGI7FgU, with op num: 8\n",
      "I20240711 10:23:56.943975  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.961266  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:23:56.961321  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.984793  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.984830  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.984844  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.984949  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_esPrGy351QDbxc4N, with op num: 6\n",
      "I20240711 10:23:56.984964  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:56.991091  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:56.991158  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:56.997030  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:56.997063  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:56.997076  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:56.997167  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_fre7ZkhTC1DuMPjl, with op num: 6\n",
      "I20240711 10:23:56.997181  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.002782  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.002840  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.007452  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.007484  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.007498  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.007582  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_0DiEFI61ktKzfroj, with op num: 6\n",
      "I20240711 10:23:57.007596  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.012364  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.012419  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.017616  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.017685  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.017715  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.017856  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_a3WBCh67eZvQYJRF, with op num: 6\n",
      "I20240711 10:23:57.017884  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.026084  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.026183  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.031531  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.031566  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.031579  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.031757  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_wqS7N9HRb4gfopjt, with op num: 6\n",
      "I20240711 10:23:57.031774  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.037398  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.037456  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.043331  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.043375  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.043395  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.043519  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_ZylWLfO4MItdXxnw, with op num: 6\n",
      "I20240711 10:23:57.043541  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.050900  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.050990  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.056077  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.056110  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.056125  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.056224  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_VKfcIBgwA5NEh3oj, with op num: 6\n",
      "I20240711 10:23:57.056239  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.064531  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.064620  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.071171  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.071224  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.071250  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.071388  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_krQenPC9J5AdS1XN, with op num: 6\n",
      "I20240711 10:23:57.071413  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.079938  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.079998  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/18215, op type:nndct_elemwise_add, output shape: [1, 48, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/18781, op type:nndct_elemwise_add, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/19890, op type:nndct_elemwise_add, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit2]/ret.437, op type:nndct_elemwise_add, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit1]/ret.451, op type:nndct_elemwise_add, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/18498, op type:nndct_elemwise_add, output shape: [1, 24, 32, 48]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/20279, op type:nndct_elemwise_add, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/18873, op type:nndct_elemwise_add, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit1]/ret.475, op type:nndct_elemwise_add, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/19798, op type:nndct_elemwise_add, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/19239, op type:nndct_elemwise_add, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit2]/ret.485, op type:nndct_elemwise_add, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/18406, op type:nndct_elemwise_add, output shape: [1, 24, 32, 48]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/19982, op type:nndct_elemwise_add, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/20402, op type:nndct_elemwise_add, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/19331, op type:nndct_elemwise_add, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:57.087414  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.087466  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.087491  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.087620  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_hGB1ijgNyDqkEo42, with op num: 6\n",
      "I20240711 10:23:57.087646  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.093966  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.094036  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.101886  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.101927  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.101958  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.102126  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_FmZTUMX7dnGCfOe9, with op num: 6\n",
      "I20240711 10:23:57.102157  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.110111  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.110195  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.115695  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.115752  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.115767  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.115876  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_ejs5IlWJdPxUtXCZ, with op num: 6\n",
      "I20240711 10:23:57.115893  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.121197  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.121297  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.127364  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.127413  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.127434  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.127569  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_8YEfjKngXL5BV4Da, with op num: 6\n",
      "I20240711 10:23:57.127593  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.133978  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.134104  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.140805  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.140849  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.140869  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.141002  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_JcCU7aB4rZdMDo2q, with op num: 6\n",
      "I20240711 10:23:57.141031  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.148797  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.148897  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.155179  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.155215  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.155227  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.155323  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_5192nArJH7QblWOD, with op num: 6\n",
      "I20240711 10:23:57.155337  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.161173  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.161252  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.167449  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.167487  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.167501  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.167598  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_ytGwLWAn2ug1MHTl, with op num: 6\n",
      "I20240711 10:23:57.167618  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.174304  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.174368  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.180066  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.180119  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.180133  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.180275  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_CycW7rIKsjANi3Ew, with op num: 6\n",
      "I20240711 10:23:57.180294  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.185292  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.185359  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.192317  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.192355  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.192368  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.192489  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_My3kF5YCcj0xuqr1, with op num: 6\n",
      "I20240711 10:23:57.192524  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.198055  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.198109  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.203383  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.203429  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.203442  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.203593  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_pOmFK0CxYg3ELMHW, with op num: 6\n",
      "I20240711 10:23:57.203620  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.213172  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.213255  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.220945  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.220995  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.221019  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.221160  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_N2nFEhB8wtf61Uye, with op num: 6\n",
      "I20240711 10:23:57.221187  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.226224  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.226303  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.231127  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.231158  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.231171  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.231261  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_xqp8LJ6Dj0QmCBbs, with op num: 6\n",
      "I20240711 10:23:57.231276  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.236406  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.236464  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.241601  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.241636  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.241649  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.241755  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_slVyA2JgfUorKcFq, with op num: 6\n",
      "I20240711 10:23:57.241771  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.251551  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.251645  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.258152  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.258193  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.258212  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.258332  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_eZOYrzHNGiXTRI12, with op num: 6\n",
      "I20240711 10:23:57.258356  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.265090  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.265146  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.271778  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.271813  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.271847  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.271975  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_xQnblzSPXVRjH8Ia, with op num: 6\n",
      "I20240711 10:23:57.272003  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.281834  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.281927  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.287261  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.287292  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.287305  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.287396  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_4cDwOl2u1pWeCYbz, with op num: 6\n",
      "I20240711 10:23:57.287410  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.293051  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.293123  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.300426  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/ResidualConvUnit_custom[resConfUnit2]/ret.413, op type:nndct_elemwise_add, output shape: [1, 6, 8, 512]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/20525, op type:nndct_elemwise_add, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Get module with quantization.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:23:57.300474  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.300501  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.300683  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_ZzXb4khvYfudlUoB, with op num: 6\n",
      "I20240711 10:23:57.300714  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.309749  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.309834  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.317512  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.317555  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.317581  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.317719  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_n7Hw0cOjdxhsfZCL, with op num: 6\n",
      "I20240711 10:23:57.317747  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.324856  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.324949  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:23:57.331543  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:23:57.331590  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:23:57.331615  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "I20240711 10:23:57.331728  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_dn3TMzfFgSKeVLic, with op num: 6\n",
      "I20240711 10:23:57.331744  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:23:57.340003  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:23:57.340072  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/quantization/torchquantizer.py:223: FutureWarning: Unlike other reduction functions (e.g. `skew`, `kurtosis`), the default behavior of `mode` typically preserves the axis it acts along. In SciPy 1.11.0, this behavior will change: the default value of `keepdims` will become False, the `axis` over which the statistic is taken will be eliminated, and the value None will no longer be accepted. Set `keepdims` to True or False to avoid this warning.\n",
      "  bnfp[1] = stats.mode(data)[0][0]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Exporting quant config.(./build/quantized/quant_info.json)\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/prim_ops.py:116: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if not (list(self.node.out_tensors[0].shape[1:]) == list(input.size())[1:]):\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/quantization/torchquantizer.py:138: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if NndctOption.nndct_quant_off.value or res.data.numel() == 0:\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/quantization/quantizerimpl.py:17: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if inf.sum() > 0 or nan.sum() > 0:\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/fix_ops.py:518: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  max_scale = torch.floor(torch.log2(1.0/step)) if step > sys.float_info.min else torch.tensor(18)\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/fix_ops.py:67: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if (isinstance(tensor, torch.Tensor) and\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/fix_ops.py:538: TracerWarning: Converting a tensor to a Python number might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  diff = torch.sum(qinput).item()\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/quantization/torchquantizer.py:208: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if has_inf_nan() and (torch.isinf(Tfixpos) or torch.isnan(Tfixpos)):\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/quantization/torchquantizer.py:210: TracerWarning: Converting a tensor to a Python number might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  bnfp[1] = (int)(Tfixpos.item())\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/quant_noise.py:25: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if noise > 0:\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/quant_noise.py:26: TracerWarning: Converting a tensor to a NumPy array might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  eff = 1.25 * res_f.pow(2).mean().div(noise).log10().detach().cpu().numpy()\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: MidasNet_small_int.pt is generated.(./build/quantized/MidasNet_small_int.pt)\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/_internal/jit_utils.py:258: UserWarning: Constant folding - Only steps=1 can be constant folded for opset >= 10 onnx::Slice op. Constant folding not applied. (Triggered internally at ../torch/csrc/jit/passes/onnx/constant_fold.cpp:179.)\n",
      "  _C._jit_pass_onnx_node_shape_type_inference(node, params_dict, opset_version)\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/_internal/jit_utils.py:258: UserWarning: The shape inference of prim::Constant type is missing, so it may result in wrong shape inference for the exported graph. Please consider adding it in symbolic function. (Triggered internally at ../torch/csrc/jit/passes/onnx/shape_type_inference.cpp:1884.)\n",
      "  _C._jit_pass_onnx_node_shape_type_inference(node, params_dict, opset_version)\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/utils.py:687: UserWarning: Constant folding - Only steps=1 can be constant folded for opset >= 10 onnx::Slice op. Constant folding not applied. (Triggered internally at ../torch/csrc/jit/passes/onnx/constant_fold.cpp:179.)\n",
      "  _C._jit_pass_onnx_graph_shape_type_inference(\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/utils.py:687: UserWarning: The shape inference of prim::Constant type is missing, so it may result in wrong shape inference for the exported graph. Please consider adding it in symbolic function. (Triggered internally at ../torch/csrc/jit/passes/onnx/shape_type_inference.cpp:1884.)\n",
      "  _C._jit_pass_onnx_graph_shape_type_inference(\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/utils.py:1178: UserWarning: Constant folding - Only steps=1 can be constant folded for opset >= 10 onnx::Slice op. Constant folding not applied. (Triggered internally at ../torch/csrc/jit/passes/onnx/constant_fold.cpp:179.)\n",
      "  _C._jit_pass_onnx_graph_shape_type_inference(\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/utils.py:1178: UserWarning: The shape inference of prim::Constant type is missing, so it may result in wrong shape inference for the exported graph. Please consider adding it in symbolic function. (Triggered internally at ../torch/csrc/jit/passes/onnx/shape_type_inference.cpp:1884.)\n",
      "  _C._jit_pass_onnx_graph_shape_type_inference(\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: MidasNet_small_int.onnx is generated.(./build/quantized/MidasNet_small_int.onnx)\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "QUANT_MODE = 'calib'\n",
    "#target = \"0x101000016010407\" #4096\n",
    "target = \"0x101000016010406\" #3136\n",
    "\n",
    "quantizer = torch_quantizer(QUANT_MODE, model, (img), output_dir = QUANT_DIR, device=device, \n",
    "                            target=target)\n",
    "qmodel = quantizer.quant_model\n",
    "oo = qmodel(img)\n",
    "quantizer.export_quant_config()\n",
    "quantizer.export_xmodel(QUANT_DIR, deploy_check=True)\n",
    "quantizer.export_torch_script(output_dir=QUANT_DIR)\n",
    "quantizer.export_onnx_model(output_dir=QUANT_DIR)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: OS and CPU information:\n",
      "               system --- Linux\n",
      "                 node --- yasin\n",
      "              release --- 6.5.0-41-generic\n",
      "              version --- #41~22.04.2-Ubuntu SMP PREEMPT_DYNAMIC Mon Jun  3 11:32:55 UTC 2\n",
      "              machine --- x86_64\n",
      "            processor --- x86_64\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Tools version information:\n",
      "                  GCC --- GCC 7.5.0\n",
      "               python --- 3.8.6\n",
      "              pytorch --- 1.13.1+cu117\n",
      "        vai_q_pytorch --- 3.5.0+60df3f1+torch1.13.1+cu117\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: GPU information:\n",
      "          device name --- NVIDIA GeForce GTX 1060\n",
      "     device available --- True\n",
      "         device count --- 1\n",
      "       current device --- 0\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quant config file is empty, use default quant configuration\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quantization test process start up...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quant Module is in 'cuda'.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Parsing MidasNet_small...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Start to trace and freeze model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The input model nndct_st_MidasNet_small_ed is torch.nn.Module.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Finish tracing.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Processing ops...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "██████████████████████████████████████████████████| 273/273 [00:00<00:00, 278.98it/s, OpInfo: name = return_0, type = Return]                                                                                                                                               \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Doing weights equalization...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quantizable module is generated.(./build/quantized/MidasNet_small.py)\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[0]/ZeroPad2d[0]/ret.3) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.27) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.77) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.127) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.289) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[0]/Conv2d[1]/ret.5, op type:nndct_conv2d, output shape: [1, 96, 128, 32]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Hardtanh[2]/ret.9, op type:nndct_relu6, output shape: [1, 96, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_pw]/ret.171, op type:nndct_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/Hardtanh[act1]/ret.175, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pw]/ret.301, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/Hardtanh[act1]/ret.305, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv1]/ret.469, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit1]/ReLU[activation]/ret.471, op type:nndct_relu, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/Conv2d[conv_pw]/ret.235, op type:nndct_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/Hardtanh[act1]/ret.239, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_pw]/ret.381, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[1]/InvertedResidual[0]/Hardtanh[act1]/ret.385, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv1]/ret.421, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit1]/ReLU[activation]/ret.423, op type:nndct_relu, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:55.988399  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:55.988447  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:55.988462  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:55.988582  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_jEn2Pyw6T4QgSfxq, with op num: 9\n",
      "I20240711 10:26:55.988597  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:55.998363  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:55.998425  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.003937  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.003969  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.003983  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.004081  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_FSdclwMfyURmxGIC, with op num: 9\n",
      "I20240711 10:26:56.004096  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.017127  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.017189  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.024363  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.024395  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.024407  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.024504  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_zVxyWYSBA0C5qk7X, with op num: 9\n",
      "I20240711 10:26:56.024520  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.070595  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.070678  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.078084  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.078114  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.078127  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.078223  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_jKYLzSaiwUAR1uH6, with op num: 9\n",
      "I20240711 10:26:56.078238  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.088404  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.088495  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.095149  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.095188  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.095201  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.095336  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_1saJXgNyPbzRAQum, with op num: 9\n",
      "I20240711 10:26:56.095355  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.111377  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.111438  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.117973  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.118009  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.118022  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.118136  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_v10lDcrd3FHjqY2L, with op num: 9\n",
      "I20240711 10:26:56.118150  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.154683  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.154739  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pw]/ret.89, op type:nndct_conv2d, output shape: [1, 24, 32, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/Hardtanh[act1]/ret.93, op type:nndct_relu6, output shape: [1, 24, 32, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pw]/ret.139, op type:nndct_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/Hardtanh[act1]/ret.143, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/Conv2d[conv_pw]/ret.365, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/Hardtanh[act1]/ret.369, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv1]/ret.431, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit2]/ReLU[activation]/ret.433, op type:nndct_relu, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pw]/ret.283, op type:nndct_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Hardtanh[act1]/ret.287, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv1]/ret.479, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit2]/ReLU[activation]/ret.481, op type:nndct_relu, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_pw]/ret.333, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/Hardtanh[act1]/ret.337, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:56.166381  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.166415  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.166428  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.166523  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_R9nZf3aNzVgOjXSt, with op num: 9\n",
      "I20240711 10:26:56.166538  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.213256  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.213327  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.220431  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.220480  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.220500  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.220641  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_bueHsmXva9kwI04A, with op num: 9\n",
      "I20240711 10:26:56.220659  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.229964  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.230067  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.237473  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.237507  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.237519  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.237624  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_OlrG3gQNtMC8XmKs, with op num: 9\n",
      "I20240711 10:26:56.237639  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.251636  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.251708  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.260305  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.260340  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.260353  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.260448  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_gpe4rwSyKflxMuIo, with op num: 9\n",
      "I20240711 10:26:56.260463  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.300292  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.300369  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.310747  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.310782  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.310796  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.310904  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_T8gM1YZieP2F4yzw, with op num: 9\n",
      "I20240711 10:26:56.310918  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.363384  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.363438  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.370656  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.370687  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.370699  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.370788  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_CTfPIaczQuw3dMvq, with op num: 9\n",
      "I20240711 10:26:56.370801  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.387051  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.387112  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.394493  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.394536  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.394551  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.394650  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_BQyGagf5TP08xlpE, with op num: 9\n",
      "I20240711 10:26:56.394665  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.405483  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.405540  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/Conv2d[conv_pw]/ret.219, op type:nndct_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/Hardtanh[act1]/ret.223, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv1]/ret.445, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit1]/ReLU[activation]/ret.447, op type:nndct_relu, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/Conv2d[conv_pw]/ret.267, op type:nndct_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/Hardtanh[act1]/ret.271, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pw]/ret.121, op type:nndct_conv2d, output shape: [1, 24, 32, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Hardtanh[act1]/ret.125, op type:nndct_relu6, output shape: [1, 24, 32, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv1]/ret.407, op type:nndct_conv2d, output shape: [1, 6, 8, 512]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/ResidualConvUnit_custom[resConfUnit2]/ReLU[activation]/ret.409, op type:nndct_relu, output shape: [1, 6, 8, 512]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:56.413354  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.413390  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.413403  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.413499  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_Ys6wo0ztyCEPnvpl, with op num: 9\n",
      "I20240711 10:26:56.413513  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.445390  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.445448  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.454730  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.454767  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.454782  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.454877  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_OWiYd4umCTzkL1Hj, with op num: 9\n",
      "I20240711 10:26:56.454891  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.478191  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.478279  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.486574  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.486622  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.486641  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.486784  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_sJE1j9DuUKhdT7qn, with op num: 9\n",
      "I20240711 10:26:56.486809  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.513782  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.513873  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.522177  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.522218  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.522245  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.522363  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_yD8pxjXFcrKmSgwn, with op num: 9\n",
      "I20240711 10:26:56.522379  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.540612  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.540745  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.548405  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.548444  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.548468  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.548576  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_7RXkZ0hvjcymP4MG, with op num: 9\n",
      "I20240711 10:26:56.548590  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.561378  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.561487  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pw]/ret.71, op type:nndct_conv2d, output shape: [1, 48, 64, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Hardtanh[act1]/ret.75, op type:nndct_relu6, output shape: [1, 48, 64, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_pw]/ret.187, op type:nndct_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/Hardtanh[act1]/ret.191, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pw]/ret.105, op type:nndct_conv2d, output shape: [1, 24, 32, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/Hardtanh[act1]/ret.109, op type:nndct_relu6, output shape: [1, 24, 32, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/Conv2d[4]/ret.499, op type:nndct_conv2d, output shape: [1, 192, 256, 1]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/ReLU[5]/20669, op type:nndct_relu, output shape: [1, 192, 256, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/Conv2d[conv_pw]/ret.39, op type:nndct_conv2d, output shape: [1, 48, 64, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/Hardtanh[act1]/ret.43, op type:nndct_relu6, output shape: [1, 48, 64, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/Conv2d[conv_pw]/ret.251, op type:nndct_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/Hardtanh[act1]/ret.255, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv1]/ret.455, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit2]/ReLU[activation]/ret.457, op type:nndct_relu, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/Conv2d[2]/ret.495, op type:nndct_conv2d, output shape: [1, 192, 256, 32]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/ReLU[3]/ret.497, op type:nndct_relu, output shape: [1, 192, 256, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_pw]/ret.349, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/Hardtanh[act1]/ret.353, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:56.609314  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.609367  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.609400  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.609553  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_23H6gGAhnKmj1Pfw, with op num: 9\n",
      "I20240711 10:26:56.609586  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.763628  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.763686  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.770169  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.770203  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.770228  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.770341  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_UR9Fwedit52lZDKj, with op num: 9\n",
      "I20240711 10:26:56.770354  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.778220  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.778281  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.785465  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.785511  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.785532  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.785673  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_pgxNb2omFn3zAl1S, with op num: 9\n",
      "I20240711 10:26:56.785699  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.803362  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.803474  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.810950  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.810981  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.810994  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.811096  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_NA4r8La5fQPtJ2ck, with op num: 9\n",
      "I20240711 10:26:56.811112  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.823166  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.823230  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.831640  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.831689  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.831703  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.831805  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_0FyB2YWAvg4Hsf6X, with op num: 9\n",
      "I20240711 10:26:56.831820  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.845225  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.845328  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.853581  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.853641  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.853663  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.853855  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_tNI01BkWjJgUGvVC, with op num: 9\n",
      "I20240711 10:26:56.853885  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.864055  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.864133  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.872875  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.872920  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.872939  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.873071  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_2lIEbVL4NqsrMihf, with op num: 9\n",
      "I20240711 10:26:56.873093  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.899194  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.899281  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.907271  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.907320  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.907333  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.907516  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_TCGcAa4Bu7gj9yk2, with op num: 9\n",
      "I20240711 10:26:56.907539  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.931923  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.931982  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:56.939114  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.939148  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.939160  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.939260  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_ApU0ilNf5VFxL6Y4, with op num: 9\n",
      "I20240711 10:26:56.939275  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.951278  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.951340  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/Conv2d[conv_pw]/ret.55, op type:nndct_conv2d, output shape: [1, 48, 64, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/Hardtanh[act1]/ret.59, op type:nndct_relu6, output shape: [1, 48, 64, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pw]/ret.155, op type:nndct_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/Hardtanh[act1]/ret.159, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Conv2d[conv_pw]/ret.21, op type:nndct_conv2d, output shape: [1, 96, 128, 144]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Hardtanh[act1]/ret.25, op type:nndct_relu6, output shape: [1, 96, 128, 144]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_pw]/ret.203, op type:nndct_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[0]/Hardtanh[act1]/ret.207, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pw]/ret.317, op type:nndct_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/Hardtanh[act1]/ret.321, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_dw]/ret.95, op type:nndct_depthwise_conv2d, output shape: [1, 24, 32, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/Hardtanh[act2]/ret.99, op type:nndct_relu6, output shape: [1, 24, 32, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_dw]/ret.145, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/Hardtanh[act2]/ret.149, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:56.960922  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:56.960954  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:56.960966  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:56.961073  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_m0DteZxBHXV1h794, with op num: 9\n",
      "I20240711 10:26:56.961087  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:56.996548  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:56.996618  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.004781  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.004832  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.004854  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.004983  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_aqjZXiWBwKSymoEF, with op num: 9\n",
      "I20240711 10:26:57.005008  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.019587  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.019682  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.027580  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.027613  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.027626  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.027725  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_AF8vW57SMmbxP9iT, with op num: 9\n",
      "I20240711 10:26:57.027740  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.043097  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.043156  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.051012  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.051043  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.051071  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.051167  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_1Ay6jb3ZdlxQiRPs, with op num: 9\n",
      "I20240711 10:26:57.051180  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.061539  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.061601  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.070569  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.070621  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.070644  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.070782  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_CZLlq52z4Tnjv0Vg, with op num: 9\n",
      "I20240711 10:26:57.070811  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.096292  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.096396  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.107831  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.107873  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.107893  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.108031  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu6_UmLRKDqsr2lSPAj1, with op num: 9\n",
      "I20240711 10:26:57.108057  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.153601  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.153663  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.168084  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.168118  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.168131  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.168231  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_Ar5BVvMyNqnDtW9U, with op num: 9\n",
      "I20240711 10:26:57.168246  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.183923  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.184016  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.192427  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/Conv2d[conv_dw]/ret.45, op type:nndct_depthwise_conv2d, output shape: [1, 48, 64, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/Hardtanh[act2]/ret.49, op type:nndct_relu6, output shape: [1, 48, 64, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/Conv2d[1]/ret.129, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Hardtanh[act2]/ret.133, op type:nndct_relu6, output shape: [1, 12, 16, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/Conv2d[conv_dw]/ret.273, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/Hardtanh[act2]/ret.277, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_dw]/ret.209, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[0]/Hardtanh[act2]/ret.213, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/Conv2d[1]/ret.79, op type:nndct_depthwise_conv2d, output shape: [1, 24, 32, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Hardtanh[act2]/ret.83, op type:nndct_relu6, output shape: [1, 24, 32, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/Conv2d[conv_dw]/ret.225, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/Hardtanh[act2]/ret.229, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_dw]/ret.355, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/Hardtanh[act2]/ret.359, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Sequential[conv_dw]/Conv2d[1]/ret.29, op type:nndct_depthwise_conv2d, output shape: [1, 48, 64, 144]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Hardtanh[act2]/ret.33, op type:nndct_relu6, output shape: [1, 48, 64, 144]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/Conv2d[1]/ret.291, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Hardtanh[act2]/ret.295, op type:nndct_relu6, output shape: [1, 6, 8, 816]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:57.192481  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.192502  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.192639  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_a2EBiDbLwhg1c5vr, with op num: 9\n",
      "I20240711 10:26:57.192664  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.207228  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.207322  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.215000  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.215042  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.215057  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.215238  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_mDg3zy0X1YnCEGHv, with op num: 9\n",
      "I20240711 10:26:57.215267  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.225222  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.225322  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.235982  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.236038  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.236064  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.236204  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_ybu3xZ0PnUVhztwM, with op num: 9\n",
      "I20240711 10:26:57.236222  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.251559  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.251644  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.260915  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.260968  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.260990  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.261179  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_A7HcvuBzxP1VMSWg, with op num: 9\n",
      "I20240711 10:26:57.261211  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.278967  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.279057  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.289007  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.289062  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.289088  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.289242  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_dcTlH1z03e8vq4rZ, with op num: 9\n",
      "I20240711 10:26:57.289258  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.308094  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.308188  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.315589  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.315625  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.315639  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.315739  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_Gp5sAkCZdzn2F3Ul, with op num: 9\n",
      "I20240711 10:26:57.315754  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.327440  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.327502  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.336000  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.336031  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.336043  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.336140  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_AhgZy0aiSsHd8JMo, with op num: 9\n",
      "I20240711 10:26:57.336154  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.355881  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.355944  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.363390  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.363430  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.363453  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.363584  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_qxsljbfEycX3JASw, with op num: 9\n",
      "I20240711 10:26:57.363610  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.377674  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.377756  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.386391  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.386490  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.386514  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.386739  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_Kzd6libNxBysheDr, with op num: 9\n",
      "I20240711 10:26:57.386767  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.402015  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.402112  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_dw]/ret.323, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/Hardtanh[act2]/ret.327, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_dw]/ret.161, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/Hardtanh[act2]/ret.165, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_dw]/ret.177, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/Hardtanh[act2]/ret.181, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_dw]/ret.339, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/Hardtanh[act2]/ret.343, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_dw]/ret.307, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/Hardtanh[act2]/ret.311, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[3]/DepthwiseSeparableConv[0]/Conv2d[conv_dw]/ret.11, op type:nndct_depthwise_conv2d, output shape: [1, 96, 128, 32]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[3]/DepthwiseSeparableConv[0]/Hardtanh[act1]/ret.15, op type:nndct_relu6, output shape: [1, 96, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/Conv2d[conv_dw]/ret.257, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/Hardtanh[act2]/ret.261, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_dw]/ret.387, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[1]/InvertedResidual[0]/Hardtanh[act2]/ret.391, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/Conv2d[conv_dw]/ret.371, op type:nndct_depthwise_conv2d, output shape: [1, 6, 8, 1392]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/Hardtanh[act2]/ret.375, op type:nndct_relu6, output shape: [1, 6, 8, 1392]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:57.409286  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.409327  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.409350  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.409474  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_CGlety2B5NijczxM, with op num: 9\n",
      "I20240711 10:26:57.409498  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.420137  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.420197  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.427922  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.427958  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.427970  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.428107  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_o1Wkd5CnZ0vEO7bh, with op num: 9\n",
      "I20240711 10:26:57.428131  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.447952  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.448050  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.458552  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.458582  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.458595  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.458683  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_6Bg2AFMeXwWkNvPj, with op num: 9\n",
      "I20240711 10:26:57.458698  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.473368  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.473461  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.480687  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.480719  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.480731  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.480826  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_FUwOJ8vEfy9WxD5g, with op num: 9\n",
      "I20240711 10:26:57.480841  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.494627  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.494719  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.503844  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.503891  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.503912  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.504045  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_HN5BRaP83ZxnfbMG, with op num: 9\n",
      "I20240711 10:26:57.504070  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.523859  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.523964  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.533252  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.533298  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.533320  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.533452  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_LPpVmEYiSrb40eHo, with op num: 9\n",
      "I20240711 10:26:57.533480  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.545455  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.545552  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.553496  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.553530  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.553551  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.553680  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_ADqa0j7gknmfhW9r, with op num: 9\n",
      "I20240711 10:26:57.553697  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.563321  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.563387  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.571897  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.571929  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.571942  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.572079  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_87muOPjqJnhGQegk, with op num: 9\n",
      "I20240711 10:26:57.572108  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.586660  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.586727  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.595870  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.595902  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.595928  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.596032  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_R6UYphCGBsVjZxO3, with op num: 9\n",
      "I20240711 10:26:57.596047  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.610574  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.610666  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.617133  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.617179  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.617206  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.617343  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_QY2peyj5NHKhsCat, with op num: 9\n",
      "I20240711 10:26:57.617360  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.628883  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.628943  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_dw]/ret.111, op type:nndct_depthwise_conv2d, output shape: [1, 24, 32, 288]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/Hardtanh[act2]/ret.115, op type:nndct_relu6, output shape: [1, 24, 32, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/Conv2d[conv_dw]/ret.61, op type:nndct_depthwise_conv2d, output shape: [1, 48, 64, 192]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/Hardtanh[act2]/ret.65, op type:nndct_relu6, output shape: [1, 48, 64, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/Conv2d[conv_dw]/ret.241, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 816]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/Hardtanh[act2]/ret.245, op type:nndct_relu6, output shape: [1, 12, 16, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_19:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_dw]/ret.193, op type:nndct_depthwise_conv2d, output shape: [1, 12, 16, 576]\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/Hardtanh[act2]/ret.197, op type:nndct_relu6, output shape: [1, 12, 16, 576]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[0]/ZeroPad2d[0]/ret.3, op type:nndct_pad_nd, output shape: [1, 193, 257, 3]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.289, op type:nndct_pad_nd, output shape: [1, 15, 19, 816]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.27, op type:nndct_pad_nd, output shape: [1, 97, 129, 144]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.77, op type:nndct_pad_nd, output shape: [1, 51, 67, 192]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.127, op type:nndct_pad_nd, output shape: [1, 25, 33, 288]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:MidasNet_small::MidasNet_small/ret, op type:nndct_reshape, output shape: [1, 192, 256]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:57.635736  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.635766  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.635778  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.635881  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_vVxfgAMcWXsFwmL8, with op num: 9\n",
      "I20240711 10:26:57.635897  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.645228  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.645314  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.654251  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.654284  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.654306  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.654399  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_3PdthaxRzk4eOnrj, with op num: 9\n",
      "I20240711 10:26:57.654412  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.671651  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.671753  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.683380  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.683430  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.683459  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.683610  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_Kq0GbSxIOk3odNau, with op num: 9\n",
      "I20240711 10:26:57.683634  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.703153  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.703243  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.713536  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.713585  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.713606  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.713737  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_nndct_relu6_nUGzLuK4RwNcvseO, with op num: 9\n",
      "I20240711 10:26:57.713763  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.731212  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.731304  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.753307  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.753345  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.753357  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.753474  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_p0z13IFA74lQs2eH, with op num: 4\n",
      "I20240711 10:26:57.753507  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240711 10:26:57.762297  2223 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Sequential_pretrained__Sequential_layer1__Sequential_0__ZeroPad2d_0__ret_3, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240711 10:26:57.762523  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240711 10:26:57.762595  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.769013  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.769057  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.769078  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.769214  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_eplnTChzO7Dc9Fyg, with op num: 4\n",
      "I20240711 10:26:57.769237  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240711 10:26:57.775610  2223 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Sequential_pretrained__Sequential_layer4__Sequential_0__InvertedResidual_0__Sequential_conv_dw__ZeroPad2d_0__ret_289, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240711 10:26:57.775791  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240711 10:26:57.775856  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.782598  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.782644  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.782663  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.782810  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_sEGJz8UCOX6KZP3u, with op num: 4\n",
      "I20240711 10:26:57.782836  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240711 10:26:57.789258  2223 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Sequential_pretrained__Sequential_layer1__Sequential_4__InvertedResidual_0__Sequential_conv_dw__ZeroPad2d_0__ret_27, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240711 10:26:57.789422  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240711 10:26:57.789481  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.796427  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.796471  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.796490  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.796629  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_5MQibSwWAy8Ce4Z6, with op num: 4\n",
      "I20240711 10:26:57.796653  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240711 10:26:57.803228  2223 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Sequential_pretrained__Sequential_layer2__Sequential_0__InvertedResidual_0__Sequential_conv_dw__ZeroPad2d_0__ret_77, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240711 10:26:57.803448  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240711 10:26:57.803517  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.810009  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.810099  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.810125  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.810321  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_vm07GuZl2sqBgKTb, with op num: 4\n",
      "I20240711 10:26:57.810346  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240711 10:26:57.817147  2223 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Sequential_pretrained__Sequential_layer3__Sequential_0__InvertedResidual_0__Sequential_conv_dw__ZeroPad2d_0__ret_127, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240711 10:26:57.817318  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240711 10:26:57.817378  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.834698  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.834730  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.834743  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.834838  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_rCDHz75T2M9JBnyF, with op num: 8\n",
      "I20240711 10:26:57.834852  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.840485  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.840579  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for resize_fix_7:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ret.463, op type:nndct_resize, output shape: [1, 48, 64, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for resize_fix_7:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ret.439, op type:nndct_resize, output shape: [1, 24, 32, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for resize_fix_7:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ret.487, op type:nndct_resize, output shape: [1, 96, 128, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for resize_fix_7:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/ret.415, op type:nndct_resize, output shape: [1, 12, 16, 512]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for resize_fix_7:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/Interpolate[1]/ret.493, op type:nndct_resize, output shape: [1, 192, 256, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/Conv2d[conv_pwl]/ret.51, op type:nndct_conv2d, output shape: [1, 48, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.135, op type:nndct_conv2d, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Conv2d[scratch]/Conv2d[layer2_rn]/ret.399, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv2]/ret.425, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/Conv2d[out_conv]/ret.489, op type:nndct_conv2d, output shape: [1, 96, 128, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:57.876773  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.876807  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.876834  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.876932  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_resize_Fq9ob6ip4umhlR7S, with op num: 4\n",
      "I20240711 10:26:57.876945  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.889689  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.889775  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.896396  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.896431  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.896445  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.896553  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_resize_FiA8legxzTb4HKMP, with op num: 4\n",
      "I20240711 10:26:57.896569  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.906553  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.906669  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.913270  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.913311  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.913334  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.913496  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_resize_vxtQOWVLTGIH5SAh, with op num: 4\n",
      "I20240711 10:26:57.913522  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.923082  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.923149  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.929944  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.929988  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.930009  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.930151  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_resize_rKdRE5JL93cVCv4B, with op num: 4\n",
      "I20240711 10:26:57.930176  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.948236  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.948408  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:57.955142  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:57.955183  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:57.955202  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:57.955343  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_resize_rOH7kcS58B02KbRv, with op num: 4\n",
      "I20240711 10:26:57.955364  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:57.971540  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:57.971633  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.015300  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.015332  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.015345  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.015444  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_8rtG3pAKcPxsbegu, with op num: 8\n",
      "I20240711 10:26:58.015457  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.025189  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.025249  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.030820  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.030853  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.030865  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.030972  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_N4J8QqkD9TaodVP6, with op num: 8\n",
      "I20240711 10:26:58.030987  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.040165  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.040225  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.046578  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.046609  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.046622  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.046720  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_UuGpsxjNkmJbMdwA, with op num: 6\n",
      "I20240711 10:26:58.046734  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.059484  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.059557  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.073151  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.073197  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.073220  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.073348  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nlqiVkme7T2Cv61A, with op num: 8\n",
      "I20240711 10:26:58.073374  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.128933  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.128994  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.35, op type:nndct_conv2d, output shape: [1, 48, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_pwl]/ret.345, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pwl]/ret.151, op type:nndct_conv2d, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pwl]/ret.329, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Conv2d[scratch]/Conv2d[layer3_rn]/ret.401, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Conv2d[scratch]/Conv2d[layer4_rn]/ret.403, op type:nndct_conv2d, output shape: [1, 6, 8, 512]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:58.135114  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.135149  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.135161  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.135267  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ATsv7Q9N4L0ZCuGn, with op num: 8\n",
      "I20240711 10:26:58.135282  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.147327  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.147389  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.156025  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.156073  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.156107  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.156272  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_J7pMi1DnBy3jvNTS, with op num: 8\n",
      "I20240711 10:26:58.156301  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.168486  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.168570  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.176786  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.176834  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.176854  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.176997  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_lT1izC5d2frtWUQv, with op num: 8\n",
      "I20240711 10:26:58.177031  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.214257  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.214367  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.222771  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.222813  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.222838  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.222965  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_58Cqy6Zofn3e7vl1, with op num: 8\n",
      "I20240711 10:26:58.222990  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.240945  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.241043  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.250788  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.250823  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.250850  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.250953  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_wAS1ylO0h2vWz9Ec, with op num: 8\n",
      "I20240711 10:26:58.250967  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.284132  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.284204  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.291747  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.291800  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.291831  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.291977  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_yTWHJdEDMgFO98zu, with op num: 6\n",
      "I20240711 10:26:58.292004  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.336732  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.336820  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.297, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_pwl]/ret.361, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.85, op type:nndct_conv2d, output shape: [1, 24, 32, 48]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.393, op type:nndct_conv2d, output shape: [1, 6, 8, 384]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/Conv2d[conv_pwl]/ret.263, op type:nndct_conv2d, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv2]/ret.483, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv2]/ret.473, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv2]/ret.459, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:58.364746  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.364781  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.364794  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.364893  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_MXu3UdkNsIQjElJD, with op num: 6\n",
      "I20240711 10:26:58.364908  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.472889  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.472947  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.479589  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.479622  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.479635  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.479736  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_sPYcTXULQ24Mmrd1, with op num: 8\n",
      "I20240711 10:26:58.479751  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.499143  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.499207  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.507853  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.507889  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.507901  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.508004  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_D1kFhEnvjpK9gcx5, with op num: 8\n",
      "I20240711 10:26:58.508018  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.536931  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.537017  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.545274  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.545322  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.545342  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.545470  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_BIMqy1iZERNp8H5j, with op num: 8\n",
      "I20240711 10:26:58.545495  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.555298  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.555351  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.564718  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.564783  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.564811  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.564941  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_WoF9fac7gpXsliPE, with op num: 8\n",
      "I20240711 10:26:58.564958  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.611115  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.611173  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.617120  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.617156  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.617190  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.617298  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_8kDcLq2YXUCK31AP, with op num: 8\n",
      "I20240711 10:26:58.617312  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.635353  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.635412  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.642938  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.642989  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.643010  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.643150  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_vHA1aPDeUCcdfZXQ, with op num: 8\n",
      "I20240711 10:26:58.643174  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.654259  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.654315  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.661288  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.661331  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.661355  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.661480  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_YQT5BPADydte7R3k, with op num: 8\n",
      "I20240711 10:26:58.661505  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.673228  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.673287  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/Conv2d[conv_pwl]/ret.231, op type:nndct_conv2d, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/Conv2d[conv_pwl]/ret.183, op type:nndct_conv2d, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv2]/ret.411, op type:nndct_conv2d, output shape: [1, 6, 8, 512]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:58.682981  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.683069  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.683099  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.683277  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_UWyZYleRfHI1Kh2k, with op num: 8\n",
      "I20240711 10:26:58.683307  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.706871  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.706980  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.715487  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.715524  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.715538  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.715641  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_YKC2ZUc5LIdv7yrz, with op num: 8\n",
      "I20240711 10:26:58.715654  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.733795  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.733901  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.741667  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.741708  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.741731  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.741856  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_VJm7nHXEql1cbhpu, with op num: 8\n",
      "I20240711 10:26:58.741881  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.759826  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.759896  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.792155  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Conv2d[scratch]/Conv2d[layer1_rn]/ret.397, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[3]/DepthwiseSeparableConv[0]/Conv2d[conv_pw]/ret.17, op type:nndct_conv2d, output shape: [1, 96, 128, 24]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/Conv2d[conv_pwl]/ret.199, op type:nndct_conv2d, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[scratch]/Sequential[output_conv]/Conv2d[0]/ret.491, op type:nndct_conv2d, output shape: [1, 96, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[0]/Conv2d[conv_pwl]/ret.215, op type:nndct_conv2d, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/Conv2d[conv_pwl]/ret.67, op type:nndct_conv2d, output shape: [1, 48, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pwl]/ret.167, op type:nndct_conv2d, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit2]/Conv2d[conv2]/ret.435, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/Conv2d[conv_pwl]/ret.279, op type:nndct_conv2d, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:58.792186  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.792198  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.792289  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Doe6CsAwX3PNEfOg, with op num: 8\n",
      "I20240711 10:26:58.792302  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.951510  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.951565  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.957283  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.957316  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.957329  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.957441  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_mpn70Fd4XQeCjwDN, with op num: 6\n",
      "I20240711 10:26:58.957456  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.969797  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.969859  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.975591  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.975629  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.975642  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.975756  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nztl5La8DWFv3J6y, with op num: 8\n",
      "I20240711 10:26:58.975773  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:58.987315  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:58.987370  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:58.993640  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:58.993674  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:58.993686  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:58.993783  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_v6uxtIeQgr0VKhni, with op num: 8\n",
      "I20240711 10:26:58.993798  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.011127  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.011209  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.018366  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.018400  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.018414  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.018527  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Kxl0bZWJnqSP9NvC, with op num: 8\n",
      "I20240711 10:26:59.018543  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.034991  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.035046  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.042923  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.042956  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.042968  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.043087  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_OlKje1tzQ9MRA6U3, with op num: 8\n",
      "I20240711 10:26:59.043104  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.065850  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.065934  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.071799  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.071841  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.071859  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.071987  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_yVhpnReN8d6UuvM1, with op num: 8\n",
      "I20240711 10:26:59.072005  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.083874  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.083933  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.091403  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.091435  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.091449  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.091548  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_lYy6genRhZTNGvmX, with op num: 8\n",
      "I20240711 10:26:59.091562  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.105387  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.105445  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.116281  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.116313  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.116326  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.116425  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_pO40Hldof9bJV2jw, with op num: 8\n",
      "I20240711 10:26:59.116439  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.171150  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.171236  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/Conv2d[conv_pwl]/ret.117, op type:nndct_conv2d, output shape: [1, 24, 32, 48]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/Conv2d[conv_pwl]/ret.247, op type:nndct_conv2d, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/Conv2d[conv_pwl]/ret.377, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pwl]/ret.313, op type:nndct_conv2d, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit1]/Conv2d[conv2]/ret.449, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:59.177258  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.177299  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.177332  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.177448  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nAfRVa8SPpWjBxN0, with op num: 8\n",
      "I20240711 10:26:59.177464  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.196959  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.197023  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.206485  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.206518  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.206544  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.206642  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_HDndNwzLGpSf2o0X, with op num: 8\n",
      "I20240711 10:26:59.206657  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.223009  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.223083  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.230100  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.230147  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.230162  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.230263  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_TiI7sCEr8DPJW3Y4, with op num: 8\n",
      "I20240711 10:26:59.230278  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.258581  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.258661  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.269104  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.269160  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.269183  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.269294  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_NvFVyp7XhTtJDLrz, with op num: 8\n",
      "I20240711 10:26:59.269308  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.327849  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.327909  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.335546  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.335577  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.335589  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.335686  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Kk69fX1Lp7BWwlNA, with op num: 8\n",
      "I20240711 10:26:59.335701  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.378830  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.378888  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.387022  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.387073  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.387106  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.387252  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_vUIyZ7P80rHBaujS, with op num: 8\n",
      "I20240711 10:26:59.387269  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.410229  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.410292  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/Conv2d[out_conv]/ret.465, op type:nndct_conv2d, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/Conv2d[out_conv]/ret.441, op type:nndct_conv2d, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/Conv2d[conv_pwl]/ret.101, op type:nndct_conv2d, output shape: [1, 24, 32, 48]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/Conv2d[out_conv]/ret.417, op type:nndct_conv2d, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[1]/19614, op type:nndct_elemwise_add, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[1]/18123, op type:nndct_elemwise_add, output shape: [1, 48, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit1]/ret.427, op type:nndct_elemwise_add, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[4]/18965, op type:nndct_elemwise_add, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[4]/19423, op type:nndct_elemwise_add, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[2]/19706, op type:nndct_elemwise_add, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:59.417979  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.418013  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.418038  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.418175  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_GKJ8PfmNIe7tXryv, with op num: 8\n",
      "I20240711 10:26:59.418195  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.430842  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.430902  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.437713  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.437747  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.437758  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.437849  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ZqWfFNby9jC6OB0X, with op num: 8\n",
      "I20240711 10:26:59.437863  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.458021  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.458132  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.466524  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.466559  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.466572  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.466675  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_LUd0tHOgICpsaxZB, with op num: 8\n",
      "I20240711 10:26:59.466689  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.482553  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.482615  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.490931  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.490968  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.490983  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.491134  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_DwTSdnpLEGWR5Vlc, with op num: 8\n",
      "I20240711 10:26:59.491156  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.520802  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240711 10:26:59.520864  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.544925  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.544965  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.544983  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.545112  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_6gFCtx9KVJMqTwNX, with op num: 6\n",
      "I20240711 10:26:59.545131  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.555236  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.555298  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.561151  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.561190  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.561204  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.561317  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_673GDALX1wxVNSWM, with op num: 6\n",
      "I20240711 10:26:59.561332  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.570250  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.570312  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.575930  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.575963  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.575976  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.576076  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_Apf3xXMGiZomelgW, with op num: 6\n",
      "I20240711 10:26:59.576090  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.587530  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.587630  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.595283  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.595322  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.595350  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.595507  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_CdR8rIJYjupDy5si, with op num: 6\n",
      "I20240711 10:26:59.595535  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.610357  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.610461  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.618371  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.618403  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.618430  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.618525  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_y10sLm9RAgcQ6xMe, with op num: 6\n",
      "I20240711 10:26:59.618539  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.631006  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.631099  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[1]/19147, op type:nndct_elemwise_add, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[1]/18689, op type:nndct_elemwise_add, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit2]/ret.461, op type:nndct_elemwise_add, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[2]/18215, op type:nndct_elemwise_add, output shape: [1, 48, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[2]/18781, op type:nndct_elemwise_add, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[4]/19890, op type:nndct_elemwise_add, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/ResidualConvUnit_custom[resConfUnit2]/ret.437, op type:nndct_elemwise_add, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/ResidualConvUnit_custom[resConfUnit1]/ret.451, op type:nndct_elemwise_add, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[2]/18498, op type:nndct_elemwise_add, output shape: [1, 24, 32, 48]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet3]/20279, op type:nndct_elemwise_add, output shape: [1, 12, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[3]/18873, op type:nndct_elemwise_add, output shape: [1, 12, 16, 96]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit1]/ret.475, op type:nndct_elemwise_add, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:59.637008  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.637039  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.637051  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.637145  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_oZS8lfTmi1IEDa6u, with op num: 6\n",
      "I20240711 10:26:59.637159  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.646580  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.646641  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.651708  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.651742  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.651768  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.651894  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_qecGovpyMFWBZgKA, with op num: 6\n",
      "I20240711 10:26:59.651922  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.659777  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.659842  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.664860  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.664894  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.664921  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.665025  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_F62deZIPlc4JnguS, with op num: 6\n",
      "I20240711 10:26:59.665040  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.672411  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.672477  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.678144  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.678175  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.678189  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.678287  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_CtlBA34eofKMO9kz, with op num: 6\n",
      "I20240711 10:26:59.678300  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.689018  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.689110  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.696094  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.696139  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.696163  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.696266  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_eFfzcvHkIulhQ1sG, with op num: 6\n",
      "I20240711 10:26:59.696281  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.710131  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.710192  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.718595  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.718641  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.718665  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.718840  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_f65YimwjtzguGMqb, with op num: 6\n",
      "I20240711 10:26:59.718871  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.729698  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.729759  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.736951  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.736991  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.737011  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.737139  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_6CpDRcFZX1TvN8VL, with op num: 6\n",
      "I20240711 10:26:59.737161  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.749311  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.749404  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.756076  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.756114  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.756127  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.756234  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_gxsLFPiUmzld6caf, with op num: 6\n",
      "I20240711 10:26:59.756249  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.766041  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.766120  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.772867  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.772914  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.772938  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.773113  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_yscbZRfCmWBSv5IJ, with op num: 6\n",
      "I20240711 10:26:59.773144  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.786607  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.786700  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.793581  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.793618  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.793648  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.793788  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_uVTxoL1CDkpbl8w0, with op num: 6\n",
      "I20240711 10:26:59.793813  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.805634  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.805728  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.812532  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.812570  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.812583  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.812698  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_KMFOCitpc3Qx4l8A, with op num: 6\n",
      "I20240711 10:26:59.812713  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.825763  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.825855  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.832836  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.832871  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.832885  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.832988  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_TZlF0yVOrqxsY4Ph, with op num: 6\n",
      "I20240711 10:26:59.833002  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.842609  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.842679  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[3]/19798, op type:nndct_elemwise_add, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[2]/19239, op type:nndct_elemwise_add, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/ResidualConvUnit_custom[resConfUnit2]/ret.485, op type:nndct_elemwise_add, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[1]/18406, op type:nndct_elemwise_add, output shape: [1, 24, 32, 48]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[5]/19982, op type:nndct_elemwise_add, output shape: [1, 6, 8, 232]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet2]/20402, op type:nndct_elemwise_add, output shape: [1, 24, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[1]/InvertedResidual[3]/19331, op type:nndct_elemwise_add, output shape: [1, 12, 16, 136]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet4]/ResidualConvUnit_custom[resConfUnit2]/ret.413, op type:nndct_elemwise_add, output shape: [1, 6, 8, 512]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:MidasNet_small::MidasNet_small/FeatureFusionBlock_custom[scratch]/FeatureFusionBlock_custom[refinenet1]/20525, op type:nndct_elemwise_add, output shape: [1, 48, 64, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240711 10:26:59.851703  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.851739  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.851752  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.851862  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_rMRLwxDOyHz1bZ9U, with op num: 6\n",
      "I20240711 10:26:59.851879  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.863524  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.863618  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.872742  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.872809  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.872834  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.873006  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_1yBt2iH0uPzhnG68, with op num: 6\n",
      "I20240711 10:26:59.873034  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.883958  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.884032  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.890980  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.891016  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.891033  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.891161  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_GuyUZqtin0NPe12H, with op num: 6\n",
      "I20240711 10:26:59.891188  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.905112  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.905203  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.913844  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.913890  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.913909  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.914083  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_Pd3pAsqwvKT8Ijny, with op num: 6\n",
      "I20240711 10:26:59.914109  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.927340  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.927455  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.933593  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.933643  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.933663  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.933799  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_Q0FcD1YxAXKwbL2f, with op num: 6\n",
      "I20240711 10:26:59.933828  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.946738  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.946835  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.954634  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.954681  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.954702  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.954869  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_49tdhsgPwluFA3LD, with op num: 6\n",
      "I20240711 10:26:59.954896  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.966825  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.966904  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.974399  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.974439  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.974459  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.974591  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_xqSL3BHi69eno0bk, with op num: 6\n",
      "I20240711 10:26:59.974617  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:26:59.986460  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:26:59.986522  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:26:59.994751  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:26:59.994798  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:26:59.994822  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:26:59.995003  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_aYpgA9ywhnNkqcR2, with op num: 6\n",
      "I20240711 10:26:59.995033  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:27:00.008033  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:27:00.008097  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:27:00.017012  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:27:00.017066  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:27:00.017091  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:27:00.017199  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_ik3uDqnGJ4adzTFH, with op num: 6\n",
      "I20240711 10:27:00.017213  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:27:00.029727  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:27:00.029819  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240711 10:27:00.037319  2223 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240711 10:27:00.037356  2223 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240711 10:27:00.037370  2223 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "I20240711 10:27:00.037482  2223 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_5ZIvbgpVoGifxtOQ, with op num: 6\n",
      "I20240711 10:27:00.037496  2223 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240711 10:27:00.047917  2223 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240711 10:27:00.048017  2223 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Get module with quantization.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Converting to xmodel ...\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[0]/ZeroPad2d[0]/ret.3) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer1]/Sequential[4]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.27) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer2]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.77) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer3]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.127) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(MidasNet_small::MidasNet_small/Sequential[pretrained]/Sequential[layer4]/Sequential[0]/InvertedResidual[0]/Sequential[conv_dw]/ZeroPad2d[0]/ret.289) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Successfully convert 'MidasNet_small' to xmodel.(./build/quantized/MidasNet_small_int.xmodel)\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: MidasNet_small_int.pt is generated.(./build/quantized/MidasNet_small_int.pt)\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: MidasNet_small_int.onnx is generated.(./build/quantized/MidasNet_small_int.onnx)\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "QUANT_MODE = 'test'\n",
    "#target = \"DPUCZDX8G_ISA1_B4096\" #\"0x101000016010407\"\n",
    "target = \"DPUCZDX8G_ISA1_B3136\" #\"0x101000016010406\"\n",
    "quantizer = torch_quantizer(QUANT_MODE, model, (img,), output_dir = QUANT_DIR, device=device,target=target)\n",
    "qmodel = quantizer.quant_model\n",
    "oo = qmodel(img)\n",
    "#quantizer.export_quant_config()\n",
    "quantizer.export_xmodel(QUANT_DIR, deploy_check=False)\n",
    "quantizer.export_torch_script(output_dir=QUANT_DIR)\n",
    "quantizer.export_onnx_model(output_dir=QUANT_DIR)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136_0101000016010406\n",
      "[UNILOG][INFO] Graph name: MidasNet_small, with op num: 725\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Conv2d_scratch__Conv2d_layer1_rn__ret_397_recomputation_0, type = conv2d} is inserted to do the recomputation for xir::Op{name = MidasNet_small__MidasNet_small_Conv2d_scratch__Conv2d_layer1_rn__ret_397, type = conv2d}.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Conv2d_scratch__Conv2d_layer2_rn__ret_399_recomputation_0, type = conv2d} is inserted to do the recomputation for xir::Op{name = MidasNet_small__MidasNet_small_Conv2d_scratch__Conv2d_layer2_rn__ret_399, type = conv2d}.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Conv2d_scratch__Conv2d_layer3_rn__ret_401_recomputation_0, type = conv2d} is inserted to do the recomputation for xir::Op{name = MidasNet_small__MidasNet_small_Conv2d_scratch__Conv2d_layer3_rn__ret_401, type = conv2d}.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_Conv2d_scratch__Conv2d_layer4_rn__ret_403_recomputation_0, type = conv2d} is inserted to do the recomputation for xir::Op{name = MidasNet_small__MidasNet_small_Conv2d_scratch__Conv2d_layer4_rn__ret_403, type = conv2d}.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_FeatureFusionBlock_custom_scratch__FeatureFusionBlock_custom_refinenet3__20279_recomputation_0, type = add} is inserted to do the recomputation for xir::Op{name = MidasNet_small__MidasNet_small_FeatureFusionBlock_custom_scratch__FeatureFusionBlock_custom_refinenet3__20279, type = add}.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_FeatureFusionBlock_custom_scratch__FeatureFusionBlock_custom_refinenet2__20402_recomputation_0, type = add} is inserted to do the recomputation for xir::Op{name = MidasNet_small__MidasNet_small_FeatureFusionBlock_custom_scratch__FeatureFusionBlock_custom_refinenet2__20402, type = add}.\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = MidasNet_small__MidasNet_small_FeatureFusionBlock_custom_scratch__FeatureFusionBlock_custom_refinenet1__20525_recomputation_0, type = add} is inserted to do the recomputation for xir::Op{name = MidasNet_small__MidasNet_small_FeatureFusionBlock_custom_scratch__FeatureFusionBlock_custom_refinenet1__20525, type = add}.\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/demodel/build/quantized/hereoutput/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/demodel/build/quantized/hereoutput/MidasNet_small_int.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is 862ec74d40f61df45694705e86c70dfd, and has been saved to \"/workspace/demodel/build/quantized/hereoutput/md5sum.txt\"\n"
     ]
    }
   ],
   "source": [
    "!vai_c_xir -x /workspace/demodel/build/quantized/MidasNet_small_int.xmodel -a /workspace/arch.json -o /workspace/demodel/build/quantized/hereoutput -n MidasNet_small_int"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
