NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v3.sv","mvau_stream_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[4,0,3,"Module","Module"],[5,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[6,0,3,"Signals","Signals"],[7,0,5,"aresetn","aresetn"],[8,0,5,"rready","rready"],[9,0,5,"wready","wready"],[10,0,5,"wmem_wready","wmem_wready"],[11,0,5,"in_v","in_v"],[12,0,5,"in_wgt_v","in_wgt_v"],[13,0,5,"weights","weights"],[14,0,5,"in_wgt_packed","in_wgt_packed"],[15,0,5,"in_wgt_um","in_wgt_um"],[16,0,5,"in_mat","in_mat"],[17,0,5,"in_act","in_act"],[18,0,5,"mvau_beh","mvau_beh"],[19,0,5,"out_v","out_v"],[20,0,5,"out","out"],[21,0,5,"out_packed","out_packed"],[22,0,5,"test_count","test_count"],[23,0,5,"latency","latency"],[24,0,5,"sim_start","sim_start"],[25,0,5,"do_comp","do_comp"],[26,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[27,0,0,"CLK_GEN","CLK_GEN"],[28,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[29,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[30,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[31,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[32,0,2,"CALC_LATENCY","CALC_LATENCY"],[33,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[34,0,1,"Input Ready","Input_Ready"],[35,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[36,0,0,"Counters","Counters"],[37,0,0,"INP_GEN","INP_GEN"],[38,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[39,0,2,"INP_V_GEN","INP_V_GEN"],[40,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(4)"],[41,0,0,"Counters","Counters(2)"],[42,0,0,"WGT_GEN","WGT_GEN"],[43,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[44,0,2,"WGT_V_GEN","WGT_V_GEN"]]);