library verilog;
use verilog.vl_types.all;
entity sec_gen_vlg_vec_tst is
end sec_gen_vlg_vec_tst;
