/* autogenerated with parsecfg: do not edit. */

struct gpu_SGX544_core {
 uint32_t SGX544_CLKGATECTL; /* +0x00000000  */
 uint32_t SGX544_CLKGATECTL2; /* +0x00000004  */
 uint32_t SGX544_CLKGATESTATUS; /* +0x00000008 ,RO */
 uint32_t SGX544_CLKGATECTLOVR; /* +0x0000000c  */
 uint32_t SGX544_CLKGATECTLOVR2; /* +0x00000010  */
 uint32_t pad0[0x0008/4];
 uint32_t SGX544_POWER; /* +0x0000001c  */
 uint32_t SGX544_CORE_ID; /* +0x00000020 ,RO */
 uint32_t SGX544_CORE_REVISION; /* +0x00000024 ,RO */
 uint32_t SGX544_DESIGNER_REV_FIELD1; /* +0x00000028 ,RO */
 uint32_t SGX544_DESIGNER_REV_FIELD2; /* +0x0000002c ,RO */
 uint32_t pad1[0x0010/4];
 uint32_t SGX544_PERF; /* +0x00000040  */
 uint32_t SGX544_PERF_COUNTER0; /* +0x00000044 ,RO */
 uint32_t SGX544_PERF_COUNTER1; /* +0x00000048 ,RO */
 uint32_t SGX544_PERF_COUNTER2; /* +0x0000004c ,RO */
 uint32_t SGX544_PERF_COUNTER3; /* +0x00000050 ,RO */
 uint32_t SGX544_PERF_COUNTER4; /* +0x00000054 ,RO */
 uint32_t SGX544_PERF_COUNTER5; /* +0x00000058 ,RO */
 uint32_t SGX544_PERF_COUNTER6; /* +0x0000005c ,RO */
 uint32_t SGX544_PERF_COUNTER7; /* +0x00000060 ,RO */
 uint32_t pad2[0x000c/4];
 uint32_t SGX544_DEBUG_REG0; /* +0x00000070 ,RO */
 uint32_t SGX544_DEBUG_REG1; /* +0x00000074 ,RO */
 uint32_t SGX544_PERF_DEBUG_CTRL; /* +0x00000078  */
 uint32_t pad3[0x0004/4];
 uint32_t SGX544_SOFT_RESET; /* +0x00000080  */
 uint32_t pad4[0x000c/4];
 uint32_t SGX544_PERF0; /* +0x00000090  */
 uint32_t SGX544_PERF1; /* +0x00000094  */
 uint32_t SGX544_PERF2; /* +0x00000098  */
 uint32_t SGX544_PERF3; /* +0x0000009c  */
 uint32_t pad5[0x0060/4];
 uint32_t SGX544_TRIGGER; /* +0x00000100  */
 uint32_t pad6[0x000c/4];
 uint32_t SGX544_EVENT_HOST_ENABLE2; /* +0x00000110  */
 uint32_t SGX544_EVENT_HOST_CLEAR2; /* +0x00000114 ,NO_TEST */
 uint32_t SGX544_EVENT_STATUS2; /* +0x00000118  */
 uint32_t pad7[0x0010/4];
 uint32_t SGX544_EVENT_STATUS; /* +0x0000012c  */
 uint32_t SGX544_EVENT_HOST_ENABLE; /* +0x00000130  */
 uint32_t SGX544_EVENT_HOST_CLEAR; /* +0x00000134 ,NO_TEST */
 uint32_t SGX544_PDS_CACHE_STATUS; /* +0x00000138  */
 uint32_t SGX544_PDS_CACHE_HOST_ENABLE; /* +0x0000013c  */
 uint32_t SGX544_PDS_CACHE_HOST_CLEAR; /* +0x00000140 ,NO_TEST */
 uint32_t SGX544_TIMER; /* +0x00000144 ,RO */
 uint32_t SGX544_DOUBLE_PIXEL_PARTITIONS; /* +0x00000148  */
 uint32_t pad8[0x00b4/4];
 uint32_t SGX544_VDM_START; /* +0x00000200 ,NO_TEST */
 uint32_t SGX544_TE_AA; /* +0x00000204  */
 uint32_t SGX544_TE_MTILE1; /* +0x00000208  */
 uint32_t SGX544_TE_MTILE2; /* +0x0000020c  */
 uint32_t SGX544_TE_SCREEN; /* +0x00000210  */
 uint32_t SGX544_TE_MTILE; /* +0x00000214  */
 uint32_t SGX544_TE_PSG; /* +0x00000218  */
 uint32_t SGX544_TE_PSGREGION_BASE; /* +0x0000021c  */
 uint32_t SGX544_TE_TPC_BASE; /* +0x00000220  */
 uint32_t SGX544_TE_TPCCONTROL; /* +0x00000224 ,NO_TEST */
 uint32_t SGX544_TE_RGNBBOX_X; /* +0x00000228 ,RO */
 uint32_t SGX544_TE_RGNBBOX_Y; /* +0x0000022c ,RO */
 uint32_t SGX544_MTE_OTPM_CSM_FLUSH_BASE; /* +0x00000230  */
 uint32_t SGX544_MTE_OTPM_CSM_LOAD_BASE; /* +0x00000234  */
 uint32_t SGX544_VDM_CTRL_STREAM_BASE; /* +0x00000238  */
 uint32_t SGX544_MTE_CTRL; /* +0x0000023c  */
 uint32_t SGX544_MTE_WCOMPARE; /* +0x00000240  */
 uint32_t SGX544_MTE_WCLAMP; /* +0x00000244  */
 uint32_t SGX544_MTE_SCREEN; /* +0x00000248  */
 uint32_t SGX544_MTE_OTPM_OP; /* +0x0000024c ,NO_TEST */
 uint32_t SGX544_MTE_MULTISAMPLECTL; /* +0x00000250  */
 uint32_t SGX544_TA_MEM_TE_PAD; /* +0x00000254  */
 uint32_t SGX544_MTE_FIRST_PAGE; /* +0x00000258 ,RO */
 uint32_t SGX544_MTE_SECOND_PAGE; /* +0x0000025c ,RO */
 uint32_t SGX544_MTE_ABORT; /* +0x00000260 ,RO */
 uint32_t pad9[0x0008/4];
 uint32_t SGX544_MTE_SIG1; /* +0x0000026c ,RO */
 uint32_t SGX544_MTE_SIG2; /* +0x00000270 ,RO */
 uint32_t SGX544_TE_STATE; /* +0x00000274  */
 uint32_t pad10[0x0008/4];
 uint32_t SGX544_VDM_CONTEXT_STORE_SNAPSHOT; /* +0x00000280  */
 uint32_t SGX544_VDM_CONTEXT_LOAD_START; /* +0x00000284 ,NO_TEST */
 uint32_t SGX544_VDM_CONTEXT_LOAD_STATUS; /* +0x00000288 ,RO */
 uint32_t SGX544_VDM_CONTEXT_LOAD_STATUS_CLEAR; /* +0x0000028c ,NO_TEST */
 uint32_t SGX544_VDM_TASK_KICK; /* +0x00000290 ,NO_TEST */
 uint32_t SGX544_VDM_TASK_KICK_STATUS; /* +0x00000294 ,RO */
 uint32_t SGX544_VDM_TASK_KICK_STATUS_CLEAR; /* +0x00000298 ,NO_TEST */
 uint32_t SGX544_TE_SAFE; /* +0x0000029c ,RO */
 uint32_t pad11[0x0064/4];
 uint32_t SGX544_CLIP_SIG1; /* +0x00000304 ,RO */
 uint32_t pad12[0x0004/4];
 uint32_t SGX544_PBE_NONPIXEL_CHECKSUM; /* +0x0000030c ,RO */
 uint32_t SGX544_TA_CLK_GATE; /* +0x00000310  */
 uint32_t pad13[0x000c/4];
 uint32_t SGX544_VDM_BATCH_NUM; /* +0x00000320 ,NO_TEST */
 uint32_t SGX544_VDM_BATCH_NUM_STATUS; /* +0x00000324 ,RO */
 uint32_t SGX544_VDM_CONTEXT_STORE_GENERIC_WORD0; /* +0x00000328  */
 uint32_t SGX544_VDM_CONTEXT_STORE_GENERIC_WORD1; /* +0x0000032c  */
 uint32_t SGX544_VDM_CONTEXT_STORE_START; /* +0x00000330 ,NO_TEST */
 uint32_t SGX544_VDM_CONTEXT_STORE_STREAM; /* +0x00000334 ,RO */
 uint32_t SGX544_VDM_CONTEXT_STORE_INDEX_ADDR; /* +0x00000338 ,RO */
 uint32_t SGX544_VDM_CONTEXT_STORE_STATUS; /* +0x0000033c ,RO */
 uint32_t SGX544_VDM_CONTEXT_STORE_STATE0; /* +0x00000340  */
 uint32_t SGX544_VDM_CONTEXT_STORE_STATE1; /* +0x00000344  */
 uint32_t SGX544_VDM_WAIT_FOR_KICK; /* +0x00000348 ,RO */
 uint32_t SGX544_VDM_CONTEXT_STORE_WRAP_INDEX; /* +0x0000034c ,RO */
 uint32_t SGX544_VDM_CONTEXT_STORE_WRAPPED; /* +0x00000350 ,RO */
 uint32_t SGX544_VDM_CONTEXT_STORE_FAN_INDEX; /* +0x00000354  */
 uint32_t SGX544_VDM_CONTEXT_STORE_WRAP_RESUME; /* +0x00000358  */
 uint32_t pad14[0x001c/4];
 uint32_t SGX544_VDM_MTE; /* +0x00000378 ,RO */
 uint32_t SGX544_MTE_STATE; /* +0x0000037c ,NO_TEST */
 uint32_t SGX544_TE_RGNHDR_INIT; /* +0x00000380 ,NO_TEST */
 uint32_t SGX544_MTE_STATE_FLUSH_BASE; /* +0x00000384  */
 uint32_t SGX544_MTE_FIXED_POINT; /* +0x00000388  */
 uint32_t SGX544_TA_CONTEXT; /* +0x0000038c ,NO_TEST */
 uint32_t SGX544_VDM_FENCE; /* +0x00000390 ,NO_TEST */
 uint32_t SGX544_VDM_FENCE_STATUS; /* +0x00000394 ,RO */
 uint32_t SGX544_TA_CONTEXT_DRAIN_MTE; /* +0x00000398  */
 uint32_t SGX544_TE_PRIMITIVE_BLOCK; /* +0x0000039c  */
 uint32_t pad15[0x0060/4];
 uint32_t SGX544_PIXELBE; /* +0x00000400  */
 uint32_t SGX544_ISP_RENDER; /* +0x00000404  */
 uint32_t SGX544_ISP_RGN_BASE; /* +0x00000408  */
 uint32_t SGX544_ISP_RENDBOX1; /* +0x0000040c  */
 uint32_t SGX544_ISP_RENDBOX2; /* +0x00000410  */
 uint32_t SGX544_ISP_IPFMISC; /* +0x00000414  */
 uint32_t SGX544_ISP_OGL_MODE; /* +0x00000418  */
 uint32_t SGX544_ISP_PERPENDICULAR; /* +0x0000041c  */
 uint32_t SGX544_ISP_CULLVALUE; /* +0x00000420  */
 uint32_t SGX544_ISP_DBIAS; /* +0x00000424  */
 uint32_t SGX544_ISP_START_RENDER; /* +0x00000428 ,NO_TEST */
 uint32_t SGX544__3D_AA_MODE; /* +0x0000042c  */
 uint32_t SGX544_ISP_BREAK; /* +0x00000430 ,NO_TEST */
 uint32_t SGX544_ISP_3DCONTEXT; /* +0x00000434 ,NO_TEST */
 uint32_t SGX544_ISP_FPU; /* +0x00000438 ,RO */
 uint32_t SGX544_TSP_PARAMETER_CACHE; /* +0x0000043c ,NO_TEST */
 uint32_t SGX544_TSP_PARAMETER_FETCH; /* +0x00000440  */
 uint32_t SGX544_IFPU_ROUNDMODE; /* +0x00000444  */
 uint32_t SGX544_ISP_START; /* +0x00000448  */
 uint32_t SGX544_4KX4K_RENDER; /* +0x0000044c  */
 uint32_t SGX544_ISP_BREAK_INDEX; /* +0x00000450 ,RO */
 uint32_t pad16[0x002c/4];
 uint32_t SGX544_ISP_ZLSCTL; /* +0x00000480  */
 uint32_t SGX544_ISP_ZLOAD_BASE; /* +0x00000484  */
 uint32_t SGX544_ISP_ZSTORE_BASE; /* +0x00000488  */
 uint32_t SGX544_ISP_STENCIL_LOAD_BASE; /* +0x0000048c  */
 uint32_t SGX544_ISP_STENCIL_STORE_BASE; /* +0x00000490  */
 uint32_t pad17[0x0024/4];
 uint32_t SGX544_ISP_BGOBJDEPTH; /* +0x000004b8  */
 uint32_t SGX544_ISP_BGOBJ; /* +0x000004bc  */
 uint32_t SGX544_ISP_VISREGBASE; /* +0x000004c0  */
 uint32_t SGX544_ISP_BGOBJTAG; /* +0x000004c4  */
 uint32_t SGX544_ISP_MULTISAMPLECTL; /* +0x000004c8  */
 uint32_t pad18[0x0010/4];
 uint32_t SGX544_ISP_TAGCTRL; /* +0x000004dc  */
 uint32_t pad19[0x0004/4];
 uint32_t SGX544_ISP_STATUS2; /* +0x000004e4 ,RO */
 uint32_t pad20[0x0004/4];
 uint32_t SGX544_PIXELBE_EMIT; /* +0x000004ec ,RO */
 uint32_t pad21[0x0010/4];
 uint32_t SGX544_ISP_CONTEXT_RESUME; /* +0x00000500  */
 uint32_t SGX544_ISP_CONTEXT_RESUME2; /* +0x00000504  */
 uint32_t SGX544_ISP_CONTEXT_RESUME3; /* +0x00000508  */
 uint32_t SGX544_ISP_ZLS_EXTZ_RGN_BASE; /* +0x0000050c  */
 uint32_t pad22[0x0010/4];
 uint32_t SGX544_ISP_MTILE1; /* +0x00000520  */
 uint32_t SGX544_ISP_MTILE2; /* +0x00000524  */
 uint32_t SGX544_ISP_MTILE; /* +0x00000528  */
 uint32_t pad23[0x0010/4];
 uint32_t SGX544_ISP_ZLS_FALLBACK; /* +0x0000053c  */
 uint32_t SGX544_ISP_CONTEXT_SWITCH; /* +0x00000540  */
 uint32_t SGX544_ISP_CONTEXT_SWITCH2; /* +0x00000544 ,RO */
 uint32_t SGX544_ISP_CONTEXT_SWITCH3; /* +0x00000548 ,RO */
 uint32_t SGX544_ISP_CONTEXT_SWITCH4; /* +0x0000054c ,RO */
 uint32_t SGX544_ISP_CONTEXT_SWITCH5; /* +0x00000550 ,RO */
 uint32_t SGX544_ISP_CONTEXT_SWITCH6; /* +0x00000554 ,RO */
 uint32_t SGX544_ISP_CONTEXT_SWITCH7; /* +0x00000558 ,RO */
 uint32_t SGX544_ISP_CONTEXT_SWITCH8; /* +0x0000055c ,RO */
 uint32_t SGX544_ISP_CONTEXT_SWITCH9; /* +0x00000560 ,RO */
 uint32_t pad24[0x009c/4];
 uint32_t SGX544_DPM_3D_PAGE_TABLE_BASE; /* +0x00000600  */
 uint32_t SGX544_DPM_3D_FREE_LIST; /* +0x00000604  */
 uint32_t pad25[0x000c/4];
 uint32_t SGX544_DPM_PDS_PAGE_THRESHOLD; /* +0x00000614  */
 uint32_t SGX544_DPM_TA_ALLOC_PAGE_TABLE_BASE; /* +0x00000618  */
 uint32_t SGX544_DPM_TA_ALLOC_FREE_LIST; /* +0x0000061c  */
 uint32_t SGX544_DPM_TA_PAGE_THRESHOLD; /* +0x00000620  */
 uint32_t SGX544_DPM_ZLS_PAGE_THRESHOLD; /* +0x00000624  */
 uint32_t SGX544_DPM_TA_GLOBAL_LIST; /* +0x00000628  */
 uint32_t SGX544_DPM_STATE_TABLE_BASE; /* +0x0000062c  */
 uint32_t SGX544_DPM_STATE_CONTEXT_ID; /* +0x00000630  */
 uint32_t SGX544_DPM_CONTROL_TABLE_BASE; /* +0x00000634  */
 uint32_t SGX544_DPM_START_OF_CONTEXT_PAGES_ALLOCATED; /* +0x00000638  */
 uint32_t SGX544_DPM_3D_DEALLOCATE; /* +0x0000063c  */
 uint32_t SGX544_DPM_ALLOC; /* +0x00000640  */
 uint32_t SGX544_DPM_DALLOC; /* +0x00000644  */
 uint32_t SGX544_DPM_TA_ALLOC; /* +0x00000648  */
 uint32_t SGX544_DPM_3D; /* +0x0000064c  */
 uint32_t pad26[0x0008/4];
 uint32_t SGX544_DPM_PARTIAL_RENDER; /* +0x00000658  */
 uint32_t SGX544_DPM_LSS_PARTIAL_CONTEXT; /* +0x0000065c  */
 uint32_t SGX544_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED; /* +0x00000660  */
 uint32_t SGX544_DPM_CONTEXT_PB_BASE; /* +0x00000664  */
 uint32_t pad27[0x0018/4];
 uint32_t SGX544_DPM_TASK_3D_FREE; /* +0x00000680 ,NO_TEST */
 uint32_t SGX544_DPM_TASK_TA_FREE; /* +0x00000684 ,NO_TEST */
 uint32_t pad28[0x000c/4];
 uint32_t SGX544_DPM_TASK_STATE; /* +0x00000694 ,NO_TEST */
 uint32_t SGX544_DPM_TASK_CONTROL; /* +0x00000698 ,NO_TEST */
 uint32_t SGX544_DPM_OUTOFMEM; /* +0x0000069c ,NO_TEST */
 uint32_t SGX544_DPM_FREE_CONTEXT; /* +0x000006a0 ,NO_TEST */
 uint32_t SGX544_DPM_3D_TIMEOUT; /* +0x000006a4 ,NO_TEST */
 uint32_t SGX544_DPM_TA_EVM; /* +0x000006a8 ,NO_TEST */
 uint32_t pad29[0x0054/4];
 uint32_t SGX544_DPM_TA_ALLOC_FREE_LIST_STATUS1; /* +0x00000700 ,RO */
 uint32_t pad30[0x0008/4];
 uint32_t SGX544_DPM_3D_FREE_LIST_STATUS1; /* +0x0000070c ,RO */
 uint32_t SGX544_DPM_TA_ALLOC_FREE_LIST_STATUS2; /* +0x00000710 ,RO */
 uint32_t pad31[0x0008/4];
 uint32_t SGX544_DPM_3D_FREE_LIST_STATUS2; /* +0x0000071c ,RO */
 uint32_t SGX544_DPM_ABORT_STATUS_MTILE; /* +0x00000720  */
 uint32_t SGX544_DPM_PAGE_STATUS; /* +0x00000724 ,RO */
 uint32_t SGX544_DPM_PAGE; /* +0x00000728 ,RO */
 uint32_t SGX544_DPM_GLOBAL_PAGE_STATUS; /* +0x0000072c ,RO */
 uint32_t SGX544_DPM_GLOBAL_PAGE; /* +0x00000730 ,RO */
 uint32_t SGX544_DPM_REQUESTING; /* +0x00000734 ,RO */
 uint32_t SGX544_DPM_RGN_HDR_PARSER; /* +0x00000738 ,RO */
 uint32_t SGX544_DPM_PIMSHARE; /* +0x0000073c  */
 uint32_t SGX544_DPM_CONTEXT_DRAIN_BASE; /* +0x00000740  */
 uint32_t SGX544_DPM_CONTEXT_DRAIN_STATUS; /* +0x00000744 ,RO */
 uint32_t SGX544_DPM_DRAIN_STATUS; /* +0x00000748 ,NO_TEST */
 uint32_t SGX544_DPM_CONTEXT_DRAIN_BUF; /* +0x0000074c  */
 uint32_t SGX544_DPM_MTILE_ABORTED; /* +0x00000750  */
 uint32_t pad32[0x00ac/4];
 uint32_t SGX544_TSP_CONFIG; /* +0x00000800  */
 uint32_t SGX544_TCU_CTRL; /* +0x00000804  */
 uint32_t SGX544_TCU_ICTRL; /* +0x00000808 ,NO_TEST */
 uint32_t SGX544_PCU_CTRL; /* +0x0000080c  */
 uint32_t SGX544_DCU_ICTRL; /* +0x00000810 ,NO_TEST */
 uint32_t SGX544_DCU_PCTRL; /* +0x00000814  */
 uint32_t SGX544_DCU_CTRL; /* +0x00000818  */
 uint32_t SGX544_TPU_YUV00; /* +0x0000081c  */
 uint32_t SGX544_TPU_YUV01; /* +0x00000820  */
 uint32_t SGX544_TPU_YUV02; /* +0x00000824  */
 uint32_t SGX544_TPU_YUV03; /* +0x00000828  */
 uint32_t SGX544_TPU_YUV04; /* +0x0000082c  */
 uint32_t SGX544_TPU_YUV05; /* +0x00000830  */
 uint32_t SGX544_TPU_YUV10; /* +0x00000834  */
 uint32_t SGX544_TPU_YUV11; /* +0x00000838  */
 uint32_t SGX544_TPU_YUV12; /* +0x0000083c  */
 uint32_t SGX544_TPU_YUV13; /* +0x00000840  */
 uint32_t SGX544_TPU_YUV14; /* +0x00000844  */
 uint32_t SGX544_TPU_YUV15; /* +0x00000848  */
 uint32_t SGX544_TF_SIG00; /* +0x0000084c ,RO */
 uint32_t SGX544_TF_SIG01; /* +0x00000850 ,RO */
 uint32_t SGX544_TF_SIG02; /* +0x00000854 ,RO */
 uint32_t SGX544_TF_SIG03; /* +0x00000858 ,RO */
 uint32_t SGX544_ITR_TAG0; /* +0x0000085c ,RO */
 uint32_t SGX544_ITR_TAG1; /* +0x00000860 ,RO */
 uint32_t SGX544_ITR_USE0; /* +0x00000864 ,RO */
 uint32_t SGX544_ITR_USE1; /* +0x00000868 ,RO */
 uint32_t SGX544_ITR_USE2; /* +0x0000086c ,RO */
 uint32_t SGX544_ITR_USE3; /* +0x00000870 ,RO */
 uint32_t pad33[0x008c/4];
 uint32_t SGX544_CLIP_CHECKSUM; /* +0x00000900 ,RO */
 uint32_t SGX544_MTE_MEM_CHECKSUM; /* +0x00000904 ,RO */
 uint32_t SGX544_MTE_TE_CHECKSUM; /* +0x00000908 ,RO */
 uint32_t SGX544_TE_CHECKSUM; /* +0x0000090c ,RO */
 uint32_t SGX544_ISP_FPU_CHECKSUM; /* +0x00000910 ,RO */
 uint32_t SGX544_ISP_PRECALC_CHECKSUM; /* +0x00000914 ,RO */
 uint32_t SGX544_ISP_EDGE_CHECKSUM; /* +0x00000918 ,RO */
 uint32_t SGX544_ISP_TAGWRITE_CHECKSUM; /* +0x0000091c ,RO */
 uint32_t SGX544_ISP_SPAN_CHECKSUM; /* +0x00000920 ,RO */
 uint32_t SGX544_PBE_PIXEL_CHECKSUM; /* +0x00000924 ,RO */
 uint32_t pad34[0x00d8/4];
 uint32_t SGX544_USE_CTRL; /* +0x00000a00  */
 uint32_t SGX544_USE_LD_REDIRECT; /* +0x00000a04  */
 uint32_t SGX544_USE_CACHE; /* +0x00000a08 ,NO_TEST */
 uint32_t SGX544_USE_CODE_BASE; /* +0x00000a0c  */
 uint32_t pad35[0x0040/4];
 uint32_t SGX544_EVENT_PDS_ENABLE2; /* +0x00000a50  */
 uint32_t SGX544_PDS_CACHE_ENABLE; /* +0x00000a54  */
 uint32_t SGX544_EVENT_PDS_ENABLE; /* +0x00000a58  */
 uint32_t SGX544_EVENT_PIXEL_PDS_EXEC; /* +0x00000a5c  */
 uint32_t SGX544_EVENT_PIXEL_PDS_DATA; /* +0x00000a60  */
 uint32_t SGX544_EVENT_PIXEL_PDS_INFO; /* +0x00000a64  */
 uint32_t SGX544_EVENT_OTHER_PDS_EXEC; /* +0x00000a68  */
 uint32_t SGX544_EVENT_OTHER_PDS_DATA; /* +0x00000a6c  */
 uint32_t SGX544_EVENT_OTHER_PDS_INFO; /* +0x00000a70  */
 uint32_t SGX544_DMS_CTRL; /* +0x00000a74  */
 uint32_t pad36[0x0004/4];
 uint32_t SGX544_USE_G0; /* +0x00000a7c  */
 uint32_t SGX544_USE_G1; /* +0x00000a80  */
 uint32_t SGX544_USE_FILTER0_LEFT; /* +0x00000a84  */
 uint32_t SGX544_USE_FILTER0_RIGHT; /* +0x00000a88  */
 uint32_t SGX544_USE_FILTER0_EXTRA; /* +0x00000a8c  */
 uint32_t SGX544_USE_FILTER1_LEFT; /* +0x00000a90  */
 uint32_t SGX544_USE_FILTER1_RIGHT; /* +0x00000a94  */
 uint32_t SGX544_USE_FILTER1_EXTRA; /* +0x00000a98  */
 uint32_t SGX544_USE_FILTER_TABLE; /* +0x00000a9c  */
 uint32_t SGX544_USE_ST_RANGE; /* +0x00000aa0  */
 uint32_t SGX544_USE0_DM_SLOT; /* +0x00000aa4 ,RO */
 uint32_t SGX544_USE1_DM_SLOT; /* +0x00000aa8 ,RO */
 uint32_t SGX544_EVENT_KICK4; /* +0x00000aac ,NO_TEST */
 uint32_t SGX544_EVENT_KICK1; /* +0x00000ab0 ,NO_TEST */
 uint32_t SGX544_USE_EXEF; /* +0x00000ab4  */
 uint32_t SGX544_PDS_DMS_CTRL2; /* +0x00000ab8  */
 uint32_t SGX544_PDS; /* +0x00000abc  */
 uint32_t SGX544_EVENT_KICK2; /* +0x00000ac0 ,NO_TEST */
 uint32_t SGX544_EVENT_KICKER; /* +0x00000ac4  */
 uint32_t SGX544_EVENT_KICK; /* +0x00000ac8 ,NO_TEST */
 uint32_t SGX544_EVENT_TIMER; /* +0x00000acc  */
 uint32_t SGX544_PDS_INV0; /* +0x00000ad0 ,NO_TEST */
 uint32_t SGX544_PDS_INV1; /* +0x00000ad4 ,NO_TEST */
 uint32_t SGX544_EVENT_KICK3; /* +0x00000ad8 ,NO_TEST */
 uint32_t SGX544_PDS_INV3; /* +0x00000adc ,NO_TEST */
 uint32_t SGX544_PDS_INV_CSC; /* +0x00000ae0 ,NO_TEST */
 uint32_t SGX544_PDS_DMS_DYNAMIC_SCHEDULE; /* +0x00000ae4  */
 uint32_t pad37[0x001c/4];
 uint32_t SGX544_LOOPBACK; /* +0x00000b04 ,RO */
 uint32_t SGX544_USE0_SERV_PIXEL; /* +0x00000b08 ,RO */
 uint32_t SGX544_USE0_SERV_VERTEX; /* +0x00000b0c ,RO */
 uint32_t SGX544_USE0_SERV_EVENT; /* +0x00000b10 ,RO */
 uint32_t SGX544_USE1_SERV_PIXEL; /* +0x00000b14 ,RO */
 uint32_t SGX544_USE1_SERV_VERTEX; /* +0x00000b18 ,RO */
 uint32_t SGX544_USE1_SERV_EVENT; /* +0x00000b1c ,RO */
 uint32_t SGX544_USE_FILTER2_LEFT; /* +0x00000b20  */
 uint32_t SGX544_USE_FILTER2_RIGHT; /* +0x00000b24  */
 uint32_t SGX544_USE_FILTER2_EXTRA; /* +0x00000b28  */
 uint32_t SGX544_PDS_EVDM_PC_BASE; /* +0x00000b2c ,RO */
 uint32_t SGX544_USE_MOE; /* +0x00000b30  */
 uint32_t SGX544_USE_RESET_VTXCNT; /* +0x00000b34 ,NO_TEST */
 uint32_t SGX544_PDS_PDM_PC_BASE; /* +0x00000b38 ,RO */
 uint32_t pad38[0x0004/4];
 uint32_t SGX544_USE_GLOBCOM0; /* +0x00000b40  */
 uint32_t SGX544_USE_GLOBCOM1; /* +0x00000b44  */
 uint32_t SGX544_USE_GLOBCOM2; /* +0x00000b48  */
 uint32_t SGX544_USE_GLOBCOM3; /* +0x00000b4c  */
 uint32_t SGX544_USE_GLOBCOM4; /* +0x00000b50  */
 uint32_t SGX544_USE_GLOBCOM5; /* +0x00000b54  */
 uint32_t SGX544_USE_GLOBCOM6; /* +0x00000b58  */
 uint32_t SGX544_USE_GLOBCOM7; /* +0x00000b5c  */
 uint32_t SGX544_USE_GLOBCOM8; /* +0x00000b60  */
 uint32_t SGX544_USE_GLOBCOM9; /* +0x00000b64  */
 uint32_t SGX544_USE_GLOBCOM10; /* +0x00000b68  */
 uint32_t SGX544_USE_GLOBCOM11; /* +0x00000b6c  */
 uint32_t SGX544_USE_GLOBCOM12; /* +0x00000b70  */
 uint32_t SGX544_USE_GLOBCOM13; /* +0x00000b74  */
 uint32_t SGX544_USE_GLOBCOM14; /* +0x00000b78  */
 uint32_t SGX544_USE_GLOBCOM15; /* +0x00000b7c  */
 uint32_t SGX544_USE2_DM_SLOT; /* +0x00000b80 ,RO */
 uint32_t SGX544_USE3_DM_SLOT; /* +0x00000b84 ,RO */
 uint32_t SGX544_USE2_SERV_PIXEL; /* +0x00000b88 ,RO */
 uint32_t SGX544_USE2_SERV_VERTEX; /* +0x00000b8c ,RO */
 uint32_t SGX544_USE2_SERV_EVENT; /* +0x00000b90 ,RO */
 uint32_t SGX544_USE3_SERV_PIXEL; /* +0x00000b94 ,RO */
 uint32_t SGX544_USE3_SERV_VERTEX; /* +0x00000b98 ,RO */
 uint32_t SGX544_USE3_SERV_EVENT; /* +0x00000b9c ,RO */
 uint32_t SGX544_USE_SPRV; /* +0x00000ba0  */
 uint32_t SGX544_PDS_STATUS; /* +0x00000ba4 ,RO */
 uint32_t SGX544_PDS_CONTEXT_STORE; /* +0x00000ba8  */
 uint32_t SGX544_PDS_CONTEXT_RESUME; /* +0x00000bac  */
 uint32_t SGX544_MICRO_DATA_BASE; /* +0x00000bb0  */
 uint32_t SGX544_USE_SECURITY; /* +0x00000bb4  */
 uint32_t pad39[0x0048/4];
 uint32_t SGX544_BIF_CTRL; /* +0x00000c00  */
 uint32_t SGX544_BIF_INT_STAT; /* +0x00000c04 ,RO */
 uint32_t SGX544_BIF_FAULT; /* +0x00000c08 ,RO */
 uint32_t SGX544_BIF_TILE0; /* +0x00000c0c  */
 uint32_t SGX544_BIF_TILE1; /* +0x00000c10  */
 uint32_t SGX544_BIF_TILE2; /* +0x00000c14  */
 uint32_t SGX544_BIF_TILE3; /* +0x00000c18  */
 uint32_t SGX544_BIF_TILE4; /* +0x00000c1c  */
 uint32_t SGX544_BIF_TILE5; /* +0x00000c20  */
 uint32_t SGX544_BIF_TILE6; /* +0x00000c24  */
 uint32_t SGX544_BIF_TILE7; /* +0x00000c28  */
 uint32_t SGX544_BIF_TILE8; /* +0x00000c2c  */
 uint32_t SGX544_BIF_TILE9; /* +0x00000c30  */
 uint32_t SGX544_BIF_CTRL_INVAL; /* +0x00000c34  */
 uint32_t SGX544_BIF_DIR_LIST_BASE1; /* +0x00000c38  */
 uint32_t SGX544_BIF_DIR_LIST_BASE2; /* +0x00000c3c  */
 uint32_t SGX544_BIF_DIR_LIST_BASE3; /* +0x00000c40  */
 uint32_t SGX544_BIF_DIR_LIST_BASE4; /* +0x00000c44  */
 uint32_t SGX544_BIF_DIR_LIST_BASE5; /* +0x00000c48  */
 uint32_t SGX544_BIF_DIR_LIST_BASE6; /* +0x00000c4c  */
 uint32_t SGX544_BIF_DIR_LIST_BASE7; /* +0x00000c50  */
 uint32_t pad40[0x0020/4];
 uint32_t SGX544_BIF_BANK_SET; /* +0x00000c74  */
 uint32_t SGX544_BIF_BANK0; /* +0x00000c78  */
 uint32_t SGX544_BIF_BANK1; /* +0x00000c7c  */
 uint32_t pad41[0x0004/4];
 uint32_t SGX544_BIF_DIR_LIST_BASE0; /* +0x00000c84  */
 uint32_t pad42[0x0008/4];
 uint32_t SGX544_BIF_TA_REQ_BASE; /* +0x00000c90  */
 uint32_t pad43[0x0014/4];
 uint32_t SGX544_BIF_MEM_REQ_STAT; /* +0x00000ca8 ,RO */
 uint32_t SGX544_BIF_3D_REQ_BASE; /* +0x00000cac  */
 uint32_t SGX544_BIF_ZLS_REQ_BASE; /* +0x00000cb0  */
 uint32_t SGX544_BIF_BANK_STATUS; /* +0x00000cb4 ,RO */
 uint32_t pad44[0x0008/4];
 uint32_t SGX544_BIF_SIG0; /* +0x00000cc0 ,RO */
 uint32_t SGX544_BIF_SIG1; /* +0x00000cc4 ,RO */
 uint32_t pad45[0x0008/4];
 uint32_t SGX544_BIF_MMU_CTRL; /* +0x00000cd0  */
 uint32_t pad46[0x01ac/4];
 uint32_t SGX544_EMU_CYCLE_COUNT; /* +0x00000e80  */
 uint32_t SGX544_EMU_TA_PHASE; /* +0x00000e84 ,RO */
 uint32_t SGX544_EMU_3D_PHASE; /* +0x00000e88 ,RO */
 uint32_t SGX544_EMU_TA_CYCLE; /* +0x00000e8c ,RO */
 uint32_t SGX544_EMU_3D_CYCLE; /* +0x00000e90 ,RO */
 uint32_t SGX544_EMU_INITIAL_TA_CYCLE; /* +0x00000e94 ,RO */
 uint32_t SGX544_EMU_FINAL_3D_CYCLE; /* +0x00000e98 ,RO */
 uint32_t pad47[0x0018/4];
 uint32_t SGX544_EMU_MEM_READ; /* +0x00000eb4 ,RO */
 uint32_t SGX544_EMU_TA_OR_3D_CYCLE; /* +0x00000eb8 ,RO */
 uint32_t SGX544_EMU_MEM_WRITE; /* +0x00000ebc ,RO */
 uint32_t SGX544_EMU_MEM_BYTE_WRITE; /* +0x00000ec0 ,RO */
 uint32_t SGX544_EMU_MEM_STALL; /* +0x00000ec4 ,RO */
 uint32_t SGX544_BIF_CYCLE_COUNT; /* +0x00000ec8  */
 uint32_t SGX544_BIF_MEM_READ_MMU; /* +0x00000ecc ,RO */
 uint32_t SGX544_BIF_MEM_READ_CACHE; /* +0x00000ed0 ,RO */
 uint32_t SGX544_BIF_MEM_READ_TA; /* +0x00000ed4 ,RO */
 uint32_t SGX544_BIF_MEM_WRITE_TA; /* +0x00000ed8 ,RO */
 uint32_t SGX544_BIF_MEM_READ_VDM; /* +0x00000edc ,RO */
 uint32_t SGX544_BIF_MEM_READ_PBE; /* +0x00000ee0 ,RO */
 uint32_t SGX544_BIF_MEM_WRITE_PBE; /* +0x00000ee4 ,RO */
 uint32_t SGX544_BIF_MEM_READ_TSP; /* +0x00000ee8 ,RO */
 uint32_t SGX544_BIF_MEM_READ_ISP; /* +0x00000eec ,RO */
 uint32_t SGX544_BIF_MEM_READ_ISPZ; /* +0x00000ef0 ,RO */
 uint32_t SGX544_BIF_MEM_WRITE_ISPZ; /* +0x00000ef4 ,RO */
 uint32_t SGX544_BIF_MEM_READ_USE0; /* +0x00000ef8 ,RO */
 uint32_t SGX544_BIF_MEM_WRITE_USE0; /* +0x00000efc ,RO */
 uint32_t pad48[0x0008/4];
 uint32_t SGX544_BIF_MEM_READ_USE1; /* +0x00000f08 ,RO */
 uint32_t SGX544_BIF_MEM_WRITE_USE1; /* +0x00000f0c ,RO */
 uint32_t SGX544_BIF_MEM_READ_USEC; /* +0x00000f10 ,RO */
 uint32_t SGX544_BIF_MEM_READ_PDS; /* +0x00000f14 ,RO */
 uint32_t SGX544_BIF_MEM_READ_USE2; /* +0x00000f18 ,RO */
 uint32_t SGX544_BIF_MEM_WRITE_USE2; /* +0x00000f1c ,RO */
 uint32_t SGX544_BIF_MEM_READ_USE3; /* +0x00000f20 ,RO */
 uint32_t SGX544_BIF_MEM_WRITE_USE3; /* +0x00000f24 ,RO */
 uint32_t SGX544_USEC_BIF_CYCLE_COUNT; /* +0x00000f28  */
 uint32_t SGX544_USEC_BIF_VERTEX_READ; /* +0x00000f2c ,RO */
 uint32_t SGX544_USEC_BIF_PIXEL_READ; /* +0x00000f30 ,RO */
 uint32_t SGX544_USEC_BIF_EVENT_READ; /* +0x00000f34 ,RO */
 uint32_t SGX544_BIF_MEM_THREE_D_COUNT; /* +0x00000f38 ,RO */
 uint32_t SGX544_BIF_MEM_OVER_LAPPED_TA_READ_COUNT; /* +0x00000f3c ,RO */
 uint32_t SGX544_BIF_MEM_OVER_LAPPED_TA_WRITE_COUNT; /* +0x00000f40 ,RO */
 uint32_t SGX544_BREAKPOINT0_START; /* +0x00000f44  */
 uint32_t SGX544_BREAKPOINT0_END; /* +0x00000f48  */
 uint32_t SGX544_BREAKPOINT0; /* +0x00000f4c  */
 uint32_t SGX544_BREAKPOINT1_START; /* +0x00000f50  */
 uint32_t SGX544_BREAKPOINT1_END; /* +0x00000f54  */
 uint32_t SGX544_BREAKPOINT1; /* +0x00000f58  */
 uint32_t SGX544_BREAKPOINT2_START; /* +0x00000f5c  */
 uint32_t SGX544_BREAKPOINT2_END; /* +0x00000f60  */
 uint32_t SGX544_BREAKPOINT2; /* +0x00000f64  */
 uint32_t SGX544_BREAKPOINT3_START; /* +0x00000f68  */
 uint32_t SGX544_BREAKPOINT3_END; /* +0x00000f6c  */
 uint32_t SGX544_BREAKPOINT3; /* +0x00000f70  */
 uint32_t SGX544_BREAKPOINT_READ; /* +0x00000f74  */
 uint32_t SGX544_BREAKPOINT_TRAP; /* +0x00000f78 ,NO_TEST */
 uint32_t SGX544_BREAKPOINT; /* +0x00000f7c ,RO */
 uint32_t SGX544_BREAKPOINT_TRAP_INFO0; /* +0x00000f80 ,RO */
 uint32_t SGX544_BREAKPOINT_TRAP_INFO1; /* +0x00000f84 ,RO */
};
