
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.39000000000000000000;
1.39000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_12_1";
mvm_32_32_12_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_12_1' with
	the parameters "32,32,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b12_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "1,32,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "12,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b12_SIZE32_LOGSIZE5/105 |   32   |   12    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 921 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b12_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b12_g1'
  Processing 'mvm_32_32_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b12_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b12_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b12_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b12_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b12_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b12_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b12_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b12_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b12_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b12_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b12_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b12_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_20_DW_mult_tc_0'
  Mapping 'mac_b12_g1_21_DW_mult_tc_0'
  Mapping 'mac_b12_g1_22_DW_mult_tc_0'
  Mapping 'mac_b12_g1_23_DW_mult_tc_0'
  Mapping 'mac_b12_g1_24_DW_mult_tc_0'
  Mapping 'mac_b12_g1_25_DW_mult_tc_0'
  Mapping 'mac_b12_g1_26_DW_mult_tc_0'
  Mapping 'mac_b12_g1_27_DW_mult_tc_0'
  Mapping 'mac_b12_g1_28_DW_mult_tc_0'
  Mapping 'mac_b12_g1_29_DW_mult_tc_0'
  Mapping 'mac_b12_g1_30_DW_mult_tc_0'
  Mapping 'mac_b12_g1_31_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:58  303217.4      0.82   15203.2   59860.5                          
    0:00:58  303217.4      0.82   15203.2   59860.5                          
    0:00:59  303819.1      0.82   15196.4   59441.0                          
    0:00:59  304412.8      0.82   15189.5   59021.5                          
    0:00:59  305006.5      0.82   15182.6   58602.0                          
    0:01:00  305600.2      0.82   15175.7   58182.5                          
    0:01:00  306193.9      0.82   15168.8   57763.0                          
    0:01:01  306787.6      0.82   15161.9   57343.5                          
    0:01:01  307369.9      0.82   11703.9   44373.5                          
    0:01:02  307962.6      0.82    8010.3   30800.0                          
    0:01:03  308559.7      0.82    4316.6   17136.2                          
    0:01:03  309142.3      0.82     854.9    3962.3                          
    0:01:28  304106.9      0.34     106.9       0.0                          
    0:01:29  304106.9      0.34     106.9       0.0                          
    0:01:29  304106.9      0.34     106.9       0.0                          
    0:01:29  304103.2      0.34     106.5       0.0                          
    0:01:30  304103.2      0.34     106.5       0.0                          
    0:01:53  259122.8      0.34      66.9       0.0                          
    0:01:56  258871.7      0.34      66.0       0.0                          
    0:01:59  258873.9      0.33      66.2       0.0                          
    0:02:01  258880.5      0.32      65.5       0.0                          
    0:02:02  258884.0      0.33      66.0       0.0                          
    0:02:03  258890.9      0.32      65.3       0.0                          
    0:02:04  258900.7      0.32      65.6       0.0                          
    0:02:06  258905.8      0.32      65.0       0.0                          
    0:02:07  258912.2      0.32      64.8       0.0                          
    0:02:15  258918.5      0.32      64.7       0.0                          
    0:02:16  258929.7      0.32      64.1       0.0                          
    0:02:17  258939.0      0.31      63.6       0.0                          
    0:02:17  258963.8      0.31      63.2       0.0                          
    0:02:18  258976.0      0.30      62.7       0.0                          
    0:02:19  258982.9      0.30      62.4       0.0                          
    0:02:20  258982.6      0.30      62.4       0.0                          
    0:02:20  258982.6      0.30      62.4       0.0                          
    0:02:20  258982.6      0.30      62.4       0.0                          
    0:02:20  258982.6      0.30      62.4       0.0                          
    0:02:20  258982.6      0.30      62.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:20  258982.6      0.30      62.4       0.0                          
    0:02:21  259021.5      0.28      61.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259030.3      0.28      61.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259056.3      0.28      60.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259068.8      0.28      60.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259081.6      0.27      60.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259094.1      0.27      60.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259103.1      0.27      59.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259112.7      0.27      59.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259117.5      0.27      59.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259126.0      0.27      59.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259131.3      0.27      59.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259140.1      0.26      58.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259149.2      0.26      58.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259157.9      0.26      58.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259162.2      0.26      58.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259167.5      0.26      57.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259174.7      0.26      57.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259186.7      0.25      57.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259200.2      0.25      56.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259214.3      0.25      56.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259218.1      0.25      56.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259224.4      0.25      56.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259236.1      0.25      55.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259243.1      0.24      55.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259254.2      0.24      55.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:23  259265.1      0.24      55.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259275.2      0.24      55.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259280.0      0.24      54.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259287.8      0.24      54.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259296.8      0.23      54.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259298.7      0.23      54.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259304.0      0.23      54.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:23  259314.9      0.23      53.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:24  259320.7      0.23      53.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  259340.2      0.23      52.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  259355.0      0.23      51.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  259366.8      0.23      50.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:24  259370.5      0.23      50.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[22]/D
    0:02:24  259379.8      0.23      50.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:24  259395.5      0.23      49.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  259412.8      0.23      48.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  259418.6      0.22      48.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:24  259422.1      0.22      47.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:24  259426.1      0.22      47.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:24  259446.0      0.22      47.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  259451.6      0.22      46.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:25  259485.1      0.22      46.6      40.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  259498.2      0.22      46.0      40.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  259513.6      0.21      45.7      40.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:25  259522.9      0.21      45.6      40.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:25  259553.8      0.21      45.1      66.7 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:25  259556.4      0.21      44.9      66.7 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:25  259561.2      0.21      44.8      66.7 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:25  259570.8      0.21      44.2      66.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  259578.8      0.21      44.0      66.7 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:25  259581.4      0.21      43.8      66.7 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:25  259595.2      0.21      43.5      66.7 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:26  259603.8      0.20      43.2      66.7 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:26  259623.4      0.20      42.6      66.7 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:26  259629.8      0.20      42.4      66.7 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:26  259636.5      0.20      42.3      66.7 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:26  259647.6      0.20      42.1      66.7 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:26  259658.6      0.20      41.4      66.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  259665.2      0.20      40.9      66.7 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:26  259673.5      0.20      40.8      66.7 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:26  259683.6      0.19      40.5      66.7 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:26  259689.1      0.19      40.3      66.7 path/path/path/genblk1.add_in_reg[22]/D
    0:02:26  259695.5      0.19      40.0      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:26  259703.8      0.19      39.7      66.7 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:27  259716.3      0.19      38.9      66.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  259726.4      0.19      38.2      66.7 path/genblk1[31].path/path/genblk1.add_in_reg[22]/D
    0:02:27  259732.5      0.19      37.8      66.7 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:27  259737.8      0.18      37.5      66.7 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:27  259743.1      0.18      37.2      66.7 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:27  259750.9      0.18      36.9      66.7 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:27  259757.8      0.18      36.7      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:27  259766.3      0.18      36.5      66.7 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:27  259779.3      0.18      35.7      66.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  259789.4      0.18      35.4      66.7 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:27  259799.0      0.17      35.2      66.7 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:27  259808.0      0.17      35.0      66.7 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  259817.6      0.17      34.9      66.7 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:27  259830.1      0.17      34.5      66.7 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:27  259836.2      0.17      34.4      66.7 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:28  259844.8      0.17      34.2      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:28  259851.9      0.17      34.1      66.7 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:28  259865.5      0.17      33.8      66.7 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:28  259873.7      0.17      33.6      66.7 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:28  259890.2      0.17      32.8      66.7 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:28  259896.9      0.17      32.5      66.7 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:28  259905.9      0.17      32.2      66.7 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:28  259914.4      0.16      32.0      66.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:28  259928.3      0.16      31.6      66.7 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:28  259931.5      0.16      31.3      66.7 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:28  259940.8      0.16      31.3      66.7 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:28  259949.3      0.16      31.1      66.7 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:28  259957.8      0.16      30.9      66.7 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:28  259967.4      0.16      30.7      66.7 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:29  259975.1      0.16      30.5      66.7 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:29  259984.7      0.16      30.2      66.7 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:29  259997.7      0.16      30.0      66.7 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260009.7      0.15      29.0      66.7 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260021.4      0.15      28.9      66.7 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260029.4      0.15      28.3      66.7 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260034.7      0.15      28.1      66.7 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260044.8      0.15      27.9      66.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260061.8      0.15      27.4      66.7 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260072.7      0.15      27.0      66.7 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260081.5      0.15      26.9      66.7 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260091.1      0.14      26.7      66.7 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260099.6      0.14      26.4      66.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260116.1      0.14      25.6      66.7 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260124.6      0.14      25.3      66.7 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260133.9      0.14      25.2      66.7 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260145.6      0.14      24.8      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260156.2      0.14      24.8      66.7 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260164.5      0.14      24.5      66.7 path/genblk1[31].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260174.3      0.14      24.1      66.7 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260183.9      0.13      23.8      66.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260192.4      0.13      23.7      66.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260200.9      0.13      23.3      66.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260212.6      0.13      22.7      66.7 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260217.7      0.13      22.6      66.7 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260220.6      0.13      22.5      66.7 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260226.2      0.13      22.5      66.7 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260231.5      0.13      22.1      66.7 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260236.8      0.13      22.0      66.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260246.4      0.13      21.8      66.7 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260254.1      0.13      21.7      66.7 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:31  260265.8      0.13      21.6      66.7 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260273.5      0.13      21.5      66.7 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260276.5      0.13      21.4      66.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  260285.3      0.13      21.4      66.7 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:31  260291.6      0.13      21.4      66.7 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:31  260298.8      0.12      21.2      66.7 path/genblk1[31].path/path/genblk1.add_in_reg[22]/D
    0:02:31  260304.9      0.12      21.2      66.7 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:31  260313.2      0.12      21.0      66.7 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260318.2      0.12      20.9      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:31  260323.8      0.12      20.7      66.7 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:31  260331.3      0.12      20.6      66.7 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260339.2      0.12      20.5      66.7 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:31  260344.3      0.12      20.4      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:32  260347.5      0.12      20.4      66.7 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:32  260350.4      0.12      20.4      66.7 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:32  260364.0      0.12      19.8      66.7 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:32  260371.7      0.12      19.8      66.7 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:32  260374.6      0.12      19.7      66.7 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:32  260380.2      0.12      19.6      66.7 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:32  260386.6      0.12      19.5      66.7 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:32  260396.2      0.12      19.4      66.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  260405.7      0.12      19.2      66.7 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:32  260411.9      0.12      19.1      66.7 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:32  260420.4      0.12      19.0      66.7 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:32  260431.0      0.11      18.9      66.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  260437.9      0.11      18.9      66.7 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:32  260445.9      0.11      18.7      66.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:32  260455.0      0.11      18.7      66.7 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:32  260463.5      0.11      18.5      66.7 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260474.4      0.11      18.4      66.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  260479.7      0.11      18.3      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260486.6      0.11      18.3      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260497.5      0.11      18.2      66.7 path/path/path/genblk1.add_in_reg[22]/D
    0:02:33  260504.7      0.11      18.1      66.7 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:33  260509.5      0.11      18.1      66.7 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260519.9      0.11      17.5      66.7 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260525.4      0.11      17.5      66.7 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260529.2      0.11      17.4      66.7 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260535.0      0.11      17.4      66.7 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260545.7      0.11      17.3      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260547.8      0.11      17.3      66.7 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260553.1      0.11      17.2      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260563.8      0.11      16.9      66.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  260569.1      0.11      16.9      66.7 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:33  260575.5      0.11      16.9      66.7 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:34  260584.5      0.11      16.8      66.7 path/path/path/genblk1.add_in_reg[22]/D
    0:02:34  260588.2      0.11      16.8      66.7 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:34  260593.0      0.11      16.8      66.7 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:34  260598.6      0.11      16.7      66.7 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:34  260601.3      0.11      16.7      66.7 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:34  260607.9      0.10      16.7      66.7 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:34  260612.4      0.10      16.6      66.7 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:34  260619.3      0.10      16.5      66.7 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:34  260621.7      0.10      16.5      66.7 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:34  260627.3      0.10      16.4      66.7 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:34  260634.5      0.10      16.3      66.7 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:34  260640.1      0.10      16.2      66.7 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:34  260646.2      0.10      16.1      66.7 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:34  260651.0      0.10      16.1      66.7 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:34  260654.5      0.10      16.1      66.7 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:34  260661.9      0.10      16.0      66.7 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260667.5      0.10      15.9      66.7 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260673.3      0.10      15.9      66.7 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260677.1      0.10      15.9      66.7 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:35  260682.4      0.10      15.9      66.7 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260685.6      0.10      15.8      66.7 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:35  260689.3      0.10      15.8      66.7 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260698.9      0.10      15.6      66.7 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260706.3      0.10      15.6      66.7 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260709.8      0.10      15.6      66.7 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260715.6      0.10      15.5      66.7 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260721.8      0.10      15.5      66.7 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260726.3      0.10      15.5      66.7 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260730.8      0.10      15.4      66.7 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260744.1      0.10      14.9      66.7 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:35  260746.0      0.10      14.8      66.7 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:35  260751.8      0.10      14.8      66.7 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260756.3      0.10      14.7      66.7 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260757.4      0.10      14.6      66.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  260760.3      0.10      14.6      66.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  260764.3      0.10      14.5      66.7 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260767.8      0.10      14.5      66.7 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:36  260769.9      0.09      14.5      66.7 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260773.9      0.09      14.4      66.7 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:36  260785.1      0.09      14.1      66.7 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260788.8      0.09      14.1      66.7 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260794.1      0.09      14.0      66.7 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260797.0      0.09      14.0      66.7 path/path/path/genblk1.add_in_reg[22]/D
    0:02:36  260797.8      0.09      14.0      66.7 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260804.2      0.09      14.0      66.7 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260810.3      0.09      13.9      66.7 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260811.7      0.09      13.9      66.7 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:36  260811.7      0.09      13.9      66.7 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:37  260814.3      0.09      13.9      66.7 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:37  260814.6      0.09      13.9      66.7                          
    0:02:38  260795.2      0.09      13.9      66.7                          
    0:02:38  260780.3      0.09      13.9      66.7                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:39  260780.3      0.09      13.9      66.7                          
    0:02:39  260739.0      0.09      13.8       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:39  260740.9      0.09      13.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:39  260747.8      0.09      13.8       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:39  260756.1      0.09      13.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:39  260773.1      0.09      13.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[22]/D
    0:02:39  260777.9      0.09      13.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:39  260781.1      0.09      13.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:39  260785.6      0.09      13.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:39  260786.7      0.09      13.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:39  260793.0      0.09      13.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:39  260803.2      0.09      13.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:39  260814.1      0.09      13.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  260819.9      0.09      13.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:40  260824.2      0.09      13.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:40  260831.9      0.09      13.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:40  260843.3      0.09      13.0      13.3 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:40  260841.5      0.09      13.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:40  260846.5      0.09      12.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:40  260852.6      0.09      12.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:40  260857.4      0.09      12.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:40  260864.3      0.09      12.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  260867.3      0.09      12.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:40  260869.9      0.09      12.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:40  260874.2      0.09      12.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:40  260879.2      0.09      12.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  260883.2      0.09      12.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:40  260889.9      0.09      12.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:41  260893.1      0.09      12.6       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:41  260893.9      0.09      12.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:41  260903.2      0.09      12.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:41  260911.1      0.09      12.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  260918.3      0.09      12.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  260925.5      0.09      11.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  260932.7      0.09      11.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:41  260934.8      0.09      11.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:41  260938.3      0.08      11.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:41  260944.4      0.08      11.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:41  260946.3      0.08      11.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:41  260948.9      0.08      11.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:41  260951.3      0.08      11.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:41  260954.5      0.08      11.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:41  260956.6      0.08      11.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:41  260961.4      0.08      11.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:42  260963.8      0.08      11.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  260975.5      0.08      11.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  260991.2      0.08      10.9      13.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  260993.1      0.08      10.9      13.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:42  260997.1      0.08      10.9      13.3 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:42  260999.7      0.08      10.9      13.3 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261002.7      0.08      10.9      13.3 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261002.9      0.08      10.9      13.3 path/path/path/genblk1.add_in_reg[22]/D
    0:02:42  261014.9      0.08      10.7      13.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  261017.8      0.08      10.7      13.3 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:42  261020.7      0.08      10.7      13.3 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:42  261022.9      0.08      10.7      13.3 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:42  261028.7      0.08      10.7      13.3 path/path/path/genblk1.add_in_reg[22]/D
    0:02:42  261030.8      0.08      10.7      13.3 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:43  261041.2      0.08      10.7      13.3 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:43  261050.0      0.08      10.6      13.3 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:43  261053.7      0.08      10.6      13.3 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261060.1      0.08      10.6      13.3 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:43  261066.2      0.08      10.5      13.3 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:43  261073.4      0.08      10.4      13.3 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:43  261074.5      0.08      10.4      13.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:43  261081.7      0.08      10.4      13.3 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:43  261083.8      0.08      10.4      13.3 path/path/path/genblk1.add_in_reg[22]/D
    0:02:43  261084.8      0.08      10.4      13.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:43  261090.7      0.08      10.4      13.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261092.0      0.08      10.4      13.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261096.3      0.08      10.3      13.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261096.3      0.08      10.3      13.3 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:44  261103.2      0.08      10.3      13.3 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:44  261105.3      0.08      10.3      13.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:44  261108.3      0.08      10.3      13.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:44  261114.9      0.08      10.3      13.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:44  261117.6      0.08      10.3      13.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:44  261128.7      0.08      10.2      13.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261140.2      0.08      10.2      13.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261141.5      0.08      10.1      13.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:44  261145.2      0.08      10.1      13.3 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:44  261146.8      0.08      10.1      13.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  261149.2      0.08      10.1      13.3 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:44  261152.7      0.07      10.1      13.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:44  261155.9      0.07      10.0      13.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:44  261161.2      0.07      10.0      13.3 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:45  261164.4      0.07       9.9      13.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:45  261165.7      0.07       9.9      13.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:45  261171.6      0.07       9.8      13.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:45  261175.8      0.07       9.8      13.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  261179.0      0.07       9.7      13.3 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261179.5      0.07       9.7      13.3 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261182.2      0.07       9.7      13.3 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:45  261183.8      0.07       9.7      13.3 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261193.4      0.07       9.6      13.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  261195.2      0.07       9.6      13.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261199.5      0.07       9.6      13.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:45  261203.0      0.07       9.5      13.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:45  261209.3      0.07       9.5      13.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:45  261214.7      0.07       9.5      13.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:45  261216.3      0.07       9.4      13.3 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261216.8      0.07       9.4      13.3 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:46  261219.7      0.07       9.4      13.3 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261222.9      0.07       9.4      13.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261225.0      0.07       9.4      13.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:46  261234.6      0.07       9.2      13.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:46  261238.3      0.07       9.2      13.3 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261241.5      0.07       9.2      13.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:46  261242.1      0.07       9.2      13.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:46  261246.8      0.07       9.2      13.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261254.0      0.07       9.1      13.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261261.2      0.07       9.0      13.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261268.4      0.07       8.8      13.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  261271.0      0.07       8.8      13.3 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:46  261273.2      0.07       8.8      13.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261274.8      0.07       8.8      13.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261279.0      0.07       8.8      13.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:47  261280.9      0.07       8.8      13.3 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261283.8      0.07       8.8      13.3 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:47  261287.5      0.07       8.8      13.3 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:47  261288.1      0.07       8.8      13.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:47  261294.7      0.07       8.6      13.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  261297.6      0.07       8.6      13.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:47  261303.0      0.07       8.6      13.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  261307.5      0.07       8.5      13.3 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261309.4      0.07       8.5      13.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:47  261311.7      0.07       8.5      13.3 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:47  261313.9      0.07       8.5      13.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  261318.7      0.07       8.5      13.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:48  261320.3      0.07       8.5      13.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:48  261321.9      0.07       8.5      13.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:48  261328.0      0.07       8.4      13.3 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:48  261329.8      0.07       8.4      13.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:48  261335.2      0.07       8.4      13.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:48  261337.3      0.07       8.4      13.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:48  261338.1      0.07       8.4      13.3 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:48  261340.2      0.07       8.4      13.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:48  261344.2      0.07       8.4      13.3 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:48  261345.3      0.06       8.3      13.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:48  261352.2      0.06       8.3      13.3 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:48  261354.0      0.06       8.3      13.3 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:48  261358.0      0.06       8.2      13.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:48  261361.8      0.06       8.2      13.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  261364.4      0.06       8.1      13.3 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:49  261368.4      0.06       8.1      13.3 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:49  261368.7      0.06       8.1      13.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  261366.3      0.06       8.1      13.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:49  261358.3      0.06       8.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:49  261364.1      0.06       8.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:49  261366.3      0.06       8.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:49  261366.5      0.06       8.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:49  261367.3      0.06       8.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:50  261375.6      0.06       8.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:50  261376.1      0.06       7.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:50  261376.9      0.06       7.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:50  261384.1      0.06       7.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  261391.3      0.06       7.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  261398.5      0.06       7.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  261405.6      0.06       7.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  261410.2      0.06       7.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:50  261416.5      0.06       7.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:50  261419.7      0.06       7.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:50  261420.3      0.06       7.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[22]/D
    0:02:50  261423.7      0.06       7.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:50  261425.9      0.06       7.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:50  261426.9      0.06       7.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:51  261432.8      0.06       7.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  261436.8      0.06       7.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[22]/D
    0:02:51  261438.6      0.06       7.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  261442.4      0.06       7.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:51  261443.9      0.06       7.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:51  261445.0      0.06       7.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:51  261443.4      0.06       7.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:51  261446.6      0.06       7.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:51  261449.5      0.06       7.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  261452.5      0.06       7.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:51  261454.9      0.06       7.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:51  261456.4      0.06       7.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:51  261459.6      0.06       7.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:51  261462.8      0.06       7.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:52  261464.7      0.06       7.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:52  261470.3      0.06       7.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:52  261473.7      0.05       6.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:52  261474.8      0.05       6.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:52  261476.9      0.05       6.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:52  261483.6      0.05       6.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:52  261486.8      0.05       6.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:52  261488.4      0.05       6.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:52  261493.2      0.05       6.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:52  261493.2      0.05       6.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  261495.0      0.05       6.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:52  261499.0      0.05       6.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  261501.9      0.05       6.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:52  261532.3      0.05       6.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  261606.7      0.05       6.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  261652.2      0.05       6.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[22]/D
    0:02:53  261657.8      0.05       6.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  261661.0      0.05       6.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261662.1      0.05       6.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261666.1      0.05       6.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  261671.9      0.05       6.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261680.7      0.05       6.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261687.1      0.05       6.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261694.3      0.05       6.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261696.1      0.05       6.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261696.9      0.05       6.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261702.2      0.05       6.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261704.9      0.05       6.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261708.1      0.05       6.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:53  261711.8      0.05       6.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:54  261715.8      0.05       6.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:54  261721.4      0.05       6.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:54  261725.1      0.05       6.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:54  261727.2      0.05       6.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:54  261732.3      0.05       6.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  261735.2      0.05       5.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:54  261759.2      0.05       5.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:54  261760.0      0.05       5.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:54  261776.2      0.05       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:54  261778.8      0.05       5.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  261778.6      0.05       5.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:54  261786.3      0.05       5.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:54  261790.3      0.05       5.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:54  261792.1      0.05       5.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:55  261792.9      0.05       5.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:55  261796.1      0.05       5.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:55  261802.0      0.05       5.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:55  261806.2      0.05       5.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:55  261812.4      0.05       5.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:55  261814.2      0.05       5.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:55  261816.3      0.05       5.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:55  261821.1      0.05       5.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  261822.5      0.05       5.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:55  261854.4      0.05       5.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  261856.2      0.04       5.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:55  261860.0      0.04       5.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  261862.1      0.04       5.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:55  261865.8      0.04       5.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  261872.5      0.04       5.3       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:56  261874.1      0.04       5.3       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:56  261874.9      0.04       5.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261879.1      0.04       5.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261882.3      0.04       5.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261883.4      0.04       5.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261883.9      0.04       5.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261889.8      0.04       5.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261892.7      0.04       5.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261896.1      0.04       5.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261900.1      0.04       5.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261902.0      0.04       5.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261905.5      0.04       5.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:56  261907.1      0.04       5.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:57  261908.9      0.04       5.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:57  261911.6      0.04       5.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:57  261914.0      0.04       5.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:57  261913.4      0.04       5.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:57  261918.8      0.04       5.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:57  261922.5      0.04       5.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  261925.7      0.04       5.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  261928.9      0.04       5.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  261930.7      0.04       5.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:57  261937.1      0.04       5.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:57  261939.2      0.04       5.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:57  261942.2      0.04       4.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:57  261942.7      0.04       4.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:58  261946.2      0.04       4.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:58  261948.3      0.04       4.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  261951.7      0.04       4.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:58  261953.1      0.04       4.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:58  261953.9      0.04       4.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:58  261972.8      0.04       4.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:58  261974.4      0.04       4.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:58  261976.7      0.04       4.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  261979.1      0.04       4.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  261995.9      0.04       4.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:58  261995.6      0.04       4.7       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:58  261998.8      0.04       4.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  262000.4      0.04       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:58  262005.7      0.04       4.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:58  262009.2      0.04       4.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:59  262009.2      0.04       4.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:59  262013.2      0.04       4.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  262015.6      0.04       4.5       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  262016.9      0.04       4.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:59  262019.8      0.04       4.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:59  262036.1      0.04       4.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  262037.4      0.04       4.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:59  262038.7      0.04       4.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:59  262040.1      0.04       4.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  262042.2      0.04       4.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  262043.5      0.04       4.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:59  262051.2      0.04       4.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:59  262056.0      0.04       4.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:59  262059.2      0.04       4.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:00  262061.6      0.04       4.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  262062.7      0.04       4.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:00  262064.3      0.04       4.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:03:00  262066.9      0.04       4.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  262068.8      0.04       4.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:03:00  262091.1      0.03       4.1       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:03:00  262093.3      0.03       4.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:00  262097.2      0.03       4.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:00  262098.6      0.03       4.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:03:00  262100.7      0.03       4.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:00  262100.2      0.03       4.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:00  262100.4      0.03       4.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:03:00  262101.8      0.03       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:00  262103.9      0.03       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:00  262105.5      0.03       4.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:01  262104.4      0.03       4.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:03:01  262105.0      0.03       4.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:01  262105.0      0.03       4.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:01  262104.2      0.03       3.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  262107.6      0.03       3.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:01  262107.9      0.03       3.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:01  262109.7      0.03       3.9       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:03:01  262116.4      0.03       3.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  262118.8      0.03       3.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  262119.1      0.03       3.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  262123.0      0.03       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:01  262123.6      0.03       3.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:01  262128.6      0.03       3.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  262128.4      0.03       3.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262131.6      0.03       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262135.0      0.03       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262137.7      0.03       3.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262140.3      0.03       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262141.4      0.03       3.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:03:02  262142.5      0.03       3.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:02  262143.3      0.03       3.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:02  262145.4      0.03       3.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:02  262147.5      0.03       3.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:02  262147.5      0.03       3.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262151.2      0.03       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262157.9      0.03       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262158.4      0.03       3.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262162.7      0.03       3.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262168.0      0.03       3.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:03:02  262183.7      0.03       3.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:03  262189.5      0.03       3.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:03  262189.0      0.03       3.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:03  262190.9      0.03       3.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:03  262197.0      0.03       3.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:03  262199.1      0.03       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:03  262203.9      0.03       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:03  262207.1      0.03       3.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:03:03  262208.7      0.03       3.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:03:03  262225.7      0.03       3.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:03  262230.5      0.03       3.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:03:03  262235.8      0.03       3.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:03  262251.8      0.03       3.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[22]/D
    0:03:03  262254.4      0.03       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262258.7      0.03       3.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262260.6      0.03       3.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262262.2      0.03       3.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262262.7      0.03       3.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262263.2      0.03       3.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:04  262263.8      0.03       3.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262266.4      0.03       3.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262268.5      0.03       3.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262269.6      0.03       3.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262273.9      0.03       3.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262290.1      0.03       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262292.2      0.03       3.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:03:04  262293.0      0.03       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:03:04  262292.8      0.03       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:05  262294.9      0.03       3.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  262297.5      0.03       3.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  262300.2      0.03       3.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  262307.1      0.03       3.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  262308.2      0.03       3.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  262310.3      0.03       3.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  262312.4      0.03       3.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  262313.8      0.03       3.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:03:05  262315.4      0.03       3.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:03:05  262318.6      0.03       2.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  262323.6      0.03       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:05  262325.5      0.03       2.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:05  262327.6      0.03       2.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:05  262329.2      0.03       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:05  262331.6      0.03       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:05  262331.9      0.03       2.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:06  262338.2      0.03       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:06  262341.4      0.03       2.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:03:06  262343.6      0.03       2.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:06  262344.9      0.03       2.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:06  262345.7      0.03       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:06  262349.9      0.03       2.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  262353.1      0.03       2.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:06  262353.1      0.02       2.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:06  262354.7      0.02       2.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:06  262357.1      0.02       2.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:06  262357.4      0.02       2.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:06  262360.1      0.02       2.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:03:06  262364.0      0.02       2.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:06  262363.8      0.02       2.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  262366.7      0.02       2.6       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:03:06  262367.5      0.02       2.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:06  262371.5      0.02       2.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262376.5      0.02       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262380.0      0.02       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262382.1      0.02       2.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262385.3      0.02       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262389.6      0.02       2.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262390.4      0.02       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262392.5      0.02       2.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262395.4      0.02       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262398.6      0.02       2.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262403.7      0.02       2.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  262406.3      0.02       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262412.7      0.02       2.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:07  262416.7      0.02       2.5       0.0                          
    0:03:08  262416.7      0.02       2.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:08  262416.7      0.02       2.5       0.0                          
    0:03:08  262416.7      0.02       2.5       0.0                          
    0:03:14  261602.0      0.02       2.4       0.0                          
    0:03:17  261372.7      0.02       2.4       0.0                          
    0:03:18  261335.4      0.02       2.4       0.0                          
    0:03:19  261333.8      0.02       2.4       0.0                          
    0:03:19  261332.2      0.02       2.4       0.0                          
    0:03:19  261332.2      0.02       2.4       0.0                          
    0:03:20  261334.9      0.02       2.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:20  261380.4      0.02       2.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:21  261397.4      0.02       2.1       0.0                          
    0:03:22  261230.9      0.04       2.4       0.0                          
    0:03:22  261214.7      0.04       2.4       0.0                          
    0:03:22  261214.7      0.04       2.4       0.0                          
    0:03:22  261214.7      0.04       2.4       0.0                          
    0:03:23  261214.7      0.04       2.4       0.0                          
    0:03:23  261214.7      0.04       2.4       0.0                          
    0:03:23  261214.7      0.04       2.4       0.0                          
    0:03:23  261219.4      0.03       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:03:23  261238.1      0.03       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:03:23  261240.7      0.03       2.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:23  261245.2      0.02       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:03:23  261249.5      0.02       2.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:23  261251.9      0.02       2.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:23  261253.5      0.02       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:23  261256.4      0.02       2.2       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:03:24  261259.1      0.02       2.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:24  261264.4      0.02       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:24  261270.8      0.02       2.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:24  261275.6      0.02       2.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:03:24  261277.7      0.02       2.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:24  261277.7      0.02       2.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:24  261278.8      0.02       2.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[22]/D
    0:03:24  261285.7      0.02       2.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:24  261287.0      0.02       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:24  261286.7      0.02       2.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:24  261292.9      0.02       2.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:24  261295.5      0.02       2.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:24  261299.0      0.02       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261300.3      0.02       2.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261301.4      0.02       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261303.0      0.02       2.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261304.6      0.02       2.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:25  261306.4      0.02       2.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261307.2      0.02       2.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261309.4      0.02       2.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261312.5      0.02       1.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261316.0      0.02       1.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261317.6      0.02       1.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261319.7      0.02       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:03:25  261323.4      0.02       1.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:25  261329.6      0.02       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:26  261332.5      0.02       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:03:26  261332.2      0.02       1.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:26  261337.8      0.02       1.8       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:03:26  261342.9      0.02       1.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:26  261345.5      0.02       1.8       0.0                          
    0:03:32  261320.5      0.02       1.8       0.0                          
    0:03:35  261220.0      0.02       1.8       0.0                          
    0:03:35  261109.1      0.02       1.8       0.0                          
    0:03:36  260998.1      0.02       1.8       0.0                          
    0:03:36  260887.2      0.02       1.8       0.0                          
    0:03:37  260774.7      0.02       1.8       0.0                          
    0:03:37  260663.8      0.02       1.8       0.0                          
    0:03:38  260552.8      0.02       1.8       0.0                          
    0:03:38  260441.9      0.02       1.8       0.0                          
    0:03:39  260331.0      0.02       1.8       0.0                          
    0:03:39  260220.1      0.02       1.8       0.0                          
    0:03:40  260109.2      0.02       1.8       0.0                          
    0:03:40  260027.8      0.02       1.8       0.0                          
    0:03:40  259984.9      0.02       1.8       0.0                          
    0:03:40  259942.1      0.02       1.8       0.0                          
    0:03:41  259898.0      0.02       1.8       0.0                          
    0:03:41  259858.1      0.02       1.8       0.0                          
    0:03:41  259826.7      0.02       1.8       0.0                          
    0:03:41  259784.6      0.02       1.8       0.0                          
    0:03:42  259745.5      0.02       1.8       0.0                          
    0:03:42  259700.6      0.02       1.8       0.0                          
    0:03:42  259659.6      0.02       1.8       0.0                          
    0:03:42  259614.7      0.02       1.8       0.0                          
    0:03:43  259570.0      0.02       1.8       0.0                          
    0:03:43  259522.9      0.02       1.8       0.0                          
    0:03:43  259480.6      0.02       1.8       0.0                          
    0:03:43  259441.2      0.02       1.8       0.0                          
    0:03:44  259399.2      0.02       1.8       0.0                          
    0:03:44  259353.5      0.02       1.8       0.0                          
    0:03:44  259264.1      0.02       1.8       0.0                          
    0:03:45  259181.1      0.02       1.8       0.0                          
    0:03:45  259098.1      0.02       1.8       0.0                          
    0:03:46  259015.9      0.02       1.8       0.0                          
    0:03:46  258932.9      0.02       1.8       0.0                          
    0:03:47  258850.7      0.02       1.8       0.0                          
    0:03:47  258767.7      0.02       1.8       0.0                          
    0:03:48  258692.2      0.02       1.8       0.0                          
    0:03:48  258669.0      0.02       1.8       0.0                          
    0:03:48  258649.1      0.02       1.9       0.0                          
    0:03:48  258641.9      0.02       1.9       0.0                          
    0:03:51  258622.2      0.02       1.9       0.0                          
    0:03:51  258618.0      0.02       1.9       0.0                          
    0:03:52  258615.3      0.02       1.9       0.0                          
    0:03:52  258614.8      0.02       1.9       0.0                          
    0:03:52  258611.6      0.02       1.9       0.0                          
    0:03:53  258610.2      0.02       1.9       0.0                          
    0:03:54  258609.5      0.02       1.9       0.0                          
    0:03:55  258607.3      0.02       1.9       0.0                          
    0:03:55  258605.2      0.02       1.9       0.0                          
    0:03:55  258603.6      0.02       1.9       0.0                          
    0:03:57  258601.2      0.02       1.9       0.0                          
    0:03:57  258596.2      0.02       1.9       0.0                          
    0:03:58  258593.0      0.02       1.9       0.0                          
    0:03:59  258540.8      0.02       2.1       0.0                          
    0:03:59  258540.8      0.02       2.1       0.0                          
    0:03:59  258540.8      0.02       2.1       0.0                          
    0:03:59  258540.8      0.02       2.1       0.0                          
    0:03:59  258540.8      0.02       2.1       0.0                          
    0:03:59  258540.8      0.02       2.1       0.0                          
    0:03:59  258550.7      0.02       2.0       0.0 path/genblk1[22].path/path/add_out_reg[23]/D
    0:04:00  258556.0      0.02       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:04:00  258558.4      0.02       2.0       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:04:00  258559.7      0.02       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:04:00  258570.1      0.02       1.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:04:00  258571.4      0.02       1.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:04:00  258575.9      0.02       1.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:04:00  258576.5      0.02       1.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:04:00  258582.1      0.02       1.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:04:00  258583.6      0.02       1.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:04:00  258586.0      0.02       1.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:04:00  258587.9      0.02       1.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:04:00  258589.8      0.02       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:04:02  258589.8      0.02       1.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[24].path/path/reset': 1347 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 30729 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:13:27 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             116364.626697
Buf/Inv area:                     6493.059978
Noncombinational area:          142225.141026
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                258589.767723
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:13:38 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 118.7981 mW   (90%)
  Net Switching Power  =  13.2427 mW   (10%)
                         ---------
Total Dynamic Power    = 132.0408 mW  (100%)

Cell Leakage Power     =   5.3483 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.1374e+05        1.6482e+03        2.4216e+06        1.1780e+05  (  85.75%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.0591e+03        1.1595e+04        2.9267e+06        1.9580e+04  (  14.25%)
--------------------------------------------------------------------------------------------------
Total          1.1879e+05 uW     1.3243e+04 uW     5.3483e+06 nW     1.3738e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:13:39 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[23].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[23].path/path/genblk1.add_in_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[23].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[23].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[23].path/Mat_a_Mem/Mem/U8/Z (TBUF_X2)      0.13       0.21 f
  path/genblk1[23].path/Mat_a_Mem/Mem/data_out[8] (memory_b12_SIZE32_LOGSIZE5_18)
                                                          0.00       0.21 f
  path/genblk1[23].path/Mat_a_Mem/data_out[8] (seqMemory_b12_SIZE32_18)
                                                          0.00       0.21 f
  path/genblk1[23].path/path/in0[8] (mac_b12_g1_9)        0.00       0.21 f
  path/genblk1[23].path/path/mult_21/a[8] (mac_b12_g1_9_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[23].path/path/mult_21/U533/Z (BUF_X1)      0.04       0.25 f
  path/genblk1[23].path/path/mult_21/U543/Z (XOR2_X1)     0.06       0.31 f
  path/genblk1[23].path/path/mult_21/U505/ZN (NAND2_X1)
                                                          0.04       0.35 r
  path/genblk1[23].path/path/mult_21/U482/Z (BUF_X1)      0.04       0.40 r
  path/genblk1[23].path/path/mult_21/U822/ZN (OAI22_X1)
                                                          0.03       0.43 f
  path/genblk1[23].path/path/mult_21/U514/ZN (OR2_X2)     0.06       0.48 f
  path/genblk1[23].path/path/mult_21/U512/ZN (NAND2_X1)
                                                          0.03       0.51 r
  path/genblk1[23].path/path/mult_21/U513/ZN (NAND3_X1)
                                                          0.04       0.55 f
  path/genblk1[23].path/path/mult_21/U164/S (FA_X1)       0.14       0.70 r
  path/genblk1[23].path/path/mult_21/U163/S (FA_X1)       0.11       0.81 f
  path/genblk1[23].path/path/mult_21/U610/ZN (NOR2_X1)
                                                          0.05       0.86 r
  path/genblk1[23].path/path/mult_21/U769/ZN (NOR2_X1)
                                                          0.03       0.89 f
  path/genblk1[23].path/path/mult_21/U739/ZN (AOI21_X1)
                                                          0.04       0.93 r
  path/genblk1[23].path/path/mult_21/U764/ZN (OAI21_X1)
                                                          0.04       0.97 f
  path/genblk1[23].path/path/mult_21/U585/ZN (AOI21_X1)
                                                          0.04       1.01 r
  path/genblk1[23].path/path/mult_21/U771/ZN (OAI21_X1)
                                                          0.03       1.04 f
  path/genblk1[23].path/path/mult_21/U580/ZN (AOI21_X1)
                                                          0.04       1.08 r
  path/genblk1[23].path/path/mult_21/U861/ZN (OAI21_X1)
                                                          0.03       1.12 f
  path/genblk1[23].path/path/mult_21/U6/CO (FA_X1)        0.10       1.21 f
  path/genblk1[23].path/path/mult_21/U555/ZN (NAND2_X1)
                                                          0.04       1.26 r
  path/genblk1[23].path/path/mult_21/U526/ZN (NAND3_X1)
                                                          0.04       1.29 f
  path/genblk1[23].path/path/mult_21/U559/ZN (NAND2_X1)
                                                          0.03       1.32 r
  path/genblk1[23].path/path/mult_21/U489/ZN (AND3_X1)
                                                          0.05       1.37 r
  path/genblk1[23].path/path/mult_21/product[23] (mac_b12_g1_9_DW_mult_tc_1)
                                                          0.00       1.37 r
  path/genblk1[23].path/path/genblk1.add_in_reg[23]/D (DFF_X2)
                                                          0.01       1.38 r
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.39       1.39
  clock network delay (ideal)                             0.00       1.39
  path/genblk1[23].path/path/genblk1.add_in_reg[23]/CK (DFF_X2)
                                                          0.00       1.39 r
  library setup time                                     -0.03       1.36
  data required time                                                 1.36
  --------------------------------------------------------------------------
  data required time                                                 1.36
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
