Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  2 15:35:35 2025
| Host         : SNPOR161 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_to_led_pc_timing_summary_routed.rpt -pb mic_to_led_pc_timing_summary_routed.pb -rpx mic_to_led_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_to_led_pc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  288         
TIMING-18  Warning   Missing input or output delay                              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     69.482        0.000                      0                12085        0.046        0.000                      0                12085       40.410        0.000                       0                  1401  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        69.482        0.000                      0                12085        0.046        0.000                      0                12085       40.410        0.000                       0                  1401  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       69.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.482ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 3.641ns (29.370%)  route 8.756ns (70.630%))
  Logic Levels:           6  (DSP48E1=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.614     5.158    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/Q
                         net (fo=177, routed)         6.351    11.965    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/A2
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.089 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.089    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/OD
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I0_O)      0.241    12.330 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F7.B/O
                         net (fo=1, routed)           0.000    12.330    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/O0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I0_O)      0.098    12.428 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.942    13.370    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.319    13.689 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25/O
                         net (fo=1, routed)           0.000    13.689    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    13.901 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_1/O
                         net (fo=1, routed)           1.461    15.362    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc2[23]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[23]_PCOUT[0])
                                                      2.191    17.553 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0/PCOUT[0]
                         net (fo=1, routed)           0.002    17.555    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_n_153
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.520    88.215    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
                         clock pessimism              0.257    88.472    
                         clock uncertainty           -0.035    88.437    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    87.037    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg
  -------------------------------------------------------------------
                         required time                         87.037    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                 69.482    

Slack (MET) :             69.482ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 3.641ns (29.370%)  route 8.756ns (70.630%))
  Logic Levels:           6  (DSP48E1=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.614     5.158    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/Q
                         net (fo=177, routed)         6.351    11.965    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/A2
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.089 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.089    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/OD
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I0_O)      0.241    12.330 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F7.B/O
                         net (fo=1, routed)           0.000    12.330    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/O0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I0_O)      0.098    12.428 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.942    13.370    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.319    13.689 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25/O
                         net (fo=1, routed)           0.000    13.689    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    13.901 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_1/O
                         net (fo=1, routed)           1.461    15.362    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc2[23]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[23]_PCOUT[10])
                                                      2.191    17.553 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0/PCOUT[10]
                         net (fo=1, routed)           0.002    17.555    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_n_143
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.520    88.215    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
                         clock pessimism              0.257    88.472    
                         clock uncertainty           -0.035    88.437    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    87.037    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg
  -------------------------------------------------------------------
                         required time                         87.037    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                 69.482    

Slack (MET) :             69.482ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 3.641ns (29.370%)  route 8.756ns (70.630%))
  Logic Levels:           6  (DSP48E1=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.614     5.158    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/Q
                         net (fo=177, routed)         6.351    11.965    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/A2
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.089 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.089    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/OD
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I0_O)      0.241    12.330 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F7.B/O
                         net (fo=1, routed)           0.000    12.330    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/O0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I0_O)      0.098    12.428 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.942    13.370    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.319    13.689 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25/O
                         net (fo=1, routed)           0.000    13.689    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    13.901 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_1/O
                         net (fo=1, routed)           1.461    15.362    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc2[23]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[23]_PCOUT[11])
                                                      2.191    17.553 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0/PCOUT[11]
                         net (fo=1, routed)           0.002    17.555    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_n_142
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.520    88.215    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
                         clock pessimism              0.257    88.472    
                         clock uncertainty           -0.035    88.437    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    87.037    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg
  -------------------------------------------------------------------
                         required time                         87.037    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                 69.482    

Slack (MET) :             69.482ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 3.641ns (29.370%)  route 8.756ns (70.630%))
  Logic Levels:           6  (DSP48E1=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.614     5.158    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/Q
                         net (fo=177, routed)         6.351    11.965    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/A2
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.089 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.089    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/OD
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I0_O)      0.241    12.330 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F7.B/O
                         net (fo=1, routed)           0.000    12.330    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/O0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I0_O)      0.098    12.428 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.942    13.370    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.319    13.689 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25/O
                         net (fo=1, routed)           0.000    13.689    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    13.901 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_1/O
                         net (fo=1, routed)           1.461    15.362    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc2[23]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[23]_PCOUT[12])
                                                      2.191    17.553 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0/PCOUT[12]
                         net (fo=1, routed)           0.002    17.555    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_n_141
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.520    88.215    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
                         clock pessimism              0.257    88.472    
                         clock uncertainty           -0.035    88.437    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    87.037    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg
  -------------------------------------------------------------------
                         required time                         87.037    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                 69.482    

Slack (MET) :             69.482ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 3.641ns (29.370%)  route 8.756ns (70.630%))
  Logic Levels:           6  (DSP48E1=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.614     5.158    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/Q
                         net (fo=177, routed)         6.351    11.965    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/A2
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.089 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.089    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/OD
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I0_O)      0.241    12.330 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F7.B/O
                         net (fo=1, routed)           0.000    12.330    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/O0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I0_O)      0.098    12.428 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.942    13.370    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.319    13.689 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25/O
                         net (fo=1, routed)           0.000    13.689    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    13.901 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_1/O
                         net (fo=1, routed)           1.461    15.362    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc2[23]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[23]_PCOUT[13])
                                                      2.191    17.553 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0/PCOUT[13]
                         net (fo=1, routed)           0.002    17.555    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_n_140
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.520    88.215    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
                         clock pessimism              0.257    88.472    
                         clock uncertainty           -0.035    88.437    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    87.037    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg
  -------------------------------------------------------------------
                         required time                         87.037    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                 69.482    

Slack (MET) :             69.482ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 3.641ns (29.370%)  route 8.756ns (70.630%))
  Logic Levels:           6  (DSP48E1=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.614     5.158    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/Q
                         net (fo=177, routed)         6.351    11.965    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/A2
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.089 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.089    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/OD
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I0_O)      0.241    12.330 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F7.B/O
                         net (fo=1, routed)           0.000    12.330    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/O0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I0_O)      0.098    12.428 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.942    13.370    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.319    13.689 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25/O
                         net (fo=1, routed)           0.000    13.689    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    13.901 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_1/O
                         net (fo=1, routed)           1.461    15.362    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc2[23]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[23]_PCOUT[14])
                                                      2.191    17.553 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0/PCOUT[14]
                         net (fo=1, routed)           0.002    17.555    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_n_139
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.520    88.215    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
                         clock pessimism              0.257    88.472    
                         clock uncertainty           -0.035    88.437    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    87.037    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg
  -------------------------------------------------------------------
                         required time                         87.037    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                 69.482    

Slack (MET) :             69.482ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 3.641ns (29.370%)  route 8.756ns (70.630%))
  Logic Levels:           6  (DSP48E1=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.614     5.158    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/Q
                         net (fo=177, routed)         6.351    11.965    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/A2
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.089 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.089    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/OD
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I0_O)      0.241    12.330 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F7.B/O
                         net (fo=1, routed)           0.000    12.330    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/O0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I0_O)      0.098    12.428 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.942    13.370    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.319    13.689 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25/O
                         net (fo=1, routed)           0.000    13.689    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    13.901 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_1/O
                         net (fo=1, routed)           1.461    15.362    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc2[23]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[23]_PCOUT[15])
                                                      2.191    17.553 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0/PCOUT[15]
                         net (fo=1, routed)           0.002    17.555    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_n_138
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.520    88.215    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
                         clock pessimism              0.257    88.472    
                         clock uncertainty           -0.035    88.437    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    87.037    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg
  -------------------------------------------------------------------
                         required time                         87.037    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                 69.482    

Slack (MET) :             69.482ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 3.641ns (29.370%)  route 8.756ns (70.630%))
  Logic Levels:           6  (DSP48E1=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.614     5.158    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/Q
                         net (fo=177, routed)         6.351    11.965    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/A2
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.089 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.089    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/OD
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I0_O)      0.241    12.330 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F7.B/O
                         net (fo=1, routed)           0.000    12.330    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/O0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I0_O)      0.098    12.428 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.942    13.370    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.319    13.689 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25/O
                         net (fo=1, routed)           0.000    13.689    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    13.901 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_1/O
                         net (fo=1, routed)           1.461    15.362    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc2[23]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[23]_PCOUT[16])
                                                      2.191    17.553 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0/PCOUT[16]
                         net (fo=1, routed)           0.002    17.555    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_n_137
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.520    88.215    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
                         clock pessimism              0.257    88.472    
                         clock uncertainty           -0.035    88.437    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    87.037    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg
  -------------------------------------------------------------------
                         required time                         87.037    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                 69.482    

Slack (MET) :             69.482ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 3.641ns (29.370%)  route 8.756ns (70.630%))
  Logic Levels:           6  (DSP48E1=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.614     5.158    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/Q
                         net (fo=177, routed)         6.351    11.965    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/A2
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.089 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.089    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/OD
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I0_O)      0.241    12.330 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F7.B/O
                         net (fo=1, routed)           0.000    12.330    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/O0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I0_O)      0.098    12.428 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.942    13.370    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.319    13.689 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25/O
                         net (fo=1, routed)           0.000    13.689    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    13.901 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_1/O
                         net (fo=1, routed)           1.461    15.362    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc2[23]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[23]_PCOUT[17])
                                                      2.191    17.553 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0/PCOUT[17]
                         net (fo=1, routed)           0.002    17.555    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_n_136
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.520    88.215    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
                         clock pessimism              0.257    88.472    
                         clock uncertainty           -0.035    88.437    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    87.037    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg
  -------------------------------------------------------------------
                         required time                         87.037    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                 69.482    

Slack (MET) :             69.482ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 3.641ns (29.370%)  route 8.756ns (70.630%))
  Logic Levels:           6  (DSP48E1=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.614     5.158    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[2]/Q
                         net (fo=177, routed)         6.351    11.965    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/A2
    SLICE_X2Y42          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.089 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.089    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/OD
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I0_O)      0.241    12.330 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F7.B/O
                         net (fo=1, routed)           0.000    12.330    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/O0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I0_O)      0.098    12.428 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.942    13.370    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_23_23_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.319    13.689 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25/O
                         net (fo=1, routed)           0.000    13.689    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_25_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I0_O)      0.212    13.901 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_i_1/O
                         net (fo=1, routed)           1.461    15.362    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc2[23]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[23]_PCOUT[18])
                                                      2.191    17.553 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0/PCOUT[18]
                         net (fo=1, routed)           0.002    17.555    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc0_n_135
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.520    88.215    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
                         clock pessimism              0.257    88.472    
                         clock uncertainty           -0.035    88.437    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    87.037    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg
  -------------------------------------------------------------------
                         required time                         87.037    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                 69.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.584     1.488    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/Q
                         net (fo=145, routed)         0.158     1.786    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/A3
    SLICE_X6Y81          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.853     2.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/WCLK
    SLICE_X6Y81          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.501    
    SLICE_X6Y81          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.741    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.584     1.488    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/Q
                         net (fo=145, routed)         0.158     1.786    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/A3
    SLICE_X6Y81          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.853     2.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/WCLK
    SLICE_X6Y81          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.501    
    SLICE_X6Y81          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.741    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.584     1.488    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/Q
                         net (fo=145, routed)         0.158     1.786    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/A3
    SLICE_X6Y81          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.853     2.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/WCLK
    SLICE_X6Y81          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.501    
    SLICE_X6Y81          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.741    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.584     1.488    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]/Q
                         net (fo=145, routed)         0.158     1.786    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/A3
    SLICE_X6Y81          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.853     2.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/WCLK
    SLICE_X6Y81          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.501    
    SLICE_X6Y81          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.741    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_768_1023_19_19/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.559     1.463    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/Q
                         net (fo=127, routed)         0.242     1.845    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/A0
    SLICE_X10Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.826     1.976    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/WCLK
    SLICE_X10Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.476    
    SLICE_X10Y66         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.786    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.559     1.463    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/Q
                         net (fo=127, routed)         0.242     1.845    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/A0
    SLICE_X10Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.826     1.976    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/WCLK
    SLICE_X10Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.476    
    SLICE_X10Y66         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.786    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.559     1.463    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/Q
                         net (fo=127, routed)         0.242     1.845    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/A0
    SLICE_X10Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.826     1.976    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/WCLK
    SLICE_X10Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.476    
    SLICE_X10Y66         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.786    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.559     1.463    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__2/Q
                         net (fo=127, routed)         0.242     1.845    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/A0
    SLICE_X10Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.826     1.976    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/WCLK
    SLICE_X10Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.476    
    SLICE_X10Y66         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.786    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_512_767_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.086%)  route 0.298ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.557     1.461    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__3/Q
                         net (fo=150, routed)         0.298     1.900    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/A0
    SLICE_X10Y82         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.825     1.975    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/WCLK
    SLICE_X10Y82         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.496    
    SLICE_X10Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.806    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.086%)  route 0.298ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.557     1.461    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__3/Q
                         net (fo=150, routed)         0.298     1.900    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/A0
    SLICE_X10Y82         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.825     1.975    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/WCLK
    SLICE_X10Y82         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.496    
    SLICE_X10Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.806    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_data_buffer_reg_1792_2047_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         83.330      79.330     XADC_X0Y0      xadc/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y24   <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y24   <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         83.330      81.176     DSP48_X0Y27    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_acc_reg/CLK
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X1Y76    adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X0Y76    adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X0Y74    adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X0Y74    adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X0Y74    adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X12Y72   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X12Y72   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y55    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X12Y72   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X12Y72   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.676ns  (logic 5.106ns (47.829%)  route 5.570ns (52.171%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           3.869     5.343    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.124     5.467 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.701     7.168    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    10.676 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    10.676    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.582ns  (logic 4.967ns (51.834%)  route 4.615ns (48.166%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           4.615     6.089    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.582 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     9.582    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 1.436ns (48.954%)  route 1.497ns (51.046%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.497     1.739    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     2.933 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     2.933    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.465ns  (logic 1.496ns (43.181%)  route 1.969ns (56.819%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.597     1.839    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.372     2.256    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.465 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.465    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.683ns  (logic 3.981ns (59.566%)  route 2.702ns (40.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.618     5.162    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y66          FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDSE (Prop_fdse_C_Q)         0.456     5.618 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.702     8.320    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.844 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.844    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.367ns (64.379%)  route 0.756ns (35.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.588     1.492    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y66          FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDSE (Prop_fdse_C_Q)         0.141     1.633 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           0.756     2.389    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.615 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.615    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.474ns (43.584%)  route 1.908ns (56.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.908     3.383    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X0Y75          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        1.492     4.856    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.242ns (23.662%)  route 0.781ns (76.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           0.781     1.024    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X0Y75          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=1400, routed)        0.847     1.997    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





