// Seed: 800325102
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  assign id_3 = id_2;
  wire id_4 = id_1;
  assign id_4 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output tri id_2,
    output wand id_3,
    output supply0 id_4,
    input tri1 id_5,
    input uwire id_6,
    input uwire id_7,
    output supply0 id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply0 id_12,
    input wor id_13,
    input wire id_14,
    output wand id_15,
    output tri0 id_16,
    input tri0 id_17,
    input uwire id_18,
    input tri id_19,
    input uwire id_20,
    input wor id_21,
    input tri id_22,
    output wand id_23,
    output wor id_24,
    input wire id_25,
    output tri0 id_26,
    input supply0 id_27,
    input uwire id_28,
    output wire id_29,
    input uwire id_30,
    input wor id_31,
    input supply1 id_32,
    input tri0 id_33,
    input wire id_34
);
  uwire id_36 = 1'b0 - id_20;
  wire  id_37;
  assign id_29 = id_28;
  supply0 id_38 = id_20 - 1;
  wand id_39 = id_27, id_40;
  wire id_41;
  assign id_15 = id_25;
  wire id_42;
  wire id_43 = 1;
  wire id_44;
  wire id_45 = id_1;
  assign id_3 = 1;
  id_46(
      .id_0(1), .id_1(1)
  ); module_0();
  assign id_16 = id_22;
  wire id_47, id_48;
endmodule
