
stm32f103_baremetal_ac_energy_meter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ca0  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c54  08007dd0  08007dd0  00017dd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a24  08008a24  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  08008a24  08008a24  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008a24  08008a24  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a24  08008a24  00018a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a28  08008a28  00018a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008a2c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000720  200001e8  08008c10  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000908  08008c10  00020908  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a25d  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f08  00000000  00000000  0002a46a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d8  00000000  00000000  0002c378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005f0  00000000  00000000  0002ca50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013313  00000000  00000000  0002d040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006d84  00000000  00000000  00040353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005bec6  00000000  00000000  000470d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a2f9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ff4  00000000  00000000  000a2ff0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	200001e8 	.word	0x200001e8
 800014c:	00000000 	.word	0x00000000
 8000150:	08007db8 	.word	0x08007db8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	200001ec 	.word	0x200001ec
 800016c:	08007db8 	.word	0x08007db8

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	3c01      	subs	r4, #1
 80002bc:	bf28      	it	cs
 80002be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002c2:	d2e9      	bcs.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__gedf2>:
 800091c:	f04f 3cff 	mov.w	ip, #4294967295
 8000920:	e006      	b.n	8000930 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__ledf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	e002      	b.n	8000930 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__cmpdf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800093c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000946:	d01b      	beq.n	8000980 <__cmpdf2+0x54>
 8000948:	b001      	add	sp, #4
 800094a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800094e:	bf0c      	ite	eq
 8000950:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000954:	ea91 0f03 	teqne	r1, r3
 8000958:	bf02      	ittt	eq
 800095a:	ea90 0f02 	teqeq	r0, r2
 800095e:	2000      	moveq	r0, #0
 8000960:	4770      	bxeq	lr
 8000962:	f110 0f00 	cmn.w	r0, #0
 8000966:	ea91 0f03 	teq	r1, r3
 800096a:	bf58      	it	pl
 800096c:	4299      	cmppl	r1, r3
 800096e:	bf08      	it	eq
 8000970:	4290      	cmpeq	r0, r2
 8000972:	bf2c      	ite	cs
 8000974:	17d8      	asrcs	r0, r3, #31
 8000976:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097a:	f040 0001 	orr.w	r0, r0, #1
 800097e:	4770      	bx	lr
 8000980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d102      	bne.n	8000990 <__cmpdf2+0x64>
 800098a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800098e:	d107      	bne.n	80009a0 <__cmpdf2+0x74>
 8000990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d1d6      	bne.n	8000948 <__cmpdf2+0x1c>
 800099a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800099e:	d0d3      	beq.n	8000948 <__cmpdf2+0x1c>
 80009a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdrcmple>:
 80009a8:	4684      	mov	ip, r0
 80009aa:	4610      	mov	r0, r2
 80009ac:	4662      	mov	r2, ip
 80009ae:	468c      	mov	ip, r1
 80009b0:	4619      	mov	r1, r3
 80009b2:	4663      	mov	r3, ip
 80009b4:	e000      	b.n	80009b8 <__aeabi_cdcmpeq>
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdcmpeq>:
 80009b8:	b501      	push	{r0, lr}
 80009ba:	f7ff ffb7 	bl	800092c <__cmpdf2>
 80009be:	2800      	cmp	r0, #0
 80009c0:	bf48      	it	mi
 80009c2:	f110 0f00 	cmnmi.w	r0, #0
 80009c6:	bd01      	pop	{r0, pc}

080009c8 <__aeabi_dcmpeq>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff fff4 	bl	80009b8 <__aeabi_cdcmpeq>
 80009d0:	bf0c      	ite	eq
 80009d2:	2001      	moveq	r0, #1
 80009d4:	2000      	movne	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmplt>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffea 	bl	80009b8 <__aeabi_cdcmpeq>
 80009e4:	bf34      	ite	cc
 80009e6:	2001      	movcc	r0, #1
 80009e8:	2000      	movcs	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmple>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffe0 	bl	80009b8 <__aeabi_cdcmpeq>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpge>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffce 	bl	80009a8 <__aeabi_cdrcmple>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpgt>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffc4 	bl	80009a8 <__aeabi_cdrcmple>
 8000a20:	bf34      	ite	cc
 8000a22:	2001      	movcc	r0, #1
 8000a24:	2000      	movcs	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmpun>:
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	d102      	bne.n	8000a3c <__aeabi_dcmpun+0x10>
 8000a36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3a:	d10a      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x20>
 8000a46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4a:	d102      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	f04f 0001 	mov.w	r0, #1
 8000a56:	4770      	bx	lr

08000a58 <__aeabi_d2iz>:
 8000a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a60:	d215      	bcs.n	8000a8e <__aeabi_d2iz+0x36>
 8000a62:	d511      	bpl.n	8000a88 <__aeabi_d2iz+0x30>
 8000a64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a6c:	d912      	bls.n	8000a94 <__aeabi_d2iz+0x3c>
 8000a6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	bf18      	it	ne
 8000a84:	4240      	negne	r0, r0
 8000a86:	4770      	bx	lr
 8000a88:	f04f 0000 	mov.w	r0, #0
 8000a8c:	4770      	bx	lr
 8000a8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a92:	d105      	bne.n	8000aa0 <__aeabi_d2iz+0x48>
 8000a94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a98:	bf08      	it	eq
 8000a9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_d2uiz>:
 8000aa8:	004a      	lsls	r2, r1, #1
 8000aaa:	d211      	bcs.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d211      	bcs.n	8000ad6 <__aeabi_d2uiz+0x2e>
 8000ab2:	d50d      	bpl.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d40e      	bmi.n	8000adc <__aeabi_d2uiz+0x34>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	fa23 f002 	lsr.w	r0, r3, r2
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d102      	bne.n	8000ae2 <__aeabi_d2uiz+0x3a>
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	4770      	bx	lr
 8000ae2:	f04f 0000 	mov.w	r0, #0
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_d2f>:
 8000ae8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af0:	bf24      	itt	cs
 8000af2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000af6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000afa:	d90d      	bls.n	8000b18 <__aeabi_d2f+0x30>
 8000afc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b10:	bf08      	it	eq
 8000b12:	f020 0001 	biceq.w	r0, r0, #1
 8000b16:	4770      	bx	lr
 8000b18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b1c:	d121      	bne.n	8000b62 <__aeabi_d2f+0x7a>
 8000b1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b22:	bfbc      	itt	lt
 8000b24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	4770      	bxlt	lr
 8000b2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b32:	f1c2 0218 	rsb	r2, r2, #24
 8000b36:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b42:	bf18      	it	ne
 8000b44:	f040 0001 	orrne.w	r0, r0, #1
 8000b48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b54:	ea40 000c 	orr.w	r0, r0, ip
 8000b58:	fa23 f302 	lsr.w	r3, r3, r2
 8000b5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b60:	e7cc      	b.n	8000afc <__aeabi_d2f+0x14>
 8000b62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b66:	d107      	bne.n	8000b78 <__aeabi_d2f+0x90>
 8000b68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b6c:	bf1e      	ittt	ne
 8000b6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b76:	4770      	bxne	lr
 8000b78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_frsub>:
 8000b88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b8c:	e002      	b.n	8000b94 <__addsf3>
 8000b8e:	bf00      	nop

08000b90 <__aeabi_fsub>:
 8000b90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b94 <__addsf3>:
 8000b94:	0042      	lsls	r2, r0, #1
 8000b96:	bf1f      	itttt	ne
 8000b98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b9c:	ea92 0f03 	teqne	r2, r3
 8000ba0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ba4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba8:	d06a      	beq.n	8000c80 <__addsf3+0xec>
 8000baa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bb2:	bfc1      	itttt	gt
 8000bb4:	18d2      	addgt	r2, r2, r3
 8000bb6:	4041      	eorgt	r1, r0
 8000bb8:	4048      	eorgt	r0, r1
 8000bba:	4041      	eorgt	r1, r0
 8000bbc:	bfb8      	it	lt
 8000bbe:	425b      	neglt	r3, r3
 8000bc0:	2b19      	cmp	r3, #25
 8000bc2:	bf88      	it	hi
 8000bc4:	4770      	bxhi	lr
 8000bc6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bda:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bde:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000be2:	bf18      	it	ne
 8000be4:	4249      	negne	r1, r1
 8000be6:	ea92 0f03 	teq	r2, r3
 8000bea:	d03f      	beq.n	8000c6c <__addsf3+0xd8>
 8000bec:	f1a2 0201 	sub.w	r2, r2, #1
 8000bf0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bf4:	eb10 000c 	adds.w	r0, r0, ip
 8000bf8:	f1c3 0320 	rsb	r3, r3, #32
 8000bfc:	fa01 f103 	lsl.w	r1, r1, r3
 8000c00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c04:	d502      	bpl.n	8000c0c <__addsf3+0x78>
 8000c06:	4249      	negs	r1, r1
 8000c08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c10:	d313      	bcc.n	8000c3a <__addsf3+0xa6>
 8000c12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c16:	d306      	bcc.n	8000c26 <__addsf3+0x92>
 8000c18:	0840      	lsrs	r0, r0, #1
 8000c1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c1e:	f102 0201 	add.w	r2, r2, #1
 8000c22:	2afe      	cmp	r2, #254	; 0xfe
 8000c24:	d251      	bcs.n	8000cca <__addsf3+0x136>
 8000c26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c2e:	bf08      	it	eq
 8000c30:	f020 0001 	biceq.w	r0, r0, #1
 8000c34:	ea40 0003 	orr.w	r0, r0, r3
 8000c38:	4770      	bx	lr
 8000c3a:	0049      	lsls	r1, r1, #1
 8000c3c:	eb40 0000 	adc.w	r0, r0, r0
 8000c40:	3a01      	subs	r2, #1
 8000c42:	bf28      	it	cs
 8000c44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c48:	d2ed      	bcs.n	8000c26 <__addsf3+0x92>
 8000c4a:	fab0 fc80 	clz	ip, r0
 8000c4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c52:	ebb2 020c 	subs.w	r2, r2, ip
 8000c56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c5a:	bfaa      	itet	ge
 8000c5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c60:	4252      	neglt	r2, r2
 8000c62:	4318      	orrge	r0, r3
 8000c64:	bfbc      	itt	lt
 8000c66:	40d0      	lsrlt	r0, r2
 8000c68:	4318      	orrlt	r0, r3
 8000c6a:	4770      	bx	lr
 8000c6c:	f092 0f00 	teq	r2, #0
 8000c70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c74:	bf06      	itte	eq
 8000c76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c7a:	3201      	addeq	r2, #1
 8000c7c:	3b01      	subne	r3, #1
 8000c7e:	e7b5      	b.n	8000bec <__addsf3+0x58>
 8000c80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c88:	bf18      	it	ne
 8000c8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c8e:	d021      	beq.n	8000cd4 <__addsf3+0x140>
 8000c90:	ea92 0f03 	teq	r2, r3
 8000c94:	d004      	beq.n	8000ca0 <__addsf3+0x10c>
 8000c96:	f092 0f00 	teq	r2, #0
 8000c9a:	bf08      	it	eq
 8000c9c:	4608      	moveq	r0, r1
 8000c9e:	4770      	bx	lr
 8000ca0:	ea90 0f01 	teq	r0, r1
 8000ca4:	bf1c      	itt	ne
 8000ca6:	2000      	movne	r0, #0
 8000ca8:	4770      	bxne	lr
 8000caa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cae:	d104      	bne.n	8000cba <__addsf3+0x126>
 8000cb0:	0040      	lsls	r0, r0, #1
 8000cb2:	bf28      	it	cs
 8000cb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cb8:	4770      	bx	lr
 8000cba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cbe:	bf3c      	itt	cc
 8000cc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bxcc	lr
 8000cc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd2:	4770      	bx	lr
 8000cd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cd8:	bf16      	itet	ne
 8000cda:	4608      	movne	r0, r1
 8000cdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ce0:	4601      	movne	r1, r0
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	bf06      	itte	eq
 8000ce6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cea:	ea90 0f01 	teqeq	r0, r1
 8000cee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cf2:	4770      	bx	lr

08000cf4 <__aeabi_ui2f>:
 8000cf4:	f04f 0300 	mov.w	r3, #0
 8000cf8:	e004      	b.n	8000d04 <__aeabi_i2f+0x8>
 8000cfa:	bf00      	nop

08000cfc <__aeabi_i2f>:
 8000cfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d00:	bf48      	it	mi
 8000d02:	4240      	negmi	r0, r0
 8000d04:	ea5f 0c00 	movs.w	ip, r0
 8000d08:	bf08      	it	eq
 8000d0a:	4770      	bxeq	lr
 8000d0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d10:	4601      	mov	r1, r0
 8000d12:	f04f 0000 	mov.w	r0, #0
 8000d16:	e01c      	b.n	8000d52 <__aeabi_l2f+0x2a>

08000d18 <__aeabi_ul2f>:
 8000d18:	ea50 0201 	orrs.w	r2, r0, r1
 8000d1c:	bf08      	it	eq
 8000d1e:	4770      	bxeq	lr
 8000d20:	f04f 0300 	mov.w	r3, #0
 8000d24:	e00a      	b.n	8000d3c <__aeabi_l2f+0x14>
 8000d26:	bf00      	nop

08000d28 <__aeabi_l2f>:
 8000d28:	ea50 0201 	orrs.w	r2, r0, r1
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d34:	d502      	bpl.n	8000d3c <__aeabi_l2f+0x14>
 8000d36:	4240      	negs	r0, r0
 8000d38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3c:	ea5f 0c01 	movs.w	ip, r1
 8000d40:	bf02      	ittt	eq
 8000d42:	4684      	moveq	ip, r0
 8000d44:	4601      	moveq	r1, r0
 8000d46:	2000      	moveq	r0, #0
 8000d48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d4c:	bf08      	it	eq
 8000d4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d56:	fabc f28c 	clz	r2, ip
 8000d5a:	3a08      	subs	r2, #8
 8000d5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d60:	db10      	blt.n	8000d84 <__aeabi_l2f+0x5c>
 8000d62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d66:	4463      	add	r3, ip
 8000d68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d74:	fa20 f202 	lsr.w	r2, r0, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	f020 0001 	biceq.w	r0, r0, #1
 8000d82:	4770      	bx	lr
 8000d84:	f102 0220 	add.w	r2, r2, #32
 8000d88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d8c:	f1c2 0220 	rsb	r2, r2, #32
 8000d90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d94:	fa21 f202 	lsr.w	r2, r1, r2
 8000d98:	eb43 0002 	adc.w	r0, r3, r2
 8000d9c:	bf08      	it	eq
 8000d9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da2:	4770      	bx	lr

08000da4 <__aeabi_fmul>:
 8000da4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000da8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dac:	bf1e      	ittt	ne
 8000dae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000db2:	ea92 0f0c 	teqne	r2, ip
 8000db6:	ea93 0f0c 	teqne	r3, ip
 8000dba:	d06f      	beq.n	8000e9c <__aeabi_fmul+0xf8>
 8000dbc:	441a      	add	r2, r3
 8000dbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000dc2:	0240      	lsls	r0, r0, #9
 8000dc4:	bf18      	it	ne
 8000dc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dca:	d01e      	beq.n	8000e0a <__aeabi_fmul+0x66>
 8000dcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000ddc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000de0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000de4:	bf3e      	ittt	cc
 8000de6:	0049      	lslcc	r1, r1, #1
 8000de8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dec:	005b      	lslcc	r3, r3, #1
 8000dee:	ea40 0001 	orr.w	r0, r0, r1
 8000df2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000df6:	2afd      	cmp	r2, #253	; 0xfd
 8000df8:	d81d      	bhi.n	8000e36 <__aeabi_fmul+0x92>
 8000dfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e02:	bf08      	it	eq
 8000e04:	f020 0001 	biceq.w	r0, r0, #1
 8000e08:	4770      	bx	lr
 8000e0a:	f090 0f00 	teq	r0, #0
 8000e0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e12:	bf08      	it	eq
 8000e14:	0249      	lsleq	r1, r1, #9
 8000e16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e1e:	3a7f      	subs	r2, #127	; 0x7f
 8000e20:	bfc2      	ittt	gt
 8000e22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e2a:	4770      	bxgt	lr
 8000e2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	3a01      	subs	r2, #1
 8000e36:	dc5d      	bgt.n	8000ef4 <__aeabi_fmul+0x150>
 8000e38:	f112 0f19 	cmn.w	r2, #25
 8000e3c:	bfdc      	itt	le
 8000e3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e42:	4770      	bxle	lr
 8000e44:	f1c2 0200 	rsb	r2, r2, #0
 8000e48:	0041      	lsls	r1, r0, #1
 8000e4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e4e:	f1c2 0220 	rsb	r2, r2, #32
 8000e52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e5a:	f140 0000 	adc.w	r0, r0, #0
 8000e5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e62:	bf08      	it	eq
 8000e64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e68:	4770      	bx	lr
 8000e6a:	f092 0f00 	teq	r2, #0
 8000e6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e72:	bf02      	ittt	eq
 8000e74:	0040      	lsleq	r0, r0, #1
 8000e76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e7a:	3a01      	subeq	r2, #1
 8000e7c:	d0f9      	beq.n	8000e72 <__aeabi_fmul+0xce>
 8000e7e:	ea40 000c 	orr.w	r0, r0, ip
 8000e82:	f093 0f00 	teq	r3, #0
 8000e86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0049      	lsleq	r1, r1, #1
 8000e8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e92:	3b01      	subeq	r3, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xe6>
 8000e96:	ea41 010c 	orr.w	r1, r1, ip
 8000e9a:	e78f      	b.n	8000dbc <__aeabi_fmul+0x18>
 8000e9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ea0:	ea92 0f0c 	teq	r2, ip
 8000ea4:	bf18      	it	ne
 8000ea6:	ea93 0f0c 	teqne	r3, ip
 8000eaa:	d00a      	beq.n	8000ec2 <__aeabi_fmul+0x11e>
 8000eac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000eb0:	bf18      	it	ne
 8000eb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eb6:	d1d8      	bne.n	8000e6a <__aeabi_fmul+0xc6>
 8000eb8:	ea80 0001 	eor.w	r0, r0, r1
 8000ebc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	bf17      	itett	ne
 8000ec8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ecc:	4608      	moveq	r0, r1
 8000ece:	f091 0f00 	teqne	r1, #0
 8000ed2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ed6:	d014      	beq.n	8000f02 <__aeabi_fmul+0x15e>
 8000ed8:	ea92 0f0c 	teq	r2, ip
 8000edc:	d101      	bne.n	8000ee2 <__aeabi_fmul+0x13e>
 8000ede:	0242      	lsls	r2, r0, #9
 8000ee0:	d10f      	bne.n	8000f02 <__aeabi_fmul+0x15e>
 8000ee2:	ea93 0f0c 	teq	r3, ip
 8000ee6:	d103      	bne.n	8000ef0 <__aeabi_fmul+0x14c>
 8000ee8:	024b      	lsls	r3, r1, #9
 8000eea:	bf18      	it	ne
 8000eec:	4608      	movne	r0, r1
 8000eee:	d108      	bne.n	8000f02 <__aeabi_fmul+0x15e>
 8000ef0:	ea80 0001 	eor.w	r0, r0, r1
 8000ef4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ef8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f00:	4770      	bx	lr
 8000f02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f0a:	4770      	bx	lr

08000f0c <__aeabi_fdiv>:
 8000f0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f14:	bf1e      	ittt	ne
 8000f16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f1a:	ea92 0f0c 	teqne	r2, ip
 8000f1e:	ea93 0f0c 	teqne	r3, ip
 8000f22:	d069      	beq.n	8000ff8 <__aeabi_fdiv+0xec>
 8000f24:	eba2 0203 	sub.w	r2, r2, r3
 8000f28:	ea80 0c01 	eor.w	ip, r0, r1
 8000f2c:	0249      	lsls	r1, r1, #9
 8000f2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f32:	d037      	beq.n	8000fa4 <__aeabi_fdiv+0x98>
 8000f34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f44:	428b      	cmp	r3, r1
 8000f46:	bf38      	it	cc
 8000f48:	005b      	lslcc	r3, r3, #1
 8000f4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f52:	428b      	cmp	r3, r1
 8000f54:	bf24      	itt	cs
 8000f56:	1a5b      	subcs	r3, r3, r1
 8000f58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f60:	bf24      	itt	cs
 8000f62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f6e:	bf24      	itt	cs
 8000f70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f7c:	bf24      	itt	cs
 8000f7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f86:	011b      	lsls	r3, r3, #4
 8000f88:	bf18      	it	ne
 8000f8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f8e:	d1e0      	bne.n	8000f52 <__aeabi_fdiv+0x46>
 8000f90:	2afd      	cmp	r2, #253	; 0xfd
 8000f92:	f63f af50 	bhi.w	8000e36 <__aeabi_fmul+0x92>
 8000f96:	428b      	cmp	r3, r1
 8000f98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f9c:	bf08      	it	eq
 8000f9e:	f020 0001 	biceq.w	r0, r0, #1
 8000fa2:	4770      	bx	lr
 8000fa4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fa8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fac:	327f      	adds	r2, #127	; 0x7f
 8000fae:	bfc2      	ittt	gt
 8000fb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fb8:	4770      	bxgt	lr
 8000fba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fbe:	f04f 0300 	mov.w	r3, #0
 8000fc2:	3a01      	subs	r2, #1
 8000fc4:	e737      	b.n	8000e36 <__aeabi_fmul+0x92>
 8000fc6:	f092 0f00 	teq	r2, #0
 8000fca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fce:	bf02      	ittt	eq
 8000fd0:	0040      	lsleq	r0, r0, #1
 8000fd2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fd6:	3a01      	subeq	r2, #1
 8000fd8:	d0f9      	beq.n	8000fce <__aeabi_fdiv+0xc2>
 8000fda:	ea40 000c 	orr.w	r0, r0, ip
 8000fde:	f093 0f00 	teq	r3, #0
 8000fe2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0049      	lsleq	r1, r1, #1
 8000fea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fee:	3b01      	subeq	r3, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xda>
 8000ff2:	ea41 010c 	orr.w	r1, r1, ip
 8000ff6:	e795      	b.n	8000f24 <__aeabi_fdiv+0x18>
 8000ff8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ffc:	ea92 0f0c 	teq	r2, ip
 8001000:	d108      	bne.n	8001014 <__aeabi_fdiv+0x108>
 8001002:	0242      	lsls	r2, r0, #9
 8001004:	f47f af7d 	bne.w	8000f02 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	f47f af70 	bne.w	8000ef0 <__aeabi_fmul+0x14c>
 8001010:	4608      	mov	r0, r1
 8001012:	e776      	b.n	8000f02 <__aeabi_fmul+0x15e>
 8001014:	ea93 0f0c 	teq	r3, ip
 8001018:	d104      	bne.n	8001024 <__aeabi_fdiv+0x118>
 800101a:	024b      	lsls	r3, r1, #9
 800101c:	f43f af4c 	beq.w	8000eb8 <__aeabi_fmul+0x114>
 8001020:	4608      	mov	r0, r1
 8001022:	e76e      	b.n	8000f02 <__aeabi_fmul+0x15e>
 8001024:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001028:	bf18      	it	ne
 800102a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800102e:	d1ca      	bne.n	8000fc6 <__aeabi_fdiv+0xba>
 8001030:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001034:	f47f af5c 	bne.w	8000ef0 <__aeabi_fmul+0x14c>
 8001038:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800103c:	f47f af3c 	bne.w	8000eb8 <__aeabi_fmul+0x114>
 8001040:	e75f      	b.n	8000f02 <__aeabi_fmul+0x15e>
 8001042:	bf00      	nop

08001044 <__gesf2>:
 8001044:	f04f 3cff 	mov.w	ip, #4294967295
 8001048:	e006      	b.n	8001058 <__cmpsf2+0x4>
 800104a:	bf00      	nop

0800104c <__lesf2>:
 800104c:	f04f 0c01 	mov.w	ip, #1
 8001050:	e002      	b.n	8001058 <__cmpsf2+0x4>
 8001052:	bf00      	nop

08001054 <__cmpsf2>:
 8001054:	f04f 0c01 	mov.w	ip, #1
 8001058:	f84d cd04 	str.w	ip, [sp, #-4]!
 800105c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001060:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001064:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001068:	bf18      	it	ne
 800106a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800106e:	d011      	beq.n	8001094 <__cmpsf2+0x40>
 8001070:	b001      	add	sp, #4
 8001072:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001076:	bf18      	it	ne
 8001078:	ea90 0f01 	teqne	r0, r1
 800107c:	bf58      	it	pl
 800107e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001082:	bf88      	it	hi
 8001084:	17c8      	asrhi	r0, r1, #31
 8001086:	bf38      	it	cc
 8001088:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800108c:	bf18      	it	ne
 800108e:	f040 0001 	orrne.w	r0, r0, #1
 8001092:	4770      	bx	lr
 8001094:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001098:	d102      	bne.n	80010a0 <__cmpsf2+0x4c>
 800109a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800109e:	d105      	bne.n	80010ac <__cmpsf2+0x58>
 80010a0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010a4:	d1e4      	bne.n	8001070 <__cmpsf2+0x1c>
 80010a6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010aa:	d0e1      	beq.n	8001070 <__cmpsf2+0x1c>
 80010ac:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop

080010b4 <__aeabi_cfrcmple>:
 80010b4:	4684      	mov	ip, r0
 80010b6:	4608      	mov	r0, r1
 80010b8:	4661      	mov	r1, ip
 80010ba:	e7ff      	b.n	80010bc <__aeabi_cfcmpeq>

080010bc <__aeabi_cfcmpeq>:
 80010bc:	b50f      	push	{r0, r1, r2, r3, lr}
 80010be:	f7ff ffc9 	bl	8001054 <__cmpsf2>
 80010c2:	2800      	cmp	r0, #0
 80010c4:	bf48      	it	mi
 80010c6:	f110 0f00 	cmnmi.w	r0, #0
 80010ca:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010cc <__aeabi_fcmpeq>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff fff4 	bl	80010bc <__aeabi_cfcmpeq>
 80010d4:	bf0c      	ite	eq
 80010d6:	2001      	moveq	r0, #1
 80010d8:	2000      	movne	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmplt>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffea 	bl	80010bc <__aeabi_cfcmpeq>
 80010e8:	bf34      	ite	cc
 80010ea:	2001      	movcc	r0, #1
 80010ec:	2000      	movcs	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_fcmple>:
 80010f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f8:	f7ff ffe0 	bl	80010bc <__aeabi_cfcmpeq>
 80010fc:	bf94      	ite	ls
 80010fe:	2001      	movls	r0, #1
 8001100:	2000      	movhi	r0, #0
 8001102:	f85d fb08 	ldr.w	pc, [sp], #8
 8001106:	bf00      	nop

08001108 <__aeabi_fcmpge>:
 8001108:	f84d ed08 	str.w	lr, [sp, #-8]!
 800110c:	f7ff ffd2 	bl	80010b4 <__aeabi_cfrcmple>
 8001110:	bf94      	ite	ls
 8001112:	2001      	movls	r0, #1
 8001114:	2000      	movhi	r0, #0
 8001116:	f85d fb08 	ldr.w	pc, [sp], #8
 800111a:	bf00      	nop

0800111c <__aeabi_fcmpgt>:
 800111c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001120:	f7ff ffc8 	bl	80010b4 <__aeabi_cfrcmple>
 8001124:	bf34      	ite	cc
 8001126:	2001      	movcc	r0, #1
 8001128:	2000      	movcs	r0, #0
 800112a:	f85d fb08 	ldr.w	pc, [sp], #8
 800112e:	bf00      	nop

08001130 <__aeabi_f2uiz>:
 8001130:	0042      	lsls	r2, r0, #1
 8001132:	d20e      	bcs.n	8001152 <__aeabi_f2uiz+0x22>
 8001134:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001138:	d30b      	bcc.n	8001152 <__aeabi_f2uiz+0x22>
 800113a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800113e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001142:	d409      	bmi.n	8001158 <__aeabi_f2uiz+0x28>
 8001144:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001148:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800114c:	fa23 f002 	lsr.w	r0, r3, r2
 8001150:	4770      	bx	lr
 8001152:	f04f 0000 	mov.w	r0, #0
 8001156:	4770      	bx	lr
 8001158:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800115c:	d101      	bne.n	8001162 <__aeabi_f2uiz+0x32>
 800115e:	0242      	lsls	r2, r0, #9
 8001160:	d102      	bne.n	8001168 <__aeabi_f2uiz+0x38>
 8001162:	f04f 30ff 	mov.w	r0, #4294967295
 8001166:	4770      	bx	lr
 8001168:	f04f 0000 	mov.w	r0, #0
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop

08001170 <__aeabi_d2lz>:
 8001170:	b538      	push	{r3, r4, r5, lr}
 8001172:	460c      	mov	r4, r1
 8001174:	4605      	mov	r5, r0
 8001176:	4621      	mov	r1, r4
 8001178:	4628      	mov	r0, r5
 800117a:	2200      	movs	r2, #0
 800117c:	2300      	movs	r3, #0
 800117e:	f7ff fc2d 	bl	80009dc <__aeabi_dcmplt>
 8001182:	b928      	cbnz	r0, 8001190 <__aeabi_d2lz+0x20>
 8001184:	4628      	mov	r0, r5
 8001186:	4621      	mov	r1, r4
 8001188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800118c:	f000 b80a 	b.w	80011a4 <__aeabi_d2ulz>
 8001190:	4628      	mov	r0, r5
 8001192:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001196:	f000 f805 	bl	80011a4 <__aeabi_d2ulz>
 800119a:	4240      	negs	r0, r0
 800119c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a0:	bd38      	pop	{r3, r4, r5, pc}
 80011a2:	bf00      	nop

080011a4 <__aeabi_d2ulz>:
 80011a4:	b5d0      	push	{r4, r6, r7, lr}
 80011a6:	2200      	movs	r2, #0
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <__aeabi_d2ulz+0x34>)
 80011aa:	4606      	mov	r6, r0
 80011ac:	460f      	mov	r7, r1
 80011ae:	f7ff f9a3 	bl	80004f8 <__aeabi_dmul>
 80011b2:	f7ff fc79 	bl	8000aa8 <__aeabi_d2uiz>
 80011b6:	4604      	mov	r4, r0
 80011b8:	f7ff f924 	bl	8000404 <__aeabi_ui2d>
 80011bc:	2200      	movs	r2, #0
 80011be:	4b07      	ldr	r3, [pc, #28]	; (80011dc <__aeabi_d2ulz+0x38>)
 80011c0:	f7ff f99a 	bl	80004f8 <__aeabi_dmul>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4630      	mov	r0, r6
 80011ca:	4639      	mov	r1, r7
 80011cc:	f7fe ffdc 	bl	8000188 <__aeabi_dsub>
 80011d0:	f7ff fc6a 	bl	8000aa8 <__aeabi_d2uiz>
 80011d4:	4621      	mov	r1, r4
 80011d6:	bdd0      	pop	{r4, r6, r7, pc}
 80011d8:	3df00000 	.word	0x3df00000
 80011dc:	41f00000 	.word	0x41f00000

080011e0 <__NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	db0e      	blt.n	8001210 <__NVIC_GetActive+0x30>
  {
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80011f2:	4a0a      	ldr	r2, [pc, #40]	; (800121c <__NVIC_GetActive+0x3c>)
 80011f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f8:	095b      	lsrs	r3, r3, #5
 80011fa:	3380      	adds	r3, #128	; 0x80
 80011fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	f003 031f 	and.w	r3, r3, #31
 8001206:	fa22 f303 	lsr.w	r3, r2, r3
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	e000      	b.n	8001212 <__NVIC_GetActive+0x32>
  }
  else
  {
    return(0U);
 8001210:	2300      	movs	r3, #0
  }
}
 8001212:	4618      	mov	r0, r3
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr
 800121c:	e000e100 	.word	0xe000e100

08001220 <USART2_IRQHandler>:
	_Bool gb_RX_Buffer_Overflow_UART2; // This flag is set on USART Receiver // buffer overflow
	char gb_rx_byte;
	char gb_RX_DATA_UART2[gb_RX_BUFFER_SIZE_UART2];

void USART2_IRQHandler(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
	//  GB_UART_TxChar2('k');
	  if((__NVIC_GetActive(USART2_IRQn)) == 1)
 8001224:	2026      	movs	r0, #38	; 0x26
 8001226:	f7ff ffdb 	bl	80011e0 <__NVIC_GetActive>
 800122a:	4603      	mov	r3, r0
 800122c:	2b01      	cmp	r3, #1
 800122e:	d121      	bne.n	8001274 <USART2_IRQHandler+0x54>
    //check if we are here because of RXNE interrupt
         if (USART2->SR & USART_SR_RXNE) //if RX is not empty
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <USART2_IRQHandler+0x58>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 0320 	and.w	r3, r3, #32
 8001238:	2b00      	cmp	r3, #0
 800123a:	d01b      	beq.n	8001274 <USART2_IRQHandler+0x54>
                {
                      gb_rx_byte = USART2->DR; //fetch the data received
 800123c:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <USART2_IRQHandler+0x58>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	b2da      	uxtb	r2, r3
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <USART2_IRQHandler+0x5c>)
 8001244:	701a      	strb	r2, [r3, #0]
                      gb_Rx_Buffer_UART2[gb_RX_Wr_Index_UART2]= gb_rx_byte;   /* put received char in buffer */
 8001246:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <USART2_IRQHandler+0x60>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	461a      	mov	r2, r3
 800124c:	4b0b      	ldr	r3, [pc, #44]	; (800127c <USART2_IRQHandler+0x5c>)
 800124e:	7819      	ldrb	r1, [r3, #0]
 8001250:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <USART2_IRQHandler+0x64>)
 8001252:	5499      	strb	r1, [r3, r2]
  		              if(++gb_RX_Wr_Index_UART2 > gb_RX_BUFFER_SIZE_UART2)
 8001254:	4b0a      	ldr	r3, [pc, #40]	; (8001280 <USART2_IRQHandler+0x60>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	3301      	adds	r3, #1
 800125a:	b2da      	uxtb	r2, r3
 800125c:	4b08      	ldr	r3, [pc, #32]	; (8001280 <USART2_IRQHandler+0x60>)
 800125e:	701a      	strb	r2, [r3, #0]
  		              gb_RX_Wr_Index_UART2 = 0;
  		              if(++gb_RX_Counter_UART2 > gb_RX_BUFFER_SIZE_UART2) /* keep a character count */
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <USART2_IRQHandler+0x68>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	3301      	adds	r3, #1
 8001266:	b2da      	uxtb	r2, r3
 8001268:	4b07      	ldr	r3, [pc, #28]	; (8001288 <USART2_IRQHandler+0x68>)
 800126a:	701a      	strb	r2, [r3, #0]
  		                   {
  			                    /* overflow check.. */
  			                    gb_RX_Counter_UART2 = gb_RX_BUFFER_SIZE_UART2; /* if too many chars came */
  			                  //  gb_RX_Buffer_Overflow_UART2 = 1;            /* in before they could be used */
  			                }                                          /* that could cause an error!! */
  			          gb_RX_No_of_byte_UART2=gb_RX_Counter_UART2 ;
 800126c:	4b06      	ldr	r3, [pc, #24]	; (8001288 <USART2_IRQHandler+0x68>)
 800126e:	781a      	ldrb	r2, [r3, #0]
 8001270:	4b06      	ldr	r3, [pc, #24]	; (800128c <USART2_IRQHandler+0x6c>)
 8001272:	701a      	strb	r2, [r3, #0]

  			          //printf("%d",gb_rx_byte);

                 }

}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40004400 	.word	0x40004400
 800127c:	20000877 	.word	0x20000877
 8001280:	20000204 	.word	0x20000204
 8001284:	20000778 	.word	0x20000778
 8001288:	20000206 	.word	0x20000206
 800128c:	20000207 	.word	0x20000207

08001290 <GB_getchar_UART2>:


/***********Niche Ring Buffer Functions *****/
/****reading from Interrupted Ring Buffer*/
char  GB_getchar_UART2()             // <--->   Serial.read()
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
	char gb_c;
	gb_c = gb_Rx_Buffer_UART2[gb_RX_Rd_Index_UART2]; /* get one from the buffer..*/
 8001296:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <GB_getchar_UART2+0x40>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	461a      	mov	r2, r3
 800129c:	4b0d      	ldr	r3, [pc, #52]	; (80012d4 <GB_getchar_UART2+0x44>)
 800129e:	5c9b      	ldrb	r3, [r3, r2]
 80012a0:	71fb      	strb	r3, [r7, #7]
	if(++gb_RX_Rd_Index_UART2 > gb_RX_BUFFER_SIZE_UART2) /* wrap the pointer */
 80012a2:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <GB_getchar_UART2+0x40>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	3301      	adds	r3, #1
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <GB_getchar_UART2+0x40>)
 80012ac:	701a      	strb	r2, [r3, #0]
	gb_RX_Rd_Index_UART2 = 0;
	if(gb_RX_Counter_UART2)
 80012ae:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <GB_getchar_UART2+0x48>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d005      	beq.n	80012c2 <GB_getchar_UART2+0x32>
	gb_RX_Counter_UART2--; /* keep a count (buffer size) */
 80012b6:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <GB_getchar_UART2+0x48>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	3b01      	subs	r3, #1
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <GB_getchar_UART2+0x48>)
 80012c0:	701a      	strb	r2, [r3, #0]
	//GB_UART_TxChar1(gb_c);
	return gb_c ;//return char *
 80012c2:	79fb      	ldrb	r3, [r7, #7]
	//printString0("n \n ");
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	20000205 	.word	0x20000205
 80012d4:	20000778 	.word	0x20000778
 80012d8:	20000206 	.word	0x20000206

080012dc <GB_search_buffer>:

}


char* GB_search_buffer(const char* gb_search)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	char* gb_p;
	int gb_bufferlen = strlen((const char * )gb_RX_DATA_UART2);
 80012e4:	4808      	ldr	r0, [pc, #32]	; (8001308 <GB_search_buffer+0x2c>)
 80012e6:	f7fe ff43 	bl	8000170 <strlen>
 80012ea:	4603      	mov	r3, r0
 80012ec:	60bb      	str	r3, [r7, #8]
	if(gb_bufferlen < gb_RX_BUFFER_SIZE_UART2)
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	2bfe      	cmp	r3, #254	; 0xfe
 80012f2:	dc04      	bgt.n	80012fe <GB_search_buffer+0x22>
	gb_p= strstr ((const char *)gb_RX_DATA_UART2,gb_search);
 80012f4:	6879      	ldr	r1, [r7, #4]
 80012f6:	4804      	ldr	r0, [pc, #16]	; (8001308 <GB_search_buffer+0x2c>)
 80012f8:	f002 ffe6 	bl	80042c8 <strstr>
 80012fc:	60f8      	str	r0, [r7, #12]
	//printString0(p);
	return (gb_p);
 80012fe:	68fb      	ldr	r3, [r7, #12]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3710      	adds	r7, #16
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000678 	.word	0x20000678

0800130c <GB_send_command>:
void GB_send_command(const char * gb_command)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	GB_printString2(gb_command);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f000 fc4f 	bl	8001bb8 <GB_printString2>

}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <GB_RFR_UART2>:

int GB_RFR_UART2(const char * gb_rsp,unsigned int gb_timeout)
{
 8001324:	b590      	push	{r4, r7, lr}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
	unsigned long gb_timeIn = GB_millis();	// Timestamp coming into function
 800132e:	f000 fabf 	bl	80018b0 <GB_millis>
 8001332:	60b8      	str	r0, [r7, #8]
	uint8_t gb_received = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	73fb      	strb	r3, [r7, #15]
	memset(gb_RX_DATA_UART2, '\0',gb_RX_BUFFER_SIZE_UART2);
 8001338:	22ff      	movs	r2, #255	; 0xff
 800133a:	2100      	movs	r1, #0
 800133c:	4815      	ldr	r0, [pc, #84]	; (8001394 <GB_RFR_UART2+0x70>)
 800133e:	f002 f905 	bl	800354c <memset>
	//printString0(" Number of characters received : ");
	//decimel0(RX_No_of_byte_UART1);
	//printString0("\n");

	while (GB_millis() - gb_timeIn < gb_timeout) // While we haven't timed out
 8001342:	e015      	b.n	8001370 <GB_RFR_UART2+0x4c>
	{
		//printString0("k\n");
		if(gb_RX_Counter_UART2)
 8001344:	4b14      	ldr	r3, [pc, #80]	; (8001398 <GB_RFR_UART2+0x74>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d011      	beq.n	8001370 <GB_RFR_UART2+0x4c>
		{
			gb_RX_DATA_UART2[gb_received]= GB_getchar_UART2();
 800134c:	7bfc      	ldrb	r4, [r7, #15]
 800134e:	f7ff ff9f 	bl	8001290 <GB_getchar_UART2>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b0f      	ldr	r3, [pc, #60]	; (8001394 <GB_RFR_UART2+0x70>)
 8001358:	551a      	strb	r2, [r3, r4]
			//decimel0(received);
			//printString0(" ");
			//UART_TxChar0(RX_DATA_UART1[received]);
			//printString0("\n");
			gb_received++;
 800135a:	7bfb      	ldrb	r3, [r7, #15]
 800135c:	3301      	adds	r3, #1
 800135e:	73fb      	strb	r3, [r7, #15]
			if(GB_search_buffer(gb_rsp)) return 1;
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ffbb 	bl	80012dc <GB_search_buffer>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <GB_RFR_UART2+0x4c>
 800136c:	2301      	movs	r3, #1
 800136e:	e00d      	b.n	800138c <GB_RFR_UART2+0x68>
	while (GB_millis() - gb_timeIn < gb_timeout) // While we haven't timed out
 8001370:	f000 fa9e 	bl	80018b0 <GB_millis>
 8001374:	4602      	mov	r2, r0
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	429a      	cmp	r2, r3
 800137e:	d8e1      	bhi.n	8001344 <GB_RFR_UART2+0x20>

		}
	}

	//printString0(RX_DATA_UART1);
	if (gb_received > 0) // If we received any characters
 8001380:	7bfb      	ldrb	r3, [r7, #15]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <GB_RFR_UART2+0x66>
	return 0; // Return unkown response error code
 8001386:	2300      	movs	r3, #0
 8001388:	e000      	b.n	800138c <GB_RFR_UART2+0x68>
	else // If we haven't received any characters
	return 2; // Return the timeout error code
 800138a:	2302      	movs	r3, #2

}
 800138c:	4618      	mov	r0, r3
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	bd90      	pop	{r4, r7, pc}
 8001394:	20000678 	.word	0x20000678
 8001398:	20000206 	.word	0x20000206

0800139c <GB_esp8266_getmode>:
//Command ESP initialise functions in both client and webserver

int gb_CWMODE=0;

void GB_esp8266_getmode()
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
	GB_send_command("AT+CWMODE?\r\n");
 80013a2:	481a      	ldr	r0, [pc, #104]	; (800140c <GB_esp8266_getmode+0x70>)
 80013a4:	f7ff ffb2 	bl	800130c <GB_send_command>
	int gb_rsp = GB_RFR_UART2("OK", 1000);
 80013a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013ac:	4818      	ldr	r0, [pc, #96]	; (8001410 <GB_esp8266_getmode+0x74>)
 80013ae:	f7ff ffb9 	bl	8001324 <GB_RFR_UART2>
 80013b2:	60f8      	str	r0, [r7, #12]
	//printString0(RX_DATA_UART1);
	if(gb_rsp==1)
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d123      	bne.n	8001402 <GB_esp8266_getmode+0x66>
	{
		//printString0(RX_DATA_UART1);
		//printString0("command is successfully send\n");
		char * gb_p = strchr(gb_RX_DATA_UART2, ':');
 80013ba:	213a      	movs	r1, #58	; 0x3a
 80013bc:	4815      	ldr	r0, [pc, #84]	; (8001414 <GB_esp8266_getmode+0x78>)
 80013be:	f002 ff63 	bl	8004288 <strchr>
 80013c2:	60b8      	str	r0, [r7, #8]
		if(gb_p!=NULL)
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d01b      	beq.n	8001402 <GB_esp8266_getmode+0x66>
		{
			char gb_mode = *(gb_p+1);
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	785b      	ldrb	r3, [r3, #1]
 80013ce:	71fb      	strb	r3, [r7, #7]
			gb_CWMODE= gb_mode-48;
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	3b30      	subs	r3, #48	; 0x30
 80013d4:	4a10      	ldr	r2, [pc, #64]	; (8001418 <GB_esp8266_getmode+0x7c>)
 80013d6:	6013      	str	r3, [r2, #0]
			if(gb_CWMODE==1) GB_printString1("Station mode selected\n");
 80013d8:	4b0f      	ldr	r3, [pc, #60]	; (8001418 <GB_esp8266_getmode+0x7c>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d102      	bne.n	80013e6 <GB_esp8266_getmode+0x4a>
 80013e0:	480e      	ldr	r0, [pc, #56]	; (800141c <GB_esp8266_getmode+0x80>)
 80013e2:	f000 fafb 	bl	80019dc <GB_printString1>
			if(gb_CWMODE==2) GB_printString1("SoftAP mode selected\n");
 80013e6:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <GB_esp8266_getmode+0x7c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d102      	bne.n	80013f4 <GB_esp8266_getmode+0x58>
 80013ee:	480c      	ldr	r0, [pc, #48]	; (8001420 <GB_esp8266_getmode+0x84>)
 80013f0:	f000 faf4 	bl	80019dc <GB_printString1>
			if(gb_CWMODE==3) GB_printString1("SoftAP+Station mode selected\n");
 80013f4:	4b08      	ldr	r3, [pc, #32]	; (8001418 <GB_esp8266_getmode+0x7c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b03      	cmp	r3, #3
 80013fa:	d102      	bne.n	8001402 <GB_esp8266_getmode+0x66>
 80013fc:	4809      	ldr	r0, [pc, #36]	; (8001424 <GB_esp8266_getmode+0x88>)
 80013fe:	f000 faed 	bl	80019dc <GB_printString1>
	{
		//printString0("Error in receiving command (check the command) or timeout has happened\n");
		//esp8266_rst();
		//GB_printString1(gb_RX_DATA_UART2);
	}
}
 8001402:	bf00      	nop
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	08007df8 	.word	0x08007df8
 8001410:	08007e08 	.word	0x08007e08
 8001414:	20000678 	.word	0x20000678
 8001418:	20000208 	.word	0x20000208
 800141c:	08007e0c 	.word	0x08007e0c
 8001420:	08007e24 	.word	0x08007e24
 8001424:	08007e3c 	.word	0x08007e3c

08001428 <GB_esp8266_connectiontype>:
void GB_esp8266_connectiontype()
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
	GB_send_command("AT+CIPMUX?\r\n");
 800142e:	4817      	ldr	r0, [pc, #92]	; (800148c <GB_esp8266_connectiontype+0x64>)
 8001430:	f7ff ff6c 	bl	800130c <GB_send_command>
	int gb_rsp = GB_RFR_UART2("OK", 1000);
 8001434:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001438:	4815      	ldr	r0, [pc, #84]	; (8001490 <GB_esp8266_connectiontype+0x68>)
 800143a:	f7ff ff73 	bl	8001324 <GB_RFR_UART2>
 800143e:	60f8      	str	r0, [r7, #12]
	if(gb_rsp==1)
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d11a      	bne.n	800147c <GB_esp8266_connectiontype+0x54>
	{
		// printString0("command is successfully send\n");
		char * gb_p = strchr(gb_RX_DATA_UART2, ':');
 8001446:	213a      	movs	r1, #58	; 0x3a
 8001448:	4812      	ldr	r0, [pc, #72]	; (8001494 <GB_esp8266_connectiontype+0x6c>)
 800144a:	f002 ff1d 	bl	8004288 <strchr>
 800144e:	60b8      	str	r0, [r7, #8]
		if(gb_p!=NULL)
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d015      	beq.n	8001482 <GB_esp8266_connectiontype+0x5a>
		{
			char gb_mode = *(gb_p+1);
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	785b      	ldrb	r3, [r3, #1]
 800145a:	71fb      	strb	r3, [r7, #7]
			int gb_num = gb_mode-48;
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	3b30      	subs	r3, #48	; 0x30
 8001460:	603b      	str	r3, [r7, #0]
			if(gb_num==0) GB_printString1("Single connection - configured as client\n");
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d102      	bne.n	800146e <GB_esp8266_connectiontype+0x46>
 8001468:	480b      	ldr	r0, [pc, #44]	; (8001498 <GB_esp8266_connectiontype+0x70>)
 800146a:	f000 fab7 	bl	80019dc <GB_printString1>
			if(gb_num==1) GB_printString1("multiple connection - configured as server\n");
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d106      	bne.n	8001482 <GB_esp8266_connectiontype+0x5a>
 8001474:	4809      	ldr	r0, [pc, #36]	; (800149c <GB_esp8266_connectiontype+0x74>)
 8001476:	f000 fab1 	bl	80019dc <GB_printString1>
	else
	{
		// printString0("Error in receiving response (check the command) or timeout has happened\n");
		GB_printString1(gb_RX_DATA_UART2);
	}
}
 800147a:	e002      	b.n	8001482 <GB_esp8266_connectiontype+0x5a>
		GB_printString1(gb_RX_DATA_UART2);
 800147c:	4805      	ldr	r0, [pc, #20]	; (8001494 <GB_esp8266_connectiontype+0x6c>)
 800147e:	f000 faad 	bl	80019dc <GB_printString1>
}
 8001482:	bf00      	nop
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	08007e5c 	.word	0x08007e5c
 8001490:	08007e08 	.word	0x08007e08
 8001494:	20000678 	.word	0x20000678
 8001498:	08007e6c 	.word	0x08007e6c
 800149c:	08007e98 	.word	0x08007e98

080014a0 <GB_esp8266_getAP>:
void GB_esp8266_getAP()
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
	char gb_ssid[20];
	GB_send_command("AT+CWJAP?\r\n");
 80014a6:	4820      	ldr	r0, [pc, #128]	; (8001528 <GB_esp8266_getAP+0x88>)
 80014a8:	f7ff ff30 	bl	800130c <GB_send_command>
	int gb_rsp = GB_RFR_UART2("OK", 1000);
 80014ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80014b0:	481e      	ldr	r0, [pc, #120]	; (800152c <GB_esp8266_getAP+0x8c>)
 80014b2:	f7ff ff37 	bl	8001324 <GB_RFR_UART2>
 80014b6:	61f8      	str	r0, [r7, #28]
	if(gb_rsp==1)
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d12d      	bne.n	800151a <GB_esp8266_getAP+0x7a>
	{

		if (strstr(gb_RX_DATA_UART2, "No AP") != NULL)   GB_printString1("No AP is connected\n");
 80014be:	491c      	ldr	r1, [pc, #112]	; (8001530 <GB_esp8266_getAP+0x90>)
 80014c0:	481c      	ldr	r0, [pc, #112]	; (8001534 <GB_esp8266_getAP+0x94>)
 80014c2:	f002 ff01 	bl	80042c8 <strstr>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d002      	beq.n	80014d2 <GB_esp8266_getAP+0x32>
 80014cc:	481a      	ldr	r0, [pc, #104]	; (8001538 <GB_esp8266_getAP+0x98>)
 80014ce:	f000 fa85 	bl	80019dc <GB_printString1>
		char * gb_p = strstr(gb_RX_DATA_UART2,"+CWJAP:");
 80014d2:	491a      	ldr	r1, [pc, #104]	; (800153c <GB_esp8266_getAP+0x9c>)
 80014d4:	4817      	ldr	r0, [pc, #92]	; (8001534 <GB_esp8266_getAP+0x94>)
 80014d6:	f002 fef7 	bl	80042c8 <strstr>
 80014da:	61b8      	str	r0, [r7, #24]
		if(gb_p!=NULL)
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d01e      	beq.n	8001520 <GB_esp8266_getAP+0x80>
		{
			gb_p +=  strlen("+CWJAP") +2;
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	3308      	adds	r3, #8
 80014e6:	61bb      	str	r3, [r7, #24]
			char * gb_q=strchr(gb_p,'"');
 80014e8:	2122      	movs	r1, #34	; 0x22
 80014ea:	69b8      	ldr	r0, [r7, #24]
 80014ec:	f002 fecc 	bl	8004288 <strchr>
 80014f0:	6178      	str	r0, [r7, #20]
			strncpy(gb_ssid,gb_p,gb_q-gb_p);
 80014f2:	697a      	ldr	r2, [r7, #20]
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	461a      	mov	r2, r3
 80014fa:	463b      	mov	r3, r7
 80014fc:	69b9      	ldr	r1, [r7, #24]
 80014fe:	4618      	mov	r0, r3
 8001500:	f002 fecf 	bl	80042a2 <strncpy>
			GB_printString1("Connected to Wifi:");
 8001504:	480e      	ldr	r0, [pc, #56]	; (8001540 <GB_esp8266_getAP+0xa0>)
 8001506:	f000 fa69 	bl	80019dc <GB_printString1>
			GB_printString1(gb_ssid);
 800150a:	463b      	mov	r3, r7
 800150c:	4618      	mov	r0, r3
 800150e:	f000 fa65 	bl	80019dc <GB_printString1>
			GB_printString1("\n");
 8001512:	480c      	ldr	r0, [pc, #48]	; (8001544 <GB_esp8266_getAP+0xa4>)
 8001514:	f000 fa62 	bl	80019dc <GB_printString1>
	{
		//printString0("Error in receiving response (check the command ) or timeout has happened\n");
		GB_printString1(gb_RX_DATA_UART2);
	}

}
 8001518:	e002      	b.n	8001520 <GB_esp8266_getAP+0x80>
		GB_printString1(gb_RX_DATA_UART2);
 800151a:	4806      	ldr	r0, [pc, #24]	; (8001534 <GB_esp8266_getAP+0x94>)
 800151c:	f000 fa5e 	bl	80019dc <GB_printString1>
}
 8001520:	bf00      	nop
 8001522:	3720      	adds	r7, #32
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	08007ec4 	.word	0x08007ec4
 800152c:	08007e08 	.word	0x08007e08
 8001530:	08007ed0 	.word	0x08007ed0
 8001534:	20000678 	.word	0x20000678
 8001538:	08007ed8 	.word	0x08007ed8
 800153c:	08007eec 	.word	0x08007eec
 8001540:	08007ef4 	.word	0x08007ef4
 8001544:	08007df4 	.word	0x08007df4

08001548 <GB_esp8266_setAP>:
void GB_esp8266_setAP(const char * gb_ssid, const char * gb_pass)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b090      	sub	sp, #64	; 0x40
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
	char gb_setAP[40];
	sprintf(gb_setAP,"AT+CWJAP=\"%s\",\"%s\"\r\n",gb_ssid,gb_pass);
 8001552:	f107 0008 	add.w	r0, r7, #8
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	4929      	ldr	r1, [pc, #164]	; (8001600 <GB_esp8266_setAP+0xb8>)
 800155c:	f002 fe74 	bl	8004248 <siprintf>


	GB_send_command(gb_setAP);
 8001560:	f107 0308 	add.w	r3, r7, #8
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff fed1 	bl	800130c <GB_send_command>
	int gb_rsp = GB_RFR_UART2("OK",16000);
 800156a:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 800156e:	4825      	ldr	r0, [pc, #148]	; (8001604 <GB_esp8266_setAP+0xbc>)
 8001570:	f7ff fed8 	bl	8001324 <GB_RFR_UART2>
 8001574:	63f8      	str	r0, [r7, #60]	; 0x3c


	if(gb_rsp==1)
 8001576:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001578:	2b01      	cmp	r3, #1
 800157a:	d109      	bne.n	8001590 <GB_esp8266_setAP+0x48>
	{

		GB_printString1("WiFi is  connected to :");
 800157c:	4822      	ldr	r0, [pc, #136]	; (8001608 <GB_esp8266_setAP+0xc0>)
 800157e:	f000 fa2d 	bl	80019dc <GB_printString1>
		GB_printString1(gb_ssid);
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f000 fa2a 	bl	80019dc <GB_printString1>
		GB_printString1("\n");
 8001588:	4820      	ldr	r0, [pc, #128]	; (800160c <GB_esp8266_setAP+0xc4>)
 800158a:	f000 fa27 	bl	80019dc <GB_printString1>
			if(gb_num==2) GB_printString1("Wrong password \n");
			if(gb_num==3) GB_printString1("cannot find the target AP\n");
			if(gb_num==4) GB_printString1("connection failed \n");
		}
	}
}
 800158e:	e033      	b.n	80015f8 <GB_esp8266_setAP+0xb0>
		GB_printString1("Error in connecting to :");
 8001590:	481f      	ldr	r0, [pc, #124]	; (8001610 <GB_esp8266_setAP+0xc8>)
 8001592:	f000 fa23 	bl	80019dc <GB_printString1>
		GB_printString1(gb_ssid);
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f000 fa20 	bl	80019dc <GB_printString1>
		GB_printString1("\n");
 800159c:	481b      	ldr	r0, [pc, #108]	; (800160c <GB_esp8266_setAP+0xc4>)
 800159e:	f000 fa1d 	bl	80019dc <GB_printString1>
		char * gb_p = strstr(gb_RX_DATA_UART2,"+CWJAP:");
 80015a2:	491c      	ldr	r1, [pc, #112]	; (8001614 <GB_esp8266_setAP+0xcc>)
 80015a4:	481c      	ldr	r0, [pc, #112]	; (8001618 <GB_esp8266_setAP+0xd0>)
 80015a6:	f002 fe8f 	bl	80042c8 <strstr>
 80015aa:	63b8      	str	r0, [r7, #56]	; 0x38
		if(gb_p!=NULL)
 80015ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d022      	beq.n	80015f8 <GB_esp8266_setAP+0xb0>
			gb_p+= strlen("+CWJAP:");
 80015b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015b4:	3307      	adds	r3, #7
 80015b6:	63bb      	str	r3, [r7, #56]	; 0x38
			char gb_error_code = *gb_p;
 80015b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			int gb_num = gb_error_code-48;
 80015c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80015c4:	3b30      	subs	r3, #48	; 0x30
 80015c6:	633b      	str	r3, [r7, #48]	; 0x30
			if(gb_num==1) GB_printString1("Connection timeout \n");
 80015c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d102      	bne.n	80015d4 <GB_esp8266_setAP+0x8c>
 80015ce:	4813      	ldr	r0, [pc, #76]	; (800161c <GB_esp8266_setAP+0xd4>)
 80015d0:	f000 fa04 	bl	80019dc <GB_printString1>
			if(gb_num==2) GB_printString1("Wrong password \n");
 80015d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d102      	bne.n	80015e0 <GB_esp8266_setAP+0x98>
 80015da:	4811      	ldr	r0, [pc, #68]	; (8001620 <GB_esp8266_setAP+0xd8>)
 80015dc:	f000 f9fe 	bl	80019dc <GB_printString1>
			if(gb_num==3) GB_printString1("cannot find the target AP\n");
 80015e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015e2:	2b03      	cmp	r3, #3
 80015e4:	d102      	bne.n	80015ec <GB_esp8266_setAP+0xa4>
 80015e6:	480f      	ldr	r0, [pc, #60]	; (8001624 <GB_esp8266_setAP+0xdc>)
 80015e8:	f000 f9f8 	bl	80019dc <GB_printString1>
			if(gb_num==4) GB_printString1("connection failed \n");
 80015ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015ee:	2b04      	cmp	r3, #4
 80015f0:	d102      	bne.n	80015f8 <GB_esp8266_setAP+0xb0>
 80015f2:	480d      	ldr	r0, [pc, #52]	; (8001628 <GB_esp8266_setAP+0xe0>)
 80015f4:	f000 f9f2 	bl	80019dc <GB_printString1>
}
 80015f8:	bf00      	nop
 80015fa:	3740      	adds	r7, #64	; 0x40
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	08007f08 	.word	0x08007f08
 8001604:	08007e08 	.word	0x08007e08
 8001608:	08007f20 	.word	0x08007f20
 800160c:	08007df4 	.word	0x08007df4
 8001610:	08007f38 	.word	0x08007f38
 8001614:	08007eec 	.word	0x08007eec
 8001618:	20000678 	.word	0x20000678
 800161c:	08007f54 	.word	0x08007f54
 8001620:	08007f6c 	.word	0x08007f6c
 8001624:	08007f80 	.word	0x08007f80
 8001628:	08007f9c 	.word	0x08007f9c

0800162c <GB_esp8266_initialise_client>:
	int gb_rsp = GB_RFR_UART2("OK",4000);
	if(gb_rsp==1) GB_printString1(gb_RX_DATA_UART2);
}

void GB_esp8266_initialise_client()
	{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0

		GB_esp8266_getmode();
 8001630:	f7ff feb4 	bl	800139c <GB_esp8266_getmode>
		GB_esp8266_connectiontype();
 8001634:	f7ff fef8 	bl	8001428 <GB_esp8266_connectiontype>
		GB_esp8266_setAP("Kunal","Pottypotty12");
 8001638:	4905      	ldr	r1, [pc, #20]	; (8001650 <GB_esp8266_initialise_client+0x24>)
 800163a:	4806      	ldr	r0, [pc, #24]	; (8001654 <GB_esp8266_initialise_client+0x28>)
 800163c:	f7ff ff84 	bl	8001548 <GB_esp8266_setAP>
		GB_esp8266_getAP();
 8001640:	f7ff ff2e 	bl	80014a0 <GB_esp8266_getAP>

		GB_printString1("\nSETAP Command\n");
 8001644:	4804      	ldr	r0, [pc, #16]	; (8001658 <GB_esp8266_initialise_client+0x2c>)
 8001646:	f000 f9c9 	bl	80019dc <GB_printString1>
		// esp8266_setAP("KG","12345678");
		//esp8266_disconnect();
		//esp8266_listAP();
		//esp8266_IPadress();
		//esp8266_rst();
	}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	08008144 	.word	0x08008144
 8001654:	08008154 	.word	0x08008154
 8001658:	0800815c 	.word	0x0800815c

0800165c <GB_esp8266_connectTCPserver>:
//		//esp8266_rst();
//	}

		//AT+CIPSTART
		void GB_esp8266_connectTCPserver(const char * gb_url,int gb_port)
		{
 800165c:	b580      	push	{r7, lr}
 800165e:	b09c      	sub	sp, #112	; 0x70
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
			char gb_buff[100];
			sprintf(gb_buff,"AT+CIPSTART=\"TCP\",\"%s\",%u\r\n",gb_url,gb_port);
 8001666:	f107 0008 	add.w	r0, r7, #8
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	490f      	ldr	r1, [pc, #60]	; (80016ac <GB_esp8266_connectTCPserver+0x50>)
 8001670:	f002 fdea 	bl	8004248 <siprintf>
			GB_send_command(gb_buff);
 8001674:	f107 0308 	add.w	r3, r7, #8
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fe47 	bl	800130c <GB_send_command>
			int gb_rsp = GB_RFR_UART2("OK", 1000);
 800167e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001682:	480b      	ldr	r0, [pc, #44]	; (80016b0 <GB_esp8266_connectTCPserver+0x54>)
 8001684:	f7ff fe4e 	bl	8001324 <GB_RFR_UART2>
 8001688:	66f8      	str	r0, [r7, #108]	; 0x6c
			if(gb_rsp==1) GB_printString1("\n");//GB_printString1("\n Successfully connected to server \n");
 800168a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800168c:	2b01      	cmp	r3, #1
 800168e:	d102      	bne.n	8001696 <GB_esp8266_connectTCPserver+0x3a>
 8001690:	4808      	ldr	r0, [pc, #32]	; (80016b4 <GB_esp8266_connectTCPserver+0x58>)
 8001692:	f000 f9a3 	bl	80019dc <GB_printString1>
			if(gb_rsp==0) GB_printString1("\n");//GB_printString1("\n Already connected to server \n");
 8001696:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001698:	2b00      	cmp	r3, #0
 800169a:	d102      	bne.n	80016a2 <GB_esp8266_connectTCPserver+0x46>
 800169c:	4805      	ldr	r0, [pc, #20]	; (80016b4 <GB_esp8266_connectTCPserver+0x58>)
 800169e:	f000 f99d 	bl	80019dc <GB_printString1>
		}
 80016a2:	bf00      	nop
 80016a4:	3770      	adds	r7, #112	; 0x70
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	0800816c 	.word	0x0800816c
 80016b0:	08008188 	.word	0x08008188
 80016b4:	0800818c 	.word	0x0800818c

080016b8 <GB_esp8266_commandfloat>:
			GB_printString1(gb_get_command);
			GB_printString1("\n");
			return (char * )gb_get_command;
		}
		const char * GB_esp8266_commandfloat(const char * gb_urlpath, float gb_val)
			{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af02      	add	r7, sp, #8
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
				//char get_command[100];
				memset(gb_get_command, '\0',sizeof(gb_get_command));
 80016c2:	2264      	movs	r2, #100	; 0x64
 80016c4:	2100      	movs	r1, #0
 80016c6:	480d      	ldr	r0, [pc, #52]	; (80016fc <GB_esp8266_commandfloat+0x44>)
 80016c8:	f001 ff40 	bl	800354c <memset>
				sprintf(gb_get_command,"GET %s=%.2f\r\n",gb_urlpath,gb_val);
 80016cc:	6838      	ldr	r0, [r7, #0]
 80016ce:	f7fe febb 	bl	8000448 <__aeabi_f2d>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	e9cd 2300 	strd	r2, r3, [sp]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	4908      	ldr	r1, [pc, #32]	; (8001700 <GB_esp8266_commandfloat+0x48>)
 80016de:	4807      	ldr	r0, [pc, #28]	; (80016fc <GB_esp8266_commandfloat+0x44>)
 80016e0:	f002 fdb2 	bl	8004248 <siprintf>
				GB_printString1(gb_get_command);
 80016e4:	4805      	ldr	r0, [pc, #20]	; (80016fc <GB_esp8266_commandfloat+0x44>)
 80016e6:	f000 f979 	bl	80019dc <GB_printString1>
				GB_printString1("\n");
 80016ea:	4806      	ldr	r0, [pc, #24]	; (8001704 <GB_esp8266_commandfloat+0x4c>)
 80016ec:	f000 f976 	bl	80019dc <GB_printString1>
				return (char * )gb_get_command;
 80016f0:	4b02      	ldr	r3, [pc, #8]	; (80016fc <GB_esp8266_commandfloat+0x44>)
			}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000878 	.word	0x20000878
 8001700:	080081a8 	.word	0x080081a8
 8001704:	0800818c 	.word	0x0800818c

08001708 <GB_esp8266_cipsendfloat>:
			GB_printString1( gb_RX_DATA_UART2);

		}

		void GB_esp8266_cipsendfloat(float  gb_val, const char *  gb_urlpath)
		{
 8001708:	b580      	push	{r7, lr}
 800170a:	b088      	sub	sp, #32
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]

			char  gb_send[15];
			int  gb_get_command_length = strlen(GB_esp8266_commandfloat( gb_urlpath,gb_val));
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	6838      	ldr	r0, [r7, #0]
 8001716:	f7ff ffcf 	bl	80016b8 <GB_esp8266_commandfloat>
 800171a:	4603      	mov	r3, r0
 800171c:	4618      	mov	r0, r3
 800171e:	f7fe fd27 	bl	8000170 <strlen>
 8001722:	4603      	mov	r3, r0
 8001724:	61fb      	str	r3, [r7, #28]
			//decimel0(strlen(esp8266_command(urlpath,senseval)));
			//printString0("\n");
			//printString0(esp8266_command(urlpath));
			//printString0("\n");
			sprintf(gb_send,"AT+CIPSEND=%u\r\n",gb_get_command_length);
 8001726:	f107 030c 	add.w	r3, r7, #12
 800172a:	69fa      	ldr	r2, [r7, #28]
 800172c:	4906      	ldr	r1, [pc, #24]	; (8001748 <GB_esp8266_cipsendfloat+0x40>)
 800172e:	4618      	mov	r0, r3
 8001730:	f002 fd8a 	bl	8004248 <siprintf>
			GB_send_command(gb_send);
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fde7 	bl	800130c <GB_send_command>
			//printString0(send);
		//	int gb_rsp = GB_RFR_UART2(">",2000);
			//if (rsp==1) printString0(RX_DATA_UART1);
			//GB_printString1(gb_RX_DATA_UART2);

		}
 800173e:	bf00      	nop
 8001740:	3720      	adds	r7, #32
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	080081c4 	.word	0x080081c4

0800174c <GB_esp8266_tcpgetcommandfloat>:
			GB_printString1("\n");
			delay_ms(100);
			GB_printString1(gb_RX_DATA_UART2);
		}//GET COMMAND
		void GB_esp8266_tcpgetcommandfloat(const char * gb_urlpath, float gb_val)   //when field has to be updated like updating the sendor value.
				{    char gb_buff[100];
 800174c:	b580      	push	{r7, lr}
 800174e:	b09e      	sub	sp, #120	; 0x78
 8001750:	af02      	add	r7, sp, #8
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
					memset(gb_buff, '\0',sizeof(gb_buff));
 8001756:	f107 030c 	add.w	r3, r7, #12
 800175a:	2264      	movs	r2, #100	; 0x64
 800175c:	2100      	movs	r1, #0
 800175e:	4618      	mov	r0, r3
 8001760:	f001 fef4 	bl	800354c <memset>
					sprintf(gb_buff,"GET %s=%.2f\r\n",gb_urlpath,gb_val);
 8001764:	6838      	ldr	r0, [r7, #0]
 8001766:	f7fe fe6f 	bl	8000448 <__aeabi_f2d>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	f107 000c 	add.w	r0, r7, #12
 8001772:	e9cd 2300 	strd	r2, r3, [sp]
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	490b      	ldr	r1, [pc, #44]	; (80017a8 <GB_esp8266_tcpgetcommandfloat+0x5c>)
 800177a:	f002 fd65 	bl	8004248 <siprintf>
					//GB_printString1(gb_buff);
					GB_send_command(gb_buff);
 800177e:	f107 030c 	add.w	r3, r7, #12
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fdc2 	bl	800130c <GB_send_command>
					GB_RFR_UART2("CLOSE", 2000);
 8001788:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800178c:	4807      	ldr	r0, [pc, #28]	; (80017ac <GB_esp8266_tcpgetcommandfloat+0x60>)
 800178e:	f7ff fdc9 	bl	8001324 <GB_RFR_UART2>
					GB_printString1("\n");
 8001792:	4807      	ldr	r0, [pc, #28]	; (80017b0 <GB_esp8266_tcpgetcommandfloat+0x64>)
 8001794:	f000 f922 	bl	80019dc <GB_printString1>
					delay_ms(100);
 8001798:	2064      	movs	r0, #100	; 0x64
 800179a:	f000 fd33 	bl	8002204 <delay_ms>
					//GB_printString1(gb_RX_DATA_UART2);
				}
 800179e:	bf00      	nop
 80017a0:	3770      	adds	r7, #112	; 0x70
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	080081a8 	.word	0x080081a8
 80017ac:	080081d4 	.word	0x080081d4
 80017b0:	0800818c 	.word	0x0800818c

080017b4 <__NVIC_SetPriorityGrouping>:
{
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <__NVIC_SetPriorityGrouping+0x44>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ca:	68ba      	ldr	r2, [r7, #8]
 80017cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017d0:	4013      	ands	r3, r2
 80017d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017e6:	4a04      	ldr	r2, [pc, #16]	; (80017f8 <__NVIC_SetPriorityGrouping+0x44>)
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	60d3      	str	r3, [r2, #12]
}
 80017ec:	bf00      	nop
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000ed00 	.word	0xe000ed00

080017fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	6039      	str	r1, [r7, #0]
 8001806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	db0a      	blt.n	8001826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	b2da      	uxtb	r2, r3
 8001814:	490c      	ldr	r1, [pc, #48]	; (8001848 <__NVIC_SetPriority+0x4c>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	0112      	lsls	r2, r2, #4
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	440b      	add	r3, r1
 8001820:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001824:	e00a      	b.n	800183c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4908      	ldr	r1, [pc, #32]	; (800184c <__NVIC_SetPriority+0x50>)
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	3b04      	subs	r3, #4
 8001834:	0112      	lsls	r2, r2, #4
 8001836:	b2d2      	uxtb	r2, r2
 8001838:	440b      	add	r3, r1
 800183a:	761a      	strb	r2, [r3, #24]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	e000e100 	.word	0xe000e100
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3b01      	subs	r3, #1
 800185c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001860:	d301      	bcc.n	8001866 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001862:	2301      	movs	r3, #1
 8001864:	e00f      	b.n	8001886 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001866:	4a0a      	ldr	r2, [pc, #40]	; (8001890 <SysTick_Config+0x40>)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	3b01      	subs	r3, #1
 800186c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800186e:	210f      	movs	r1, #15
 8001870:	f04f 30ff 	mov.w	r0, #4294967295
 8001874:	f7ff ffc2 	bl	80017fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001878:	4b05      	ldr	r3, [pc, #20]	; (8001890 <SysTick_Config+0x40>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800187e:	4b04      	ldr	r3, [pc, #16]	; (8001890 <SysTick_Config+0x40>)
 8001880:	2207      	movs	r2, #7
 8001882:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	e000e010 	.word	0xe000e010

08001894 <SysTick_Handler>:
//variable for millis counter
volatile uint32_t GB_counter;


void SysTick_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
	//GB_printString1("gup\n");
  GB_counter++;    // equivalent to HAL_IncTick(void)
 8001898:	4b04      	ldr	r3, [pc, #16]	; (80018ac <SysTick_Handler+0x18>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	3301      	adds	r3, #1
 800189e:	4a03      	ldr	r2, [pc, #12]	; (80018ac <SysTick_Handler+0x18>)
 80018a0:	6013      	str	r3, [r2, #0]
}
 80018a2:	bf00      	nop
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	200008dc 	.word	0x200008dc

080018b0 <GB_millis>:


//equivalent to  HAL_GetTick(void)
uint32_t GB_millis()
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
	//GB_printString1("kun\n");
  return GB_counter;
 80018b4:	4b02      	ldr	r3, [pc, #8]	; (80018c0 <GB_millis+0x10>)
 80018b6:	681b      	ldr	r3, [r3, #0]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	200008dc 	.word	0x200008dc

080018c4 <systick_millis>:

void systick_millis(uint32_t clk_val)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
	FLASH->ACR |= FLASH_ACR_PRFTBE|FLASH_ACR_LATENCY_1;
 80018cc:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <systick_millis+0x34>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a09      	ldr	r2, [pc, #36]	; (80018f8 <systick_millis+0x34>)
 80018d2:	f043 0312 	orr.w	r3, r3, #18
 80018d6:	6013      	str	r3, [r2, #0]
	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d8:	2003      	movs	r0, #3
 80018da:	f7ff ff6b 	bl	80017b4 <__NVIC_SetPriorityGrouping>
	SysTick_Config(clk_val);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff ffb6 	bl	8001850 <SysTick_Config>
	NVIC_SetPriority(SysTick_IRQn,0);
 80018e4:	2100      	movs	r1, #0
 80018e6:	f04f 30ff 	mov.w	r0, #4294967295
 80018ea:	f7ff ff87 	bl	80017fc <__NVIC_SetPriority>

}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40022000 	.word	0x40022000

080018fc <GB_uart_pin_conf1>:
#include <string.h>
#include "stdio.h"
/**************STM32 UART1 ******************/
//PA10- RX, PA9-TX
void GB_uart_pin_conf1()
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
	// enable bus clock
	 RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8001900:	4b10      	ldr	r3, [pc, #64]	; (8001944 <GB_uart_pin_conf1+0x48>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	4a0f      	ldr	r2, [pc, #60]	; (8001944 <GB_uart_pin_conf1+0x48>)
 8001906:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800190a:	6193      	str	r3, [r2, #24]
	 RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 800190c:	4b0d      	ldr	r3, [pc, #52]	; (8001944 <GB_uart_pin_conf1+0x48>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	4a0c      	ldr	r2, [pc, #48]	; (8001944 <GB_uart_pin_conf1+0x48>)
 8001912:	f043 0304 	orr.w	r3, r3, #4
 8001916:	6193      	str	r3, [r2, #24]

     //TX pin as alternate push pull
	 /* PA9 as output*/
	 GPIOA->CRH |= (GPIO_CRH_MODE9_1 | GPIO_CRH_MODE9_0);
 8001918:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <GB_uart_pin_conf1+0x4c>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	4a0a      	ldr	r2, [pc, #40]	; (8001948 <GB_uart_pin_conf1+0x4c>)
 800191e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001922:	6053      	str	r3, [r2, #4]
	 GPIOA->CRH |= (GPIO_CRH_CNF9_1);
 8001924:	4b08      	ldr	r3, [pc, #32]	; (8001948 <GB_uart_pin_conf1+0x4c>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	4a07      	ldr	r2, [pc, #28]	; (8001948 <GB_uart_pin_conf1+0x4c>)
 800192a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800192e:	6053      	str	r3, [r2, #4]
	 GPIOA->CRH &= ~(GPIO_CRH_CNF9_0);
 8001930:	4b05      	ldr	r3, [pc, #20]	; (8001948 <GB_uart_pin_conf1+0x4c>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	4a04      	ldr	r2, [pc, #16]	; (8001948 <GB_uart_pin_conf1+0x4c>)
 8001936:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800193a:	6053      	str	r3, [r2, #4]
	 /*
	   * PIN PA10 is the RX pin and it has to be set to input &FLOATING
	   * this is the rest value of the pin so we dont do anything to it
	   *
	   * */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr
 8001944:	40021000 	.word	0x40021000
 8001948:	40010800 	.word	0x40010800

0800194c <GB_uart_boud_rate1>:

void GB_uart_boud_rate1()
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
	//DIV_Fraction = 0.36*16 = 0d5.76 = 0d6 (Nearest Whole number) = 0x6
	//DIV_Mantissa = 0d17 = 0x11
	//USART2->BRR =  ( ( uartdiv / 16 ) << USART_BRR_DIV_Mantissa_Pos );
	//USART2->BRR =  ( ( uartdiv % 16 ) << USART_BRR_DIV_Fraction_Pos ) ;
    // USART1->BRR = 0x116;
	USART1->BRR = 0xd05;
 8001950:	4b03      	ldr	r3, [pc, #12]	; (8001960 <GB_uart_boud_rate1+0x14>)
 8001952:	f640 5205 	movw	r2, #3333	; 0xd05
 8001956:	609a      	str	r2, [r3, #8]

}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr
 8001960:	40013800 	.word	0x40013800

08001964 <GB_uart_init1>:
void GB_uart_init1()
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0

	GB_uart_pin_conf1();
 8001968:	f7ff ffc8 	bl	80018fc <GB_uart_pin_conf1>
	//Alternate pin register
	/* no remap rx tx pins, for UART at pa2(tx) and pa3(rx)*/
    USART1->CR1 = 0x0000;
 800196c:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <GB_uart_init1+0x48>)
 800196e:	2200      	movs	r2, #0
 8001970:	60da      	str	r2, [r3, #12]
	//enable UART and configure stop byte
	USART1->CR1 |= USART_CR1_UE;
 8001972:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <GB_uart_init1+0x48>)
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	4a0d      	ldr	r2, [pc, #52]	; (80019ac <GB_uart_init1+0x48>)
 8001978:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800197c:	60d3      	str	r3, [r2, #12]
	USART1->CR1 &= ~USART_CR1_M;
 800197e:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <GB_uart_init1+0x48>)
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	4a0a      	ldr	r2, [pc, #40]	; (80019ac <GB_uart_init1+0x48>)
 8001984:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001988:	60d3      	str	r3, [r2, #12]

	 //enable RXNE interrupts on USART SIDE
	//USART1->CR1 |= USART_CR1_RXNEIE;

	//enable transmitter
	USART1->CR1 |= USART_CR1_TE;
 800198a:	4b08      	ldr	r3, [pc, #32]	; (80019ac <GB_uart_init1+0x48>)
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	4a07      	ldr	r2, [pc, #28]	; (80019ac <GB_uart_init1+0x48>)
 8001990:	f043 0308 	orr.w	r3, r3, #8
 8001994:	60d3      	str	r3, [r2, #12]
	//enable receiver
	USART1->CR1 |= USART_CR1_RE;
 8001996:	4b05      	ldr	r3, [pc, #20]	; (80019ac <GB_uart_init1+0x48>)
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	4a04      	ldr	r2, [pc, #16]	; (80019ac <GB_uart_init1+0x48>)
 800199c:	f043 0304 	orr.w	r3, r3, #4
 80019a0:	60d3      	str	r3, [r2, #12]


    GB_uart_boud_rate1();
 80019a2:	f7ff ffd3 	bl	800194c <GB_uart_boud_rate1>


}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40013800 	.word	0x40013800

080019b0 <GB_UART_TxChar1>:
void GB_UART_TxChar1(uint32_t gb_byte)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
	while(!(USART1->SR & USART_SR_TXE));
 80019b8:	bf00      	nop
 80019ba:	4b07      	ldr	r3, [pc, #28]	; (80019d8 <GB_UART_TxChar1+0x28>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d0f9      	beq.n	80019ba <GB_UART_TxChar1+0xa>
	USART1->DR = gb_byte;
 80019c6:	4a04      	ldr	r2, [pc, #16]	; (80019d8 <GB_UART_TxChar1+0x28>)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6053      	str	r3, [r2, #4]

}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	40013800 	.word	0x40013800

080019dc <GB_printString1>:
{
	while(!(USART2->SR & USART_SR_RXNE));
	return USART2->DR;
}
void GB_printString1(const char *gb_myString)      /////to print any string
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
	while (*gb_myString)
 80019e4:	e006      	b.n	80019f4 <GB_printString1+0x18>
	GB_UART_TxChar1(*gb_myString++);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	1c5a      	adds	r2, r3, #1
 80019ea:	607a      	str	r2, [r7, #4]
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff ffde 	bl	80019b0 <GB_UART_TxChar1>
	while (*gb_myString)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1f4      	bne.n	80019e6 <GB_printString1+0xa>
	while(!(USART1->SR & USART_SR_TC));
 80019fc:	bf00      	nop
 80019fe:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <GB_printString1+0x38>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d0f9      	beq.n	80019fe <GB_printString1+0x22>

}
 8001a0a:	bf00      	nop
 8001a0c:	bf00      	nop
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40013800 	.word	0x40013800

08001a18 <GB_decimel1>:
			GB_UART_TxChar1('1');
		}
	}
}
void GB_decimel1(uint32_t gb_val)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	unsigned char gb_buf[5];
	int8_t gb_ptr;
	for(gb_ptr=0;gb_ptr<5;++gb_ptr)
 8001a20:	2300      	movs	r3, #0
 8001a22:	73fb      	strb	r3, [r7, #15]
 8001a24:	e01d      	b.n	8001a62 <GB_decimel1+0x4a>
	{
		gb_buf[gb_ptr] = (gb_val % 10) + '0';
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	4b27      	ldr	r3, [pc, #156]	; (8001ac8 <GB_decimel1+0xb0>)
 8001a2a:	fba3 2301 	umull	r2, r3, r3, r1
 8001a2e:	08da      	lsrs	r2, r3, #3
 8001a30:	4613      	mov	r3, r2
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	4413      	add	r3, r2
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	1aca      	subs	r2, r1, r3
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a40:	3230      	adds	r2, #48	; 0x30
 8001a42:	b2d2      	uxtb	r2, r2
 8001a44:	f107 0110 	add.w	r1, r7, #16
 8001a48:	440b      	add	r3, r1
 8001a4a:	f803 2c08 	strb.w	r2, [r3, #-8]
		gb_val /= 10;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a1d      	ldr	r2, [pc, #116]	; (8001ac8 <GB_decimel1+0xb0>)
 8001a52:	fba2 2303 	umull	r2, r3, r2, r3
 8001a56:	08db      	lsrs	r3, r3, #3
 8001a58:	607b      	str	r3, [r7, #4]
	for(gb_ptr=0;gb_ptr<5;++gb_ptr)
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	73fb      	strb	r3, [r7, #15]
 8001a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	dddd      	ble.n	8001a26 <GB_decimel1+0xe>
	}
	for(gb_ptr=4;gb_ptr>0;--gb_ptr)
 8001a6a:	2304      	movs	r3, #4
 8001a6c:	73fb      	strb	r3, [r7, #15]
 8001a6e:	e00c      	b.n	8001a8a <GB_decimel1+0x72>
	{
		if (gb_buf[gb_ptr] != '0')
 8001a70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a74:	f107 0210 	add.w	r2, r7, #16
 8001a78:	4413      	add	r3, r2
 8001a7a:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001a7e:	2b30      	cmp	r3, #48	; 0x30
 8001a80:	d108      	bne.n	8001a94 <GB_decimel1+0x7c>
	for(gb_ptr=4;gb_ptr>0;--gb_ptr)
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	3b01      	subs	r3, #1
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	73fb      	strb	r3, [r7, #15]
 8001a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	dcee      	bgt.n	8001a70 <GB_decimel1+0x58>
 8001a92:	e00f      	b.n	8001ab4 <GB_decimel1+0x9c>
		break;
 8001a94:	bf00      	nop
	}
	for(;gb_ptr>=0;--gb_ptr)
 8001a96:	e00d      	b.n	8001ab4 <GB_decimel1+0x9c>
	{
		GB_UART_TxChar1(gb_buf[gb_ptr]);
 8001a98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9c:	f107 0210 	add.w	r2, r7, #16
 8001aa0:	4413      	add	r3, r2
 8001aa2:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff ff82 	bl	80019b0 <GB_UART_TxChar1>
	for(;gb_ptr>=0;--gb_ptr)
 8001aac:	7bfb      	ldrb	r3, [r7, #15]
 8001aae:	3b01      	subs	r3, #1
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	73fb      	strb	r3, [r7, #15]
 8001ab4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	daed      	bge.n	8001a98 <GB_decimel1+0x80>
	}
}
 8001abc:	bf00      	nop
 8001abe:	bf00      	nop
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	cccccccd 	.word	0xcccccccd

08001acc <GB_uart_pin_conf2>:


//************************STM32- UART2 functions*******************//
//PA3- RX, PA2-TX
void GB_uart_pin_conf2()
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
	// enable bus clock
	 RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8001ad0:	4b10      	ldr	r3, [pc, #64]	; (8001b14 <GB_uart_pin_conf2+0x48>)
 8001ad2:	69db      	ldr	r3, [r3, #28]
 8001ad4:	4a0f      	ldr	r2, [pc, #60]	; (8001b14 <GB_uart_pin_conf2+0x48>)
 8001ad6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ada:	61d3      	str	r3, [r2, #28]
	 RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001adc:	4b0d      	ldr	r3, [pc, #52]	; (8001b14 <GB_uart_pin_conf2+0x48>)
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	4a0c      	ldr	r2, [pc, #48]	; (8001b14 <GB_uart_pin_conf2+0x48>)
 8001ae2:	f043 0304 	orr.w	r3, r3, #4
 8001ae6:	6193      	str	r3, [r2, #24]

     //TX pin as alternate push pull
	 /* PA2 as output*/
	 GPIOA->CRL |= (GPIO_CRL_MODE2_1 | GPIO_CRL_MODE2_0);
 8001ae8:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <GB_uart_pin_conf2+0x4c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a0a      	ldr	r2, [pc, #40]	; (8001b18 <GB_uart_pin_conf2+0x4c>)
 8001aee:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001af2:	6013      	str	r3, [r2, #0]
	 GPIOA->CRL |= (GPIO_CRL_CNF2_1);
 8001af4:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <GB_uart_pin_conf2+0x4c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a07      	ldr	r2, [pc, #28]	; (8001b18 <GB_uart_pin_conf2+0x4c>)
 8001afa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001afe:	6013      	str	r3, [r2, #0]
	 GPIOA->CRL &= ~(GPIO_CRL_CNF2_0);
 8001b00:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <GB_uart_pin_conf2+0x4c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a04      	ldr	r2, [pc, #16]	; (8001b18 <GB_uart_pin_conf2+0x4c>)
 8001b06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001b0a:	6013      	str	r3, [r2, #0]
	 /*
	   * PIN PA3 is the RX pin and it has to be set to input &FLOATING
	   * this is the rest value of the pin so we dont do anything to it
	   *
	   * */
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40010800 	.word	0x40010800

08001b1c <GB_uart_boud_rate2>:

void GB_uart_boud_rate2()
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
	//usartdiv = 0d208.33
	//DIV_Fraction = 0.33*16 = 0d5.28 = 0d5(Nearest whole number) = 0x5
	//DIV_Mantissa = 0d208 = 0xd0
	//USART2->BRR =  ( ( uartdiv / 16 ) << USART_BRR_DIV_Mantissa_Pos );
	//USART2->BRR =  ( ( uartdiv % 16 ) << USART_BRR_DIV_Fraction_Pos ) ;
     USART2->BRR = 0x116;
 8001b20:	4b03      	ldr	r3, [pc, #12]	; (8001b30 <GB_uart_boud_rate2+0x14>)
 8001b22:	f44f 728b 	mov.w	r2, #278	; 0x116
 8001b26:	609a      	str	r2, [r3, #8]
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr
 8001b30:	40004400 	.word	0x40004400

08001b34 <GB_uart_init2>:
void GB_uart_init2()
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0

	GB_uart_pin_conf2();
 8001b38:	f7ff ffc8 	bl	8001acc <GB_uart_pin_conf2>
	//Alternate pin register
	/* no remap rx tx pins, for UART at pa2(tx) and pa3(rx)*/
    USART2->CR1 = 0x0000;
 8001b3c:	4b12      	ldr	r3, [pc, #72]	; (8001b88 <GB_uart_init2+0x54>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	60da      	str	r2, [r3, #12]
	//enable UART and configure stop byte
	USART2->CR1 |= USART_CR1_UE;
 8001b42:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <GB_uart_init2+0x54>)
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	4a10      	ldr	r2, [pc, #64]	; (8001b88 <GB_uart_init2+0x54>)
 8001b48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b4c:	60d3      	str	r3, [r2, #12]
	USART2->CR1 &= ~USART_CR1_M;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	; (8001b88 <GB_uart_init2+0x54>)
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	4a0d      	ldr	r2, [pc, #52]	; (8001b88 <GB_uart_init2+0x54>)
 8001b54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001b58:	60d3      	str	r3, [r2, #12]

	 //enable RXNE interrupts on USART SIDE
	USART2->CR1 |= USART_CR1_RXNEIE;
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <GB_uart_init2+0x54>)
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	4a0a      	ldr	r2, [pc, #40]	; (8001b88 <GB_uart_init2+0x54>)
 8001b60:	f043 0320 	orr.w	r3, r3, #32
 8001b64:	60d3      	str	r3, [r2, #12]

	//enable transmitter
	USART2->CR1 |= USART_CR1_TE;
 8001b66:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <GB_uart_init2+0x54>)
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	4a07      	ldr	r2, [pc, #28]	; (8001b88 <GB_uart_init2+0x54>)
 8001b6c:	f043 0308 	orr.w	r3, r3, #8
 8001b70:	60d3      	str	r3, [r2, #12]
	//enable receiver
	USART2->CR1 |= USART_CR1_RE;
 8001b72:	4b05      	ldr	r3, [pc, #20]	; (8001b88 <GB_uart_init2+0x54>)
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	4a04      	ldr	r2, [pc, #16]	; (8001b88 <GB_uart_init2+0x54>)
 8001b78:	f043 0304 	orr.w	r3, r3, #4
 8001b7c:	60d3      	str	r3, [r2, #12]


    GB_uart_boud_rate2();
 8001b7e:	f7ff ffcd 	bl	8001b1c <GB_uart_boud_rate2>


}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40004400 	.word	0x40004400

08001b8c <GB_UART_TxChar2>:
void GB_UART_TxChar2(uint32_t gb_byte)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
	while(!(USART2->SR & USART_SR_TXE));
 8001b94:	bf00      	nop
 8001b96:	4b07      	ldr	r3, [pc, #28]	; (8001bb4 <GB_UART_TxChar2+0x28>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d0f9      	beq.n	8001b96 <GB_UART_TxChar2+0xa>
	USART2->DR = gb_byte;
 8001ba2:	4a04      	ldr	r2, [pc, #16]	; (8001bb4 <GB_UART_TxChar2+0x28>)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6053      	str	r3, [r2, #4]

}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40004400 	.word	0x40004400

08001bb8 <GB_printString2>:

void GB_printString2(const char *gb_myString)      /////to print any string
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
	while (*gb_myString)
 8001bc0:	e006      	b.n	8001bd0 <GB_printString2+0x18>
	GB_UART_TxChar2(*gb_myString++);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	1c5a      	adds	r2, r3, #1
 8001bc6:	607a      	str	r2, [r7, #4]
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff ffde 	bl	8001b8c <GB_UART_TxChar2>
	while (*gb_myString)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1f4      	bne.n	8001bc2 <GB_printString2+0xa>
	while(!(USART2->SR & USART_SR_TC));
 8001bd8:	bf00      	nop
 8001bda:	4b05      	ldr	r3, [pc, #20]	; (8001bf0 <GB_printString2+0x38>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d0f9      	beq.n	8001bda <GB_printString2+0x22>

}
 8001be6:	bf00      	nop
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40004400 	.word	0x40004400

08001bf4 <gb_i2c2_pin_config>:
#include <gb_i2c.h>
#include "stm32f1xx.h"
#include "stdio.h"
//PB10-SCL,PB11-SDA
void gb_i2c2_pin_config()
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0


	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <gb_i2c2_pin_config+0x54>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	4a12      	ldr	r2, [pc, #72]	; (8001c48 <gb_i2c2_pin_config+0x54>)
 8001bfe:	f043 0308 	orr.w	r3, r3, #8
 8001c02:	6193      	str	r3, [r2, #24]
	RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 8001c04:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <gb_i2c2_pin_config+0x54>)
 8001c06:	69db      	ldr	r3, [r3, #28]
 8001c08:	4a0f      	ldr	r2, [pc, #60]	; (8001c48 <gb_i2c2_pin_config+0x54>)
 8001c0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c0e:	61d3      	str	r3, [r2, #28]


	//PB10 SCL will be set as alternate function open drain
	GPIOB->CRH |= GPIO_CRH_MODE10_0 | GPIO_CRH_MODE10_1;      //Output Mode
 8001c10:	4b0e      	ldr	r3, [pc, #56]	; (8001c4c <gb_i2c2_pin_config+0x58>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	4a0d      	ldr	r2, [pc, #52]	; (8001c4c <gb_i2c2_pin_config+0x58>)
 8001c16:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001c1a:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= GPIO_CRH_CNF10_1 | GPIO_CRH_CNF10_0;         //Alternate Function
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <gb_i2c2_pin_config+0x58>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <gb_i2c2_pin_config+0x58>)
 8001c22:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001c26:	6053      	str	r3, [r2, #4]

 //PB11 SDA will be set as alternate function open drain
	GPIOB->CRH |= GPIO_CRH_MODE11_0 | GPIO_CRH_MODE11_1;     //Output Mode
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <gb_i2c2_pin_config+0x58>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	4a07      	ldr	r2, [pc, #28]	; (8001c4c <gb_i2c2_pin_config+0x58>)
 8001c2e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001c32:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= GPIO_CRH_CNF11_1 | GPIO_CRH_CNF11_0;         //Alternate Function
 8001c34:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <gb_i2c2_pin_config+0x58>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	4a04      	ldr	r2, [pc, #16]	; (8001c4c <gb_i2c2_pin_config+0x58>)
 8001c3a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c3e:	6053      	str	r3, [r2, #4]

}
 8001c40:	bf00      	nop
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40010c00 	.word	0x40010c00

08001c50 <gb_i2c2_master_init>:
uint32_t gb_read_reg =0;
void gb_i2c2_master_init()
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
	gb_i2c2_pin_config();
 8001c54:	f7ff ffce 	bl	8001bf4 <gb_i2c2_pin_config>

	// configure i2c_cr2 register for peripheral input clock: FREQ[] bits //
I2C2->CR2 = 0x20; //we have to set FREQ according to the frequency of our core
 8001c58:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <gb_i2c2_master_init+0x3c>)
 8001c5a:	2220      	movs	r2, #32
 8001c5c:	605a      	str	r2, [r3, #4]
                  //that is 32MHZ in our case 0x20 = 32

//configure i2c_clock control register i2c_ccr
I2C2->CCR = 0x140;
 8001c5e:	4b0b      	ldr	r3, [pc, #44]	; (8001c8c <gb_i2c2_master_init+0x3c>)
 8001c60:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001c64:	61da      	str	r2, [r3, #28]

	//configure i2c_trise register(i2c_trise)
I2C2->TRISE = 0x21;
 8001c66:	4b09      	ldr	r3, [pc, #36]	; (8001c8c <gb_i2c2_master_init+0x3c>)
 8001c68:	2221      	movs	r2, #33	; 0x21
 8001c6a:	621a      	str	r2, [r3, #32]
	//program the i2c_cr1 register to enable the peripheral

	I2C2->CR1 |= I2C_CR1_PE;
 8001c6c:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <gb_i2c2_master_init+0x3c>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a06      	ldr	r2, [pc, #24]	; (8001c8c <gb_i2c2_master_init+0x3c>)
 8001c72:	f043 0301 	orr.w	r3, r3, #1
 8001c76:	6013      	str	r3, [r2, #0]

	if((I2C2->SR2 & I2C_SR2_BUSY) == 1)
 8001c78:	4b04      	ldr	r3, [pc, #16]	; (8001c8c <gb_i2c2_master_init+0x3c>)
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d101      	bne.n	8001c88 <gb_i2c2_master_init+0x38>
		gb_i2c2_master_stop_generation();
 8001c84:	f000 f860 	bl	8001d48 <gb_i2c2_master_stop_generation>


}
 8001c88:	bf00      	nop
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40005800 	.word	0x40005800

08001c90 <gb_i2c2_start_condition_w>:
//when system  generates start signal , interface automatically switches to master mode
//MSL bit will tell whether entered in master mode or not
//SB bit to be in while loop for successful transmission of start bit

void gb_i2c2_start_condition_w() //EV5
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
	//generate the start condition for starting the communication
		I2C2->CR1 |= I2C_CR1_START;
 8001c94:	4b0a      	ldr	r3, [pc, #40]	; (8001cc0 <gb_i2c2_start_condition_w+0x30>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a09      	ldr	r2, [pc, #36]	; (8001cc0 <gb_i2c2_start_condition_w+0x30>)
 8001c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c9e:	6013      	str	r3, [r2, #0]
		while(!(I2C2->SR1 & I2C_SR1_SB));  // wait to get transfered to master mode
 8001ca0:	bf00      	nop
 8001ca2:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <gb_i2c2_start_condition_w+0x30>)
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d0f9      	beq.n	8001ca2 <gb_i2c2_start_condition_w+0x12>
		gb_read_reg = I2C2->SR1;
 8001cae:	4b04      	ldr	r3, [pc, #16]	; (8001cc0 <gb_i2c2_start_condition_w+0x30>)
 8001cb0:	695b      	ldr	r3, [r3, #20]
 8001cb2:	4a04      	ldr	r2, [pc, #16]	; (8001cc4 <gb_i2c2_start_condition_w+0x34>)
 8001cb4:	6013      	str	r3, [r2, #0]
}
 8001cb6:	bf00      	nop
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc80      	pop	{r7}
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	40005800 	.word	0x40005800
 8001cc4:	2000020c 	.word	0x2000020c

08001cc8 <gb_i2c2_address_send_w>:
 * In 7-bit addressing mode,
– To enter Transmitter mode, a master sends the slave address with LSB reset.
– To enter Receiver mode, a master sends the slave address with LSB set.
 * */
void gb_i2c2_address_send_w(uint8_t gb_slave_address)//EV6
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]


	I2C2->DR = gb_slave_address;//Write slave address on I2C data bus
 8001cd2:	4a0f      	ldr	r2, [pc, #60]	; (8001d10 <gb_i2c2_address_send_w+0x48>)
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	6113      	str	r3, [r2, #16]
	while(!(I2C2->SR1 & I2C_SR1_TXE));
 8001cd8:	bf00      	nop
 8001cda:	4b0d      	ldr	r3, [pc, #52]	; (8001d10 <gb_i2c2_address_send_w+0x48>)
 8001cdc:	695b      	ldr	r3, [r3, #20]
 8001cde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d0f9      	beq.n	8001cda <gb_i2c2_address_send_w+0x12>
	while(!(I2C2->SR1 & I2C_SR1_ADDR));  // Wait till address byte is being transmitted: ADDR bit set on succesful transmission of address
 8001ce6:	bf00      	nop
 8001ce8:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <gb_i2c2_address_send_w+0x48>)
 8001cea:	695b      	ldr	r3, [r3, #20]
 8001cec:	f003 0302 	and.w	r3, r3, #2
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0f9      	beq.n	8001ce8 <gb_i2c2_address_send_w+0x20>

	//Clearing the ADDR bit
	gb_read_reg = I2C2->SR1;
 8001cf4:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <gb_i2c2_address_send_w+0x48>)
 8001cf6:	695b      	ldr	r3, [r3, #20]
 8001cf8:	4a06      	ldr	r2, [pc, #24]	; (8001d14 <gb_i2c2_address_send_w+0x4c>)
 8001cfa:	6013      	str	r3, [r2, #0]
	gb_read_reg = I2C2->SR2;
 8001cfc:	4b04      	ldr	r3, [pc, #16]	; (8001d10 <gb_i2c2_address_send_w+0x48>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	4a04      	ldr	r2, [pc, #16]	; (8001d14 <gb_i2c2_address_send_w+0x4c>)
 8001d02:	6013      	str	r3, [r2, #0]

	//while(!(I2C2->SR1 & I2C_SR1_TXE)); //(EV8_1)wait for data register to get empty on transmission of data
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	40005800 	.word	0x40005800
 8001d14:	2000020c 	.word	0x2000020c

08001d18 <gb_i2c2_master_send_byte>:
void gb_i2c2_master_send_byte(uint8_t gb_data)//EV8
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	71fb      	strb	r3, [r7, #7]
	I2C2->DR = gb_data; // send data byte on data register
 8001d22:	4a08      	ldr	r2, [pc, #32]	; (8001d44 <gb_i2c2_master_send_byte+0x2c>)
 8001d24:	79fb      	ldrb	r3, [r7, #7]
 8001d26:	6113      	str	r3, [r2, #16]
	while(!(I2C2->SR1 & I2C_SR1_TXE));  //wait for data register to get empty on transmission of data
 8001d28:	bf00      	nop
 8001d2a:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <gb_i2c2_master_send_byte+0x2c>)
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d0f9      	beq.n	8001d2a <gb_i2c2_master_send_byte+0x12>
}
 8001d36:	bf00      	nop
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bc80      	pop	{r7}
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	40005800 	.word	0x40005800

08001d48 <gb_i2c2_master_stop_generation>:

	return data;
}

void gb_i2c2_master_stop_generation()
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
	I2C2->CR1 |= I2C_CR1_STOP;
 8001d4c:	4b04      	ldr	r3, [pc, #16]	; (8001d60 <gb_i2c2_master_stop_generation+0x18>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a03      	ldr	r2, [pc, #12]	; (8001d60 <gb_i2c2_master_stop_generation+0x18>)
 8001d52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d56:	6013      	str	r3, [r2, #0]

}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr
 8001d60:	40005800 	.word	0x40005800

08001d64 <MCO_pin_conf>:
 * 5) Enable the PLL source and wait for it to become stable
 * 6) Enable the Clock source and wait for it to be set
 */

void MCO_pin_conf()
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
	 RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001d68:	4b0d      	ldr	r3, [pc, #52]	; (8001da0 <MCO_pin_conf+0x3c>)
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	4a0c      	ldr	r2, [pc, #48]	; (8001da0 <MCO_pin_conf+0x3c>)
 8001d6e:	f043 0304 	orr.w	r3, r3, #4
 8001d72:	6193      	str	r3, [r2, #24]
				 GPIOA->CRH &= ~(GPIO_CRH_MODE8 | GPIO_CRH_CNF8);
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <MCO_pin_conf+0x40>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	4a0a      	ldr	r2, [pc, #40]	; (8001da4 <MCO_pin_conf+0x40>)
 8001d7a:	f023 030f 	bic.w	r3, r3, #15
 8001d7e:	6053      	str	r3, [r2, #4]

				 //CONFIGURE GPIO PIN MODE AS OUTPUT MAX SPEED 50MHZ
				 GPIOA->CRH |= ( GPIO_CRH_MODE8_1 | GPIO_CRH_MODE8_0);
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <MCO_pin_conf+0x40>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	4a07      	ldr	r2, [pc, #28]	; (8001da4 <MCO_pin_conf+0x40>)
 8001d86:	f043 0303 	orr.w	r3, r3, #3
 8001d8a:	6053      	str	r3, [r2, #4]

				 //CONFIGURE GPIO OUTPUT MODE AS alternate function push-pull
				 GPIOA->CRH |= ((GPIO_CRH_CNF8_1) | ~(GPIO_CRH_CNF8_0));
 8001d8c:	4b05      	ldr	r3, [pc, #20]	; (8001da4 <MCO_pin_conf+0x40>)
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	4a04      	ldr	r2, [pc, #16]	; (8001da4 <MCO_pin_conf+0x40>)
 8001d92:	f063 0304 	orn	r3, r3, #4
 8001d96:	6053      	str	r3, [r2, #4]
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr
 8001da0:	40021000 	.word	0x40021000
 8001da4:	40010800 	.word	0x40010800

08001da8 <system_clk>:

void system_clk()
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
	//ENABLE HSE & WAIT FOR HSE TO BECOME READY
	RCC->CR |= RCC_CR_HSEON ;   // HSE IS 8MHZ
 8001dac:	4b25      	ldr	r3, [pc, #148]	; (8001e44 <system_clk+0x9c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a24      	ldr	r2, [pc, #144]	; (8001e44 <system_clk+0x9c>)
 8001db2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001db6:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_HSERDY))
 8001db8:	bf00      	nop
 8001dba:	4b22      	ldr	r3, [pc, #136]	; (8001e44 <system_clk+0x9c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d0f9      	beq.n	8001dba <system_clk+0x12>
		 ;
	//configure flash prefetch and the latency related
	FLASH->ACR |= FLASH_ACR_PRFTBE|FLASH_ACR_LATENCY_1;
 8001dc6:	4b20      	ldr	r3, [pc, #128]	; (8001e48 <system_clk+0xa0>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a1f      	ldr	r2, [pc, #124]	; (8001e48 <system_clk+0xa0>)
 8001dcc:	f043 0312 	orr.w	r3, r3, #18
 8001dd0:	6013      	str	r3, [r2, #0]
	// CONFIGURE PLL AND Buses(AHB,APB1,APB2)
	//PLL SOURCE: HERE  HSE IS USED AS SOURCE
	RCC->CFGR |= RCC_CFGR_PLLSRC;
 8001dd2:	4b1c      	ldr	r3, [pc, #112]	; (8001e44 <system_clk+0x9c>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	4a1b      	ldr	r2, [pc, #108]	; (8001e44 <system_clk+0x9c>)
 8001dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ddc:	6053      	str	r3, [r2, #4]
	//HSE DEVIDER FOR PLL(IF HSE IS USED AS SOURCE FOR PLL) : NOT DIVIDING CLOCK
	RCC->CFGR |= RCC_CFGR_PLLXTPRE_HSE ;  // SO INPUT TO PLL IS 8MHZ
 8001dde:	4b19      	ldr	r3, [pc, #100]	; (8001e44 <system_clk+0x9c>)
 8001de0:	4a18      	ldr	r2, [pc, #96]	; (8001e44 <system_clk+0x9c>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	6053      	str	r3, [r2, #4]
	//PLL MULTIPLIER: HERE I AM MULTIPLYING HSE OUTPUT WITH 4
	RCC->CFGR |= RCC_CFGR_PLLMULL4; //SO OUTPUT FROM PLL IS 32MHZ
 8001de6:	4b17      	ldr	r3, [pc, #92]	; (8001e44 <system_clk+0x9c>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	4a16      	ldr	r2, [pc, #88]	; (8001e44 <system_clk+0x9c>)
 8001dec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001df0:	6053      	str	r3, [r2, #4]
	//BUS CLOCK CONFIGURE(APB1,APB2,AHB): NOT DIVIDING
	RCC->CFGR |= (RCC_CFGR_PPRE1_DIV1 | RCC_CFGR_PPRE2_DIV1 | RCC_CFGR_HPRE_DIV1);  // all buses runs at 32MHZ
 8001df2:	4b14      	ldr	r3, [pc, #80]	; (8001e44 <system_clk+0x9c>)
 8001df4:	4a13      	ldr	r2, [pc, #76]	; (8001e44 <system_clk+0x9c>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	6053      	str	r3, [r2, #4]
	//ENABLE THE PLL
	RCC->CR |= RCC_CR_PLLON;
 8001dfa:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <system_clk+0x9c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a11      	ldr	r2, [pc, #68]	; (8001e44 <system_clk+0x9c>)
 8001e00:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e04:	6013      	str	r3, [r2, #0]
	//WAIT FOR PLL TO SET
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8001e06:	bf00      	nop
 8001e08:	4b0e      	ldr	r3, [pc, #56]	; (8001e44 <system_clk+0x9c>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0f9      	beq.n	8001e08 <system_clk+0x60>
			;

	 //ENABLE SYSTEMCLK AND WAIT
	 RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001e14:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <system_clk+0x9c>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	4a0a      	ldr	r2, [pc, #40]	; (8001e44 <system_clk+0x9c>)
 8001e1a:	f043 0302 	orr.w	r3, r3, #2
 8001e1e:	6053      	str	r3, [r2, #4]
	 while(!(RCC->CFGR & RCC_CFGR_SWS_PLL))
 8001e20:	bf00      	nop
 8001e22:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <system_clk+0x9c>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f003 0308 	and.w	r3, r3, #8
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d0f9      	beq.n	8001e22 <system_clk+0x7a>
	 		 ;

	 MCO_pin_conf();
 8001e2e:	f7ff ff99 	bl	8001d64 <MCO_pin_conf>
	 //CLOCK OUTPUT ON MCO PIN
	 RCC->CFGR |= RCC_CFGR_MCO_SYSCLK;
 8001e32:	4b04      	ldr	r3, [pc, #16]	; (8001e44 <system_clk+0x9c>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	4a03      	ldr	r2, [pc, #12]	; (8001e44 <system_clk+0x9c>)
 8001e38:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001e3c:	6053      	str	r3, [r2, #4]
}
 8001e3e:	bf00      	nop
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40022000 	.word	0x40022000

08001e4c <ssd1306_init>:

/* Private variable */
static GB_SSD1306_t GB_SSD1306;

void ssd1306_init()
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0

	gb_i2c2_master_init();
 8001e50:	f7ff fefe 	bl	8001c50 <gb_i2c2_master_init>
	ssd1306_sendcommand(GB_SSD1306_DISPLAY_OFF); //0xAE
 8001e54:	20ae      	movs	r0, #174	; 0xae
 8001e56:	f000 f855 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_DISPLAY_CLOCK_DIV); //0xD5
 8001e5a:	20d5      	movs	r0, #213	; 0xd5
 8001e5c:	f000 f852 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x80);// A[7:4] = 1000, A[3:0] = 0000(clock divide ratio = 1)
 8001e60:	2080      	movs	r0, #128	; 0x80
 8001e62:	f000 f84f 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_MULTIPLEX_RATIO); //0xA8
 8001e66:	20a8      	movs	r0, #168	; 0xa8
 8001e68:	f000 f84c 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x3F);
 8001e6c:	203f      	movs	r0, #63	; 0x3f
 8001e6e:	f000 f849 	bl	8001f04 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_DISPLAY_OFFSET); //0xD3
 8001e72:	20d3      	movs	r0, #211	; 0xd3
 8001e74:	f000 f846 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x00); //Display start line starts from COM0 only, that is from ROW0
 8001e78:	2000      	movs	r0, #0
 8001e7a:	f000 f843 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x40 | 0x00); //Display Start line: starting address of display RAM, by selecting a value from 0 to 63.
 8001e7e:	2040      	movs	r0, #64	; 0x40
 8001e80:	f000 f840 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_CHARGEUP);//0x8D We use internal charge pump
 8001e84:	208d      	movs	r0, #141	; 0x8d
 8001e86:	f000 f83d 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x14);
 8001e8a:	2014      	movs	r0, #20
 8001e8c:	f000 f83a 	bl	8001f04 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_SET_MEMORY_ADDRESSING_COMMAND); //0x20
 8001e90:	2020      	movs	r0, #32
 8001e92:	f000 f837 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_HORIZONTAL_ADDRESSING); //0x00
 8001e96:	2000      	movs	r0, #0
 8001e98:	f000 f834 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_SEGMENT_REMAPPING_COM127_SEG0); //0xA0
 8001e9c:	20a1      	movs	r0, #161	; 0xa1
 8001e9e:	f000 f831 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COM_SCAN_DIRECTION_REMAPPED_MODE); //0xC8
 8001ea2:	20c8      	movs	r0, #200	; 0xc8
 8001ea4:	f000 f82e 	bl	8001f04 <ssd1306_sendcommand>


	ssd1306_sendcommand(GB_SSD1306_COM_HARDWARE_CONFIG_COMMAND); //0xDA
 8001ea8:	20da      	movs	r0, #218	; 0xda
 8001eaa:	f000 f82b 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COM_HARDWARE_CONFIG_ALTERNATE_DISABLE_REMAP);//0x02
 8001eae:	2012      	movs	r0, #18
 8001eb0:	f000 f828 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_CONTRAST); //0x81
 8001eb4:	2081      	movs	r0, #129	; 0x81
 8001eb6:	f000 f825 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(0xCF);
 8001eba:	20cf      	movs	r0, #207	; 0xcf
 8001ebc:	f000 f822 	bl	8001f04 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_PRECHARGE);//0xD9
 8001ec0:	20d9      	movs	r0, #217	; 0xd9
 8001ec2:	f000 f81f 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(0xF1);
 8001ec6:	20f1      	movs	r0, #241	; 0xf1
 8001ec8:	f000 f81c 	bl	8001f04 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_VCOMH_SELECT_COMMAND);
 8001ecc:	20db      	movs	r0, #219	; 0xdb
 8001ece:	f000 f819 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x40); // to be checked
 8001ed2:	2040      	movs	r0, #64	; 0x40
 8001ed4:	f000 f816 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_DISPLAY_RESUME);//0xA4
 8001ed8:	20a4      	movs	r0, #164	; 0xa4
 8001eda:	f000 f813 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_NORMAL_DISPLAY); //0xA6
 8001ede:	20a6      	movs	r0, #166	; 0xa6
 8001ee0:	f000 f810 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_DISPLAY_ON);
 8001ee4:	20af      	movs	r0, #175	; 0xaf
 8001ee6:	f000 f80d 	bl	8001f04 <ssd1306_sendcommand>
	gb_i2c2_master_stop_generation(); // STOP Condition is generated
	delay_ms(100);
	*/

	/* Set default values */
		GB_SSD1306.CurrentX = 0;
 8001eea:	4b05      	ldr	r3, [pc, #20]	; (8001f00 <ssd1306_init+0xb4>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	801a      	strh	r2, [r3, #0]
		GB_SSD1306.CurrentY = 0;
 8001ef0:	4b03      	ldr	r3, [pc, #12]	; (8001f00 <ssd1306_init+0xb4>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	GB_SSD1306.Initialized = 1;
 8001ef6:	4b02      	ldr	r3, [pc, #8]	; (8001f00 <ssd1306_init+0xb4>)
 8001ef8:	2201      	movs	r2, #1
 8001efa:	715a      	strb	r2, [r3, #5]

}
 8001efc:	bf00      	nop
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	20000610 	.word	0x20000610

08001f04 <ssd1306_sendcommand>:

void ssd1306_sendcommand(uint8_t command)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	71fb      	strb	r3, [r7, #7]
	gb_i2c2_start_condition_w(); // Start Condition For Writing
 8001f0e:	f7ff febf 	bl	8001c90 <gb_i2c2_start_condition_w>
	gb_i2c2_address_send_w(SSD1306_WA); // INA219 I2C address is sent with Write bit
 8001f12:	2078      	movs	r0, #120	; 0x78
 8001f14:	f7ff fed8 	bl	8001cc8 <gb_i2c2_address_send_w>
	gb_i2c2_master_send_byte(GB_SSD1306_CONTROL_BYTE_FOR_COMMAND); //0x00
 8001f18:	2000      	movs	r0, #0
 8001f1a:	f7ff fefd 	bl	8001d18 <gb_i2c2_master_send_byte>
	gb_i2c2_master_send_byte(command);
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fef9 	bl	8001d18 <gb_i2c2_master_send_byte>
	gb_i2c2_master_stop_generation(); // STOP Condition is generated
 8001f26:	f7ff ff0f 	bl	8001d48 <gb_i2c2_master_stop_generation>

}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <ssd1306_update_data>:
	gb_i2c2_master_send_byte(data);
	gb_i2c2_master_stop_generation(); // STOP Condition is generated

}
void ssd1306_update_data()
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
	ssd1306_sendcommand(GB_SSD1306_SET_COLUMN_ADDRESS_HV_ADDRESSING_MODE_COMMAND);
 8001f3a:	2021      	movs	r0, #33	; 0x21
 8001f3c:	f7ff ffe2 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COLUMN_START_ADDRESS_HV_ADDRESSING_MODE);
 8001f40:	2000      	movs	r0, #0
 8001f42:	f7ff ffdf 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COLUMN_END_ADDRESS_HV_ADDRESSING_MODE);
 8001f46:	207f      	movs	r0, #127	; 0x7f
 8001f48:	f7ff ffdc 	bl	8001f04 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_PAGE_ADDRESS_HV_ADDRESSING_MODE_COMMAND);
 8001f4c:	2022      	movs	r0, #34	; 0x22
 8001f4e:	f7ff ffd9 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_PAGE_START_ADDRESS_HV_ADDRESSING_MODE);
 8001f52:	2000      	movs	r0, #0
 8001f54:	f7ff ffd6 	bl	8001f04 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_PAGE_END_ADDRESS_HV_ADDRESSING_MODE);
 8001f58:	207d      	movs	r0, #125	; 0x7d
 8001f5a:	f7ff ffd3 	bl	8001f04 <ssd1306_sendcommand>

	  for (uint8_t packet = 0; packet < GB_SSD1306_HEIGHT; packet++) {
 8001f5e:	2300      	movs	r3, #0
 8001f60:	71fb      	strb	r3, [r7, #7]
 8001f62:	e01c      	b.n	8001f9e <ssd1306_update_data+0x6a>
		  gb_i2c2_start_condition_w(); // Start Condition For Writing
 8001f64:	f7ff fe94 	bl	8001c90 <gb_i2c2_start_condition_w>
		  gb_i2c2_address_send_w(SSD1306_WA); // INA219 I2C address is sent with Write bit
 8001f68:	2078      	movs	r0, #120	; 0x78
 8001f6a:	f7ff fead 	bl	8001cc8 <gb_i2c2_address_send_w>
		  gb_i2c2_master_send_byte(GB_SSD1306_CONTROL_BYTE_FOR_DATA);
 8001f6e:	2040      	movs	r0, #64	; 0x40
 8001f70:	f7ff fed2 	bl	8001d18 <gb_i2c2_master_send_byte>
	        for (uint8_t packet_byte = 0; packet_byte < 16; ++packet_byte) {
 8001f74:	2300      	movs	r3, #0
 8001f76:	71bb      	strb	r3, [r7, #6]
 8001f78:	e00b      	b.n	8001f92 <ssd1306_update_data+0x5e>
	        	gb_i2c2_master_send_byte(GB_SSD1306_Buffer[packet*16+packet_byte]);
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	011a      	lsls	r2, r3, #4
 8001f7e:	79bb      	ldrb	r3, [r7, #6]
 8001f80:	4413      	add	r3, r2
 8001f82:	4a0b      	ldr	r2, [pc, #44]	; (8001fb0 <ssd1306_update_data+0x7c>)
 8001f84:	5cd3      	ldrb	r3, [r2, r3]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff fec6 	bl	8001d18 <gb_i2c2_master_send_byte>
	        for (uint8_t packet_byte = 0; packet_byte < 16; ++packet_byte) {
 8001f8c:	79bb      	ldrb	r3, [r7, #6]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	71bb      	strb	r3, [r7, #6]
 8001f92:	79bb      	ldrb	r3, [r7, #6]
 8001f94:	2b0f      	cmp	r3, #15
 8001f96:	d9f0      	bls.n	8001f7a <ssd1306_update_data+0x46>
	  for (uint8_t packet = 0; packet < GB_SSD1306_HEIGHT; packet++) {
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	71fb      	strb	r3, [r7, #7]
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	2b3f      	cmp	r3, #63	; 0x3f
 8001fa2:	d9df      	bls.n	8001f64 <ssd1306_update_data+0x30>
	        }
	  }
	        gb_i2c2_master_stop_generation(); // STOP Condition is generated
 8001fa4:	f7ff fed0 	bl	8001d48 <gb_i2c2_master_stop_generation>
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	20000210 	.word	0x20000210

08001fb4 <ssd1306_GotoXY>:
/*
 * x is column[0-127]
 * y is row[0-63]
 */
void ssd1306_GotoXY( uint16_t x,uint16_t y)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	460a      	mov	r2, r1
 8001fbe:	80fb      	strh	r3, [r7, #6]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
		GB_SSD1306.CurrentX = x;
 8001fc4:	4a05      	ldr	r2, [pc, #20]	; (8001fdc <ssd1306_GotoXY+0x28>)
 8001fc6:	88fb      	ldrh	r3, [r7, #6]
 8001fc8:	8013      	strh	r3, [r2, #0]
		GB_SSD1306.CurrentY = y;
 8001fca:	4a04      	ldr	r2, [pc, #16]	; (8001fdc <ssd1306_GotoXY+0x28>)
 8001fcc:	88bb      	ldrh	r3, [r7, #4]
 8001fce:	8053      	strh	r3, [r2, #2]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	20000610 	.word	0x20000610

08001fe0 <ssd1306_clear>:
}
/*
 *  Fills entire LCD with desired color
 */
void ssd1306_clear(GB_SSD1306_COLOR_t color)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	71fb      	strb	r3, [r7, #7]
	memset(GB_SSD1306_Buffer, (color == GB_SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(GB_SSD1306_Buffer));
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d101      	bne.n	8001ff4 <ssd1306_clear+0x14>
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	e000      	b.n	8001ff6 <ssd1306_clear+0x16>
 8001ff4:	23ff      	movs	r3, #255	; 0xff
 8001ff6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4803      	ldr	r0, [pc, #12]	; (800200c <ssd1306_clear+0x2c>)
 8001ffe:	f001 faa5 	bl	800354c <memset>
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000210 	.word	0x20000210

08002010 <ssd1306_print_char>:
 * 5 is no of columns: font width // x is width : CurrentX :0-127
 * 8 is no of rows: font height   //y is height : CurrentY : 0-63
 *
 */
char ssd1306_print_char(char ch, GB_SSD1306_COLOR_t color)
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	460a      	mov	r2, r1
 800201a:	71fb      	strb	r3, [r7, #7]
 800201c:	4613      	mov	r3, r2
 800201e:	71bb      	strb	r3, [r7, #6]

	uint32_t Font_byte_value;

	for (uint32_t i = 0; i < 5 ; i++) // Font Width
 8002020:	2300      	movs	r3, #0
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	e034      	b.n	8002090 <ssd1306_print_char+0x80>
	{
			Font_byte_value = SSD1306_font5x8[(ch - 32)][i]; //mapping the vales of bits for rinting the character ch
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	f1a3 0220 	sub.w	r2, r3, #32
 800202c:	491d      	ldr	r1, [pc, #116]	; (80020a4 <ssd1306_print_char+0x94>)
 800202e:	4613      	mov	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4413      	add	r3, r2
 8002034:	18ca      	adds	r2, r1, r3
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	4413      	add	r3, r2
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	60bb      	str	r3, [r7, #8]

			if (color == GB_SSD1306_COLOR_WHITE)
 800203e:	79bb      	ldrb	r3, [r7, #6]
 8002040:	2b01      	cmp	r3, #1
 8002042:	d10d      	bne.n	8002060 <ssd1306_print_char+0x50>
			{
				GB_SSD1306_Buffer[GB_SSD1306.CurrentX + (GB_SSD1306.CurrentY / 8) * GB_SSD1306_WIDTH] = Font_byte_value;
 8002044:	4b18      	ldr	r3, [pc, #96]	; (80020a8 <ssd1306_print_char+0x98>)
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	461a      	mov	r2, r3
 800204a:	4b17      	ldr	r3, [pc, #92]	; (80020a8 <ssd1306_print_char+0x98>)
 800204c:	885b      	ldrh	r3, [r3, #2]
 800204e:	08db      	lsrs	r3, r3, #3
 8002050:	b29b      	uxth	r3, r3
 8002052:	01db      	lsls	r3, r3, #7
 8002054:	4413      	add	r3, r2
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	b2d1      	uxtb	r1, r2
 800205a:	4a14      	ldr	r2, [pc, #80]	; (80020ac <ssd1306_print_char+0x9c>)
 800205c:	54d1      	strb	r1, [r2, r3]
 800205e:	e00e      	b.n	800207e <ssd1306_print_char+0x6e>
			}else
			{
				GB_SSD1306_Buffer[GB_SSD1306.CurrentX + (GB_SSD1306.CurrentY / 8) * GB_SSD1306_WIDTH] = ~Font_byte_value;
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	b2da      	uxtb	r2, r3
 8002064:	4b10      	ldr	r3, [pc, #64]	; (80020a8 <ssd1306_print_char+0x98>)
 8002066:	881b      	ldrh	r3, [r3, #0]
 8002068:	4619      	mov	r1, r3
 800206a:	4b0f      	ldr	r3, [pc, #60]	; (80020a8 <ssd1306_print_char+0x98>)
 800206c:	885b      	ldrh	r3, [r3, #2]
 800206e:	08db      	lsrs	r3, r3, #3
 8002070:	b29b      	uxth	r3, r3
 8002072:	01db      	lsls	r3, r3, #7
 8002074:	440b      	add	r3, r1
 8002076:	43d2      	mvns	r2, r2
 8002078:	b2d1      	uxtb	r1, r2
 800207a:	4a0c      	ldr	r2, [pc, #48]	; (80020ac <ssd1306_print_char+0x9c>)
 800207c:	54d1      	strb	r1, [r2, r3]
			}

		  GB_SSD1306.CurrentX ++;
 800207e:	4b0a      	ldr	r3, [pc, #40]	; (80020a8 <ssd1306_print_char+0x98>)
 8002080:	881b      	ldrh	r3, [r3, #0]
 8002082:	3301      	adds	r3, #1
 8002084:	b29a      	uxth	r2, r3
 8002086:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <ssd1306_print_char+0x98>)
 8002088:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i < 5 ; i++) // Font Width
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	3301      	adds	r3, #1
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2b04      	cmp	r3, #4
 8002094:	d9c7      	bls.n	8002026 <ssd1306_print_char+0x16>
		}

	/* Return character written */
		return ch;
 8002096:	79fb      	ldrb	r3, [r7, #7]

}
 8002098:	4618      	mov	r0, r3
 800209a:	3714      	adds	r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	bc80      	pop	{r7}
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	080082cc 	.word	0x080082cc
 80020a8:	20000610 	.word	0x20000610
 80020ac:	20000210 	.word	0x20000210

080020b0 <ssd1306_print_string>:

char ssd1306_print_string(char* str, GB_SSD1306_COLOR_t color)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	70fb      	strb	r3, [r7, #3]
	while (*str)
 80020bc:	e008      	b.n	80020d0 <ssd1306_print_string+0x20>
	{
		ssd1306_print_char(*str++, (GB_SSD1306_COLOR_t) color);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	1c5a      	adds	r2, r3, #1
 80020c2:	607a      	str	r2, [r7, #4]
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	78fa      	ldrb	r2, [r7, #3]
 80020c8:	4611      	mov	r1, r2
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff ffa0 	bl	8002010 <ssd1306_print_char>
	while (*str)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1f2      	bne.n	80020be <ssd1306_print_string+0xe>
	}
	/* Everything OK, zero should be returned */
		return *str;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	781b      	ldrb	r3, [r3, #0]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <ssd1306_float>:
		ssd1306_print_char(gb_buf[gb_ptr], (GB_SSD1306_COLOR_t) color);
	}
}

void ssd1306_float(float gb_value, GB_SSD1306_COLOR_t color)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	460b      	mov	r3, r1
 80020ee:	70fb      	strb	r3, [r7, #3]
	char gb_float_buff[10];
	sprintf(gb_float_buff,"%.2f",gb_value);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f7fe f9a9 	bl	8000448 <__aeabi_f2d>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	f107 000c 	add.w	r0, r7, #12
 80020fe:	4907      	ldr	r1, [pc, #28]	; (800211c <ssd1306_float+0x38>)
 8002100:	f002 f8a2 	bl	8004248 <siprintf>
	ssd1306_print_string(gb_float_buff,(GB_SSD1306_COLOR_t) color );
 8002104:	78fa      	ldrb	r2, [r7, #3]
 8002106:	f107 030c 	add.w	r3, r7, #12
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff ffcf 	bl	80020b0 <ssd1306_print_string>

}
 8002112:	bf00      	nop
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	080081dc 	.word	0x080081dc

08002120 <timer_initialise>:
 * 1 us = 1 count
 * 1ms = 1000us
 * 1 sec = 1000ms
 */
 void timer_initialise()
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
	// Start by making sure the timer's 'counter' is off
	TIM2->CR1 &= ~(TIM_CR1_CEN);
 8002124:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800212e:	f023 0301 	bic.w	r3, r3, #1
 8002132:	6013      	str	r3, [r2, #0]
	TIM2->SR &= ~(TIM_SR_UIF);
 8002134:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800213e:	f023 0301 	bic.w	r3, r3, #1
 8002142:	6113      	str	r3, [r2, #16]

	//RESET THE TIMER2 BUS
	RCC->APB1RSTR |=  (RCC_APB1RSTR_TIM2RST);
 8002144:	4b1f      	ldr	r3, [pc, #124]	; (80021c4 <timer_initialise+0xa4>)
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	4a1e      	ldr	r2, [pc, #120]	; (80021c4 <timer_initialise+0xa4>)
 800214a:	f043 0301 	orr.w	r3, r3, #1
 800214e:	6113      	str	r3, [r2, #16]
	RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST);
 8002150:	4b1c      	ldr	r3, [pc, #112]	; (80021c4 <timer_initialise+0xa4>)
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	4a1b      	ldr	r2, [pc, #108]	; (80021c4 <timer_initialise+0xa4>)
 8002156:	f023 0301 	bic.w	r3, r3, #1
 800215a:	6113      	str	r3, [r2, #16]


	//Enable Timer2 peripheral clock
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800215c:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <timer_initialise+0xa4>)
 800215e:	69db      	ldr	r3, [r3, #28]
 8002160:	4a18      	ldr	r2, [pc, #96]	; (80021c4 <timer_initialise+0xa4>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	61d3      	str	r3, [r2, #28]


    TIM2-> CR1 |= TIM_CR1_UDIS; // enable this bit so that no register value is updated
 8002168:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002172:	f043 0302 	orr.w	r3, r3, #2
 8002176:	6013      	str	r3, [r2, #0]
/**********************for example 1*******************************/
    //Timer prescaler value
    TIM2->PSC = 32;
 8002178:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800217c:	2220      	movs	r2, #32
 800217e:	629a      	str	r2, [r3, #40]	; 0x28
    //TIM2->PSC = 0;
    //Timer Auto reload register value
    TIM2->ARR = 0xffff;
 8002180:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002184:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002188:	62da      	str	r2, [r3, #44]	; 0x2c
    //65535
    //TIM2->ARR = 32;

    TIM2-> CR1 &= ~TIM_CR1_UDIS; // disable this bit so that values assigned from Timer register can move to preload registers
 800218a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002194:	f023 0302 	bic.w	r3, r3, #2
 8002198:	6013      	str	r3, [r2, #0]

   //Enable the update generation for updating the shadow register with preload register contents with new values
   TIM2->EGR |= TIM_EGR_UG;
 800219a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800219e:	695b      	ldr	r3, [r3, #20]
 80021a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021a4:	f043 0301 	orr.w	r3, r3, #1
 80021a8:	6153      	str	r3, [r2, #20]
   //Clear the UIF flag as that is set when UG bit is set in EGR to update the content of my register
   TIM2->SR &= ~(TIM_SR_UIF);
 80021aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021b4:	f023 0301 	bic.w	r3, r3, #1
 80021b8:	6113      	str	r3, [r2, #16]
}
 80021ba:	bf00      	nop
 80021bc:	46bd      	mov	sp, r7
 80021be:	bc80      	pop	{r7}
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	40021000 	.word	0x40021000

080021c8 <delay_us>:
void delay_us(uint16_t us)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	80fb      	strh	r3, [r7, #6]
	TIM2->CR1 |= TIM_CR1_CEN;
 80021d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6013      	str	r3, [r2, #0]
	//TIM2-> CR1 |= TIM_CR1_UDIS; // enable this bit so that no register value is updated
	//TIM2->EGR |= TIM_EGR_UG; // SET UG bit to reinitailse the counter register with 0
	TIM2->CNT=0; // initialise counter register
 80021e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021e6:	2200      	movs	r2, #0
 80021e8:	625a      	str	r2, [r3, #36]	; 0x24
	//while(!(TIM2->SR & (1<<TIM_SR_UIF)));
	//TIM2->SR &= ~(TIM_SR_UIF); //clear the update interrupt flag as this is set when CNT is reinitialsed with 0
	while(TIM2->CNT < us)
 80021ea:	bf00      	nop
 80021ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021f2:	88fb      	ldrh	r3, [r7, #6]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d3f9      	bcc.n	80021ec <delay_us+0x24>
	{	//uart_tran_dec(TIM2->CNT);
	}
	//TIM2->CR1 &= ~TIM_CR1_CEN;

}
 80021f8:	bf00      	nop
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr

08002204 <delay_ms>:
void delay_ms(uint16_t ms)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	80fb      	strh	r3, [r7, #6]
	for (uint16_t i=0; i<ms; i++)
 800220e:	2300      	movs	r3, #0
 8002210:	81fb      	strh	r3, [r7, #14]
 8002212:	e006      	b.n	8002222 <delay_ms+0x1e>
	delay_us(1000);
 8002214:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002218:	f7ff ffd6 	bl	80021c8 <delay_us>
	for (uint16_t i=0; i<ms; i++)
 800221c:	89fb      	ldrh	r3, [r7, #14]
 800221e:	3301      	adds	r3, #1
 8002220:	81fb      	strh	r3, [r7, #14]
 8002222:	89fa      	ldrh	r2, [r7, #14]
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	429a      	cmp	r2, r3
 8002228:	d3f4      	bcc.n	8002214 <delay_ms+0x10>
}
 800222a:	bf00      	nop
 800222c:	bf00      	nop
 800222e:	3710      	adds	r7, #16
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <T4C1_pin_conf>:
#include "stm32f1xx.h"
#include "gb_timer_input_capture.h"
int gb_a;
//PB6
void T4C1_pin_conf()
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
	 RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 8002238:	4b0d      	ldr	r3, [pc, #52]	; (8002270 <T4C1_pin_conf+0x3c>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	4a0c      	ldr	r2, [pc, #48]	; (8002270 <T4C1_pin_conf+0x3c>)
 800223e:	f043 0308 	orr.w	r3, r3, #8
 8002242:	6193      	str	r3, [r2, #24]
	 //Configures GPIO PIN PB6 as Input
	 GPIOB->CRL &= ~(GPIO_CRL_MODE6);
 8002244:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <T4C1_pin_conf+0x40>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a0a      	ldr	r2, [pc, #40]	; (8002274 <T4C1_pin_conf+0x40>)
 800224a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800224e:	6013      	str	r3, [r2, #0]
	 //CONFIGURE GPIO PIN PB6 as floating input
	 GPIOB->CRL |= (GPIO_CRL_CNF6_0);
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <T4C1_pin_conf+0x40>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a07      	ldr	r2, [pc, #28]	; (8002274 <T4C1_pin_conf+0x40>)
 8002256:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800225a:	6013      	str	r3, [r2, #0]
	 GPIOB->CRL &= ~(GPIO_CRL_CNF6_1);
 800225c:	4b05      	ldr	r3, [pc, #20]	; (8002274 <T4C1_pin_conf+0x40>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a04      	ldr	r2, [pc, #16]	; (8002274 <T4C1_pin_conf+0x40>)
 8002262:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8002266:	6013      	str	r3, [r2, #0]
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	bc80      	pop	{r7}
 800226e:	4770      	bx	lr
 8002270:	40021000 	.word	0x40021000
 8002274:	40010c00 	.word	0x40010c00

08002278 <tim4_ch1_capture_config>:
void tim4_ch1_capture_config()
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
	   TIM4->DIER |= TIM_DIER_CC1IE; //capture interrupt enable
 800227c:	4b0d      	ldr	r3, [pc, #52]	; (80022b4 <tim4_ch1_capture_config+0x3c>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	4a0c      	ldr	r2, [pc, #48]	; (80022b4 <tim4_ch1_capture_config+0x3c>)
 8002282:	f043 0302 	orr.w	r3, r3, #2
 8002286:	60d3      	str	r3, [r2, #12]
	   TIM4->CCER |= TIM_CCER_CC1E; // timer 4 channel1 configured for capture enabled
 8002288:	4b0a      	ldr	r3, [pc, #40]	; (80022b4 <tim4_ch1_capture_config+0x3c>)
 800228a:	6a1b      	ldr	r3, [r3, #32]
 800228c:	4a09      	ldr	r2, [pc, #36]	; (80022b4 <tim4_ch1_capture_config+0x3c>)
 800228e:	f043 0301 	orr.w	r3, r3, #1
 8002292:	6213      	str	r3, [r2, #32]
	   TIM4->CCER |= TIM_CCER_CC2E;
 8002294:	4b07      	ldr	r3, [pc, #28]	; (80022b4 <tim4_ch1_capture_config+0x3c>)
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	4a06      	ldr	r2, [pc, #24]	; (80022b4 <tim4_ch1_capture_config+0x3c>)
 800229a:	f043 0310 	orr.w	r3, r3, #16
 800229e:	6213      	str	r3, [r2, #32]
	   TIM4->CR1 |= TIM_CR1_CEN; //enable the timer
 80022a0:	4b04      	ldr	r3, [pc, #16]	; (80022b4 <tim4_ch1_capture_config+0x3c>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a03      	ldr	r2, [pc, #12]	; (80022b4 <tim4_ch1_capture_config+0x3c>)
 80022a6:	f043 0301 	orr.w	r3, r3, #1
 80022aa:	6013      	str	r3, [r2, #0]
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr
 80022b4:	40000800 	.word	0x40000800

080022b8 <tim4_ch1_capture_unconfig>:

void tim4_ch1_capture_unconfig()
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
		   TIM4->DIER &= ~TIM_DIER_CC1IE; //capture interrupt enable
 80022bc:	4b0d      	ldr	r3, [pc, #52]	; (80022f4 <tim4_ch1_capture_unconfig+0x3c>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	4a0c      	ldr	r2, [pc, #48]	; (80022f4 <tim4_ch1_capture_unconfig+0x3c>)
 80022c2:	f023 0302 	bic.w	r3, r3, #2
 80022c6:	60d3      	str	r3, [r2, #12]
		   TIM4->CCER &= ~TIM_CCER_CC1E; // timer 4 channel1 configured for capture enabled
 80022c8:	4b0a      	ldr	r3, [pc, #40]	; (80022f4 <tim4_ch1_capture_unconfig+0x3c>)
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	4a09      	ldr	r2, [pc, #36]	; (80022f4 <tim4_ch1_capture_unconfig+0x3c>)
 80022ce:	f023 0301 	bic.w	r3, r3, #1
 80022d2:	6213      	str	r3, [r2, #32]
		   TIM4->CCER &= ~TIM_CCER_CC2E;
 80022d4:	4b07      	ldr	r3, [pc, #28]	; (80022f4 <tim4_ch1_capture_unconfig+0x3c>)
 80022d6:	6a1b      	ldr	r3, [r3, #32]
 80022d8:	4a06      	ldr	r2, [pc, #24]	; (80022f4 <tim4_ch1_capture_unconfig+0x3c>)
 80022da:	f023 0310 	bic.w	r3, r3, #16
 80022de:	6213      	str	r3, [r2, #32]
		   TIM4->CR1 &= ~TIM_CR1_CEN; //enable the timer
 80022e0:	4b04      	ldr	r3, [pc, #16]	; (80022f4 <tim4_ch1_capture_unconfig+0x3c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a03      	ldr	r2, [pc, #12]	; (80022f4 <tim4_ch1_capture_unconfig+0x3c>)
 80022e6:	f023 0301 	bic.w	r3, r3, #1
 80022ea:	6013      	str	r3, [r2, #0]
}
 80022ec:	bf00      	nop
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr
 80022f4:	40000800 	.word	0x40000800

080022f8 <gb_t4_input_capture>:
void gb_t4_input_capture()
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
	// Start by making sure the timer's 'counter' is off
			TIM4->CR1 &= ~(TIM_CR1_CEN);
 80022fc:	4b68      	ldr	r3, [pc, #416]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a67      	ldr	r2, [pc, #412]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002302:	f023 0301 	bic.w	r3, r3, #1
 8002306:	6013      	str	r3, [r2, #0]
			TIM4->SR &= ~(TIM_SR_UIF);
 8002308:	4b65      	ldr	r3, [pc, #404]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800230a:	691b      	ldr	r3, [r3, #16]
 800230c:	4a64      	ldr	r2, [pc, #400]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800230e:	f023 0301 	bic.w	r3, r3, #1
 8002312:	6113      	str	r3, [r2, #16]

			//RESET THE TIMER4 BUS
			RCC->APB1RSTR |=  (RCC_APB1RSTR_TIM4RST);
 8002314:	4b63      	ldr	r3, [pc, #396]	; (80024a4 <gb_t4_input_capture+0x1ac>)
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	4a62      	ldr	r2, [pc, #392]	; (80024a4 <gb_t4_input_capture+0x1ac>)
 800231a:	f043 0304 	orr.w	r3, r3, #4
 800231e:	6113      	str	r3, [r2, #16]
			RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST);
 8002320:	4b60      	ldr	r3, [pc, #384]	; (80024a4 <gb_t4_input_capture+0x1ac>)
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	4a5f      	ldr	r2, [pc, #380]	; (80024a4 <gb_t4_input_capture+0x1ac>)
 8002326:	f023 0304 	bic.w	r3, r3, #4
 800232a:	6113      	str	r3, [r2, #16]

			//Enable Timer4 peripheral clock
			RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800232c:	4b5d      	ldr	r3, [pc, #372]	; (80024a4 <gb_t4_input_capture+0x1ac>)
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	4a5c      	ldr	r2, [pc, #368]	; (80024a4 <gb_t4_input_capture+0x1ac>)
 8002332:	f043 0304 	orr.w	r3, r3, #4
 8002336:	61d3      	str	r3, [r2, #28]

			//enable Timer4channel 1 gpio periperial
			T4C1_pin_conf();
 8002338:	f7ff ff7c 	bl	8002234 <T4C1_pin_conf>
//			__NVIC_SetPriority (TIM4_IRQn, 0);
//
//			__NVIC_EnableIRQ(TIM4_IRQn);

			//***********Timer base configuration******************
		    TIM4->CR1 |= TIM_CR1_ARPE; //enable the preload fpr arr register
 800233c:	4b58      	ldr	r3, [pc, #352]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a57      	ldr	r2, [pc, #348]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002342:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002346:	6013      	str	r3, [r2, #0]


		    //Timer prescaler value
		     TIM4->PSC = 640;
 8002348:	4b55      	ldr	r3, [pc, #340]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800234a:	f44f 7220 	mov.w	r2, #640	; 0x280
 800234e:	629a      	str	r2, [r3, #40]	; 0x28
		     //Timer Auto reload register value - this decides the frequency of my signal
		     TIM4->ARR = 0xffff;
 8002350:	4b53      	ldr	r3, [pc, #332]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002352:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002356:	62da      	str	r2, [r3, #44]	; 0x2c

		     TIM4-> CR1 &= ~TIM_CR1_UDIS; // disable this bit so that values assigned from Timer register can move to preload registers
 8002358:	4b51      	ldr	r3, [pc, #324]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a50      	ldr	r2, [pc, #320]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800235e:	f023 0302 	bic.w	r3, r3, #2
 8002362:	6013      	str	r3, [r2, #0]
		     //Enable the update generation for updating the shadow register with preload register contents with new values
		     TIM4->EGR |= TIM_EGR_UG;
 8002364:	4b4e      	ldr	r3, [pc, #312]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002366:	695b      	ldr	r3, [r3, #20]
 8002368:	4a4d      	ldr	r2, [pc, #308]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800236a:	f043 0301 	orr.w	r3, r3, #1
 800236e:	6153      	str	r3, [r2, #20]
//		     //Clear the UIF flag as that is set when UG bit is set in EGR to update the content of  register
//		   TIM4->SR &= ~(TIM_SR_UIF);


		   //********************************** TIMER Clock configuration ***************
		   TIM4->SMCR &= ~ (TIM_SMCR_SMS |TIM_SMCR_TS | TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002370:	4b4b      	ldr	r3, [pc, #300]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	4a4a      	ldr	r2, [pc, #296]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002376:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800237a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800237e:	6093      	str	r3, [r2, #8]

		   //***********Timer base configuration******************
		    TIM4->CR1 |= TIM_CR1_ARPE; //enable the preload fpr arr register
 8002380:	4b47      	ldr	r3, [pc, #284]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a46      	ldr	r2, [pc, #280]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002386:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800238a:	6013      	str	r3, [r2, #0]
		    //Timer prescaler value
			TIM4->PSC = 640;
 800238c:	4b44      	ldr	r3, [pc, #272]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800238e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8002392:	629a      	str	r2, [r3, #40]	; 0x28
			//Timer Auto reload register value - this decides the frequency of my signal
			TIM4->ARR = 0xfffffff;
 8002394:	4b42      	ldr	r3, [pc, #264]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002396:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800239a:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM4-> CR1 &= ~TIM_CR1_UDIS; // disable this bit so that values assigned from Timer register can move to preload registers
 800239c:	4b40      	ldr	r3, [pc, #256]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a3f      	ldr	r2, [pc, #252]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023a2:	f023 0302 	bic.w	r3, r3, #2
 80023a6:	6013      	str	r3, [r2, #0]
			//Enable the update generation for updating the shadow register with preload register contents with new values
			 TIM4->EGR |= TIM_EGR_UG;
 80023a8:	4b3d      	ldr	r3, [pc, #244]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	4a3c      	ldr	r2, [pc, #240]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023ae:	f043 0301 	orr.w	r3, r3, #1
 80023b2:	6153      	str	r3, [r2, #20]
			 //When UIF bit is set to 1, it means registers are updated and update interrupt is pending.
			 while(!(TIM4->SR & TIM_SR_UIF));
 80023b4:	bf00      	nop
 80023b6:	4b3a      	ldr	r3, [pc, #232]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d0f9      	beq.n	80023b6 <gb_t4_input_capture+0xbe>
			// TIM4->SR &= ~(TIM_SR_UIF);



			 //**********************Timer Slave configuration*****************
		     TIM4-> SMCR = 0x00;// reset the slave mode register
 80023c2:	4b37      	ldr	r3, [pc, #220]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	609a      	str	r2, [r3, #8]
		     TIM4->SMCR |= TIM_SMCR_SMS_2; //slave mode selection: Reset Mode.
 80023c8:	4b35      	ldr	r3, [pc, #212]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	4a34      	ldr	r2, [pc, #208]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023ce:	f043 0304 	orr.w	r3, r3, #4
 80023d2:	6093      	str	r3, [r2, #8]
		     TIM4->SMCR |= (TIM_SMCR_TS_2 | TIM_SMCR_TS_0); //slave mode: trigger selection
 80023d4:	4b32      	ldr	r3, [pc, #200]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	4a31      	ldr	r2, [pc, #196]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023da:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80023de:	6093      	str	r3, [r2, #8]
		     /* Configure the trigger prescaler, filter, and polarity */


		     TIM4->DIER &= ~TIM_DIER_TIE; //trigger interrupt enable: triggered if UIF flag is set to 1
 80023e0:	4b2f      	ldr	r3, [pc, #188]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	4a2e      	ldr	r2, [pc, #184]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023ea:	60d3      	str	r3, [r2, #12]
		     TIM4->DIER &= ~TIM_DIER_TDE; // trigger dma request disabled
 80023ec:	4b2c      	ldr	r3, [pc, #176]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	4a2b      	ldr	r2, [pc, #172]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80023f6:	60d3      	str	r3, [r2, #12]

		    //IC1 capture disabled
		    TIM4->CCER &= ~TIM_CCER_CC1E;
 80023f8:	4b29      	ldr	r3, [pc, #164]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023fa:	6a1b      	ldr	r3, [r3, #32]
 80023fc:	4a28      	ldr	r2, [pc, #160]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 80023fe:	f023 0301 	bic.w	r3, r3, #1
 8002402:	6213      	str	r3, [r2, #32]
		    //CC1 channel is configures as input, IC1 is mapped tp TI1
            TIM4->CCMR1 &= ~TIM_CCMR1_CC1S_1;
 8002404:	4b26      	ldr	r3, [pc, #152]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	4a25      	ldr	r2, [pc, #148]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800240a:	f023 0302 	bic.w	r3, r3, #2
 800240e:	6193      	str	r3, [r2, #24]
            TIM4->CCMR1 |= TIM_CCMR1_CC1S_0;
 8002410:	4b23      	ldr	r3, [pc, #140]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	4a22      	ldr	r2, [pc, #136]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002416:	f043 0301 	orr.w	r3, r3, #1
 800241a:	6193      	str	r3, [r2, #24]
            //IC1 capture polarity non-inverted: capture is done on rising edge of IC1.
            TIM4->CCER &= ~TIM_CCER_CC1P;
 800241c:	4b20      	ldr	r3, [pc, #128]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	4a1f      	ldr	r2, [pc, #124]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002422:	f023 0302 	bic.w	r3, r3, #2
 8002426:	6213      	str	r3, [r2, #32]
            TIM4->CCMR1 &= ~TIM_CCMR1_IC1PSC; // No prescaler, capture is done each time an edge is detected.
 8002428:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	4a1c      	ldr	r2, [pc, #112]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800242e:	f023 030c 	bic.w	r3, r3, #12
 8002432:	6193      	str	r3, [r2, #24]
            TIM4->CCMR1 &= ~TIM_CCMR1_IC1F; // No input filter is needed, as input signal is stable so at each event capture can be done
 8002434:	4b1a      	ldr	r3, [pc, #104]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002436:	699b      	ldr	r3, [r3, #24]
 8002438:	4a19      	ldr	r2, [pc, #100]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800243a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800243e:	6193      	str	r3, [r2, #24]


            //IC2 capture disabled
           	 TIM4->CCER &= ~TIM_CCER_CC2E;
 8002440:	4b17      	ldr	r3, [pc, #92]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002442:	6a1b      	ldr	r3, [r3, #32]
 8002444:	4a16      	ldr	r2, [pc, #88]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002446:	f023 0310 	bic.w	r3, r3, #16
 800244a:	6213      	str	r3, [r2, #32]
            //IC2 channel is configures as input, IC2 is mapped tp TI1
             TIM4->CCMR1 &= ~TIM_CCMR1_CC2S_0;
 800244c:	4b14      	ldr	r3, [pc, #80]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	4a13      	ldr	r2, [pc, #76]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002452:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002456:	6193      	str	r3, [r2, #24]
             TIM4->CCMR1 |= TIM_CCMR1_CC2S_1;
 8002458:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	4a10      	ldr	r2, [pc, #64]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800245e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002462:	6193      	str	r3, [r2, #24]
             //IC2 capture polarity inverted: capture is done on falling edge of IC2.
             TIM4->CCER |= TIM_CCER_CC2P;
 8002464:	4b0e      	ldr	r3, [pc, #56]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002466:	6a1b      	ldr	r3, [r3, #32]
 8002468:	4a0d      	ldr	r2, [pc, #52]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800246a:	f043 0320 	orr.w	r3, r3, #32
 800246e:	6213      	str	r3, [r2, #32]
             TIM4->CCMR1 &= ~TIM_CCMR1_IC2PSC; // No prescaler, capture is done each time an edge is detected.
 8002470:	4b0b      	ldr	r3, [pc, #44]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	4a0a      	ldr	r2, [pc, #40]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002476:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800247a:	6193      	str	r3, [r2, #24]
             TIM4->CCMR1 &= ~TIM_CCMR1_IC2F; // No input filter is needed, as input signal is stable so at each event capture can be done
 800247c:	4b08      	ldr	r3, [pc, #32]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	4a07      	ldr	r2, [pc, #28]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002482:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002486:	6193      	str	r3, [r2, #24]


             //Master configuration
             TIM4->CR2 &= ~TIM_CR2_MMS; //reset the master mode selection
 8002488:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 800248e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002492:	6053      	str	r3, [r2, #4]
             TIM4->CR2 = 0x00;
 8002494:	4b02      	ldr	r3, [pc, #8]	; (80024a0 <gb_t4_input_capture+0x1a8>)
 8002496:	2200      	movs	r2, #0
 8002498:	605a      	str	r2, [r3, #4]
             //TIM4->CR1 |= TIM_CR1_CEN; //enable the timer

             //Timer4_channel2 configuration
        //  TIM4->CCER |= TIM_CCER_CC2E;
       //   TIM4->CR1 |= TIM_CR1_CEN; //enable the timer
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	40000800 	.word	0x40000800
 80024a4:	40021000 	.word	0x40021000

080024a8 <TIM4_IRQHandler>:
float TIM4_Period = 0;
float TIM4_Width = 0;
float TIM4_Period_Current = 0;

void TIM4_IRQHandler(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
	if(TIM4->SR & TIM_SR_CC1IF) //capture comapre event 1
 80024ac:	4b27      	ldr	r3, [pc, #156]	; (800254c <TIM4_IRQHandler+0xa4>)
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	f003 0302 	and.w	r3, r3, #2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d047      	beq.n	8002548 <TIM4_IRQHandler+0xa0>
	{
		if(TIM4->DIER & TIM_DIER_CC1IE) //cross check that which source of interrupt is configured
 80024b8:	4b24      	ldr	r3, [pc, #144]	; (800254c <TIM4_IRQHandler+0xa4>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d041      	beq.n	8002548 <TIM4_IRQHandler+0xa0>
		{
			if((TIM4->CCMR1 & TIM_CCMR1_CC1S) != 0) //cross check if input capture interrupt is thier if input capture event is their
 80024c4:	4b21      	ldr	r3, [pc, #132]	; (800254c <TIM4_IRQHandler+0xa4>)
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	f003 0303 	and.w	r3, r3, #3
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d03b      	beq.n	8002548 <TIM4_IRQHandler+0xa0>
			{
				TIM4_IC1Value = TIM4->CCR1;
 80024d0:	4b1e      	ldr	r3, [pc, #120]	; (800254c <TIM4_IRQHandler+0xa4>)
 80024d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024d4:	4a1e      	ldr	r2, [pc, #120]	; (8002550 <TIM4_IRQHandler+0xa8>)
 80024d6:	6013      	str	r3, [r2, #0]
				if(TIM4_IC1Value !=0)
 80024d8:	4b1d      	ldr	r3, [pc, #116]	; (8002550 <TIM4_IRQHandler+0xa8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d033      	beq.n	8002548 <TIM4_IRQHandler+0xa0>
				{
					TIM4_IC2Value = TIM4->CCR2;
 80024e0:	4b1a      	ldr	r3, [pc, #104]	; (800254c <TIM4_IRQHandler+0xa4>)
 80024e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e4:	4a1b      	ldr	r2, [pc, #108]	; (8002554 <TIM4_IRQHandler+0xac>)
 80024e6:	6013      	str	r3, [r2, #0]
					TIM4_Duty = (TIM4_IC2Value*100)/TIM4_IC1Value;
 80024e8:	4b1a      	ldr	r3, [pc, #104]	; (8002554 <TIM4_IRQHandler+0xac>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2264      	movs	r2, #100	; 0x64
 80024ee:	fb02 f203 	mul.w	r2, r2, r3
 80024f2:	4b17      	ldr	r3, [pc, #92]	; (8002550 <TIM4_IRQHandler+0xa8>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7fe fbfa 	bl	8000cf4 <__aeabi_ui2f>
 8002500:	4603      	mov	r3, r0
 8002502:	4a15      	ldr	r2, [pc, #84]	; (8002558 <TIM4_IRQHandler+0xb0>)
 8002504:	6013      	str	r3, [r2, #0]
					TIM4_Frequency = 50000/TIM4_IC1Value; //  ( in herts)
 8002506:	4b12      	ldr	r3, [pc, #72]	; (8002550 <TIM4_IRQHandler+0xa8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800250e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe fbee 	bl	8000cf4 <__aeabi_ui2f>
 8002518:	4603      	mov	r3, r0
 800251a:	4a10      	ldr	r2, [pc, #64]	; (800255c <TIM4_IRQHandler+0xb4>)
 800251c:	6013      	str	r3, [r2, #0]
					//Frequency = 1/IC1Value;
					TIM4_Period = 1000000/TIM4_Frequency;//(Perid is in microseconds)
 800251e:	4b0f      	ldr	r3, [pc, #60]	; (800255c <TIM4_IRQHandler+0xb4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4619      	mov	r1, r3
 8002524:	480e      	ldr	r0, [pc, #56]	; (8002560 <TIM4_IRQHandler+0xb8>)
 8002526:	f7fe fcf1 	bl	8000f0c <__aeabi_fdiv>
 800252a:	4603      	mov	r3, r0
 800252c:	461a      	mov	r2, r3
 800252e:	4b0d      	ldr	r3, [pc, #52]	; (8002564 <TIM4_IRQHandler+0xbc>)
 8002530:	601a      	str	r2, [r3, #0]
				TIM4_Width = TIM4_Period/2;  //(in microseconds)
 8002532:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <TIM4_IRQHandler+0xbc>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800253a:	4618      	mov	r0, r3
 800253c:	f7fe fce6 	bl	8000f0c <__aeabi_fdiv>
 8002540:	4603      	mov	r3, r0
 8002542:	461a      	mov	r2, r3
 8002544:	4b08      	ldr	r3, [pc, #32]	; (8002568 <TIM4_IRQHandler+0xc0>)
 8002546:	601a      	str	r2, [r3, #0]

				}
			}
		}
	}
}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40000800 	.word	0x40000800
 8002550:	20000618 	.word	0x20000618
 8002554:	2000061c 	.word	0x2000061c
 8002558:	20000624 	.word	0x20000624
 800255c:	20000620 	.word	0x20000620
 8002560:	49742400 	.word	0x49742400
 8002564:	20000628 	.word	0x20000628
 8002568:	2000062c 	.word	0x2000062c

0800256c <TIM4_getPeriod>:


float TIM4_getPeriod()
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
	return TIM4_Period;
 8002570:	4b02      	ldr	r3, [pc, #8]	; (800257c <TIM4_getPeriod+0x10>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	20000628 	.word	0x20000628

08002580 <TIM4_setPeriod>:
	return TIM4_Frequency;

}

void TIM4_setPeriod(uint32_t value)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
	TIM4_Period = value;
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f7fe fbb3 	bl	8000cf4 <__aeabi_ui2f>
 800258e:	4603      	mov	r3, r0
 8002590:	4a02      	ldr	r2, [pc, #8]	; (800259c <TIM4_setPeriod+0x1c>)
 8002592:	6013      	str	r3, [r2, #0]

}
 8002594:	bf00      	nop
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20000628 	.word	0x20000628

080025a0 <T1C1_pin_conf>:



//PA8
void T1C1_pin_conf()
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
	 RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 80025a4:	4b0d      	ldr	r3, [pc, #52]	; (80025dc <T1C1_pin_conf+0x3c>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	4a0c      	ldr	r2, [pc, #48]	; (80025dc <T1C1_pin_conf+0x3c>)
 80025aa:	f043 0304 	orr.w	r3, r3, #4
 80025ae:	6193      	str	r3, [r2, #24]
	 //Configures GPIO PIN PB6 as Input
	 GPIOA->CRH &= ~(GPIO_CRH_MODE8);
 80025b0:	4b0b      	ldr	r3, [pc, #44]	; (80025e0 <T1C1_pin_conf+0x40>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	4a0a      	ldr	r2, [pc, #40]	; (80025e0 <T1C1_pin_conf+0x40>)
 80025b6:	f023 0303 	bic.w	r3, r3, #3
 80025ba:	6053      	str	r3, [r2, #4]
	 //CONFIGURE GPIO PIN PB6 as floating input
	GPIOA->CRH |= (GPIO_CRH_CNF8_0);
 80025bc:	4b08      	ldr	r3, [pc, #32]	; (80025e0 <T1C1_pin_conf+0x40>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	4a07      	ldr	r2, [pc, #28]	; (80025e0 <T1C1_pin_conf+0x40>)
 80025c2:	f043 0304 	orr.w	r3, r3, #4
 80025c6:	6053      	str	r3, [r2, #4]
	 GPIOA->CRH &= ~(GPIO_CRH_CNF8_1);
 80025c8:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <T1C1_pin_conf+0x40>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	4a04      	ldr	r2, [pc, #16]	; (80025e0 <T1C1_pin_conf+0x40>)
 80025ce:	f023 0308 	bic.w	r3, r3, #8
 80025d2:	6053      	str	r3, [r2, #4]
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bc80      	pop	{r7}
 80025da:	4770      	bx	lr
 80025dc:	40021000 	.word	0x40021000
 80025e0:	40010800 	.word	0x40010800

080025e4 <tim1_ch1_capture_config>:
void tim1_ch1_capture_config()
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
	   TIM1->DIER |= TIM_DIER_CC1IE; //capture interrupt enable
 80025e8:	4b0d      	ldr	r3, [pc, #52]	; (8002620 <tim1_ch1_capture_config+0x3c>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	4a0c      	ldr	r2, [pc, #48]	; (8002620 <tim1_ch1_capture_config+0x3c>)
 80025ee:	f043 0302 	orr.w	r3, r3, #2
 80025f2:	60d3      	str	r3, [r2, #12]
	   TIM1->CCER |= TIM_CCER_CC1E; // timer 4 channel1 configured for capture enabled
 80025f4:	4b0a      	ldr	r3, [pc, #40]	; (8002620 <tim1_ch1_capture_config+0x3c>)
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	4a09      	ldr	r2, [pc, #36]	; (8002620 <tim1_ch1_capture_config+0x3c>)
 80025fa:	f043 0301 	orr.w	r3, r3, #1
 80025fe:	6213      	str	r3, [r2, #32]
	   TIM1->CCER |= TIM_CCER_CC2E;
 8002600:	4b07      	ldr	r3, [pc, #28]	; (8002620 <tim1_ch1_capture_config+0x3c>)
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	4a06      	ldr	r2, [pc, #24]	; (8002620 <tim1_ch1_capture_config+0x3c>)
 8002606:	f043 0310 	orr.w	r3, r3, #16
 800260a:	6213      	str	r3, [r2, #32]
	   TIM1->CR1 |= TIM_CR1_CEN; //enable the timer
 800260c:	4b04      	ldr	r3, [pc, #16]	; (8002620 <tim1_ch1_capture_config+0x3c>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a03      	ldr	r2, [pc, #12]	; (8002620 <tim1_ch1_capture_config+0x3c>)
 8002612:	f043 0301 	orr.w	r3, r3, #1
 8002616:	6013      	str	r3, [r2, #0]
}
 8002618:	bf00      	nop
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr
 8002620:	40012c00 	.word	0x40012c00

08002624 <tim1_ch1_capture_unconfig>:

void tim1_ch1_capture_unconfig()
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
		   TIM1->DIER &= ~TIM_DIER_CC1IE; //capture interrupt enable
 8002628:	4b0d      	ldr	r3, [pc, #52]	; (8002660 <tim1_ch1_capture_unconfig+0x3c>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	4a0c      	ldr	r2, [pc, #48]	; (8002660 <tim1_ch1_capture_unconfig+0x3c>)
 800262e:	f023 0302 	bic.w	r3, r3, #2
 8002632:	60d3      	str	r3, [r2, #12]
		   TIM1->CCER &= ~TIM_CCER_CC1E; // timer 4 channel1 configured for capture enabled
 8002634:	4b0a      	ldr	r3, [pc, #40]	; (8002660 <tim1_ch1_capture_unconfig+0x3c>)
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	4a09      	ldr	r2, [pc, #36]	; (8002660 <tim1_ch1_capture_unconfig+0x3c>)
 800263a:	f023 0301 	bic.w	r3, r3, #1
 800263e:	6213      	str	r3, [r2, #32]
		   TIM1->CCER &= ~TIM_CCER_CC2E;
 8002640:	4b07      	ldr	r3, [pc, #28]	; (8002660 <tim1_ch1_capture_unconfig+0x3c>)
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	4a06      	ldr	r2, [pc, #24]	; (8002660 <tim1_ch1_capture_unconfig+0x3c>)
 8002646:	f023 0310 	bic.w	r3, r3, #16
 800264a:	6213      	str	r3, [r2, #32]
		   TIM1->CR1 &= ~TIM_CR1_CEN; //enable the timer
 800264c:	4b04      	ldr	r3, [pc, #16]	; (8002660 <tim1_ch1_capture_unconfig+0x3c>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a03      	ldr	r2, [pc, #12]	; (8002660 <tim1_ch1_capture_unconfig+0x3c>)
 8002652:	f023 0301 	bic.w	r3, r3, #1
 8002656:	6013      	str	r3, [r2, #0]
}
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr
 8002660:	40012c00 	.word	0x40012c00

08002664 <gb_t1_input_capture>:
void gb_t1_input_capture()
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
	// Start by making sure the timer's 'counter' is off
			TIM1->CR1 &= ~(TIM_CR1_CEN);
 8002668:	4b68      	ldr	r3, [pc, #416]	; (800280c <gb_t1_input_capture+0x1a8>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a67      	ldr	r2, [pc, #412]	; (800280c <gb_t1_input_capture+0x1a8>)
 800266e:	f023 0301 	bic.w	r3, r3, #1
 8002672:	6013      	str	r3, [r2, #0]
			TIM1->SR &= ~(TIM_SR_UIF);
 8002674:	4b65      	ldr	r3, [pc, #404]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	4a64      	ldr	r2, [pc, #400]	; (800280c <gb_t1_input_capture+0x1a8>)
 800267a:	f023 0301 	bic.w	r3, r3, #1
 800267e:	6113      	str	r3, [r2, #16]

			//RESET THE TIMER4 BUS
			RCC->APB2RSTR |=  (RCC_APB2RSTR_TIM1RST);
 8002680:	4b63      	ldr	r3, [pc, #396]	; (8002810 <gb_t1_input_capture+0x1ac>)
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	4a62      	ldr	r2, [pc, #392]	; (8002810 <gb_t1_input_capture+0x1ac>)
 8002686:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800268a:	60d3      	str	r3, [r2, #12]
			RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST);
 800268c:	4b60      	ldr	r3, [pc, #384]	; (8002810 <gb_t1_input_capture+0x1ac>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	4a5f      	ldr	r2, [pc, #380]	; (8002810 <gb_t1_input_capture+0x1ac>)
 8002692:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002696:	60d3      	str	r3, [r2, #12]

			//Enable Timer1 peripheral clock
			RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8002698:	4b5d      	ldr	r3, [pc, #372]	; (8002810 <gb_t1_input_capture+0x1ac>)
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	4a5c      	ldr	r2, [pc, #368]	; (8002810 <gb_t1_input_capture+0x1ac>)
 800269e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026a2:	6193      	str	r3, [r2, #24]

			//enable Timer4channel 1 gpio periperial
			T1C1_pin_conf();
 80026a4:	f7ff ff7c 	bl	80025a0 <T1C1_pin_conf>
//			__NVIC_SetPriority (TIM4_IRQn, 0);
//
//			__NVIC_EnableIRQ(TIM4_IRQn);

			//***********Timer base configuration******************
		    TIM1->CR1 |= TIM_CR1_ARPE; //enable the preload fpr arr register
 80026a8:	4b58      	ldr	r3, [pc, #352]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a57      	ldr	r2, [pc, #348]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026b2:	6013      	str	r3, [r2, #0]


		    //Timer prescaler value
		     TIM1->PSC = 640;
 80026b4:	4b55      	ldr	r3, [pc, #340]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026b6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80026ba:	629a      	str	r2, [r3, #40]	; 0x28
		     //Timer Auto reload register value - this decides the frequency of my signal
		     TIM1->ARR = 0xffff;
 80026bc:	4b53      	ldr	r3, [pc, #332]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026c2:	62da      	str	r2, [r3, #44]	; 0x2c

		     TIM1-> CR1 &= ~TIM_CR1_UDIS; // disable this bit so that values assigned from Timer register can move to preload registers
 80026c4:	4b51      	ldr	r3, [pc, #324]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a50      	ldr	r2, [pc, #320]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026ca:	f023 0302 	bic.w	r3, r3, #2
 80026ce:	6013      	str	r3, [r2, #0]
		     //Enable the update generation for updating the shadow register with preload register contents with new values
		     TIM1->EGR |= TIM_EGR_UG;
 80026d0:	4b4e      	ldr	r3, [pc, #312]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026d2:	695b      	ldr	r3, [r3, #20]
 80026d4:	4a4d      	ldr	r2, [pc, #308]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026d6:	f043 0301 	orr.w	r3, r3, #1
 80026da:	6153      	str	r3, [r2, #20]
//		     //Clear the UIF flag as that is set when UG bit is set in EGR to update the content of  register
//		   TIM4->SR &= ~(TIM_SR_UIF);


		   //********************************** TIMER Clock configuration ***************
		   TIM1->SMCR &= ~ (TIM_SMCR_SMS |TIM_SMCR_TS | TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026dc:	4b4b      	ldr	r3, [pc, #300]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	4a4a      	ldr	r2, [pc, #296]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026ea:	6093      	str	r3, [r2, #8]

		   //***********Timer base configuration******************
		    TIM1->CR1 |= TIM_CR1_ARPE; //enable the preload fpr arr register
 80026ec:	4b47      	ldr	r3, [pc, #284]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a46      	ldr	r2, [pc, #280]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026f6:	6013      	str	r3, [r2, #0]
		    //Timer prescaler value
			TIM1->PSC = 640;
 80026f8:	4b44      	ldr	r3, [pc, #272]	; (800280c <gb_t1_input_capture+0x1a8>)
 80026fa:	f44f 7220 	mov.w	r2, #640	; 0x280
 80026fe:	629a      	str	r2, [r3, #40]	; 0x28
			//Timer Auto reload register value - this decides the frequency of my signal
			TIM1->ARR = 0xfffffff;
 8002700:	4b42      	ldr	r3, [pc, #264]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002702:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8002706:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1-> CR1 &= ~TIM_CR1_UDIS; // disable this bit so that values assigned from Timer register can move to preload registers
 8002708:	4b40      	ldr	r3, [pc, #256]	; (800280c <gb_t1_input_capture+0x1a8>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a3f      	ldr	r2, [pc, #252]	; (800280c <gb_t1_input_capture+0x1a8>)
 800270e:	f023 0302 	bic.w	r3, r3, #2
 8002712:	6013      	str	r3, [r2, #0]
			//Enable the update generation for updating the shadow register with preload register contents with new values
			 TIM1->EGR |= TIM_EGR_UG;
 8002714:	4b3d      	ldr	r3, [pc, #244]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002716:	695b      	ldr	r3, [r3, #20]
 8002718:	4a3c      	ldr	r2, [pc, #240]	; (800280c <gb_t1_input_capture+0x1a8>)
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	6153      	str	r3, [r2, #20]
			 //When UIF bit is set to 1, it means registers are updated and update interrupt is pending.
			 while(!(TIM1->SR & TIM_SR_UIF));
 8002720:	bf00      	nop
 8002722:	4b3a      	ldr	r3, [pc, #232]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	2b00      	cmp	r3, #0
 800272c:	d0f9      	beq.n	8002722 <gb_t1_input_capture+0xbe>
			// TIM4->SR &= ~(TIM_SR_UIF);



			 //**********************Timer Slave configuration*****************
		     TIM1-> SMCR = 0x00;// reset the slave mode register
 800272e:	4b37      	ldr	r3, [pc, #220]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002730:	2200      	movs	r2, #0
 8002732:	609a      	str	r2, [r3, #8]
		     TIM1->SMCR |= TIM_SMCR_SMS_2; //slave mode selection: Reset Mode.
 8002734:	4b35      	ldr	r3, [pc, #212]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	4a34      	ldr	r2, [pc, #208]	; (800280c <gb_t1_input_capture+0x1a8>)
 800273a:	f043 0304 	orr.w	r3, r3, #4
 800273e:	6093      	str	r3, [r2, #8]
		     TIM1->SMCR |= (TIM_SMCR_TS_2 | TIM_SMCR_TS_0); //slave mode: trigger selection
 8002740:	4b32      	ldr	r3, [pc, #200]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	4a31      	ldr	r2, [pc, #196]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002746:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800274a:	6093      	str	r3, [r2, #8]
		     /* Configure the trigger prescaler, filter, and polarity */


		     TIM1->DIER &= ~TIM_DIER_TIE; //trigger interrupt enable: triggered if UIF flag is set to 1
 800274c:	4b2f      	ldr	r3, [pc, #188]	; (800280c <gb_t1_input_capture+0x1a8>)
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	4a2e      	ldr	r2, [pc, #184]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002752:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002756:	60d3      	str	r3, [r2, #12]
		     TIM1->DIER &= ~TIM_DIER_TDE; // trigger dma request disabled
 8002758:	4b2c      	ldr	r3, [pc, #176]	; (800280c <gb_t1_input_capture+0x1a8>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	4a2b      	ldr	r2, [pc, #172]	; (800280c <gb_t1_input_capture+0x1a8>)
 800275e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002762:	60d3      	str	r3, [r2, #12]

		    //IC1 capture disabled
		    TIM1->CCER &= ~TIM_CCER_CC1E;
 8002764:	4b29      	ldr	r3, [pc, #164]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	4a28      	ldr	r2, [pc, #160]	; (800280c <gb_t1_input_capture+0x1a8>)
 800276a:	f023 0301 	bic.w	r3, r3, #1
 800276e:	6213      	str	r3, [r2, #32]
		    //CC1 channel is configures as input, IC1 is mapped tp TI1
            TIM1->CCMR1 &= ~TIM_CCMR1_CC1S_1;
 8002770:	4b26      	ldr	r3, [pc, #152]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	4a25      	ldr	r2, [pc, #148]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002776:	f023 0302 	bic.w	r3, r3, #2
 800277a:	6193      	str	r3, [r2, #24]
            TIM1->CCMR1 |= TIM_CCMR1_CC1S_0;
 800277c:	4b23      	ldr	r3, [pc, #140]	; (800280c <gb_t1_input_capture+0x1a8>)
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	4a22      	ldr	r2, [pc, #136]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002782:	f043 0301 	orr.w	r3, r3, #1
 8002786:	6193      	str	r3, [r2, #24]
            //IC1 capture polarity non-inverted: capture is done on rising edge of IC1.
            TIM1->CCER &= ~TIM_CCER_CC1P;
 8002788:	4b20      	ldr	r3, [pc, #128]	; (800280c <gb_t1_input_capture+0x1a8>)
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	4a1f      	ldr	r2, [pc, #124]	; (800280c <gb_t1_input_capture+0x1a8>)
 800278e:	f023 0302 	bic.w	r3, r3, #2
 8002792:	6213      	str	r3, [r2, #32]
            TIM1->CCMR1 &= ~TIM_CCMR1_IC1PSC; // No prescaler, capture is done each time an edge is detected.
 8002794:	4b1d      	ldr	r3, [pc, #116]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	4a1c      	ldr	r2, [pc, #112]	; (800280c <gb_t1_input_capture+0x1a8>)
 800279a:	f023 030c 	bic.w	r3, r3, #12
 800279e:	6193      	str	r3, [r2, #24]
            TIM1->CCMR1 &= ~TIM_CCMR1_IC1F; // No input filter is needed, as input signal is stable so at each event capture can be done
 80027a0:	4b1a      	ldr	r3, [pc, #104]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	4a19      	ldr	r2, [pc, #100]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027aa:	6193      	str	r3, [r2, #24]


            //IC2 capture disabled
           	 TIM1->CCER &= ~TIM_CCER_CC2E;
 80027ac:	4b17      	ldr	r3, [pc, #92]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	4a16      	ldr	r2, [pc, #88]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027b2:	f023 0310 	bic.w	r3, r3, #16
 80027b6:	6213      	str	r3, [r2, #32]
            //IC2 channel is configures as input, IC2 is mapped tp TI1
             TIM1->CCMR1 &= ~TIM_CCMR1_CC2S_0;
 80027b8:	4b14      	ldr	r3, [pc, #80]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	4a13      	ldr	r2, [pc, #76]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027c2:	6193      	str	r3, [r2, #24]
             TIM1->CCMR1 |= TIM_CCMR1_CC2S_1;
 80027c4:	4b11      	ldr	r3, [pc, #68]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	4a10      	ldr	r2, [pc, #64]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027ce:	6193      	str	r3, [r2, #24]
             //IC2 capture polarity inverted: capture is done on falling edge of IC2.
             TIM1->CCER |= TIM_CCER_CC2P;
 80027d0:	4b0e      	ldr	r3, [pc, #56]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	4a0d      	ldr	r2, [pc, #52]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027d6:	f043 0320 	orr.w	r3, r3, #32
 80027da:	6213      	str	r3, [r2, #32]
             TIM1->CCMR1 &= ~TIM_CCMR1_IC2PSC; // No prescaler, capture is done each time an edge is detected.
 80027dc:	4b0b      	ldr	r3, [pc, #44]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	4a0a      	ldr	r2, [pc, #40]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027e2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80027e6:	6193      	str	r3, [r2, #24]
             TIM1->CCMR1 &= ~TIM_CCMR1_IC2F; // No input filter is needed, as input signal is stable so at each event capture can be done
 80027e8:	4b08      	ldr	r3, [pc, #32]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	4a07      	ldr	r2, [pc, #28]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80027f2:	6193      	str	r3, [r2, #24]


             //Master configuration
             TIM1->CR2 &= ~TIM_CR2_MMS; //reset the master mode selection
 80027f4:	4b05      	ldr	r3, [pc, #20]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	4a04      	ldr	r2, [pc, #16]	; (800280c <gb_t1_input_capture+0x1a8>)
 80027fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027fe:	6053      	str	r3, [r2, #4]
             TIM1->CR2 = 0x00;
 8002800:	4b02      	ldr	r3, [pc, #8]	; (800280c <gb_t1_input_capture+0x1a8>)
 8002802:	2200      	movs	r2, #0
 8002804:	605a      	str	r2, [r3, #4]
             //TIM4->CR1 |= TIM_CR1_CEN; //enable the timer

             //Timer4_channel2 configuration
        //  TIM4->CCER |= TIM_CCER_CC2E;
       //   TIM4->CR1 |= TIM_CR1_CEN; //enable the timer
}
 8002806:	bf00      	nop
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	40012c00 	.word	0x40012c00
 8002810:	40021000 	.word	0x40021000

08002814 <TIM1_CC_IRQHandler>:
float TIM1_Period = 0;
float TIM1_Width = 0;
float TIM1_Period_Current = 0;

void TIM1_CC_IRQHandler(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
	if(TIM1->SR & TIM_SR_CC1IF) //capture comapre event 1
 8002818:	4b27      	ldr	r3, [pc, #156]	; (80028b8 <TIM1_CC_IRQHandler+0xa4>)
 800281a:	691b      	ldr	r3, [r3, #16]
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b00      	cmp	r3, #0
 8002822:	d047      	beq.n	80028b4 <TIM1_CC_IRQHandler+0xa0>
	{
		if(TIM1->DIER & TIM_DIER_CC1IE) //cross check that which source of interrupt is configured
 8002824:	4b24      	ldr	r3, [pc, #144]	; (80028b8 <TIM1_CC_IRQHandler+0xa4>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d041      	beq.n	80028b4 <TIM1_CC_IRQHandler+0xa0>
		{
			if((TIM1->CCMR1 & TIM_CCMR1_CC1S) != 0) //cross check if input capture interrupt is thier if input capture event is their
 8002830:	4b21      	ldr	r3, [pc, #132]	; (80028b8 <TIM1_CC_IRQHandler+0xa4>)
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d03b      	beq.n	80028b4 <TIM1_CC_IRQHandler+0xa0>
			{
				TIM1_IC1Value = TIM1->CCR1;
 800283c:	4b1e      	ldr	r3, [pc, #120]	; (80028b8 <TIM1_CC_IRQHandler+0xa4>)
 800283e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002840:	4a1e      	ldr	r2, [pc, #120]	; (80028bc <TIM1_CC_IRQHandler+0xa8>)
 8002842:	6013      	str	r3, [r2, #0]
				if(TIM1_IC1Value !=0)
 8002844:	4b1d      	ldr	r3, [pc, #116]	; (80028bc <TIM1_CC_IRQHandler+0xa8>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d033      	beq.n	80028b4 <TIM1_CC_IRQHandler+0xa0>
				{
					TIM1_IC2Value = TIM1->CCR2;
 800284c:	4b1a      	ldr	r3, [pc, #104]	; (80028b8 <TIM1_CC_IRQHandler+0xa4>)
 800284e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002850:	4a1b      	ldr	r2, [pc, #108]	; (80028c0 <TIM1_CC_IRQHandler+0xac>)
 8002852:	6013      	str	r3, [r2, #0]
					TIM1_Duty = (TIM1_IC2Value*100)/TIM1_IC1Value;
 8002854:	4b1a      	ldr	r3, [pc, #104]	; (80028c0 <TIM1_CC_IRQHandler+0xac>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2264      	movs	r2, #100	; 0x64
 800285a:	fb02 f203 	mul.w	r2, r2, r3
 800285e:	4b17      	ldr	r3, [pc, #92]	; (80028bc <TIM1_CC_IRQHandler+0xa8>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	fbb2 f3f3 	udiv	r3, r2, r3
 8002866:	4618      	mov	r0, r3
 8002868:	f7fe fa44 	bl	8000cf4 <__aeabi_ui2f>
 800286c:	4603      	mov	r3, r0
 800286e:	4a15      	ldr	r2, [pc, #84]	; (80028c4 <TIM1_CC_IRQHandler+0xb0>)
 8002870:	6013      	str	r3, [r2, #0]
					TIM1_Frequency = 50000/TIM1_IC1Value; //  ( in herts)
 8002872:	4b12      	ldr	r3, [pc, #72]	; (80028bc <TIM1_CC_IRQHandler+0xa8>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f24c 3250 	movw	r2, #50000	; 0xc350
 800287a:	fbb2 f3f3 	udiv	r3, r2, r3
 800287e:	4618      	mov	r0, r3
 8002880:	f7fe fa38 	bl	8000cf4 <__aeabi_ui2f>
 8002884:	4603      	mov	r3, r0
 8002886:	4a10      	ldr	r2, [pc, #64]	; (80028c8 <TIM1_CC_IRQHandler+0xb4>)
 8002888:	6013      	str	r3, [r2, #0]
					//Frequency = 1/IC1Value;
					TIM1_Period = 1000000/TIM1_Frequency;//(Perid is in microseconds)
 800288a:	4b0f      	ldr	r3, [pc, #60]	; (80028c8 <TIM1_CC_IRQHandler+0xb4>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4619      	mov	r1, r3
 8002890:	480e      	ldr	r0, [pc, #56]	; (80028cc <TIM1_CC_IRQHandler+0xb8>)
 8002892:	f7fe fb3b 	bl	8000f0c <__aeabi_fdiv>
 8002896:	4603      	mov	r3, r0
 8002898:	461a      	mov	r2, r3
 800289a:	4b0d      	ldr	r3, [pc, #52]	; (80028d0 <TIM1_CC_IRQHandler+0xbc>)
 800289c:	601a      	str	r2, [r3, #0]
				TIM1_Width = TIM1_Period/2;  //(in microseconds)
 800289e:	4b0c      	ldr	r3, [pc, #48]	; (80028d0 <TIM1_CC_IRQHandler+0xbc>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7fe fb30 	bl	8000f0c <__aeabi_fdiv>
 80028ac:	4603      	mov	r3, r0
 80028ae:	461a      	mov	r2, r3
 80028b0:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <TIM1_CC_IRQHandler+0xc0>)
 80028b2:	601a      	str	r2, [r3, #0]

				}
			}
		}
	}
}
 80028b4:	bf00      	nop
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40012c00 	.word	0x40012c00
 80028bc:	20000630 	.word	0x20000630
 80028c0:	20000634 	.word	0x20000634
 80028c4:	2000063c 	.word	0x2000063c
 80028c8:	20000638 	.word	0x20000638
 80028cc:	49742400 	.word	0x49742400
 80028d0:	20000640 	.word	0x20000640
 80028d4:	20000644 	.word	0x20000644

080028d8 <TIM1_getPeriod>:


float TIM1_getPeriod()
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
	return TIM1_Period;
 80028dc:	4b02      	ldr	r3, [pc, #8]	; (80028e8 <TIM1_getPeriod+0x10>)
 80028de:	681b      	ldr	r3, [r3, #0]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr
 80028e8:	20000640 	.word	0x20000640

080028ec <TIM1_setPeriod>:
	return TIM1_Frequency;

}

void TIM1_setPeriod(uint32_t value)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
	TIM1_Period = value;
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f7fe f9fd 	bl	8000cf4 <__aeabi_ui2f>
 80028fa:	4603      	mov	r3, r0
 80028fc:	4a02      	ldr	r2, [pc, #8]	; (8002908 <TIM1_setPeriod+0x1c>)
 80028fe:	6013      	str	r3, [r2, #0]

}
 8002900:	bf00      	nop
 8002902:	3708      	adds	r7, #8
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000640 	.word	0x20000640

0800290c <hlw8012_getcurrent_multiplier>:
  float _power = 0;

// Check values every 2 seconds
#define UPDATE_TIME                     2000

  double hlw8012_getcurrent_multiplier() { return _current_multiplier; };
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
 8002910:	4b03      	ldr	r3, [pc, #12]	; (8002920 <hlw8012_getcurrent_multiplier+0x14>)
 8002912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002916:	4610      	mov	r0, r2
 8002918:	4619      	mov	r1, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr
 8002920:	200008e0 	.word	0x200008e0

08002924 <hlw8012_getvoltage_multiplier>:
    double hlw8012_getvoltage_multiplier() { return _voltage_multiplier; };
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
 8002928:	4b03      	ldr	r3, [pc, #12]	; (8002938 <hlw8012_getvoltage_multiplier+0x14>)
 800292a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800292e:	4610      	mov	r0, r2
 8002930:	4619      	mov	r1, r3
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr
 8002938:	200008f0 	.word	0x200008f0

0800293c <hlw8012_getpower_multiplier>:

double hlw8012_getpower_multiplier() { return _power_multiplier; };
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
 8002940:	4b03      	ldr	r3, [pc, #12]	; (8002950 <hlw8012_getpower_multiplier+0x14>)
 8002942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002946:	4610      	mov	r0, r2
 8002948:	4619      	mov	r1, r3
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr
 8002950:	200008e8 	.word	0x200008e8

08002954 <hlw8012_sel_high_current>:



void hlw8012_sel_high_current()
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
	GPIOB->ODR |= (GPIO_ODR_ODR12);
 8002958:	4b04      	ldr	r3, [pc, #16]	; (800296c <hlw8012_sel_high_current+0x18>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	4a03      	ldr	r2, [pc, #12]	; (800296c <hlw8012_sel_high_current+0x18>)
 800295e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002962:	60d3      	str	r3, [r2, #12]
	//GPIOC->ODR |= (GPIO_ODR_ODR13);
}
 8002964:	bf00      	nop
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr
 800296c:	40010c00 	.word	0x40010c00

08002970 <hlw8012_sel_low_volatge>:
void hlw8012_sel_low_volatge()
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~(GPIO_ODR_ODR12);
 8002974:	4b04      	ldr	r3, [pc, #16]	; (8002988 <hlw8012_sel_low_volatge+0x18>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	4a03      	ldr	r2, [pc, #12]	; (8002988 <hlw8012_sel_low_volatge+0x18>)
 800297a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800297e:	60d3      	str	r3, [r2, #12]
	//GPIOC->ODR &= ~(GPIO_ODR_ODR13);
}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr
 8002988:	40010c00 	.word	0x40010c00

0800298c <hlw8012_pins_config>:
/*SEL = PB12 --> Output
 *CF1 = Current/Voltage = PA8 --> floating input
 * CF = power = PB6 ==> Floating Input
 */
void hlw8012_pins_config()
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
	 RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 8002990:	4b22      	ldr	r3, [pc, #136]	; (8002a1c <hlw8012_pins_config+0x90>)
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	4a21      	ldr	r2, [pc, #132]	; (8002a1c <hlw8012_pins_config+0x90>)
 8002996:	f043 0308 	orr.w	r3, r3, #8
 800299a:	6193      	str	r3, [r2, #24]

	 //Configures GPIO PIN PB6 as Input
	 GPIOB->CRL &= ~(GPIO_CRL_MODE6);
 800299c:	4b20      	ldr	r3, [pc, #128]	; (8002a20 <hlw8012_pins_config+0x94>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a1f      	ldr	r2, [pc, #124]	; (8002a20 <hlw8012_pins_config+0x94>)
 80029a2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80029a6:	6013      	str	r3, [r2, #0]
	 //CONFIGURE GPIO PIN PB6 as floating input
	 GPIOB->CRL |= (GPIO_CRL_CNF6_0);
 80029a8:	4b1d      	ldr	r3, [pc, #116]	; (8002a20 <hlw8012_pins_config+0x94>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a1c      	ldr	r2, [pc, #112]	; (8002a20 <hlw8012_pins_config+0x94>)
 80029ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80029b2:	6013      	str	r3, [r2, #0]
	 GPIOB->CRL &= ~(GPIO_CRL_CNF6_1);
 80029b4:	4b1a      	ldr	r3, [pc, #104]	; (8002a20 <hlw8012_pins_config+0x94>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a19      	ldr	r2, [pc, #100]	; (8002a20 <hlw8012_pins_config+0x94>)
 80029ba:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80029be:	6013      	str	r3, [r2, #0]

	 //Configures GPIO PIN PA8 as Input
	 RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 80029c0:	4b16      	ldr	r3, [pc, #88]	; (8002a1c <hlw8012_pins_config+0x90>)
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	4a15      	ldr	r2, [pc, #84]	; (8002a1c <hlw8012_pins_config+0x90>)
 80029c6:	f043 0304 	orr.w	r3, r3, #4
 80029ca:	6193      	str	r3, [r2, #24]
	 	 //Configures GPIO PIN PB6 as Input
	 	 GPIOA->CRH &= ~(GPIO_CRH_MODE8);
 80029cc:	4b15      	ldr	r3, [pc, #84]	; (8002a24 <hlw8012_pins_config+0x98>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	4a14      	ldr	r2, [pc, #80]	; (8002a24 <hlw8012_pins_config+0x98>)
 80029d2:	f023 0303 	bic.w	r3, r3, #3
 80029d6:	6053      	str	r3, [r2, #4]
	 	 //CONFIGURE GPIO PIN PB6 as floating input
	 	GPIOA->CRH |= (GPIO_CRH_CNF8_0);
 80029d8:	4b12      	ldr	r3, [pc, #72]	; (8002a24 <hlw8012_pins_config+0x98>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	4a11      	ldr	r2, [pc, #68]	; (8002a24 <hlw8012_pins_config+0x98>)
 80029de:	f043 0304 	orr.w	r3, r3, #4
 80029e2:	6053      	str	r3, [r2, #4]
	 	 GPIOA->CRH &= ~(GPIO_CRH_CNF8_1);
 80029e4:	4b0f      	ldr	r3, [pc, #60]	; (8002a24 <hlw8012_pins_config+0x98>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	4a0e      	ldr	r2, [pc, #56]	; (8002a24 <hlw8012_pins_config+0x98>)
 80029ea:	f023 0308 	bic.w	r3, r3, #8
 80029ee:	6053      	str	r3, [r2, #4]


	 //PB12
	 RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 80029f0:	4b0a      	ldr	r3, [pc, #40]	; (8002a1c <hlw8012_pins_config+0x90>)
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	4a09      	ldr	r2, [pc, #36]	; (8002a1c <hlw8012_pins_config+0x90>)
 80029f6:	f043 0308 	orr.w	r3, r3, #8
 80029fa:	6193      	str	r3, [r2, #24]
			 GPIOB->CRH |= (GPIO_CRH_MODE12_0 | GPIO_CRH_MODE12_1);
 80029fc:	4b08      	ldr	r3, [pc, #32]	; (8002a20 <hlw8012_pins_config+0x94>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	4a07      	ldr	r2, [pc, #28]	; (8002a20 <hlw8012_pins_config+0x94>)
 8002a02:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8002a06:	6053      	str	r3, [r2, #4]
			 GPIOB->CRH &= ~(GPIO_CRH_CNF12_0 | GPIO_CRH_CNF12_1);
 8002a08:	4b05      	ldr	r3, [pc, #20]	; (8002a20 <hlw8012_pins_config+0x94>)
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	4a04      	ldr	r2, [pc, #16]	; (8002a20 <hlw8012_pins_config+0x94>)
 8002a0e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002a12:	6053      	str	r3, [r2, #4]

}
 8002a14:	bf00      	nop
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	40010c00 	.word	0x40010c00
 8002a24:	40010800 	.word	0x40010800

08002a28 <hlw8012_config>:


void hlw8012_config()
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
	hlw8012_pins_config();
 8002a2c:	f7ff ffae 	bl	800298c <hlw8012_pins_config>

}
 8002a30:	bf00      	nop
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <gb_unblockingDelay>:
void gb_unblockingDelay(uint32_t mseconds)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
	unsigned long gb_timeIn = GB_millis();	// Timestamp coming into function
 8002a3c:	f7fe ff38 	bl	80018b0 <GB_millis>
 8002a40:	60f8      	str	r0, [r7, #12]
	while (GB_millis() - gb_timeIn < mseconds) delay_ms(1); // While we haven't timed out
 8002a42:	e002      	b.n	8002a4a <gb_unblockingDelay+0x16>
 8002a44:	2001      	movs	r0, #1
 8002a46:	f7ff fbdd 	bl	8002204 <delay_ms>
 8002a4a:	f7fe ff31 	bl	80018b0 <GB_millis>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d8f4      	bhi.n	8002a44 <gb_unblockingDelay+0x10>
}
 8002a5a:	bf00      	nop
 8002a5c:	bf00      	nop
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <hlw8012_getcurrent>:

float hlw8012_getcurrent()
{
 8002a64:	b5b0      	push	{r4, r5, r7, lr}
 8002a66:	af00      	add	r7, sp, #0
	//if(_power == 0){
	//     _current_pulse_width = 0;
	//}
	//else
	{
	hlw8012_sel_high_current();
 8002a68:	f7ff ff74 	bl	8002954 <hlw8012_sel_high_current>
	_current_pulse_width = pulseIN_current();
 8002a6c:	f000 f830 	bl	8002ad0 <pulseIN_current>
 8002a70:	4603      	mov	r3, r0
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fe fb5c 	bl	8001130 <__aeabi_f2uiz>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	4a12      	ldr	r2, [pc, #72]	; (8002ac4 <hlw8012_getcurrent+0x60>)
 8002a7c:	6013      	str	r3, [r2, #0]
	_current = (_current_pulse_width > 0) ? _current_multiplier / _current_pulse_width: 0;
 8002a7e:	4b11      	ldr	r3, [pc, #68]	; (8002ac4 <hlw8012_getcurrent+0x60>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d015      	beq.n	8002ab2 <hlw8012_getcurrent+0x4e>
 8002a86:	4b10      	ldr	r3, [pc, #64]	; (8002ac8 <hlw8012_getcurrent+0x64>)
 8002a88:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002a8c:	4b0d      	ldr	r3, [pc, #52]	; (8002ac4 <hlw8012_getcurrent+0x60>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7fd fcb7 	bl	8000404 <__aeabi_ui2d>
 8002a96:	4602      	mov	r2, r0
 8002a98:	460b      	mov	r3, r1
 8002a9a:	4620      	mov	r0, r4
 8002a9c:	4629      	mov	r1, r5
 8002a9e:	f7fd fe55 	bl	800074c <__aeabi_ddiv>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	4610      	mov	r0, r2
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	f7fe f81d 	bl	8000ae8 <__aeabi_d2f>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	e001      	b.n	8002ab6 <hlw8012_getcurrent+0x52>
 8002ab2:	f04f 0300 	mov.w	r3, #0
 8002ab6:	4a05      	ldr	r2, [pc, #20]	; (8002acc <hlw8012_getcurrent+0x68>)
 8002ab8:	6013      	str	r3, [r2, #0]
	//return _current;
	}
	return _current;
 8002aba:	4b04      	ldr	r3, [pc, #16]	; (8002acc <hlw8012_getcurrent+0x68>)
 8002abc:	681b      	ldr	r3, [r3, #0]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	2000064c 	.word	0x2000064c
 8002ac8:	200008e0 	.word	0x200008e0
 8002acc:	20000654 	.word	0x20000654

08002ad0 <pulseIN_current>:
/*
 * Period is taken from TIM4_IRQ
 *
 */
float pulseIN_current()
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
unsigned long gb_pulse_current = GB_millis();	// Timestamp coming into function
 8002ad6:	f7fe feeb 	bl	80018b0 <GB_millis>
 8002ada:	6078      	str	r0, [r7, #4]
	while (GB_millis() - gb_pulse_current < 2000 )
 8002adc:	e006      	b.n	8002aec <pulseIN_current+0x1c>
	{
	tim4_ch1_capture_config();
 8002ade:	f7ff fbcb 	bl	8002278 <tim4_ch1_capture_config>
	Current_Period = TIM4_getPeriod();
 8002ae2:	f7ff fd43 	bl	800256c <TIM4_getPeriod>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	4a0a      	ldr	r2, [pc, #40]	; (8002b14 <pulseIN_current+0x44>)
 8002aea:	6013      	str	r3, [r2, #0]
	while (GB_millis() - gb_pulse_current < 2000 )
 8002aec:	f7fe fee0 	bl	80018b0 <GB_millis>
 8002af0:	4602      	mov	r2, r0
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002afa:	d3f0      	bcc.n	8002ade <pulseIN_current+0xe>
	}

	tim4_ch1_capture_unconfig();
 8002afc:	f7ff fbdc 	bl	80022b8 <tim4_ch1_capture_unconfig>

	//reinitialise Period to 0
	TIM4_setPeriod(0);
 8002b00:	2000      	movs	r0, #0
 8002b02:	f7ff fd3d 	bl	8002580 <TIM4_setPeriod>
	//}
	return Current_Period;
 8002b06:	4b03      	ldr	r3, [pc, #12]	; (8002b14 <pulseIN_current+0x44>)
 8002b08:	681b      	ldr	r3, [r3, #0]

}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	20000660 	.word	0x20000660

08002b18 <hlw8012_getvoltage>:
float hlw8012_getvoltage()
{
 8002b18:	b5b0      	push	{r4, r5, r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
	hlw8012_sel_low_volatge();
 8002b1c:	f7ff ff28 	bl	8002970 <hlw8012_sel_low_volatge>
	_voltage_pulse_width = pulseIN_voltage();
 8002b20:	f000 f83a 	bl	8002b98 <pulseIN_voltage>
 8002b24:	4603      	mov	r3, r0
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7fe fb02 	bl	8001130 <__aeabi_f2uiz>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	4a17      	ldr	r2, [pc, #92]	; (8002b8c <hlw8012_getvoltage+0x74>)
 8002b30:	6013      	str	r3, [r2, #0]
	_voltage = (_voltage_pulse_width > 0) ? _voltage_multiplier / _voltage_pulse_width/2: 0;
 8002b32:	4b16      	ldr	r3, [pc, #88]	; (8002b8c <hlw8012_getvoltage+0x74>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d01f      	beq.n	8002b7a <hlw8012_getvoltage+0x62>
 8002b3a:	4b15      	ldr	r3, [pc, #84]	; (8002b90 <hlw8012_getvoltage+0x78>)
 8002b3c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002b40:	4b12      	ldr	r3, [pc, #72]	; (8002b8c <hlw8012_getvoltage+0x74>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7fd fc5d 	bl	8000404 <__aeabi_ui2d>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	4620      	mov	r0, r4
 8002b50:	4629      	mov	r1, r5
 8002b52:	f7fd fdfb 	bl	800074c <__aeabi_ddiv>
 8002b56:	4602      	mov	r2, r0
 8002b58:	460b      	mov	r3, r1
 8002b5a:	4610      	mov	r0, r2
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	f04f 0200 	mov.w	r2, #0
 8002b62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b66:	f7fd fdf1 	bl	800074c <__aeabi_ddiv>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	4610      	mov	r0, r2
 8002b70:	4619      	mov	r1, r3
 8002b72:	f7fd ffb9 	bl	8000ae8 <__aeabi_d2f>
 8002b76:	4603      	mov	r3, r0
 8002b78:	e001      	b.n	8002b7e <hlw8012_getvoltage+0x66>
 8002b7a:	f04f 0300 	mov.w	r3, #0
 8002b7e:	4a05      	ldr	r2, [pc, #20]	; (8002b94 <hlw8012_getvoltage+0x7c>)
 8002b80:	6013      	str	r3, [r2, #0]
	return _voltage;
 8002b82:	4b04      	ldr	r3, [pc, #16]	; (8002b94 <hlw8012_getvoltage+0x7c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	bdb0      	pop	{r4, r5, r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20000648 	.word	0x20000648
 8002b90:	200008f0 	.word	0x200008f0
 8002b94:	20000658 	.word	0x20000658

08002b98 <pulseIN_voltage>:
float voltage_Period = 0;
float pulseIN_voltage()
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
	unsigned long gb_pulse_voltage = GB_millis();	// Timestamp coming into function
 8002b9e:	f7fe fe87 	bl	80018b0 <GB_millis>
 8002ba2:	6078      	str	r0, [r7, #4]
		while (GB_millis() - gb_pulse_voltage < 2000 )
 8002ba4:	e006      	b.n	8002bb4 <pulseIN_voltage+0x1c>
		{
	tim4_ch1_capture_config();
 8002ba6:	f7ff fb67 	bl	8002278 <tim4_ch1_capture_config>
	voltage_Period = TIM4_getPeriod();
 8002baa:	f7ff fcdf 	bl	800256c <TIM4_getPeriod>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	4a0a      	ldr	r2, [pc, #40]	; (8002bdc <pulseIN_voltage+0x44>)
 8002bb2:	6013      	str	r3, [r2, #0]
		while (GB_millis() - gb_pulse_voltage < 2000 )
 8002bb4:	f7fe fe7c 	bl	80018b0 <GB_millis>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002bc2:	d3f0      	bcc.n	8002ba6 <pulseIN_voltage+0xe>
		}
	tim4_ch1_capture_unconfig();
 8002bc4:	f7ff fb78 	bl	80022b8 <tim4_ch1_capture_unconfig>

	//reinitilise Period to 0
	TIM4_setPeriod(0);
 8002bc8:	2000      	movs	r0, #0
 8002bca:	f7ff fcd9 	bl	8002580 <TIM4_setPeriod>
	return voltage_Period;
 8002bce:	4b03      	ldr	r3, [pc, #12]	; (8002bdc <pulseIN_voltage+0x44>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	20000664 	.word	0x20000664

08002be0 <pulseIN_power>:
float Power_Period = 0;
float pulseIN_power()
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
	unsigned long gb_pulse_voltage = GB_millis();	// Timestamp coming into function
 8002be6:	f7fe fe63 	bl	80018b0 <GB_millis>
 8002bea:	6078      	str	r0, [r7, #4]
			while (GB_millis() - gb_pulse_voltage < 2000 )
 8002bec:	e006      	b.n	8002bfc <pulseIN_power+0x1c>
			{
	tim1_ch1_capture_config();
 8002bee:	f7ff fcf9 	bl	80025e4 <tim1_ch1_capture_config>
	Power_Period = TIM1_getPeriod();
 8002bf2:	f7ff fe71 	bl	80028d8 <TIM1_getPeriod>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	4a0a      	ldr	r2, [pc, #40]	; (8002c24 <pulseIN_power+0x44>)
 8002bfa:	6013      	str	r3, [r2, #0]
			while (GB_millis() - gb_pulse_voltage < 2000 )
 8002bfc:	f7fe fe58 	bl	80018b0 <GB_millis>
 8002c00:	4602      	mov	r2, r0
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002c0a:	d3f0      	bcc.n	8002bee <pulseIN_power+0xe>
			}
	tim1_ch1_capture_unconfig();
 8002c0c:	f7ff fd0a 	bl	8002624 <tim1_ch1_capture_unconfig>

	//reinitilise Period to 0
	TIM1_setPeriod(0);
 8002c10:	2000      	movs	r0, #0
 8002c12:	f7ff fe6b 	bl	80028ec <TIM1_setPeriod>
	return Power_Period;
 8002c16:	4b03      	ldr	r3, [pc, #12]	; (8002c24 <pulseIN_power+0x44>)
 8002c18:	681b      	ldr	r3, [r3, #0]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	20000668 	.word	0x20000668

08002c28 <hlw8012_getactivepower>:
float hlw8012_getactivepower()
{
 8002c28:	b5b0      	push	{r4, r5, r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
	_power_pulse_width = pulseIN_power();
 8002c2c:	f7ff ffd8 	bl	8002be0 <pulseIN_power>
 8002c30:	4603      	mov	r3, r0
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7fe fa7c 	bl	8001130 <__aeabi_f2uiz>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	4a17      	ldr	r2, [pc, #92]	; (8002c98 <hlw8012_getactivepower+0x70>)
 8002c3c:	6013      	str	r3, [r2, #0]
	_power = (_power_pulse_width > 0) ? _power_multiplier / _power_pulse_width / 2 : 0;
 8002c3e:	4b16      	ldr	r3, [pc, #88]	; (8002c98 <hlw8012_getactivepower+0x70>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d01f      	beq.n	8002c86 <hlw8012_getactivepower+0x5e>
 8002c46:	4b15      	ldr	r3, [pc, #84]	; (8002c9c <hlw8012_getactivepower+0x74>)
 8002c48:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002c4c:	4b12      	ldr	r3, [pc, #72]	; (8002c98 <hlw8012_getactivepower+0x70>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7fd fbd7 	bl	8000404 <__aeabi_ui2d>
 8002c56:	4602      	mov	r2, r0
 8002c58:	460b      	mov	r3, r1
 8002c5a:	4620      	mov	r0, r4
 8002c5c:	4629      	mov	r1, r5
 8002c5e:	f7fd fd75 	bl	800074c <__aeabi_ddiv>
 8002c62:	4602      	mov	r2, r0
 8002c64:	460b      	mov	r3, r1
 8002c66:	4610      	mov	r0, r2
 8002c68:	4619      	mov	r1, r3
 8002c6a:	f04f 0200 	mov.w	r2, #0
 8002c6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c72:	f7fd fd6b 	bl	800074c <__aeabi_ddiv>
 8002c76:	4602      	mov	r2, r0
 8002c78:	460b      	mov	r3, r1
 8002c7a:	4610      	mov	r0, r2
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	f7fd ff33 	bl	8000ae8 <__aeabi_d2f>
 8002c82:	4603      	mov	r3, r0
 8002c84:	e001      	b.n	8002c8a <hlw8012_getactivepower+0x62>
 8002c86:	f04f 0300 	mov.w	r3, #0
 8002c8a:	4a05      	ldr	r2, [pc, #20]	; (8002ca0 <hlw8012_getactivepower+0x78>)
 8002c8c:	6013      	str	r3, [r2, #0]
	return _power;
 8002c8e:	4b04      	ldr	r3, [pc, #16]	; (8002ca0 <hlw8012_getactivepower+0x78>)
 8002c90:	681b      	ldr	r3, [r3, #0]
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	bdb0      	pop	{r4, r5, r7, pc}
 8002c96:	bf00      	nop
 8002c98:	20000650 	.word	0x20000650
 8002c9c:	200008e8 	.word	0x200008e8
 8002ca0:	2000065c 	.word	0x2000065c

08002ca4 <hlw8012_expected_ActiveCurrent>:
void hlw8012_expected_ActiveCurrent( double value)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	e9c7 0100 	strd	r0, r1, [r7]
	if (_current == 0) hlw8012_getcurrent();
 8002cae:	4b1a      	ldr	r3, [pc, #104]	; (8002d18 <hlw8012_expected_ActiveCurrent+0x74>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f04f 0100 	mov.w	r1, #0
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7fe fa08 	bl	80010cc <__aeabi_fcmpeq>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <hlw8012_expected_ActiveCurrent+0x22>
 8002cc2:	f7ff fecf 	bl	8002a64 <hlw8012_getcurrent>
	if (_current > 0) _current_multiplier *= ((value / _current));
 8002cc6:	4b14      	ldr	r3, [pc, #80]	; (8002d18 <hlw8012_expected_ActiveCurrent+0x74>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f04f 0100 	mov.w	r1, #0
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fe fa24 	bl	800111c <__aeabi_fcmpgt>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d100      	bne.n	8002cdc <hlw8012_expected_ActiveCurrent+0x38>
}
 8002cda:	e018      	b.n	8002d0e <hlw8012_expected_ActiveCurrent+0x6a>
	if (_current > 0) _current_multiplier *= ((value / _current));
 8002cdc:	4b0e      	ldr	r3, [pc, #56]	; (8002d18 <hlw8012_expected_ActiveCurrent+0x74>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fd fbb1 	bl	8000448 <__aeabi_f2d>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002cee:	f7fd fd2d 	bl	800074c <__aeabi_ddiv>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	4610      	mov	r0, r2
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	4b08      	ldr	r3, [pc, #32]	; (8002d1c <hlw8012_expected_ActiveCurrent+0x78>)
 8002cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d00:	f7fd fbfa 	bl	80004f8 <__aeabi_dmul>
 8002d04:	4602      	mov	r2, r0
 8002d06:	460b      	mov	r3, r1
 8002d08:	4904      	ldr	r1, [pc, #16]	; (8002d1c <hlw8012_expected_ActiveCurrent+0x78>)
 8002d0a:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002d0e:	bf00      	nop
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20000654 	.word	0x20000654
 8002d1c:	200008e0 	.word	0x200008e0

08002d20 <hlw8012_expected_Activevoltage>:
void hlw8012_expected_Activevoltage(double value)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	e9c7 0100 	strd	r0, r1, [r7]
	 if (_voltage == 0) hlw8012_getvoltage();
 8002d2a:	4b1a      	ldr	r3, [pc, #104]	; (8002d94 <hlw8012_expected_Activevoltage+0x74>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f04f 0100 	mov.w	r1, #0
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fe f9ca 	bl	80010cc <__aeabi_fcmpeq>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <hlw8012_expected_Activevoltage+0x22>
 8002d3e:	f7ff feeb 	bl	8002b18 <hlw8012_getvoltage>
	 if (_voltage > 0) _voltage_multiplier *= (((double) value / _voltage));
 8002d42:	4b14      	ldr	r3, [pc, #80]	; (8002d94 <hlw8012_expected_Activevoltage+0x74>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f04f 0100 	mov.w	r1, #0
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fe f9e6 	bl	800111c <__aeabi_fcmpgt>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d100      	bne.n	8002d58 <hlw8012_expected_Activevoltage+0x38>
}
 8002d56:	e018      	b.n	8002d8a <hlw8012_expected_Activevoltage+0x6a>
	 if (_voltage > 0) _voltage_multiplier *= (((double) value / _voltage));
 8002d58:	4b0e      	ldr	r3, [pc, #56]	; (8002d94 <hlw8012_expected_Activevoltage+0x74>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7fd fb73 	bl	8000448 <__aeabi_f2d>
 8002d62:	4602      	mov	r2, r0
 8002d64:	460b      	mov	r3, r1
 8002d66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d6a:	f7fd fcef 	bl	800074c <__aeabi_ddiv>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	460b      	mov	r3, r1
 8002d72:	4610      	mov	r0, r2
 8002d74:	4619      	mov	r1, r3
 8002d76:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <hlw8012_expected_Activevoltage+0x78>)
 8002d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7c:	f7fd fbbc 	bl	80004f8 <__aeabi_dmul>
 8002d80:	4602      	mov	r2, r0
 8002d82:	460b      	mov	r3, r1
 8002d84:	4904      	ldr	r1, [pc, #16]	; (8002d98 <hlw8012_expected_Activevoltage+0x78>)
 8002d86:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	20000658 	.word	0x20000658
 8002d98:	200008f0 	.word	0x200008f0

08002d9c <hlw8012_expected_Activepower>:
void hlw8012_expected_Activepower(unsigned int value)
{
 8002d9c:	b5b0      	push	{r4, r5, r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
	  if (_power == 0) hlw8012_getactivepower();
 8002da4:	4b1c      	ldr	r3, [pc, #112]	; (8002e18 <hlw8012_expected_Activepower+0x7c>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f04f 0100 	mov.w	r1, #0
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7fe f98d 	bl	80010cc <__aeabi_fcmpeq>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <hlw8012_expected_Activepower+0x20>
 8002db8:	f7ff ff36 	bl	8002c28 <hlw8012_getactivepower>
	  if (_power > 0) _power_multiplier *= ((double) value / _power);
 8002dbc:	4b16      	ldr	r3, [pc, #88]	; (8002e18 <hlw8012_expected_Activepower+0x7c>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f04f 0100 	mov.w	r1, #0
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7fe f9a9 	bl	800111c <__aeabi_fcmpgt>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d100      	bne.n	8002dd2 <hlw8012_expected_Activepower+0x36>
}
 8002dd0:	e01d      	b.n	8002e0e <hlw8012_expected_Activepower+0x72>
	  if (_power > 0) _power_multiplier *= ((double) value / _power);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f7fd fb16 	bl	8000404 <__aeabi_ui2d>
 8002dd8:	4604      	mov	r4, r0
 8002dda:	460d      	mov	r5, r1
 8002ddc:	4b0e      	ldr	r3, [pc, #56]	; (8002e18 <hlw8012_expected_Activepower+0x7c>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7fd fb31 	bl	8000448 <__aeabi_f2d>
 8002de6:	4602      	mov	r2, r0
 8002de8:	460b      	mov	r3, r1
 8002dea:	4620      	mov	r0, r4
 8002dec:	4629      	mov	r1, r5
 8002dee:	f7fd fcad 	bl	800074c <__aeabi_ddiv>
 8002df2:	4602      	mov	r2, r0
 8002df4:	460b      	mov	r3, r1
 8002df6:	4610      	mov	r0, r2
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <hlw8012_expected_Activepower+0x80>)
 8002dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e00:	f7fd fb7a 	bl	80004f8 <__aeabi_dmul>
 8002e04:	4602      	mov	r2, r0
 8002e06:	460b      	mov	r3, r1
 8002e08:	4904      	ldr	r1, [pc, #16]	; (8002e1c <hlw8012_expected_Activepower+0x80>)
 8002e0a:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002e0e:	bf00      	nop
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bdb0      	pop	{r4, r5, r7, pc}
 8002e16:	bf00      	nop
 8002e18:	2000065c 	.word	0x2000065c
 8002e1c:	200008e8 	.word	0x200008e8

08002e20 <hlw8012_calculate_default_multiplier>:
void hlw8012_calculate_default_multiplier()
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
	 _current_multiplier = ( 1000000.0 * 512 * V_REF / _current_resistor / 24.0 / F_OSC );
 8002e24:	4b3a      	ldr	r3, [pc, #232]	; (8002f10 <hlw8012_calculate_default_multiplier+0xf0>)
 8002e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e2a:	a133      	add	r1, pc, #204	; (adr r1, 8002ef8 <hlw8012_calculate_default_multiplier+0xd8>)
 8002e2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002e30:	f7fd fc8c 	bl	800074c <__aeabi_ddiv>
 8002e34:	4602      	mov	r2, r0
 8002e36:	460b      	mov	r3, r1
 8002e38:	4610      	mov	r0, r2
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	f04f 0200 	mov.w	r2, #0
 8002e40:	4b34      	ldr	r3, [pc, #208]	; (8002f14 <hlw8012_calculate_default_multiplier+0xf4>)
 8002e42:	f7fd fc83 	bl	800074c <__aeabi_ddiv>
 8002e46:	4602      	mov	r2, r0
 8002e48:	460b      	mov	r3, r1
 8002e4a:	4610      	mov	r0, r2
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	a32c      	add	r3, pc, #176	; (adr r3, 8002f00 <hlw8012_calculate_default_multiplier+0xe0>)
 8002e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e54:	f7fd fc7a 	bl	800074c <__aeabi_ddiv>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	492e      	ldr	r1, [pc, #184]	; (8002f18 <hlw8012_calculate_default_multiplier+0xf8>)
 8002e5e:	e9c1 2300 	strd	r2, r3, [r1]
	 _voltage_multiplier = ( 1000000.0 * 512 * V_REF * _voltage_resistor / 2.0 / F_OSC );
 8002e62:	4b2e      	ldr	r3, [pc, #184]	; (8002f1c <hlw8012_calculate_default_multiplier+0xfc>)
 8002e64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e68:	a323      	add	r3, pc, #140	; (adr r3, 8002ef8 <hlw8012_calculate_default_multiplier+0xd8>)
 8002e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e6e:	f7fd fb43 	bl	80004f8 <__aeabi_dmul>
 8002e72:	4602      	mov	r2, r0
 8002e74:	460b      	mov	r3, r1
 8002e76:	4610      	mov	r0, r2
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e82:	f7fd fc63 	bl	800074c <__aeabi_ddiv>
 8002e86:	4602      	mov	r2, r0
 8002e88:	460b      	mov	r3, r1
 8002e8a:	4610      	mov	r0, r2
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	a31c      	add	r3, pc, #112	; (adr r3, 8002f00 <hlw8012_calculate_default_multiplier+0xe0>)
 8002e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e94:	f7fd fc5a 	bl	800074c <__aeabi_ddiv>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4920      	ldr	r1, [pc, #128]	; (8002f20 <hlw8012_calculate_default_multiplier+0x100>)
 8002e9e:	e9c1 2300 	strd	r2, r3, [r1]
	 _power_multiplier = ( 1000000.0 * 128 * V_REF * V_REF * _voltage_resistor / _current_resistor / 48.0 / F_OSC );
 8002ea2:	4b1e      	ldr	r3, [pc, #120]	; (8002f1c <hlw8012_calculate_default_multiplier+0xfc>)
 8002ea4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ea8:	a317      	add	r3, pc, #92	; (adr r3, 8002f08 <hlw8012_calculate_default_multiplier+0xe8>)
 8002eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eae:	f7fd fb23 	bl	80004f8 <__aeabi_dmul>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4b15      	ldr	r3, [pc, #84]	; (8002f10 <hlw8012_calculate_default_multiplier+0xf0>)
 8002ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec0:	f7fd fc44 	bl	800074c <__aeabi_ddiv>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	460b      	mov	r3, r1
 8002ec8:	4610      	mov	r0, r2
 8002eca:	4619      	mov	r1, r3
 8002ecc:	f04f 0200 	mov.w	r2, #0
 8002ed0:	4b14      	ldr	r3, [pc, #80]	; (8002f24 <hlw8012_calculate_default_multiplier+0x104>)
 8002ed2:	f7fd fc3b 	bl	800074c <__aeabi_ddiv>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	460b      	mov	r3, r1
 8002eda:	4610      	mov	r0, r2
 8002edc:	4619      	mov	r1, r3
 8002ede:	a308      	add	r3, pc, #32	; (adr r3, 8002f00 <hlw8012_calculate_default_multiplier+0xe0>)
 8002ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee4:	f7fd fc32 	bl	800074c <__aeabi_ddiv>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	460b      	mov	r3, r1
 8002eec:	490e      	ldr	r1, [pc, #56]	; (8002f28 <hlw8012_calculate_default_multiplier+0x108>)
 8002eee:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002ef2:	bf00      	nop
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	00000000 	.word	0x00000000
 8002efc:	41d28a18 	.word	0x41d28a18
 8002f00:	00000000 	.word	0x00000000
 8002f04:	414b4e3c 	.word	0x414b4e3c
 8002f08:	00000000 	.word	0x00000000
 8002f0c:	41c68681 	.word	0x41c68681
 8002f10:	20000000 	.word	0x20000000
 8002f14:	40380000 	.word	0x40380000
 8002f18:	200008e0 	.word	0x200008e0
 8002f1c:	20000008 	.word	0x20000008
 8002f20:	200008f0 	.word	0x200008f0
 8002f24:	40480000 	.word	0x40480000
 8002f28:	200008e8 	.word	0x200008e8

08002f2c <hlw8012_setResistors>:

void hlw8012_setResistors( double current, double voltage_upstream, double voltage_downstream)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002f36:	e9c7 2300 	strd	r2, r3, [r7]
	if (voltage_downstream > 0) {
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	f04f 0300 	mov.w	r3, #0
 8002f42:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002f46:	f7fd fd67 	bl	8000a18 <__aeabi_dcmpgt>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d100      	bne.n	8002f52 <hlw8012_setResistors+0x26>
	        _current_resistor = current;
	        _voltage_resistor = (voltage_upstream + voltage_downstream) / voltage_downstream;
	        hlw8012_calculate_default_multiplier();
	    }
}
 8002f50:	e019      	b.n	8002f86 <hlw8012_setResistors+0x5a>
	        _current_resistor = current;
 8002f52:	490f      	ldr	r1, [pc, #60]	; (8002f90 <hlw8012_setResistors+0x64>)
 8002f54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f58:	e9c1 2300 	strd	r2, r3, [r1]
	        _voltage_resistor = (voltage_upstream + voltage_downstream) / voltage_downstream;
 8002f5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f64:	f7fd f912 	bl	800018c <__adddf3>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	4610      	mov	r0, r2
 8002f6e:	4619      	mov	r1, r3
 8002f70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f74:	f7fd fbea 	bl	800074c <__aeabi_ddiv>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	4905      	ldr	r1, [pc, #20]	; (8002f94 <hlw8012_setResistors+0x68>)
 8002f7e:	e9c1 2300 	strd	r2, r3, [r1]
	        hlw8012_calculate_default_multiplier();
 8002f82:	f7ff ff4d 	bl	8002e20 <hlw8012_calculate_default_multiplier>
}
 8002f86:	bf00      	nop
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	20000000 	.word	0x20000000
 8002f94:	20000008 	.word	0x20000008

08002f98 <hlw8012_calibrate>:
void hlw8012_calibrate()
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0

	hlw8012_getactivepower();
 8002f9c:	f7ff fe44 	bl	8002c28 <hlw8012_getactivepower>

	hlw8012_sel_high_current();
 8002fa0:	f7ff fcd8 	bl	8002954 <hlw8012_sel_high_current>
	gb_unblockingDelay(2000);
 8002fa4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002fa8:	f7ff fd44 	bl	8002a34 <gb_unblockingDelay>
	hlw8012_getcurrent();
 8002fac:	f7ff fd5a 	bl	8002a64 <hlw8012_getcurrent>

	hlw8012_sel_low_volatge();
 8002fb0:	f7ff fcde 	bl	8002970 <hlw8012_sel_low_volatge>
	gb_unblockingDelay(2000);
 8002fb4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002fb8:	f7ff fd3c 	bl	8002a34 <gb_unblockingDelay>
	hlw8012_getvoltage();
 8002fbc:	f7ff fdac 	bl	8002b18 <hlw8012_getvoltage>

	hlw8012_expected_Activepower(165.0);
 8002fc0:	20a5      	movs	r0, #165	; 0xa5
 8002fc2:	f7ff feeb 	bl	8002d9c <hlw8012_expected_Activepower>
	hlw8012_expected_Activevoltage(226.0);
 8002fc6:	f04f 0000 	mov.w	r0, #0
 8002fca:	491d      	ldr	r1, [pc, #116]	; (8003040 <hlw8012_calibrate+0xa8>)
 8002fcc:	f7ff fea8 	bl	8002d20 <hlw8012_expected_Activevoltage>
	hlw8012_expected_ActiveCurrent(0.730);
 8002fd0:	a119      	add	r1, pc, #100	; (adr r1, 8003038 <hlw8012_calibrate+0xa0>)
 8002fd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002fd6:	f7ff fe65 	bl	8002ca4 <hlw8012_expected_ActiveCurrent>

	GB_printString1(" New Current Multiplier");
 8002fda:	481a      	ldr	r0, [pc, #104]	; (8003044 <hlw8012_calibrate+0xac>)
 8002fdc:	f7fe fcfe 	bl	80019dc <GB_printString1>
	GB_decimel1(hlw8012_getcurrent_multiplier());
 8002fe0:	f7ff fc94 	bl	800290c <hlw8012_getcurrent_multiplier>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	460b      	mov	r3, r1
 8002fe8:	4610      	mov	r0, r2
 8002fea:	4619      	mov	r1, r3
 8002fec:	f7fd fd5c 	bl	8000aa8 <__aeabi_d2uiz>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fe fd10 	bl	8001a18 <GB_decimel1>

	GB_printString1(" New Voltage Multiplier");
 8002ff8:	4813      	ldr	r0, [pc, #76]	; (8003048 <hlw8012_calibrate+0xb0>)
 8002ffa:	f7fe fcef 	bl	80019dc <GB_printString1>
	GB_decimel1(hlw8012_getvoltage_multiplier());
 8002ffe:	f7ff fc91 	bl	8002924 <hlw8012_getvoltage_multiplier>
 8003002:	4602      	mov	r2, r0
 8003004:	460b      	mov	r3, r1
 8003006:	4610      	mov	r0, r2
 8003008:	4619      	mov	r1, r3
 800300a:	f7fd fd4d 	bl	8000aa8 <__aeabi_d2uiz>
 800300e:	4603      	mov	r3, r0
 8003010:	4618      	mov	r0, r3
 8003012:	f7fe fd01 	bl	8001a18 <GB_decimel1>

	GB_printString1(" New Power Multiplier");
 8003016:	480d      	ldr	r0, [pc, #52]	; (800304c <hlw8012_calibrate+0xb4>)
 8003018:	f7fe fce0 	bl	80019dc <GB_printString1>
	GB_decimel1(hlw8012_getpower_multiplier());
 800301c:	f7ff fc8e 	bl	800293c <hlw8012_getpower_multiplier>
 8003020:	4602      	mov	r2, r0
 8003022:	460b      	mov	r3, r1
 8003024:	4610      	mov	r0, r2
 8003026:	4619      	mov	r1, r3
 8003028:	f7fd fd3e 	bl	8000aa8 <__aeabi_d2uiz>
 800302c:	4603      	mov	r3, r0
 800302e:	4618      	mov	r0, r3
 8003030:	f7fe fcf2 	bl	8001a18 <GB_decimel1>

}
 8003034:	bf00      	nop
 8003036:	bd80      	pop	{r7, pc}
 8003038:	f5c28f5c 	.word	0xf5c28f5c
 800303c:	3fe75c28 	.word	0x3fe75c28
 8003040:	406c4000 	.word	0x406c4000
 8003044:	080081e4 	.word	0x080081e4
 8003048:	080081fc 	.word	0x080081fc
 800304c:	08008214 	.word	0x08008214

08003050 <__NVIC_EnableIRQ>:
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800305a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305e:	2b00      	cmp	r3, #0
 8003060:	db0b      	blt.n	800307a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	f003 021f 	and.w	r2, r3, #31
 8003068:	4906      	ldr	r1, [pc, #24]	; (8003084 <__NVIC_EnableIRQ+0x34>)
 800306a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306e:	095b      	lsrs	r3, r3, #5
 8003070:	2001      	movs	r0, #1
 8003072:	fa00 f202 	lsl.w	r2, r0, r2
 8003076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800307a:	bf00      	nop
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr
 8003084:	e000e100 	.word	0xe000e100

08003088 <__NVIC_SetPriority>:
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	4603      	mov	r3, r0
 8003090:	6039      	str	r1, [r7, #0]
 8003092:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003098:	2b00      	cmp	r3, #0
 800309a:	db0a      	blt.n	80030b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	b2da      	uxtb	r2, r3
 80030a0:	490c      	ldr	r1, [pc, #48]	; (80030d4 <__NVIC_SetPriority+0x4c>)
 80030a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a6:	0112      	lsls	r2, r2, #4
 80030a8:	b2d2      	uxtb	r2, r2
 80030aa:	440b      	add	r3, r1
 80030ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80030b0:	e00a      	b.n	80030c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	b2da      	uxtb	r2, r3
 80030b6:	4908      	ldr	r1, [pc, #32]	; (80030d8 <__NVIC_SetPriority+0x50>)
 80030b8:	79fb      	ldrb	r3, [r7, #7]
 80030ba:	f003 030f 	and.w	r3, r3, #15
 80030be:	3b04      	subs	r3, #4
 80030c0:	0112      	lsls	r2, r2, #4
 80030c2:	b2d2      	uxtb	r2, r2
 80030c4:	440b      	add	r3, r1
 80030c6:	761a      	strb	r2, [r3, #24]
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bc80      	pop	{r7}
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	e000e100 	.word	0xe000e100
 80030d8:	e000ed00 	.word	0xe000ed00

080030dc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80030e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80030e8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d013      	beq.n	800311c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80030f4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80030f8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80030fc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003100:	2b00      	cmp	r3, #0
 8003102:	d00b      	beq.n	800311c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003104:	e000      	b.n	8003108 <ITM_SendChar+0x2c>
    {
      __NOP();
 8003106:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003108:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d0f9      	beq.n	8003106 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003112:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	b2d2      	uxtb	r2, r2
 800311a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800311c:	687b      	ldr	r3, [r7, #4]
}
 800311e:	4618      	mov	r0, r3
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <_write>:
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )


int _write(int file, char *ptr, int len)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003134:	2300      	movs	r3, #0
 8003136:	617b      	str	r3, [r7, #20]
 8003138:	e009      	b.n	800314e <_write+0x26>
	{
		//__io_putchar(*ptr++);
		 ITM_SendChar(*ptr++);
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	1c5a      	adds	r2, r3, #1
 800313e:	60ba      	str	r2, [r7, #8]
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f7ff ffca 	bl	80030dc <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	3301      	adds	r3, #1
 800314c:	617b      	str	r3, [r7, #20]
 800314e:	697a      	ldr	r2, [r7, #20]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	429a      	cmp	r2, r3
 8003154:	dbf1      	blt.n	800313a <_write+0x12>
	}
	return len;
 8003156:	687b      	ldr	r3, [r7, #4]
}
 8003158:	4618      	mov	r0, r3
 800315a:	3718      	adds	r7, #24
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <main>:
//const char gb_url[100] = "api.thingspeak.com";



int main(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af02      	add	r7, sp, #8





	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 8003166:	4b64      	ldr	r3, [pc, #400]	; (80032f8 <main+0x198>)
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	4a63      	ldr	r2, [pc, #396]	; (80032f8 <main+0x198>)
 800316c:	f043 0301 	orr.w	r3, r3, #1
 8003170:	6193      	str	r3, [r2, #24]
		AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_JTAGDISABLE;
 8003172:	4b62      	ldr	r3, [pc, #392]	; (80032fc <main+0x19c>)
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	4a61      	ldr	r2, [pc, #388]	; (80032fc <main+0x19c>)
 8003178:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800317c:	6053      	str	r3, [r2, #4]
	    systick_millis(32000);
 800317e:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 8003182:	f7fe fb9f 	bl	80018c4 <systick_millis>
	    system_clk();
 8003186:	f7fe fe0f 	bl	8001da8 <system_clk>
		timer_initialise();
 800318a:	f7fe ffc9 	bl	8002120 <timer_initialise>

		ssd1306_init();
 800318e:	f7fe fe5d 	bl	8001e4c <ssd1306_init>
		ssd1306_clear(GB_SSD1306_COLOR_BLACK);
 8003192:	2000      	movs	r0, #0
 8003194:	f7fe ff24 	bl	8001fe0 <ssd1306_clear>
		ssd1306_update_data();
 8003198:	f7fe fecc 	bl	8001f34 <ssd1306_update_data>


		GB_uart_init1();  //terminal
 800319c:	f7fe fbe2 	bl	8001964 <GB_uart_init1>
		GB_printString1("Timer input capture\n");
 80031a0:	4857      	ldr	r0, [pc, #348]	; (8003300 <main+0x1a0>)
 80031a2:	f7fe fc1b 	bl	80019dc <GB_printString1>
		GB_uart_init2();  	//ESP8266
 80031a6:	f7fe fcc5 	bl	8001b34 <GB_uart_init2>
			__NVIC_EnableIRQ(USART2_IRQn);
 80031aa:	2026      	movs	r0, #38	; 0x26
 80031ac:	f7ff ff50 	bl	8003050 <__NVIC_EnableIRQ>
			__NVIC_SetPriority (USART2_IRQn, 1);
 80031b0:	2101      	movs	r1, #1
 80031b2:	2026      	movs	r0, #38	; 0x26
 80031b4:	f7ff ff68 	bl	8003088 <__NVIC_SetPriority>
			GB_esp8266_initialise_client();
 80031b8:	f7fe fa38 	bl	800162c <GB_esp8266_initialise_client>

		gb_t4_input_capture();
 80031bc:	f7ff f89c 	bl	80022f8 <gb_t4_input_capture>
		__NVIC_SetPriority (TIM4_IRQn, 0);
 80031c0:	2100      	movs	r1, #0
 80031c2:	201e      	movs	r0, #30
 80031c4:	f7ff ff60 	bl	8003088 <__NVIC_SetPriority>
		__NVIC_EnableIRQ(TIM4_IRQn);
 80031c8:	201e      	movs	r0, #30
 80031ca:	f7ff ff41 	bl	8003050 <__NVIC_EnableIRQ>


		gb_t1_input_capture();
 80031ce:	f7ff fa49 	bl	8002664 <gb_t1_input_capture>
		__NVIC_SetPriority (TIM1_CC_IRQn, 2);
 80031d2:	2102      	movs	r1, #2
 80031d4:	201b      	movs	r0, #27
 80031d6:	f7ff ff57 	bl	8003088 <__NVIC_SetPriority>
		__NVIC_EnableIRQ(TIM1_CC_IRQn);
 80031da:	201b      	movs	r0, #27
 80031dc:	f7ff ff38 	bl	8003050 <__NVIC_EnableIRQ>


		hlw8012_config();
 80031e0:	f7ff fc22 	bl	8002a28 <hlw8012_config>
		hlw8012_setResistors(CURRENT_RESISTOR, VOLTAGE_RESISTOR_UPSTREAM, VOLTAGE_RESISTOR_DOWNSTREAM);
 80031e4:	f04f 0200 	mov.w	r2, #0
 80031e8:	4b46      	ldr	r3, [pc, #280]	; (8003304 <main+0x1a4>)
 80031ea:	e9cd 2300 	strd	r2, r3, [sp]
 80031ee:	a33e      	add	r3, pc, #248	; (adr r3, 80032e8 <main+0x188>)
 80031f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f4:	a13e      	add	r1, pc, #248	; (adr r1, 80032f0 <main+0x190>)
 80031f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80031fa:	f7ff fe97 	bl	8002f2c <hlw8012_setResistors>
//		GB_printString1(" Default Voltage Multiplier");
//		GB_decimel1(hlw8012_getvoltage_multiplier());
//		GB_printString1(" Default Power Multiplier");
//		GB_decimel1(hlw8012_getpower_multiplier());

		hlw8012_calibrate();
 80031fe:	f7ff fecb 	bl	8002f98 <hlw8012_calibrate>

		while(1)
		{


			ssd1306_GotoXY(0, 0);
 8003202:	2100      	movs	r1, #0
 8003204:	2000      	movs	r0, #0
 8003206:	f7fe fed5 	bl	8001fb4 <ssd1306_GotoXY>
			ssd1306_print_string("Connecting to web server:", GB_SSD1306_COLOR_WHITE);
 800320a:	2101      	movs	r1, #1
 800320c:	483e      	ldr	r0, [pc, #248]	; (8003308 <main+0x1a8>)
 800320e:	f7fe ff4f 	bl	80020b0 <ssd1306_print_string>
			ssd1306_update_data();
 8003212:	f7fe fe8f 	bl	8001f34 <ssd1306_update_data>

			GB_esp8266_connectTCPserver(gb_url,80);
 8003216:	2150      	movs	r1, #80	; 0x50
 8003218:	483c      	ldr	r0, [pc, #240]	; (800330c <main+0x1ac>)
 800321a:	f7fe fa1f 	bl	800165c <GB_esp8266_connectTCPserver>

			ssd1306_GotoXY(0, 15);
 800321e:	210f      	movs	r1, #15
 8003220:	2000      	movs	r0, #0
 8003222:	f7fe fec7 	bl	8001fb4 <ssd1306_GotoXY>
			ssd1306_print_string("Now sending data, server connected:", GB_SSD1306_COLOR_WHITE);
 8003226:	2101      	movs	r1, #1
 8003228:	4839      	ldr	r0, [pc, #228]	; (8003310 <main+0x1b0>)
 800322a:	f7fe ff41 	bl	80020b0 <ssd1306_print_string>
			ssd1306_update_data();
 800322e:	f7fe fe81 	bl	8001f34 <ssd1306_update_data>

			GB_esp8266_cipsendfloat(hlw8012_getcurrent(),gb_urlpathcurrent);
 8003232:	f7ff fc17 	bl	8002a64 <hlw8012_getcurrent>
 8003236:	4603      	mov	r3, r0
 8003238:	4936      	ldr	r1, [pc, #216]	; (8003314 <main+0x1b4>)
 800323a:	4618      	mov	r0, r3
 800323c:	f7fe fa64 	bl	8001708 <GB_esp8266_cipsendfloat>

			//GB_esp8266_cipsendfloat(hlw8012_getvoltage(),gb_urlpathvoltage);

		    ssd1306_GotoXY(0, 24);
 8003240:	2118      	movs	r1, #24
 8003242:	2000      	movs	r0, #0
 8003244:	f7fe feb6 	bl	8001fb4 <ssd1306_GotoXY>
		    ssd1306_print_string("DataSend and readings are:", GB_SSD1306_COLOR_WHITE);
 8003248:	2101      	movs	r1, #1
 800324a:	4833      	ldr	r0, [pc, #204]	; (8003318 <main+0x1b8>)
 800324c:	f7fe ff30 	bl	80020b0 <ssd1306_print_string>
		    ssd1306_update_data();
 8003250:	f7fe fe70 	bl	8001f34 <ssd1306_update_data>

		    GB_esp8266_tcpgetcommandfloat(gb_urlpathcurrent,hlw8012_getcurrent());
 8003254:	f7ff fc06 	bl	8002a64 <hlw8012_getcurrent>
 8003258:	4603      	mov	r3, r0
 800325a:	4619      	mov	r1, r3
 800325c:	482d      	ldr	r0, [pc, #180]	; (8003314 <main+0x1b4>)
 800325e:	f7fe fa75 	bl	800174c <GB_esp8266_tcpgetcommandfloat>

//		    GB_esp8266_connectTCPserver(gb_url,80);
//		    GB_esp8266_cipsendfloat(hlw8012_getcurrent(),gb_urlpathcurrent);
//		    GB_esp8266_tcpgetcommandfloat(gb_urlpathvoltage,hlw8012_getvoltage());

			ssd1306_GotoXY(0, 40);
 8003262:	2128      	movs	r1, #40	; 0x28
 8003264:	2000      	movs	r0, #0
 8003266:	f7fe fea5 	bl	8001fb4 <ssd1306_GotoXY>
		    ssd1306_print_string("Current:", GB_SSD1306_COLOR_WHITE);
 800326a:	2101      	movs	r1, #1
 800326c:	482b      	ldr	r0, [pc, #172]	; (800331c <main+0x1bc>)
 800326e:	f7fe ff1f 	bl	80020b0 <ssd1306_print_string>
		    ssd1306_float(hlw8012_getcurrent(),GB_SSD1306_COLOR_WHITE);
 8003272:	f7ff fbf7 	bl	8002a64 <hlw8012_getcurrent>
 8003276:	4603      	mov	r3, r0
 8003278:	2101      	movs	r1, #1
 800327a:	4618      	mov	r0, r3
 800327c:	f7fe ff32 	bl	80020e4 <ssd1306_float>
		    ssd1306_print_string(" A", GB_SSD1306_COLOR_WHITE);
 8003280:	2101      	movs	r1, #1
 8003282:	4827      	ldr	r0, [pc, #156]	; (8003320 <main+0x1c0>)
 8003284:	f7fe ff14 	bl	80020b0 <ssd1306_print_string>
		    ssd1306_update_data();
 8003288:	f7fe fe54 	bl	8001f34 <ssd1306_update_data>

			ssd1306_GotoXY(0, 48);
 800328c:	2130      	movs	r1, #48	; 0x30
 800328e:	2000      	movs	r0, #0
 8003290:	f7fe fe90 	bl	8001fb4 <ssd1306_GotoXY>
		    ssd1306_print_string("Voltage:", GB_SSD1306_COLOR_WHITE);
 8003294:	2101      	movs	r1, #1
 8003296:	4823      	ldr	r0, [pc, #140]	; (8003324 <main+0x1c4>)
 8003298:	f7fe ff0a 	bl	80020b0 <ssd1306_print_string>
		    ssd1306_float(hlw8012_getvoltage(),GB_SSD1306_COLOR_WHITE);
 800329c:	f7ff fc3c 	bl	8002b18 <hlw8012_getvoltage>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2101      	movs	r1, #1
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7fe ff1d 	bl	80020e4 <ssd1306_float>
		    ssd1306_print_string(" V", GB_SSD1306_COLOR_WHITE);
 80032aa:	2101      	movs	r1, #1
 80032ac:	481e      	ldr	r0, [pc, #120]	; (8003328 <main+0x1c8>)
 80032ae:	f7fe feff 	bl	80020b0 <ssd1306_print_string>
			ssd1306_update_data();
 80032b2:	f7fe fe3f 	bl	8001f34 <ssd1306_update_data>

			ssd1306_GotoXY(0, 56);
 80032b6:	2138      	movs	r1, #56	; 0x38
 80032b8:	2000      	movs	r0, #0
 80032ba:	f7fe fe7b 	bl	8001fb4 <ssd1306_GotoXY>
			ssd1306_print_string("Power:", GB_SSD1306_COLOR_WHITE);
 80032be:	2101      	movs	r1, #1
 80032c0:	481a      	ldr	r0, [pc, #104]	; (800332c <main+0x1cc>)
 80032c2:	f7fe fef5 	bl	80020b0 <ssd1306_print_string>
			 ssd1306_float(hlw8012_getactivepower(),GB_SSD1306_COLOR_WHITE);
 80032c6:	f7ff fcaf 	bl	8002c28 <hlw8012_getactivepower>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2101      	movs	r1, #1
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7fe ff08 	bl	80020e4 <ssd1306_float>
			ssd1306_print_string(" W", GB_SSD1306_COLOR_WHITE);
 80032d4:	2101      	movs	r1, #1
 80032d6:	4816      	ldr	r0, [pc, #88]	; (8003330 <main+0x1d0>)
 80032d8:	f7fe feea 	bl	80020b0 <ssd1306_print_string>
			ssd1306_update_data();
 80032dc:	f7fe fe2a 	bl	8001f34 <ssd1306_update_data>
			ssd1306_GotoXY(0, 0);
 80032e0:	e78f      	b.n	8003202 <main+0xa2>
 80032e2:	bf00      	nop
 80032e4:	f3af 8000 	nop.w
 80032e8:	00000000 	.word	0x00000000
 80032ec:	4141edd8 	.word	0x4141edd8
 80032f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80032f4:	3f50624d 	.word	0x3f50624d
 80032f8:	40021000 	.word	0x40021000
 80032fc:	40010000 	.word	0x40010000
 8003300:	0800822c 	.word	0x0800822c
 8003304:	408f4000 	.word	0x408f4000
 8003308:	08008244 	.word	0x08008244
 800330c:	0800850c 	.word	0x0800850c
 8003310:	08008260 	.word	0x08008260
 8003314:	080084a8 	.word	0x080084a8
 8003318:	08008284 	.word	0x08008284
 800331c:	080082a0 	.word	0x080082a0
 8003320:	080082ac 	.word	0x080082ac
 8003324:	080082b0 	.word	0x080082b0
 8003328:	080082bc 	.word	0x080082bc
 800332c:	080082c0 	.word	0x080082c0
 8003330:	080082c8 	.word	0x080082c8

08003334 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
	return 1;
 8003338:	2301      	movs	r3, #1
}
 800333a:	4618      	mov	r0, r3
 800333c:	46bd      	mov	sp, r7
 800333e:	bc80      	pop	{r7}
 8003340:	4770      	bx	lr

08003342 <_kill>:

int _kill(int pid, int sig)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b082      	sub	sp, #8
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
 800334a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800334c:	f000 f8c6 	bl	80034dc <__errno>
 8003350:	4603      	mov	r3, r0
 8003352:	2216      	movs	r2, #22
 8003354:	601a      	str	r2, [r3, #0]
	return -1;
 8003356:	f04f 33ff 	mov.w	r3, #4294967295
}
 800335a:	4618      	mov	r0, r3
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <_exit>:

void _exit (int status)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b082      	sub	sp, #8
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800336a:	f04f 31ff 	mov.w	r1, #4294967295
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7ff ffe7 	bl	8003342 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003374:	e7fe      	b.n	8003374 <_exit+0x12>

08003376 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b086      	sub	sp, #24
 800337a:	af00      	add	r7, sp, #0
 800337c:	60f8      	str	r0, [r7, #12]
 800337e:	60b9      	str	r1, [r7, #8]
 8003380:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003382:	2300      	movs	r3, #0
 8003384:	617b      	str	r3, [r7, #20]
 8003386:	e00a      	b.n	800339e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003388:	f3af 8000 	nop.w
 800338c:	4601      	mov	r1, r0
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	1c5a      	adds	r2, r3, #1
 8003392:	60ba      	str	r2, [r7, #8]
 8003394:	b2ca      	uxtb	r2, r1
 8003396:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	3301      	adds	r3, #1
 800339c:	617b      	str	r3, [r7, #20]
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	dbf0      	blt.n	8003388 <_read+0x12>
	}

return len;
 80033a6:	687b      	ldr	r3, [r7, #4]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <_close>:
	}
	return len;
}

int _close(int file)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
	return -1;
 80033b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033bc:	4618      	mov	r0, r3
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bc80      	pop	{r7}
 80033c4:	4770      	bx	lr

080033c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b083      	sub	sp, #12
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
 80033ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80033d6:	605a      	str	r2, [r3, #4]
	return 0;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc80      	pop	{r7}
 80033e2:	4770      	bx	lr

080033e4 <_isatty>:

int _isatty(int file)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
	return 1;
 80033ec:	2301      	movs	r3, #1
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bc80      	pop	{r7}
 80033f6:	4770      	bx	lr

080033f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b085      	sub	sp, #20
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
	return 0;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3714      	adds	r7, #20
 800340a:	46bd      	mov	sp, r7
 800340c:	bc80      	pop	{r7}
 800340e:	4770      	bx	lr

08003410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b086      	sub	sp, #24
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003418:	4a14      	ldr	r2, [pc, #80]	; (800346c <_sbrk+0x5c>)
 800341a:	4b15      	ldr	r3, [pc, #84]	; (8003470 <_sbrk+0x60>)
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003424:	4b13      	ldr	r3, [pc, #76]	; (8003474 <_sbrk+0x64>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d102      	bne.n	8003432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800342c:	4b11      	ldr	r3, [pc, #68]	; (8003474 <_sbrk+0x64>)
 800342e:	4a12      	ldr	r2, [pc, #72]	; (8003478 <_sbrk+0x68>)
 8003430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003432:	4b10      	ldr	r3, [pc, #64]	; (8003474 <_sbrk+0x64>)
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4413      	add	r3, r2
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	429a      	cmp	r2, r3
 800343e:	d207      	bcs.n	8003450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003440:	f000 f84c 	bl	80034dc <__errno>
 8003444:	4603      	mov	r3, r0
 8003446:	220c      	movs	r2, #12
 8003448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800344a:	f04f 33ff 	mov.w	r3, #4294967295
 800344e:	e009      	b.n	8003464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003450:	4b08      	ldr	r3, [pc, #32]	; (8003474 <_sbrk+0x64>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003456:	4b07      	ldr	r3, [pc, #28]	; (8003474 <_sbrk+0x64>)
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4413      	add	r3, r2
 800345e:	4a05      	ldr	r2, [pc, #20]	; (8003474 <_sbrk+0x64>)
 8003460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003462:	68fb      	ldr	r3, [r7, #12]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	20005000 	.word	0x20005000
 8003470:	00000400 	.word	0x00000400
 8003474:	2000066c 	.word	0x2000066c
 8003478:	20000908 	.word	0x20000908

0800347c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003480:	bf00      	nop
 8003482:	46bd      	mov	sp, r7
 8003484:	bc80      	pop	{r7}
 8003486:	4770      	bx	lr

08003488 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003488:	480d      	ldr	r0, [pc, #52]	; (80034c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800348a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800348c:	f7ff fff6 	bl	800347c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003490:	480c      	ldr	r0, [pc, #48]	; (80034c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003492:	490d      	ldr	r1, [pc, #52]	; (80034c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003494:	4a0d      	ldr	r2, [pc, #52]	; (80034cc <LoopForever+0xe>)
  movs r3, #0
 8003496:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003498:	e002      	b.n	80034a0 <LoopCopyDataInit>

0800349a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800349a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800349c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800349e:	3304      	adds	r3, #4

080034a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034a4:	d3f9      	bcc.n	800349a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034a6:	4a0a      	ldr	r2, [pc, #40]	; (80034d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80034a8:	4c0a      	ldr	r4, [pc, #40]	; (80034d4 <LoopForever+0x16>)
  movs r3, #0
 80034aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034ac:	e001      	b.n	80034b2 <LoopFillZerobss>

080034ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034b0:	3204      	adds	r2, #4

080034b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034b4:	d3fb      	bcc.n	80034ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80034b6:	f000 f817 	bl	80034e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80034ba:	f7ff fe51 	bl	8003160 <main>

080034be <LoopForever>:

LoopForever:
    b LoopForever
 80034be:	e7fe      	b.n	80034be <LoopForever>
  ldr   r0, =_estack
 80034c0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80034c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034c8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80034cc:	08008a2c 	.word	0x08008a2c
  ldr r2, =_sbss
 80034d0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80034d4:	20000908 	.word	0x20000908

080034d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80034d8:	e7fe      	b.n	80034d8 <ADC1_2_IRQHandler>
	...

080034dc <__errno>:
 80034dc:	4b01      	ldr	r3, [pc, #4]	; (80034e4 <__errno+0x8>)
 80034de:	6818      	ldr	r0, [r3, #0]
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	20000010 	.word	0x20000010

080034e8 <__libc_init_array>:
 80034e8:	b570      	push	{r4, r5, r6, lr}
 80034ea:	2600      	movs	r6, #0
 80034ec:	4d0c      	ldr	r5, [pc, #48]	; (8003520 <__libc_init_array+0x38>)
 80034ee:	4c0d      	ldr	r4, [pc, #52]	; (8003524 <__libc_init_array+0x3c>)
 80034f0:	1b64      	subs	r4, r4, r5
 80034f2:	10a4      	asrs	r4, r4, #2
 80034f4:	42a6      	cmp	r6, r4
 80034f6:	d109      	bne.n	800350c <__libc_init_array+0x24>
 80034f8:	f004 fc5e 	bl	8007db8 <_init>
 80034fc:	2600      	movs	r6, #0
 80034fe:	4d0a      	ldr	r5, [pc, #40]	; (8003528 <__libc_init_array+0x40>)
 8003500:	4c0a      	ldr	r4, [pc, #40]	; (800352c <__libc_init_array+0x44>)
 8003502:	1b64      	subs	r4, r4, r5
 8003504:	10a4      	asrs	r4, r4, #2
 8003506:	42a6      	cmp	r6, r4
 8003508:	d105      	bne.n	8003516 <__libc_init_array+0x2e>
 800350a:	bd70      	pop	{r4, r5, r6, pc}
 800350c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003510:	4798      	blx	r3
 8003512:	3601      	adds	r6, #1
 8003514:	e7ee      	b.n	80034f4 <__libc_init_array+0xc>
 8003516:	f855 3b04 	ldr.w	r3, [r5], #4
 800351a:	4798      	blx	r3
 800351c:	3601      	adds	r6, #1
 800351e:	e7f2      	b.n	8003506 <__libc_init_array+0x1e>
 8003520:	08008a24 	.word	0x08008a24
 8003524:	08008a24 	.word	0x08008a24
 8003528:	08008a24 	.word	0x08008a24
 800352c:	08008a28 	.word	0x08008a28

08003530 <memcpy>:
 8003530:	440a      	add	r2, r1
 8003532:	4291      	cmp	r1, r2
 8003534:	f100 33ff 	add.w	r3, r0, #4294967295
 8003538:	d100      	bne.n	800353c <memcpy+0xc>
 800353a:	4770      	bx	lr
 800353c:	b510      	push	{r4, lr}
 800353e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003542:	4291      	cmp	r1, r2
 8003544:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003548:	d1f9      	bne.n	800353e <memcpy+0xe>
 800354a:	bd10      	pop	{r4, pc}

0800354c <memset>:
 800354c:	4603      	mov	r3, r0
 800354e:	4402      	add	r2, r0
 8003550:	4293      	cmp	r3, r2
 8003552:	d100      	bne.n	8003556 <memset+0xa>
 8003554:	4770      	bx	lr
 8003556:	f803 1b01 	strb.w	r1, [r3], #1
 800355a:	e7f9      	b.n	8003550 <memset+0x4>

0800355c <__cvt>:
 800355c:	2b00      	cmp	r3, #0
 800355e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003562:	461f      	mov	r7, r3
 8003564:	bfbb      	ittet	lt
 8003566:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800356a:	461f      	movlt	r7, r3
 800356c:	2300      	movge	r3, #0
 800356e:	232d      	movlt	r3, #45	; 0x2d
 8003570:	b088      	sub	sp, #32
 8003572:	4614      	mov	r4, r2
 8003574:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003576:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003578:	7013      	strb	r3, [r2, #0]
 800357a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800357c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003580:	f023 0820 	bic.w	r8, r3, #32
 8003584:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003588:	d005      	beq.n	8003596 <__cvt+0x3a>
 800358a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800358e:	d100      	bne.n	8003592 <__cvt+0x36>
 8003590:	3501      	adds	r5, #1
 8003592:	2302      	movs	r3, #2
 8003594:	e000      	b.n	8003598 <__cvt+0x3c>
 8003596:	2303      	movs	r3, #3
 8003598:	aa07      	add	r2, sp, #28
 800359a:	9204      	str	r2, [sp, #16]
 800359c:	aa06      	add	r2, sp, #24
 800359e:	e9cd a202 	strd	sl, r2, [sp, #8]
 80035a2:	e9cd 3500 	strd	r3, r5, [sp]
 80035a6:	4622      	mov	r2, r4
 80035a8:	463b      	mov	r3, r7
 80035aa:	f001 fe95 	bl	80052d8 <_dtoa_r>
 80035ae:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80035b2:	4606      	mov	r6, r0
 80035b4:	d102      	bne.n	80035bc <__cvt+0x60>
 80035b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80035b8:	07db      	lsls	r3, r3, #31
 80035ba:	d522      	bpl.n	8003602 <__cvt+0xa6>
 80035bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80035c0:	eb06 0905 	add.w	r9, r6, r5
 80035c4:	d110      	bne.n	80035e8 <__cvt+0x8c>
 80035c6:	7833      	ldrb	r3, [r6, #0]
 80035c8:	2b30      	cmp	r3, #48	; 0x30
 80035ca:	d10a      	bne.n	80035e2 <__cvt+0x86>
 80035cc:	2200      	movs	r2, #0
 80035ce:	2300      	movs	r3, #0
 80035d0:	4620      	mov	r0, r4
 80035d2:	4639      	mov	r1, r7
 80035d4:	f7fd f9f8 	bl	80009c8 <__aeabi_dcmpeq>
 80035d8:	b918      	cbnz	r0, 80035e2 <__cvt+0x86>
 80035da:	f1c5 0501 	rsb	r5, r5, #1
 80035de:	f8ca 5000 	str.w	r5, [sl]
 80035e2:	f8da 3000 	ldr.w	r3, [sl]
 80035e6:	4499      	add	r9, r3
 80035e8:	2200      	movs	r2, #0
 80035ea:	2300      	movs	r3, #0
 80035ec:	4620      	mov	r0, r4
 80035ee:	4639      	mov	r1, r7
 80035f0:	f7fd f9ea 	bl	80009c8 <__aeabi_dcmpeq>
 80035f4:	b108      	cbz	r0, 80035fa <__cvt+0x9e>
 80035f6:	f8cd 901c 	str.w	r9, [sp, #28]
 80035fa:	2230      	movs	r2, #48	; 0x30
 80035fc:	9b07      	ldr	r3, [sp, #28]
 80035fe:	454b      	cmp	r3, r9
 8003600:	d307      	bcc.n	8003612 <__cvt+0xb6>
 8003602:	4630      	mov	r0, r6
 8003604:	9b07      	ldr	r3, [sp, #28]
 8003606:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003608:	1b9b      	subs	r3, r3, r6
 800360a:	6013      	str	r3, [r2, #0]
 800360c:	b008      	add	sp, #32
 800360e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003612:	1c59      	adds	r1, r3, #1
 8003614:	9107      	str	r1, [sp, #28]
 8003616:	701a      	strb	r2, [r3, #0]
 8003618:	e7f0      	b.n	80035fc <__cvt+0xa0>

0800361a <__exponent>:
 800361a:	4603      	mov	r3, r0
 800361c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800361e:	2900      	cmp	r1, #0
 8003620:	f803 2b02 	strb.w	r2, [r3], #2
 8003624:	bfb6      	itet	lt
 8003626:	222d      	movlt	r2, #45	; 0x2d
 8003628:	222b      	movge	r2, #43	; 0x2b
 800362a:	4249      	neglt	r1, r1
 800362c:	2909      	cmp	r1, #9
 800362e:	7042      	strb	r2, [r0, #1]
 8003630:	dd2b      	ble.n	800368a <__exponent+0x70>
 8003632:	f10d 0407 	add.w	r4, sp, #7
 8003636:	46a4      	mov	ip, r4
 8003638:	270a      	movs	r7, #10
 800363a:	fb91 f6f7 	sdiv	r6, r1, r7
 800363e:	460a      	mov	r2, r1
 8003640:	46a6      	mov	lr, r4
 8003642:	fb07 1516 	mls	r5, r7, r6, r1
 8003646:	2a63      	cmp	r2, #99	; 0x63
 8003648:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800364c:	4631      	mov	r1, r6
 800364e:	f104 34ff 	add.w	r4, r4, #4294967295
 8003652:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003656:	dcf0      	bgt.n	800363a <__exponent+0x20>
 8003658:	3130      	adds	r1, #48	; 0x30
 800365a:	f1ae 0502 	sub.w	r5, lr, #2
 800365e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003662:	4629      	mov	r1, r5
 8003664:	1c44      	adds	r4, r0, #1
 8003666:	4561      	cmp	r1, ip
 8003668:	d30a      	bcc.n	8003680 <__exponent+0x66>
 800366a:	f10d 0209 	add.w	r2, sp, #9
 800366e:	eba2 020e 	sub.w	r2, r2, lr
 8003672:	4565      	cmp	r5, ip
 8003674:	bf88      	it	hi
 8003676:	2200      	movhi	r2, #0
 8003678:	4413      	add	r3, r2
 800367a:	1a18      	subs	r0, r3, r0
 800367c:	b003      	add	sp, #12
 800367e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003680:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003684:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003688:	e7ed      	b.n	8003666 <__exponent+0x4c>
 800368a:	2330      	movs	r3, #48	; 0x30
 800368c:	3130      	adds	r1, #48	; 0x30
 800368e:	7083      	strb	r3, [r0, #2]
 8003690:	70c1      	strb	r1, [r0, #3]
 8003692:	1d03      	adds	r3, r0, #4
 8003694:	e7f1      	b.n	800367a <__exponent+0x60>
	...

08003698 <_printf_float>:
 8003698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800369c:	b091      	sub	sp, #68	; 0x44
 800369e:	460c      	mov	r4, r1
 80036a0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80036a4:	4616      	mov	r6, r2
 80036a6:	461f      	mov	r7, r3
 80036a8:	4605      	mov	r5, r0
 80036aa:	f003 f921 	bl	80068f0 <_localeconv_r>
 80036ae:	6803      	ldr	r3, [r0, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	9309      	str	r3, [sp, #36]	; 0x24
 80036b4:	f7fc fd5c 	bl	8000170 <strlen>
 80036b8:	2300      	movs	r3, #0
 80036ba:	930e      	str	r3, [sp, #56]	; 0x38
 80036bc:	f8d8 3000 	ldr.w	r3, [r8]
 80036c0:	900a      	str	r0, [sp, #40]	; 0x28
 80036c2:	3307      	adds	r3, #7
 80036c4:	f023 0307 	bic.w	r3, r3, #7
 80036c8:	f103 0208 	add.w	r2, r3, #8
 80036cc:	f894 9018 	ldrb.w	r9, [r4, #24]
 80036d0:	f8d4 b000 	ldr.w	fp, [r4]
 80036d4:	f8c8 2000 	str.w	r2, [r8]
 80036d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036dc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80036e0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80036e4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80036e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80036ea:	f04f 32ff 	mov.w	r2, #4294967295
 80036ee:	4640      	mov	r0, r8
 80036f0:	4b9c      	ldr	r3, [pc, #624]	; (8003964 <_printf_float+0x2cc>)
 80036f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80036f4:	f7fd f99a 	bl	8000a2c <__aeabi_dcmpun>
 80036f8:	bb70      	cbnz	r0, 8003758 <_printf_float+0xc0>
 80036fa:	f04f 32ff 	mov.w	r2, #4294967295
 80036fe:	4640      	mov	r0, r8
 8003700:	4b98      	ldr	r3, [pc, #608]	; (8003964 <_printf_float+0x2cc>)
 8003702:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003704:	f7fd f974 	bl	80009f0 <__aeabi_dcmple>
 8003708:	bb30      	cbnz	r0, 8003758 <_printf_float+0xc0>
 800370a:	2200      	movs	r2, #0
 800370c:	2300      	movs	r3, #0
 800370e:	4640      	mov	r0, r8
 8003710:	4651      	mov	r1, sl
 8003712:	f7fd f963 	bl	80009dc <__aeabi_dcmplt>
 8003716:	b110      	cbz	r0, 800371e <_printf_float+0x86>
 8003718:	232d      	movs	r3, #45	; 0x2d
 800371a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800371e:	4b92      	ldr	r3, [pc, #584]	; (8003968 <_printf_float+0x2d0>)
 8003720:	4892      	ldr	r0, [pc, #584]	; (800396c <_printf_float+0x2d4>)
 8003722:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003726:	bf94      	ite	ls
 8003728:	4698      	movls	r8, r3
 800372a:	4680      	movhi	r8, r0
 800372c:	2303      	movs	r3, #3
 800372e:	f04f 0a00 	mov.w	sl, #0
 8003732:	6123      	str	r3, [r4, #16]
 8003734:	f02b 0304 	bic.w	r3, fp, #4
 8003738:	6023      	str	r3, [r4, #0]
 800373a:	4633      	mov	r3, r6
 800373c:	4621      	mov	r1, r4
 800373e:	4628      	mov	r0, r5
 8003740:	9700      	str	r7, [sp, #0]
 8003742:	aa0f      	add	r2, sp, #60	; 0x3c
 8003744:	f000 f9d4 	bl	8003af0 <_printf_common>
 8003748:	3001      	adds	r0, #1
 800374a:	f040 8090 	bne.w	800386e <_printf_float+0x1d6>
 800374e:	f04f 30ff 	mov.w	r0, #4294967295
 8003752:	b011      	add	sp, #68	; 0x44
 8003754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003758:	4642      	mov	r2, r8
 800375a:	4653      	mov	r3, sl
 800375c:	4640      	mov	r0, r8
 800375e:	4651      	mov	r1, sl
 8003760:	f7fd f964 	bl	8000a2c <__aeabi_dcmpun>
 8003764:	b148      	cbz	r0, 800377a <_printf_float+0xe2>
 8003766:	f1ba 0f00 	cmp.w	sl, #0
 800376a:	bfb8      	it	lt
 800376c:	232d      	movlt	r3, #45	; 0x2d
 800376e:	4880      	ldr	r0, [pc, #512]	; (8003970 <_printf_float+0x2d8>)
 8003770:	bfb8      	it	lt
 8003772:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003776:	4b7f      	ldr	r3, [pc, #508]	; (8003974 <_printf_float+0x2dc>)
 8003778:	e7d3      	b.n	8003722 <_printf_float+0x8a>
 800377a:	6863      	ldr	r3, [r4, #4]
 800377c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	d142      	bne.n	800380a <_printf_float+0x172>
 8003784:	2306      	movs	r3, #6
 8003786:	6063      	str	r3, [r4, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	9206      	str	r2, [sp, #24]
 800378c:	aa0e      	add	r2, sp, #56	; 0x38
 800378e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003792:	aa0d      	add	r2, sp, #52	; 0x34
 8003794:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003798:	9203      	str	r2, [sp, #12]
 800379a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800379e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80037a2:	6023      	str	r3, [r4, #0]
 80037a4:	6863      	ldr	r3, [r4, #4]
 80037a6:	4642      	mov	r2, r8
 80037a8:	9300      	str	r3, [sp, #0]
 80037aa:	4628      	mov	r0, r5
 80037ac:	4653      	mov	r3, sl
 80037ae:	910b      	str	r1, [sp, #44]	; 0x2c
 80037b0:	f7ff fed4 	bl	800355c <__cvt>
 80037b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80037b6:	4680      	mov	r8, r0
 80037b8:	2947      	cmp	r1, #71	; 0x47
 80037ba:	990d      	ldr	r1, [sp, #52]	; 0x34
 80037bc:	d108      	bne.n	80037d0 <_printf_float+0x138>
 80037be:	1cc8      	adds	r0, r1, #3
 80037c0:	db02      	blt.n	80037c8 <_printf_float+0x130>
 80037c2:	6863      	ldr	r3, [r4, #4]
 80037c4:	4299      	cmp	r1, r3
 80037c6:	dd40      	ble.n	800384a <_printf_float+0x1b2>
 80037c8:	f1a9 0902 	sub.w	r9, r9, #2
 80037cc:	fa5f f989 	uxtb.w	r9, r9
 80037d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80037d4:	d81f      	bhi.n	8003816 <_printf_float+0x17e>
 80037d6:	464a      	mov	r2, r9
 80037d8:	3901      	subs	r1, #1
 80037da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80037de:	910d      	str	r1, [sp, #52]	; 0x34
 80037e0:	f7ff ff1b 	bl	800361a <__exponent>
 80037e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80037e6:	4682      	mov	sl, r0
 80037e8:	1813      	adds	r3, r2, r0
 80037ea:	2a01      	cmp	r2, #1
 80037ec:	6123      	str	r3, [r4, #16]
 80037ee:	dc02      	bgt.n	80037f6 <_printf_float+0x15e>
 80037f0:	6822      	ldr	r2, [r4, #0]
 80037f2:	07d2      	lsls	r2, r2, #31
 80037f4:	d501      	bpl.n	80037fa <_printf_float+0x162>
 80037f6:	3301      	adds	r3, #1
 80037f8:	6123      	str	r3, [r4, #16]
 80037fa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d09b      	beq.n	800373a <_printf_float+0xa2>
 8003802:	232d      	movs	r3, #45	; 0x2d
 8003804:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003808:	e797      	b.n	800373a <_printf_float+0xa2>
 800380a:	2947      	cmp	r1, #71	; 0x47
 800380c:	d1bc      	bne.n	8003788 <_printf_float+0xf0>
 800380e:	2b00      	cmp	r3, #0
 8003810:	d1ba      	bne.n	8003788 <_printf_float+0xf0>
 8003812:	2301      	movs	r3, #1
 8003814:	e7b7      	b.n	8003786 <_printf_float+0xee>
 8003816:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800381a:	d118      	bne.n	800384e <_printf_float+0x1b6>
 800381c:	2900      	cmp	r1, #0
 800381e:	6863      	ldr	r3, [r4, #4]
 8003820:	dd0b      	ble.n	800383a <_printf_float+0x1a2>
 8003822:	6121      	str	r1, [r4, #16]
 8003824:	b913      	cbnz	r3, 800382c <_printf_float+0x194>
 8003826:	6822      	ldr	r2, [r4, #0]
 8003828:	07d0      	lsls	r0, r2, #31
 800382a:	d502      	bpl.n	8003832 <_printf_float+0x19a>
 800382c:	3301      	adds	r3, #1
 800382e:	440b      	add	r3, r1
 8003830:	6123      	str	r3, [r4, #16]
 8003832:	f04f 0a00 	mov.w	sl, #0
 8003836:	65a1      	str	r1, [r4, #88]	; 0x58
 8003838:	e7df      	b.n	80037fa <_printf_float+0x162>
 800383a:	b913      	cbnz	r3, 8003842 <_printf_float+0x1aa>
 800383c:	6822      	ldr	r2, [r4, #0]
 800383e:	07d2      	lsls	r2, r2, #31
 8003840:	d501      	bpl.n	8003846 <_printf_float+0x1ae>
 8003842:	3302      	adds	r3, #2
 8003844:	e7f4      	b.n	8003830 <_printf_float+0x198>
 8003846:	2301      	movs	r3, #1
 8003848:	e7f2      	b.n	8003830 <_printf_float+0x198>
 800384a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800384e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003850:	4299      	cmp	r1, r3
 8003852:	db05      	blt.n	8003860 <_printf_float+0x1c8>
 8003854:	6823      	ldr	r3, [r4, #0]
 8003856:	6121      	str	r1, [r4, #16]
 8003858:	07d8      	lsls	r0, r3, #31
 800385a:	d5ea      	bpl.n	8003832 <_printf_float+0x19a>
 800385c:	1c4b      	adds	r3, r1, #1
 800385e:	e7e7      	b.n	8003830 <_printf_float+0x198>
 8003860:	2900      	cmp	r1, #0
 8003862:	bfcc      	ite	gt
 8003864:	2201      	movgt	r2, #1
 8003866:	f1c1 0202 	rsble	r2, r1, #2
 800386a:	4413      	add	r3, r2
 800386c:	e7e0      	b.n	8003830 <_printf_float+0x198>
 800386e:	6823      	ldr	r3, [r4, #0]
 8003870:	055a      	lsls	r2, r3, #21
 8003872:	d407      	bmi.n	8003884 <_printf_float+0x1ec>
 8003874:	6923      	ldr	r3, [r4, #16]
 8003876:	4642      	mov	r2, r8
 8003878:	4631      	mov	r1, r6
 800387a:	4628      	mov	r0, r5
 800387c:	47b8      	blx	r7
 800387e:	3001      	adds	r0, #1
 8003880:	d12b      	bne.n	80038da <_printf_float+0x242>
 8003882:	e764      	b.n	800374e <_printf_float+0xb6>
 8003884:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003888:	f240 80dd 	bls.w	8003a46 <_printf_float+0x3ae>
 800388c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003890:	2200      	movs	r2, #0
 8003892:	2300      	movs	r3, #0
 8003894:	f7fd f898 	bl	80009c8 <__aeabi_dcmpeq>
 8003898:	2800      	cmp	r0, #0
 800389a:	d033      	beq.n	8003904 <_printf_float+0x26c>
 800389c:	2301      	movs	r3, #1
 800389e:	4631      	mov	r1, r6
 80038a0:	4628      	mov	r0, r5
 80038a2:	4a35      	ldr	r2, [pc, #212]	; (8003978 <_printf_float+0x2e0>)
 80038a4:	47b8      	blx	r7
 80038a6:	3001      	adds	r0, #1
 80038a8:	f43f af51 	beq.w	800374e <_printf_float+0xb6>
 80038ac:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80038b0:	429a      	cmp	r2, r3
 80038b2:	db02      	blt.n	80038ba <_printf_float+0x222>
 80038b4:	6823      	ldr	r3, [r4, #0]
 80038b6:	07d8      	lsls	r0, r3, #31
 80038b8:	d50f      	bpl.n	80038da <_printf_float+0x242>
 80038ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038be:	4631      	mov	r1, r6
 80038c0:	4628      	mov	r0, r5
 80038c2:	47b8      	blx	r7
 80038c4:	3001      	adds	r0, #1
 80038c6:	f43f af42 	beq.w	800374e <_printf_float+0xb6>
 80038ca:	f04f 0800 	mov.w	r8, #0
 80038ce:	f104 091a 	add.w	r9, r4, #26
 80038d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038d4:	3b01      	subs	r3, #1
 80038d6:	4543      	cmp	r3, r8
 80038d8:	dc09      	bgt.n	80038ee <_printf_float+0x256>
 80038da:	6823      	ldr	r3, [r4, #0]
 80038dc:	079b      	lsls	r3, r3, #30
 80038de:	f100 8102 	bmi.w	8003ae6 <_printf_float+0x44e>
 80038e2:	68e0      	ldr	r0, [r4, #12]
 80038e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80038e6:	4298      	cmp	r0, r3
 80038e8:	bfb8      	it	lt
 80038ea:	4618      	movlt	r0, r3
 80038ec:	e731      	b.n	8003752 <_printf_float+0xba>
 80038ee:	2301      	movs	r3, #1
 80038f0:	464a      	mov	r2, r9
 80038f2:	4631      	mov	r1, r6
 80038f4:	4628      	mov	r0, r5
 80038f6:	47b8      	blx	r7
 80038f8:	3001      	adds	r0, #1
 80038fa:	f43f af28 	beq.w	800374e <_printf_float+0xb6>
 80038fe:	f108 0801 	add.w	r8, r8, #1
 8003902:	e7e6      	b.n	80038d2 <_printf_float+0x23a>
 8003904:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003906:	2b00      	cmp	r3, #0
 8003908:	dc38      	bgt.n	800397c <_printf_float+0x2e4>
 800390a:	2301      	movs	r3, #1
 800390c:	4631      	mov	r1, r6
 800390e:	4628      	mov	r0, r5
 8003910:	4a19      	ldr	r2, [pc, #100]	; (8003978 <_printf_float+0x2e0>)
 8003912:	47b8      	blx	r7
 8003914:	3001      	adds	r0, #1
 8003916:	f43f af1a 	beq.w	800374e <_printf_float+0xb6>
 800391a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800391e:	4313      	orrs	r3, r2
 8003920:	d102      	bne.n	8003928 <_printf_float+0x290>
 8003922:	6823      	ldr	r3, [r4, #0]
 8003924:	07d9      	lsls	r1, r3, #31
 8003926:	d5d8      	bpl.n	80038da <_printf_float+0x242>
 8003928:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800392c:	4631      	mov	r1, r6
 800392e:	4628      	mov	r0, r5
 8003930:	47b8      	blx	r7
 8003932:	3001      	adds	r0, #1
 8003934:	f43f af0b 	beq.w	800374e <_printf_float+0xb6>
 8003938:	f04f 0900 	mov.w	r9, #0
 800393c:	f104 0a1a 	add.w	sl, r4, #26
 8003940:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003942:	425b      	negs	r3, r3
 8003944:	454b      	cmp	r3, r9
 8003946:	dc01      	bgt.n	800394c <_printf_float+0x2b4>
 8003948:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800394a:	e794      	b.n	8003876 <_printf_float+0x1de>
 800394c:	2301      	movs	r3, #1
 800394e:	4652      	mov	r2, sl
 8003950:	4631      	mov	r1, r6
 8003952:	4628      	mov	r0, r5
 8003954:	47b8      	blx	r7
 8003956:	3001      	adds	r0, #1
 8003958:	f43f aef9 	beq.w	800374e <_printf_float+0xb6>
 800395c:	f109 0901 	add.w	r9, r9, #1
 8003960:	e7ee      	b.n	8003940 <_printf_float+0x2a8>
 8003962:	bf00      	nop
 8003964:	7fefffff 	.word	0x7fefffff
 8003968:	08008574 	.word	0x08008574
 800396c:	08008578 	.word	0x08008578
 8003970:	08008580 	.word	0x08008580
 8003974:	0800857c 	.word	0x0800857c
 8003978:	08008584 	.word	0x08008584
 800397c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800397e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003980:	429a      	cmp	r2, r3
 8003982:	bfa8      	it	ge
 8003984:	461a      	movge	r2, r3
 8003986:	2a00      	cmp	r2, #0
 8003988:	4691      	mov	r9, r2
 800398a:	dc37      	bgt.n	80039fc <_printf_float+0x364>
 800398c:	f04f 0b00 	mov.w	fp, #0
 8003990:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003994:	f104 021a 	add.w	r2, r4, #26
 8003998:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800399c:	ebaa 0309 	sub.w	r3, sl, r9
 80039a0:	455b      	cmp	r3, fp
 80039a2:	dc33      	bgt.n	8003a0c <_printf_float+0x374>
 80039a4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80039a8:	429a      	cmp	r2, r3
 80039aa:	db3b      	blt.n	8003a24 <_printf_float+0x38c>
 80039ac:	6823      	ldr	r3, [r4, #0]
 80039ae:	07da      	lsls	r2, r3, #31
 80039b0:	d438      	bmi.n	8003a24 <_printf_float+0x38c>
 80039b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80039b4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80039b6:	eba2 030a 	sub.w	r3, r2, sl
 80039ba:	eba2 0901 	sub.w	r9, r2, r1
 80039be:	4599      	cmp	r9, r3
 80039c0:	bfa8      	it	ge
 80039c2:	4699      	movge	r9, r3
 80039c4:	f1b9 0f00 	cmp.w	r9, #0
 80039c8:	dc34      	bgt.n	8003a34 <_printf_float+0x39c>
 80039ca:	f04f 0800 	mov.w	r8, #0
 80039ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039d2:	f104 0a1a 	add.w	sl, r4, #26
 80039d6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80039da:	1a9b      	subs	r3, r3, r2
 80039dc:	eba3 0309 	sub.w	r3, r3, r9
 80039e0:	4543      	cmp	r3, r8
 80039e2:	f77f af7a 	ble.w	80038da <_printf_float+0x242>
 80039e6:	2301      	movs	r3, #1
 80039e8:	4652      	mov	r2, sl
 80039ea:	4631      	mov	r1, r6
 80039ec:	4628      	mov	r0, r5
 80039ee:	47b8      	blx	r7
 80039f0:	3001      	adds	r0, #1
 80039f2:	f43f aeac 	beq.w	800374e <_printf_float+0xb6>
 80039f6:	f108 0801 	add.w	r8, r8, #1
 80039fa:	e7ec      	b.n	80039d6 <_printf_float+0x33e>
 80039fc:	4613      	mov	r3, r2
 80039fe:	4631      	mov	r1, r6
 8003a00:	4642      	mov	r2, r8
 8003a02:	4628      	mov	r0, r5
 8003a04:	47b8      	blx	r7
 8003a06:	3001      	adds	r0, #1
 8003a08:	d1c0      	bne.n	800398c <_printf_float+0x2f4>
 8003a0a:	e6a0      	b.n	800374e <_printf_float+0xb6>
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	4631      	mov	r1, r6
 8003a10:	4628      	mov	r0, r5
 8003a12:	920b      	str	r2, [sp, #44]	; 0x2c
 8003a14:	47b8      	blx	r7
 8003a16:	3001      	adds	r0, #1
 8003a18:	f43f ae99 	beq.w	800374e <_printf_float+0xb6>
 8003a1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003a1e:	f10b 0b01 	add.w	fp, fp, #1
 8003a22:	e7b9      	b.n	8003998 <_printf_float+0x300>
 8003a24:	4631      	mov	r1, r6
 8003a26:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a2a:	4628      	mov	r0, r5
 8003a2c:	47b8      	blx	r7
 8003a2e:	3001      	adds	r0, #1
 8003a30:	d1bf      	bne.n	80039b2 <_printf_float+0x31a>
 8003a32:	e68c      	b.n	800374e <_printf_float+0xb6>
 8003a34:	464b      	mov	r3, r9
 8003a36:	4631      	mov	r1, r6
 8003a38:	4628      	mov	r0, r5
 8003a3a:	eb08 020a 	add.w	r2, r8, sl
 8003a3e:	47b8      	blx	r7
 8003a40:	3001      	adds	r0, #1
 8003a42:	d1c2      	bne.n	80039ca <_printf_float+0x332>
 8003a44:	e683      	b.n	800374e <_printf_float+0xb6>
 8003a46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a48:	2a01      	cmp	r2, #1
 8003a4a:	dc01      	bgt.n	8003a50 <_printf_float+0x3b8>
 8003a4c:	07db      	lsls	r3, r3, #31
 8003a4e:	d537      	bpl.n	8003ac0 <_printf_float+0x428>
 8003a50:	2301      	movs	r3, #1
 8003a52:	4642      	mov	r2, r8
 8003a54:	4631      	mov	r1, r6
 8003a56:	4628      	mov	r0, r5
 8003a58:	47b8      	blx	r7
 8003a5a:	3001      	adds	r0, #1
 8003a5c:	f43f ae77 	beq.w	800374e <_printf_float+0xb6>
 8003a60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a64:	4631      	mov	r1, r6
 8003a66:	4628      	mov	r0, r5
 8003a68:	47b8      	blx	r7
 8003a6a:	3001      	adds	r0, #1
 8003a6c:	f43f ae6f 	beq.w	800374e <_printf_float+0xb6>
 8003a70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a74:	2200      	movs	r2, #0
 8003a76:	2300      	movs	r3, #0
 8003a78:	f7fc ffa6 	bl	80009c8 <__aeabi_dcmpeq>
 8003a7c:	b9d8      	cbnz	r0, 8003ab6 <_printf_float+0x41e>
 8003a7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a80:	f108 0201 	add.w	r2, r8, #1
 8003a84:	3b01      	subs	r3, #1
 8003a86:	4631      	mov	r1, r6
 8003a88:	4628      	mov	r0, r5
 8003a8a:	47b8      	blx	r7
 8003a8c:	3001      	adds	r0, #1
 8003a8e:	d10e      	bne.n	8003aae <_printf_float+0x416>
 8003a90:	e65d      	b.n	800374e <_printf_float+0xb6>
 8003a92:	2301      	movs	r3, #1
 8003a94:	464a      	mov	r2, r9
 8003a96:	4631      	mov	r1, r6
 8003a98:	4628      	mov	r0, r5
 8003a9a:	47b8      	blx	r7
 8003a9c:	3001      	adds	r0, #1
 8003a9e:	f43f ae56 	beq.w	800374e <_printf_float+0xb6>
 8003aa2:	f108 0801 	add.w	r8, r8, #1
 8003aa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	4543      	cmp	r3, r8
 8003aac:	dcf1      	bgt.n	8003a92 <_printf_float+0x3fa>
 8003aae:	4653      	mov	r3, sl
 8003ab0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003ab4:	e6e0      	b.n	8003878 <_printf_float+0x1e0>
 8003ab6:	f04f 0800 	mov.w	r8, #0
 8003aba:	f104 091a 	add.w	r9, r4, #26
 8003abe:	e7f2      	b.n	8003aa6 <_printf_float+0x40e>
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	4642      	mov	r2, r8
 8003ac4:	e7df      	b.n	8003a86 <_printf_float+0x3ee>
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	464a      	mov	r2, r9
 8003aca:	4631      	mov	r1, r6
 8003acc:	4628      	mov	r0, r5
 8003ace:	47b8      	blx	r7
 8003ad0:	3001      	adds	r0, #1
 8003ad2:	f43f ae3c 	beq.w	800374e <_printf_float+0xb6>
 8003ad6:	f108 0801 	add.w	r8, r8, #1
 8003ada:	68e3      	ldr	r3, [r4, #12]
 8003adc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003ade:	1a5b      	subs	r3, r3, r1
 8003ae0:	4543      	cmp	r3, r8
 8003ae2:	dcf0      	bgt.n	8003ac6 <_printf_float+0x42e>
 8003ae4:	e6fd      	b.n	80038e2 <_printf_float+0x24a>
 8003ae6:	f04f 0800 	mov.w	r8, #0
 8003aea:	f104 0919 	add.w	r9, r4, #25
 8003aee:	e7f4      	b.n	8003ada <_printf_float+0x442>

08003af0 <_printf_common>:
 8003af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003af4:	4616      	mov	r6, r2
 8003af6:	4699      	mov	r9, r3
 8003af8:	688a      	ldr	r2, [r1, #8]
 8003afa:	690b      	ldr	r3, [r1, #16]
 8003afc:	4607      	mov	r7, r0
 8003afe:	4293      	cmp	r3, r2
 8003b00:	bfb8      	it	lt
 8003b02:	4613      	movlt	r3, r2
 8003b04:	6033      	str	r3, [r6, #0]
 8003b06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b0a:	460c      	mov	r4, r1
 8003b0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b10:	b10a      	cbz	r2, 8003b16 <_printf_common+0x26>
 8003b12:	3301      	adds	r3, #1
 8003b14:	6033      	str	r3, [r6, #0]
 8003b16:	6823      	ldr	r3, [r4, #0]
 8003b18:	0699      	lsls	r1, r3, #26
 8003b1a:	bf42      	ittt	mi
 8003b1c:	6833      	ldrmi	r3, [r6, #0]
 8003b1e:	3302      	addmi	r3, #2
 8003b20:	6033      	strmi	r3, [r6, #0]
 8003b22:	6825      	ldr	r5, [r4, #0]
 8003b24:	f015 0506 	ands.w	r5, r5, #6
 8003b28:	d106      	bne.n	8003b38 <_printf_common+0x48>
 8003b2a:	f104 0a19 	add.w	sl, r4, #25
 8003b2e:	68e3      	ldr	r3, [r4, #12]
 8003b30:	6832      	ldr	r2, [r6, #0]
 8003b32:	1a9b      	subs	r3, r3, r2
 8003b34:	42ab      	cmp	r3, r5
 8003b36:	dc28      	bgt.n	8003b8a <_printf_common+0x9a>
 8003b38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b3c:	1e13      	subs	r3, r2, #0
 8003b3e:	6822      	ldr	r2, [r4, #0]
 8003b40:	bf18      	it	ne
 8003b42:	2301      	movne	r3, #1
 8003b44:	0692      	lsls	r2, r2, #26
 8003b46:	d42d      	bmi.n	8003ba4 <_printf_common+0xb4>
 8003b48:	4649      	mov	r1, r9
 8003b4a:	4638      	mov	r0, r7
 8003b4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b50:	47c0      	blx	r8
 8003b52:	3001      	adds	r0, #1
 8003b54:	d020      	beq.n	8003b98 <_printf_common+0xa8>
 8003b56:	6823      	ldr	r3, [r4, #0]
 8003b58:	68e5      	ldr	r5, [r4, #12]
 8003b5a:	f003 0306 	and.w	r3, r3, #6
 8003b5e:	2b04      	cmp	r3, #4
 8003b60:	bf18      	it	ne
 8003b62:	2500      	movne	r5, #0
 8003b64:	6832      	ldr	r2, [r6, #0]
 8003b66:	f04f 0600 	mov.w	r6, #0
 8003b6a:	68a3      	ldr	r3, [r4, #8]
 8003b6c:	bf08      	it	eq
 8003b6e:	1aad      	subeq	r5, r5, r2
 8003b70:	6922      	ldr	r2, [r4, #16]
 8003b72:	bf08      	it	eq
 8003b74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	bfc4      	itt	gt
 8003b7c:	1a9b      	subgt	r3, r3, r2
 8003b7e:	18ed      	addgt	r5, r5, r3
 8003b80:	341a      	adds	r4, #26
 8003b82:	42b5      	cmp	r5, r6
 8003b84:	d11a      	bne.n	8003bbc <_printf_common+0xcc>
 8003b86:	2000      	movs	r0, #0
 8003b88:	e008      	b.n	8003b9c <_printf_common+0xac>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	4652      	mov	r2, sl
 8003b8e:	4649      	mov	r1, r9
 8003b90:	4638      	mov	r0, r7
 8003b92:	47c0      	blx	r8
 8003b94:	3001      	adds	r0, #1
 8003b96:	d103      	bne.n	8003ba0 <_printf_common+0xb0>
 8003b98:	f04f 30ff 	mov.w	r0, #4294967295
 8003b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ba0:	3501      	adds	r5, #1
 8003ba2:	e7c4      	b.n	8003b2e <_printf_common+0x3e>
 8003ba4:	2030      	movs	r0, #48	; 0x30
 8003ba6:	18e1      	adds	r1, r4, r3
 8003ba8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003bb2:	4422      	add	r2, r4
 8003bb4:	3302      	adds	r3, #2
 8003bb6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003bba:	e7c5      	b.n	8003b48 <_printf_common+0x58>
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	4622      	mov	r2, r4
 8003bc0:	4649      	mov	r1, r9
 8003bc2:	4638      	mov	r0, r7
 8003bc4:	47c0      	blx	r8
 8003bc6:	3001      	adds	r0, #1
 8003bc8:	d0e6      	beq.n	8003b98 <_printf_common+0xa8>
 8003bca:	3601      	adds	r6, #1
 8003bcc:	e7d9      	b.n	8003b82 <_printf_common+0x92>
	...

08003bd0 <_printf_i>:
 8003bd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bd4:	460c      	mov	r4, r1
 8003bd6:	7e27      	ldrb	r7, [r4, #24]
 8003bd8:	4691      	mov	r9, r2
 8003bda:	2f78      	cmp	r7, #120	; 0x78
 8003bdc:	4680      	mov	r8, r0
 8003bde:	469a      	mov	sl, r3
 8003be0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003be2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003be6:	d807      	bhi.n	8003bf8 <_printf_i+0x28>
 8003be8:	2f62      	cmp	r7, #98	; 0x62
 8003bea:	d80a      	bhi.n	8003c02 <_printf_i+0x32>
 8003bec:	2f00      	cmp	r7, #0
 8003bee:	f000 80d9 	beq.w	8003da4 <_printf_i+0x1d4>
 8003bf2:	2f58      	cmp	r7, #88	; 0x58
 8003bf4:	f000 80a4 	beq.w	8003d40 <_printf_i+0x170>
 8003bf8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003bfc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c00:	e03a      	b.n	8003c78 <_printf_i+0xa8>
 8003c02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c06:	2b15      	cmp	r3, #21
 8003c08:	d8f6      	bhi.n	8003bf8 <_printf_i+0x28>
 8003c0a:	a001      	add	r0, pc, #4	; (adr r0, 8003c10 <_printf_i+0x40>)
 8003c0c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003c10:	08003c69 	.word	0x08003c69
 8003c14:	08003c7d 	.word	0x08003c7d
 8003c18:	08003bf9 	.word	0x08003bf9
 8003c1c:	08003bf9 	.word	0x08003bf9
 8003c20:	08003bf9 	.word	0x08003bf9
 8003c24:	08003bf9 	.word	0x08003bf9
 8003c28:	08003c7d 	.word	0x08003c7d
 8003c2c:	08003bf9 	.word	0x08003bf9
 8003c30:	08003bf9 	.word	0x08003bf9
 8003c34:	08003bf9 	.word	0x08003bf9
 8003c38:	08003bf9 	.word	0x08003bf9
 8003c3c:	08003d8b 	.word	0x08003d8b
 8003c40:	08003cad 	.word	0x08003cad
 8003c44:	08003d6d 	.word	0x08003d6d
 8003c48:	08003bf9 	.word	0x08003bf9
 8003c4c:	08003bf9 	.word	0x08003bf9
 8003c50:	08003dad 	.word	0x08003dad
 8003c54:	08003bf9 	.word	0x08003bf9
 8003c58:	08003cad 	.word	0x08003cad
 8003c5c:	08003bf9 	.word	0x08003bf9
 8003c60:	08003bf9 	.word	0x08003bf9
 8003c64:	08003d75 	.word	0x08003d75
 8003c68:	680b      	ldr	r3, [r1, #0]
 8003c6a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003c6e:	1d1a      	adds	r2, r3, #4
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	600a      	str	r2, [r1, #0]
 8003c74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e0a4      	b.n	8003dc6 <_printf_i+0x1f6>
 8003c7c:	6825      	ldr	r5, [r4, #0]
 8003c7e:	6808      	ldr	r0, [r1, #0]
 8003c80:	062e      	lsls	r6, r5, #24
 8003c82:	f100 0304 	add.w	r3, r0, #4
 8003c86:	d50a      	bpl.n	8003c9e <_printf_i+0xce>
 8003c88:	6805      	ldr	r5, [r0, #0]
 8003c8a:	600b      	str	r3, [r1, #0]
 8003c8c:	2d00      	cmp	r5, #0
 8003c8e:	da03      	bge.n	8003c98 <_printf_i+0xc8>
 8003c90:	232d      	movs	r3, #45	; 0x2d
 8003c92:	426d      	negs	r5, r5
 8003c94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c98:	230a      	movs	r3, #10
 8003c9a:	485e      	ldr	r0, [pc, #376]	; (8003e14 <_printf_i+0x244>)
 8003c9c:	e019      	b.n	8003cd2 <_printf_i+0x102>
 8003c9e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003ca2:	6805      	ldr	r5, [r0, #0]
 8003ca4:	600b      	str	r3, [r1, #0]
 8003ca6:	bf18      	it	ne
 8003ca8:	b22d      	sxthne	r5, r5
 8003caa:	e7ef      	b.n	8003c8c <_printf_i+0xbc>
 8003cac:	680b      	ldr	r3, [r1, #0]
 8003cae:	6825      	ldr	r5, [r4, #0]
 8003cb0:	1d18      	adds	r0, r3, #4
 8003cb2:	6008      	str	r0, [r1, #0]
 8003cb4:	0628      	lsls	r0, r5, #24
 8003cb6:	d501      	bpl.n	8003cbc <_printf_i+0xec>
 8003cb8:	681d      	ldr	r5, [r3, #0]
 8003cba:	e002      	b.n	8003cc2 <_printf_i+0xf2>
 8003cbc:	0669      	lsls	r1, r5, #25
 8003cbe:	d5fb      	bpl.n	8003cb8 <_printf_i+0xe8>
 8003cc0:	881d      	ldrh	r5, [r3, #0]
 8003cc2:	2f6f      	cmp	r7, #111	; 0x6f
 8003cc4:	bf0c      	ite	eq
 8003cc6:	2308      	moveq	r3, #8
 8003cc8:	230a      	movne	r3, #10
 8003cca:	4852      	ldr	r0, [pc, #328]	; (8003e14 <_printf_i+0x244>)
 8003ccc:	2100      	movs	r1, #0
 8003cce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003cd2:	6866      	ldr	r6, [r4, #4]
 8003cd4:	2e00      	cmp	r6, #0
 8003cd6:	bfa8      	it	ge
 8003cd8:	6821      	ldrge	r1, [r4, #0]
 8003cda:	60a6      	str	r6, [r4, #8]
 8003cdc:	bfa4      	itt	ge
 8003cde:	f021 0104 	bicge.w	r1, r1, #4
 8003ce2:	6021      	strge	r1, [r4, #0]
 8003ce4:	b90d      	cbnz	r5, 8003cea <_printf_i+0x11a>
 8003ce6:	2e00      	cmp	r6, #0
 8003ce8:	d04d      	beq.n	8003d86 <_printf_i+0x1b6>
 8003cea:	4616      	mov	r6, r2
 8003cec:	fbb5 f1f3 	udiv	r1, r5, r3
 8003cf0:	fb03 5711 	mls	r7, r3, r1, r5
 8003cf4:	5dc7      	ldrb	r7, [r0, r7]
 8003cf6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003cfa:	462f      	mov	r7, r5
 8003cfc:	42bb      	cmp	r3, r7
 8003cfe:	460d      	mov	r5, r1
 8003d00:	d9f4      	bls.n	8003cec <_printf_i+0x11c>
 8003d02:	2b08      	cmp	r3, #8
 8003d04:	d10b      	bne.n	8003d1e <_printf_i+0x14e>
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	07df      	lsls	r7, r3, #31
 8003d0a:	d508      	bpl.n	8003d1e <_printf_i+0x14e>
 8003d0c:	6923      	ldr	r3, [r4, #16]
 8003d0e:	6861      	ldr	r1, [r4, #4]
 8003d10:	4299      	cmp	r1, r3
 8003d12:	bfde      	ittt	le
 8003d14:	2330      	movle	r3, #48	; 0x30
 8003d16:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d1e:	1b92      	subs	r2, r2, r6
 8003d20:	6122      	str	r2, [r4, #16]
 8003d22:	464b      	mov	r3, r9
 8003d24:	4621      	mov	r1, r4
 8003d26:	4640      	mov	r0, r8
 8003d28:	f8cd a000 	str.w	sl, [sp]
 8003d2c:	aa03      	add	r2, sp, #12
 8003d2e:	f7ff fedf 	bl	8003af0 <_printf_common>
 8003d32:	3001      	adds	r0, #1
 8003d34:	d14c      	bne.n	8003dd0 <_printf_i+0x200>
 8003d36:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3a:	b004      	add	sp, #16
 8003d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d40:	4834      	ldr	r0, [pc, #208]	; (8003e14 <_printf_i+0x244>)
 8003d42:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003d46:	680e      	ldr	r6, [r1, #0]
 8003d48:	6823      	ldr	r3, [r4, #0]
 8003d4a:	f856 5b04 	ldr.w	r5, [r6], #4
 8003d4e:	061f      	lsls	r7, r3, #24
 8003d50:	600e      	str	r6, [r1, #0]
 8003d52:	d514      	bpl.n	8003d7e <_printf_i+0x1ae>
 8003d54:	07d9      	lsls	r1, r3, #31
 8003d56:	bf44      	itt	mi
 8003d58:	f043 0320 	orrmi.w	r3, r3, #32
 8003d5c:	6023      	strmi	r3, [r4, #0]
 8003d5e:	b91d      	cbnz	r5, 8003d68 <_printf_i+0x198>
 8003d60:	6823      	ldr	r3, [r4, #0]
 8003d62:	f023 0320 	bic.w	r3, r3, #32
 8003d66:	6023      	str	r3, [r4, #0]
 8003d68:	2310      	movs	r3, #16
 8003d6a:	e7af      	b.n	8003ccc <_printf_i+0xfc>
 8003d6c:	6823      	ldr	r3, [r4, #0]
 8003d6e:	f043 0320 	orr.w	r3, r3, #32
 8003d72:	6023      	str	r3, [r4, #0]
 8003d74:	2378      	movs	r3, #120	; 0x78
 8003d76:	4828      	ldr	r0, [pc, #160]	; (8003e18 <_printf_i+0x248>)
 8003d78:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d7c:	e7e3      	b.n	8003d46 <_printf_i+0x176>
 8003d7e:	065e      	lsls	r6, r3, #25
 8003d80:	bf48      	it	mi
 8003d82:	b2ad      	uxthmi	r5, r5
 8003d84:	e7e6      	b.n	8003d54 <_printf_i+0x184>
 8003d86:	4616      	mov	r6, r2
 8003d88:	e7bb      	b.n	8003d02 <_printf_i+0x132>
 8003d8a:	680b      	ldr	r3, [r1, #0]
 8003d8c:	6826      	ldr	r6, [r4, #0]
 8003d8e:	1d1d      	adds	r5, r3, #4
 8003d90:	6960      	ldr	r0, [r4, #20]
 8003d92:	600d      	str	r5, [r1, #0]
 8003d94:	0635      	lsls	r5, r6, #24
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	d501      	bpl.n	8003d9e <_printf_i+0x1ce>
 8003d9a:	6018      	str	r0, [r3, #0]
 8003d9c:	e002      	b.n	8003da4 <_printf_i+0x1d4>
 8003d9e:	0671      	lsls	r1, r6, #25
 8003da0:	d5fb      	bpl.n	8003d9a <_printf_i+0x1ca>
 8003da2:	8018      	strh	r0, [r3, #0]
 8003da4:	2300      	movs	r3, #0
 8003da6:	4616      	mov	r6, r2
 8003da8:	6123      	str	r3, [r4, #16]
 8003daa:	e7ba      	b.n	8003d22 <_printf_i+0x152>
 8003dac:	680b      	ldr	r3, [r1, #0]
 8003dae:	1d1a      	adds	r2, r3, #4
 8003db0:	600a      	str	r2, [r1, #0]
 8003db2:	681e      	ldr	r6, [r3, #0]
 8003db4:	2100      	movs	r1, #0
 8003db6:	4630      	mov	r0, r6
 8003db8:	6862      	ldr	r2, [r4, #4]
 8003dba:	f002 fe1f 	bl	80069fc <memchr>
 8003dbe:	b108      	cbz	r0, 8003dc4 <_printf_i+0x1f4>
 8003dc0:	1b80      	subs	r0, r0, r6
 8003dc2:	6060      	str	r0, [r4, #4]
 8003dc4:	6863      	ldr	r3, [r4, #4]
 8003dc6:	6123      	str	r3, [r4, #16]
 8003dc8:	2300      	movs	r3, #0
 8003dca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dce:	e7a8      	b.n	8003d22 <_printf_i+0x152>
 8003dd0:	4632      	mov	r2, r6
 8003dd2:	4649      	mov	r1, r9
 8003dd4:	4640      	mov	r0, r8
 8003dd6:	6923      	ldr	r3, [r4, #16]
 8003dd8:	47d0      	blx	sl
 8003dda:	3001      	adds	r0, #1
 8003ddc:	d0ab      	beq.n	8003d36 <_printf_i+0x166>
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	079b      	lsls	r3, r3, #30
 8003de2:	d413      	bmi.n	8003e0c <_printf_i+0x23c>
 8003de4:	68e0      	ldr	r0, [r4, #12]
 8003de6:	9b03      	ldr	r3, [sp, #12]
 8003de8:	4298      	cmp	r0, r3
 8003dea:	bfb8      	it	lt
 8003dec:	4618      	movlt	r0, r3
 8003dee:	e7a4      	b.n	8003d3a <_printf_i+0x16a>
 8003df0:	2301      	movs	r3, #1
 8003df2:	4632      	mov	r2, r6
 8003df4:	4649      	mov	r1, r9
 8003df6:	4640      	mov	r0, r8
 8003df8:	47d0      	blx	sl
 8003dfa:	3001      	adds	r0, #1
 8003dfc:	d09b      	beq.n	8003d36 <_printf_i+0x166>
 8003dfe:	3501      	adds	r5, #1
 8003e00:	68e3      	ldr	r3, [r4, #12]
 8003e02:	9903      	ldr	r1, [sp, #12]
 8003e04:	1a5b      	subs	r3, r3, r1
 8003e06:	42ab      	cmp	r3, r5
 8003e08:	dcf2      	bgt.n	8003df0 <_printf_i+0x220>
 8003e0a:	e7eb      	b.n	8003de4 <_printf_i+0x214>
 8003e0c:	2500      	movs	r5, #0
 8003e0e:	f104 0619 	add.w	r6, r4, #25
 8003e12:	e7f5      	b.n	8003e00 <_printf_i+0x230>
 8003e14:	08008586 	.word	0x08008586
 8003e18:	08008597 	.word	0x08008597

08003e1c <_scanf_float>:
 8003e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e20:	b087      	sub	sp, #28
 8003e22:	9303      	str	r3, [sp, #12]
 8003e24:	688b      	ldr	r3, [r1, #8]
 8003e26:	4617      	mov	r7, r2
 8003e28:	1e5a      	subs	r2, r3, #1
 8003e2a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003e2e:	bf85      	ittet	hi
 8003e30:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003e34:	195b      	addhi	r3, r3, r5
 8003e36:	2300      	movls	r3, #0
 8003e38:	9302      	strhi	r3, [sp, #8]
 8003e3a:	bf88      	it	hi
 8003e3c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003e40:	468b      	mov	fp, r1
 8003e42:	f04f 0500 	mov.w	r5, #0
 8003e46:	bf8c      	ite	hi
 8003e48:	608b      	strhi	r3, [r1, #8]
 8003e4a:	9302      	strls	r3, [sp, #8]
 8003e4c:	680b      	ldr	r3, [r1, #0]
 8003e4e:	4680      	mov	r8, r0
 8003e50:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8003e54:	f84b 3b1c 	str.w	r3, [fp], #28
 8003e58:	460c      	mov	r4, r1
 8003e5a:	465e      	mov	r6, fp
 8003e5c:	46aa      	mov	sl, r5
 8003e5e:	46a9      	mov	r9, r5
 8003e60:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003e64:	9501      	str	r5, [sp, #4]
 8003e66:	68a2      	ldr	r2, [r4, #8]
 8003e68:	b152      	cbz	r2, 8003e80 <_scanf_float+0x64>
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	2b4e      	cmp	r3, #78	; 0x4e
 8003e70:	d864      	bhi.n	8003f3c <_scanf_float+0x120>
 8003e72:	2b40      	cmp	r3, #64	; 0x40
 8003e74:	d83c      	bhi.n	8003ef0 <_scanf_float+0xd4>
 8003e76:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8003e7a:	b2c8      	uxtb	r0, r1
 8003e7c:	280e      	cmp	r0, #14
 8003e7e:	d93a      	bls.n	8003ef6 <_scanf_float+0xda>
 8003e80:	f1b9 0f00 	cmp.w	r9, #0
 8003e84:	d003      	beq.n	8003e8e <_scanf_float+0x72>
 8003e86:	6823      	ldr	r3, [r4, #0]
 8003e88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e8c:	6023      	str	r3, [r4, #0]
 8003e8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003e92:	f1ba 0f01 	cmp.w	sl, #1
 8003e96:	f200 8113 	bhi.w	80040c0 <_scanf_float+0x2a4>
 8003e9a:	455e      	cmp	r6, fp
 8003e9c:	f200 8105 	bhi.w	80040aa <_scanf_float+0x28e>
 8003ea0:	2501      	movs	r5, #1
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	b007      	add	sp, #28
 8003ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eaa:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8003eae:	2a0d      	cmp	r2, #13
 8003eb0:	d8e6      	bhi.n	8003e80 <_scanf_float+0x64>
 8003eb2:	a101      	add	r1, pc, #4	; (adr r1, 8003eb8 <_scanf_float+0x9c>)
 8003eb4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003eb8:	08003ff7 	.word	0x08003ff7
 8003ebc:	08003e81 	.word	0x08003e81
 8003ec0:	08003e81 	.word	0x08003e81
 8003ec4:	08003e81 	.word	0x08003e81
 8003ec8:	08004057 	.word	0x08004057
 8003ecc:	0800402f 	.word	0x0800402f
 8003ed0:	08003e81 	.word	0x08003e81
 8003ed4:	08003e81 	.word	0x08003e81
 8003ed8:	08004005 	.word	0x08004005
 8003edc:	08003e81 	.word	0x08003e81
 8003ee0:	08003e81 	.word	0x08003e81
 8003ee4:	08003e81 	.word	0x08003e81
 8003ee8:	08003e81 	.word	0x08003e81
 8003eec:	08003fbd 	.word	0x08003fbd
 8003ef0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003ef4:	e7db      	b.n	8003eae <_scanf_float+0x92>
 8003ef6:	290e      	cmp	r1, #14
 8003ef8:	d8c2      	bhi.n	8003e80 <_scanf_float+0x64>
 8003efa:	a001      	add	r0, pc, #4	; (adr r0, 8003f00 <_scanf_float+0xe4>)
 8003efc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003f00:	08003faf 	.word	0x08003faf
 8003f04:	08003e81 	.word	0x08003e81
 8003f08:	08003faf 	.word	0x08003faf
 8003f0c:	08004043 	.word	0x08004043
 8003f10:	08003e81 	.word	0x08003e81
 8003f14:	08003f5d 	.word	0x08003f5d
 8003f18:	08003f99 	.word	0x08003f99
 8003f1c:	08003f99 	.word	0x08003f99
 8003f20:	08003f99 	.word	0x08003f99
 8003f24:	08003f99 	.word	0x08003f99
 8003f28:	08003f99 	.word	0x08003f99
 8003f2c:	08003f99 	.word	0x08003f99
 8003f30:	08003f99 	.word	0x08003f99
 8003f34:	08003f99 	.word	0x08003f99
 8003f38:	08003f99 	.word	0x08003f99
 8003f3c:	2b6e      	cmp	r3, #110	; 0x6e
 8003f3e:	d809      	bhi.n	8003f54 <_scanf_float+0x138>
 8003f40:	2b60      	cmp	r3, #96	; 0x60
 8003f42:	d8b2      	bhi.n	8003eaa <_scanf_float+0x8e>
 8003f44:	2b54      	cmp	r3, #84	; 0x54
 8003f46:	d077      	beq.n	8004038 <_scanf_float+0x21c>
 8003f48:	2b59      	cmp	r3, #89	; 0x59
 8003f4a:	d199      	bne.n	8003e80 <_scanf_float+0x64>
 8003f4c:	2d07      	cmp	r5, #7
 8003f4e:	d197      	bne.n	8003e80 <_scanf_float+0x64>
 8003f50:	2508      	movs	r5, #8
 8003f52:	e029      	b.n	8003fa8 <_scanf_float+0x18c>
 8003f54:	2b74      	cmp	r3, #116	; 0x74
 8003f56:	d06f      	beq.n	8004038 <_scanf_float+0x21c>
 8003f58:	2b79      	cmp	r3, #121	; 0x79
 8003f5a:	e7f6      	b.n	8003f4a <_scanf_float+0x12e>
 8003f5c:	6821      	ldr	r1, [r4, #0]
 8003f5e:	05c8      	lsls	r0, r1, #23
 8003f60:	d51a      	bpl.n	8003f98 <_scanf_float+0x17c>
 8003f62:	9b02      	ldr	r3, [sp, #8]
 8003f64:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8003f68:	6021      	str	r1, [r4, #0]
 8003f6a:	f109 0901 	add.w	r9, r9, #1
 8003f6e:	b11b      	cbz	r3, 8003f78 <_scanf_float+0x15c>
 8003f70:	3b01      	subs	r3, #1
 8003f72:	3201      	adds	r2, #1
 8003f74:	9302      	str	r3, [sp, #8]
 8003f76:	60a2      	str	r2, [r4, #8]
 8003f78:	68a3      	ldr	r3, [r4, #8]
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	60a3      	str	r3, [r4, #8]
 8003f7e:	6923      	ldr	r3, [r4, #16]
 8003f80:	3301      	adds	r3, #1
 8003f82:	6123      	str	r3, [r4, #16]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	607b      	str	r3, [r7, #4]
 8003f8c:	f340 8084 	ble.w	8004098 <_scanf_float+0x27c>
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	3301      	adds	r3, #1
 8003f94:	603b      	str	r3, [r7, #0]
 8003f96:	e766      	b.n	8003e66 <_scanf_float+0x4a>
 8003f98:	eb1a 0f05 	cmn.w	sl, r5
 8003f9c:	f47f af70 	bne.w	8003e80 <_scanf_float+0x64>
 8003fa0:	6822      	ldr	r2, [r4, #0]
 8003fa2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8003fa6:	6022      	str	r2, [r4, #0]
 8003fa8:	f806 3b01 	strb.w	r3, [r6], #1
 8003fac:	e7e4      	b.n	8003f78 <_scanf_float+0x15c>
 8003fae:	6822      	ldr	r2, [r4, #0]
 8003fb0:	0610      	lsls	r0, r2, #24
 8003fb2:	f57f af65 	bpl.w	8003e80 <_scanf_float+0x64>
 8003fb6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fba:	e7f4      	b.n	8003fa6 <_scanf_float+0x18a>
 8003fbc:	f1ba 0f00 	cmp.w	sl, #0
 8003fc0:	d10e      	bne.n	8003fe0 <_scanf_float+0x1c4>
 8003fc2:	f1b9 0f00 	cmp.w	r9, #0
 8003fc6:	d10e      	bne.n	8003fe6 <_scanf_float+0x1ca>
 8003fc8:	6822      	ldr	r2, [r4, #0]
 8003fca:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003fce:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003fd2:	d108      	bne.n	8003fe6 <_scanf_float+0x1ca>
 8003fd4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003fd8:	f04f 0a01 	mov.w	sl, #1
 8003fdc:	6022      	str	r2, [r4, #0]
 8003fde:	e7e3      	b.n	8003fa8 <_scanf_float+0x18c>
 8003fe0:	f1ba 0f02 	cmp.w	sl, #2
 8003fe4:	d055      	beq.n	8004092 <_scanf_float+0x276>
 8003fe6:	2d01      	cmp	r5, #1
 8003fe8:	d002      	beq.n	8003ff0 <_scanf_float+0x1d4>
 8003fea:	2d04      	cmp	r5, #4
 8003fec:	f47f af48 	bne.w	8003e80 <_scanf_float+0x64>
 8003ff0:	3501      	adds	r5, #1
 8003ff2:	b2ed      	uxtb	r5, r5
 8003ff4:	e7d8      	b.n	8003fa8 <_scanf_float+0x18c>
 8003ff6:	f1ba 0f01 	cmp.w	sl, #1
 8003ffa:	f47f af41 	bne.w	8003e80 <_scanf_float+0x64>
 8003ffe:	f04f 0a02 	mov.w	sl, #2
 8004002:	e7d1      	b.n	8003fa8 <_scanf_float+0x18c>
 8004004:	b97d      	cbnz	r5, 8004026 <_scanf_float+0x20a>
 8004006:	f1b9 0f00 	cmp.w	r9, #0
 800400a:	f47f af3c 	bne.w	8003e86 <_scanf_float+0x6a>
 800400e:	6822      	ldr	r2, [r4, #0]
 8004010:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004014:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004018:	f47f af39 	bne.w	8003e8e <_scanf_float+0x72>
 800401c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004020:	2501      	movs	r5, #1
 8004022:	6022      	str	r2, [r4, #0]
 8004024:	e7c0      	b.n	8003fa8 <_scanf_float+0x18c>
 8004026:	2d03      	cmp	r5, #3
 8004028:	d0e2      	beq.n	8003ff0 <_scanf_float+0x1d4>
 800402a:	2d05      	cmp	r5, #5
 800402c:	e7de      	b.n	8003fec <_scanf_float+0x1d0>
 800402e:	2d02      	cmp	r5, #2
 8004030:	f47f af26 	bne.w	8003e80 <_scanf_float+0x64>
 8004034:	2503      	movs	r5, #3
 8004036:	e7b7      	b.n	8003fa8 <_scanf_float+0x18c>
 8004038:	2d06      	cmp	r5, #6
 800403a:	f47f af21 	bne.w	8003e80 <_scanf_float+0x64>
 800403e:	2507      	movs	r5, #7
 8004040:	e7b2      	b.n	8003fa8 <_scanf_float+0x18c>
 8004042:	6822      	ldr	r2, [r4, #0]
 8004044:	0591      	lsls	r1, r2, #22
 8004046:	f57f af1b 	bpl.w	8003e80 <_scanf_float+0x64>
 800404a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800404e:	6022      	str	r2, [r4, #0]
 8004050:	f8cd 9004 	str.w	r9, [sp, #4]
 8004054:	e7a8      	b.n	8003fa8 <_scanf_float+0x18c>
 8004056:	6822      	ldr	r2, [r4, #0]
 8004058:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800405c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004060:	d006      	beq.n	8004070 <_scanf_float+0x254>
 8004062:	0550      	lsls	r0, r2, #21
 8004064:	f57f af0c 	bpl.w	8003e80 <_scanf_float+0x64>
 8004068:	f1b9 0f00 	cmp.w	r9, #0
 800406c:	f43f af0f 	beq.w	8003e8e <_scanf_float+0x72>
 8004070:	0591      	lsls	r1, r2, #22
 8004072:	bf58      	it	pl
 8004074:	9901      	ldrpl	r1, [sp, #4]
 8004076:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800407a:	bf58      	it	pl
 800407c:	eba9 0101 	subpl.w	r1, r9, r1
 8004080:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004084:	f04f 0900 	mov.w	r9, #0
 8004088:	bf58      	it	pl
 800408a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800408e:	6022      	str	r2, [r4, #0]
 8004090:	e78a      	b.n	8003fa8 <_scanf_float+0x18c>
 8004092:	f04f 0a03 	mov.w	sl, #3
 8004096:	e787      	b.n	8003fa8 <_scanf_float+0x18c>
 8004098:	4639      	mov	r1, r7
 800409a:	4640      	mov	r0, r8
 800409c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80040a0:	4798      	blx	r3
 80040a2:	2800      	cmp	r0, #0
 80040a4:	f43f aedf 	beq.w	8003e66 <_scanf_float+0x4a>
 80040a8:	e6ea      	b.n	8003e80 <_scanf_float+0x64>
 80040aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80040ae:	463a      	mov	r2, r7
 80040b0:	4640      	mov	r0, r8
 80040b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80040b6:	4798      	blx	r3
 80040b8:	6923      	ldr	r3, [r4, #16]
 80040ba:	3b01      	subs	r3, #1
 80040bc:	6123      	str	r3, [r4, #16]
 80040be:	e6ec      	b.n	8003e9a <_scanf_float+0x7e>
 80040c0:	1e6b      	subs	r3, r5, #1
 80040c2:	2b06      	cmp	r3, #6
 80040c4:	d825      	bhi.n	8004112 <_scanf_float+0x2f6>
 80040c6:	2d02      	cmp	r5, #2
 80040c8:	d836      	bhi.n	8004138 <_scanf_float+0x31c>
 80040ca:	455e      	cmp	r6, fp
 80040cc:	f67f aee8 	bls.w	8003ea0 <_scanf_float+0x84>
 80040d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80040d4:	463a      	mov	r2, r7
 80040d6:	4640      	mov	r0, r8
 80040d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80040dc:	4798      	blx	r3
 80040de:	6923      	ldr	r3, [r4, #16]
 80040e0:	3b01      	subs	r3, #1
 80040e2:	6123      	str	r3, [r4, #16]
 80040e4:	e7f1      	b.n	80040ca <_scanf_float+0x2ae>
 80040e6:	9802      	ldr	r0, [sp, #8]
 80040e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80040ec:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80040f0:	463a      	mov	r2, r7
 80040f2:	9002      	str	r0, [sp, #8]
 80040f4:	4640      	mov	r0, r8
 80040f6:	4798      	blx	r3
 80040f8:	6923      	ldr	r3, [r4, #16]
 80040fa:	3b01      	subs	r3, #1
 80040fc:	6123      	str	r3, [r4, #16]
 80040fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004102:	fa5f fa8a 	uxtb.w	sl, sl
 8004106:	f1ba 0f02 	cmp.w	sl, #2
 800410a:	d1ec      	bne.n	80040e6 <_scanf_float+0x2ca>
 800410c:	3d03      	subs	r5, #3
 800410e:	b2ed      	uxtb	r5, r5
 8004110:	1b76      	subs	r6, r6, r5
 8004112:	6823      	ldr	r3, [r4, #0]
 8004114:	05da      	lsls	r2, r3, #23
 8004116:	d52f      	bpl.n	8004178 <_scanf_float+0x35c>
 8004118:	055b      	lsls	r3, r3, #21
 800411a:	d510      	bpl.n	800413e <_scanf_float+0x322>
 800411c:	455e      	cmp	r6, fp
 800411e:	f67f aebf 	bls.w	8003ea0 <_scanf_float+0x84>
 8004122:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004126:	463a      	mov	r2, r7
 8004128:	4640      	mov	r0, r8
 800412a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800412e:	4798      	blx	r3
 8004130:	6923      	ldr	r3, [r4, #16]
 8004132:	3b01      	subs	r3, #1
 8004134:	6123      	str	r3, [r4, #16]
 8004136:	e7f1      	b.n	800411c <_scanf_float+0x300>
 8004138:	46aa      	mov	sl, r5
 800413a:	9602      	str	r6, [sp, #8]
 800413c:	e7df      	b.n	80040fe <_scanf_float+0x2e2>
 800413e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004142:	6923      	ldr	r3, [r4, #16]
 8004144:	2965      	cmp	r1, #101	; 0x65
 8004146:	f103 33ff 	add.w	r3, r3, #4294967295
 800414a:	f106 35ff 	add.w	r5, r6, #4294967295
 800414e:	6123      	str	r3, [r4, #16]
 8004150:	d00c      	beq.n	800416c <_scanf_float+0x350>
 8004152:	2945      	cmp	r1, #69	; 0x45
 8004154:	d00a      	beq.n	800416c <_scanf_float+0x350>
 8004156:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800415a:	463a      	mov	r2, r7
 800415c:	4640      	mov	r0, r8
 800415e:	4798      	blx	r3
 8004160:	6923      	ldr	r3, [r4, #16]
 8004162:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004166:	3b01      	subs	r3, #1
 8004168:	1eb5      	subs	r5, r6, #2
 800416a:	6123      	str	r3, [r4, #16]
 800416c:	463a      	mov	r2, r7
 800416e:	4640      	mov	r0, r8
 8004170:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004174:	4798      	blx	r3
 8004176:	462e      	mov	r6, r5
 8004178:	6825      	ldr	r5, [r4, #0]
 800417a:	f015 0510 	ands.w	r5, r5, #16
 800417e:	d159      	bne.n	8004234 <_scanf_float+0x418>
 8004180:	7035      	strb	r5, [r6, #0]
 8004182:	6823      	ldr	r3, [r4, #0]
 8004184:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004188:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800418c:	d11c      	bne.n	80041c8 <_scanf_float+0x3ac>
 800418e:	9b01      	ldr	r3, [sp, #4]
 8004190:	454b      	cmp	r3, r9
 8004192:	eba3 0209 	sub.w	r2, r3, r9
 8004196:	d124      	bne.n	80041e2 <_scanf_float+0x3c6>
 8004198:	2200      	movs	r2, #0
 800419a:	4659      	mov	r1, fp
 800419c:	4640      	mov	r0, r8
 800419e:	f000 febf 	bl	8004f20 <_strtod_r>
 80041a2:	f8d4 c000 	ldr.w	ip, [r4]
 80041a6:	9b03      	ldr	r3, [sp, #12]
 80041a8:	f01c 0f02 	tst.w	ip, #2
 80041ac:	4606      	mov	r6, r0
 80041ae:	460f      	mov	r7, r1
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	d021      	beq.n	80041f8 <_scanf_float+0x3dc>
 80041b4:	9903      	ldr	r1, [sp, #12]
 80041b6:	1d1a      	adds	r2, r3, #4
 80041b8:	600a      	str	r2, [r1, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	e9c3 6700 	strd	r6, r7, [r3]
 80041c0:	68e3      	ldr	r3, [r4, #12]
 80041c2:	3301      	adds	r3, #1
 80041c4:	60e3      	str	r3, [r4, #12]
 80041c6:	e66c      	b.n	8003ea2 <_scanf_float+0x86>
 80041c8:	9b04      	ldr	r3, [sp, #16]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d0e4      	beq.n	8004198 <_scanf_float+0x37c>
 80041ce:	9905      	ldr	r1, [sp, #20]
 80041d0:	230a      	movs	r3, #10
 80041d2:	462a      	mov	r2, r5
 80041d4:	4640      	mov	r0, r8
 80041d6:	3101      	adds	r1, #1
 80041d8:	f000 ff2e 	bl	8005038 <_strtol_r>
 80041dc:	9b04      	ldr	r3, [sp, #16]
 80041de:	9e05      	ldr	r6, [sp, #20]
 80041e0:	1ac2      	subs	r2, r0, r3
 80041e2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80041e6:	429e      	cmp	r6, r3
 80041e8:	bf28      	it	cs
 80041ea:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80041ee:	4630      	mov	r0, r6
 80041f0:	4911      	ldr	r1, [pc, #68]	; (8004238 <_scanf_float+0x41c>)
 80041f2:	f000 f829 	bl	8004248 <siprintf>
 80041f6:	e7cf      	b.n	8004198 <_scanf_float+0x37c>
 80041f8:	f01c 0f04 	tst.w	ip, #4
 80041fc:	f103 0e04 	add.w	lr, r3, #4
 8004200:	d003      	beq.n	800420a <_scanf_float+0x3ee>
 8004202:	9903      	ldr	r1, [sp, #12]
 8004204:	f8c1 e000 	str.w	lr, [r1]
 8004208:	e7d7      	b.n	80041ba <_scanf_float+0x39e>
 800420a:	9a03      	ldr	r2, [sp, #12]
 800420c:	f8c2 e000 	str.w	lr, [r2]
 8004210:	f8d3 8000 	ldr.w	r8, [r3]
 8004214:	4602      	mov	r2, r0
 8004216:	460b      	mov	r3, r1
 8004218:	f7fc fc08 	bl	8000a2c <__aeabi_dcmpun>
 800421c:	b128      	cbz	r0, 800422a <_scanf_float+0x40e>
 800421e:	4807      	ldr	r0, [pc, #28]	; (800423c <_scanf_float+0x420>)
 8004220:	f000 f80e 	bl	8004240 <nanf>
 8004224:	f8c8 0000 	str.w	r0, [r8]
 8004228:	e7ca      	b.n	80041c0 <_scanf_float+0x3a4>
 800422a:	4630      	mov	r0, r6
 800422c:	4639      	mov	r1, r7
 800422e:	f7fc fc5b 	bl	8000ae8 <__aeabi_d2f>
 8004232:	e7f7      	b.n	8004224 <_scanf_float+0x408>
 8004234:	2500      	movs	r5, #0
 8004236:	e634      	b.n	8003ea2 <_scanf_float+0x86>
 8004238:	080085a8 	.word	0x080085a8
 800423c:	08008a20 	.word	0x08008a20

08004240 <nanf>:
 8004240:	4800      	ldr	r0, [pc, #0]	; (8004244 <nanf+0x4>)
 8004242:	4770      	bx	lr
 8004244:	7fc00000 	.word	0x7fc00000

08004248 <siprintf>:
 8004248:	b40e      	push	{r1, r2, r3}
 800424a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800424e:	b500      	push	{lr}
 8004250:	b09c      	sub	sp, #112	; 0x70
 8004252:	ab1d      	add	r3, sp, #116	; 0x74
 8004254:	9002      	str	r0, [sp, #8]
 8004256:	9006      	str	r0, [sp, #24]
 8004258:	9107      	str	r1, [sp, #28]
 800425a:	9104      	str	r1, [sp, #16]
 800425c:	4808      	ldr	r0, [pc, #32]	; (8004280 <siprintf+0x38>)
 800425e:	4909      	ldr	r1, [pc, #36]	; (8004284 <siprintf+0x3c>)
 8004260:	f853 2b04 	ldr.w	r2, [r3], #4
 8004264:	9105      	str	r1, [sp, #20]
 8004266:	6800      	ldr	r0, [r0, #0]
 8004268:	a902      	add	r1, sp, #8
 800426a:	9301      	str	r3, [sp, #4]
 800426c:	f003 f99c 	bl	80075a8 <_svfiprintf_r>
 8004270:	2200      	movs	r2, #0
 8004272:	9b02      	ldr	r3, [sp, #8]
 8004274:	701a      	strb	r2, [r3, #0]
 8004276:	b01c      	add	sp, #112	; 0x70
 8004278:	f85d eb04 	ldr.w	lr, [sp], #4
 800427c:	b003      	add	sp, #12
 800427e:	4770      	bx	lr
 8004280:	20000010 	.word	0x20000010
 8004284:	ffff0208 	.word	0xffff0208

08004288 <strchr>:
 8004288:	4603      	mov	r3, r0
 800428a:	b2c9      	uxtb	r1, r1
 800428c:	4618      	mov	r0, r3
 800428e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004292:	b112      	cbz	r2, 800429a <strchr+0x12>
 8004294:	428a      	cmp	r2, r1
 8004296:	d1f9      	bne.n	800428c <strchr+0x4>
 8004298:	4770      	bx	lr
 800429a:	2900      	cmp	r1, #0
 800429c:	bf18      	it	ne
 800429e:	2000      	movne	r0, #0
 80042a0:	4770      	bx	lr

080042a2 <strncpy>:
 80042a2:	4603      	mov	r3, r0
 80042a4:	b510      	push	{r4, lr}
 80042a6:	3901      	subs	r1, #1
 80042a8:	b132      	cbz	r2, 80042b8 <strncpy+0x16>
 80042aa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80042ae:	3a01      	subs	r2, #1
 80042b0:	f803 4b01 	strb.w	r4, [r3], #1
 80042b4:	2c00      	cmp	r4, #0
 80042b6:	d1f7      	bne.n	80042a8 <strncpy+0x6>
 80042b8:	2100      	movs	r1, #0
 80042ba:	441a      	add	r2, r3
 80042bc:	4293      	cmp	r3, r2
 80042be:	d100      	bne.n	80042c2 <strncpy+0x20>
 80042c0:	bd10      	pop	{r4, pc}
 80042c2:	f803 1b01 	strb.w	r1, [r3], #1
 80042c6:	e7f9      	b.n	80042bc <strncpy+0x1a>

080042c8 <strstr>:
 80042c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ca:	780c      	ldrb	r4, [r1, #0]
 80042cc:	b164      	cbz	r4, 80042e8 <strstr+0x20>
 80042ce:	4603      	mov	r3, r0
 80042d0:	781a      	ldrb	r2, [r3, #0]
 80042d2:	4618      	mov	r0, r3
 80042d4:	1c5e      	adds	r6, r3, #1
 80042d6:	b90a      	cbnz	r2, 80042dc <strstr+0x14>
 80042d8:	4610      	mov	r0, r2
 80042da:	e005      	b.n	80042e8 <strstr+0x20>
 80042dc:	4294      	cmp	r4, r2
 80042de:	d108      	bne.n	80042f2 <strstr+0x2a>
 80042e0:	460d      	mov	r5, r1
 80042e2:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80042e6:	b902      	cbnz	r2, 80042ea <strstr+0x22>
 80042e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042ea:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80042ee:	4297      	cmp	r7, r2
 80042f0:	d0f7      	beq.n	80042e2 <strstr+0x1a>
 80042f2:	4633      	mov	r3, r6
 80042f4:	e7ec      	b.n	80042d0 <strstr+0x8>

080042f6 <sulp>:
 80042f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042fa:	460f      	mov	r7, r1
 80042fc:	4690      	mov	r8, r2
 80042fe:	f002 fefb 	bl	80070f8 <__ulp>
 8004302:	4604      	mov	r4, r0
 8004304:	460d      	mov	r5, r1
 8004306:	f1b8 0f00 	cmp.w	r8, #0
 800430a:	d011      	beq.n	8004330 <sulp+0x3a>
 800430c:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004310:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004314:	2b00      	cmp	r3, #0
 8004316:	dd0b      	ble.n	8004330 <sulp+0x3a>
 8004318:	2400      	movs	r4, #0
 800431a:	051b      	lsls	r3, r3, #20
 800431c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004320:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004324:	4622      	mov	r2, r4
 8004326:	462b      	mov	r3, r5
 8004328:	f7fc f8e6 	bl	80004f8 <__aeabi_dmul>
 800432c:	4604      	mov	r4, r0
 800432e:	460d      	mov	r5, r1
 8004330:	4620      	mov	r0, r4
 8004332:	4629      	mov	r1, r5
 8004334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004338 <_strtod_l>:
 8004338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800433c:	469b      	mov	fp, r3
 800433e:	2300      	movs	r3, #0
 8004340:	b0a1      	sub	sp, #132	; 0x84
 8004342:	931c      	str	r3, [sp, #112]	; 0x70
 8004344:	4ba1      	ldr	r3, [pc, #644]	; (80045cc <_strtod_l+0x294>)
 8004346:	4682      	mov	sl, r0
 8004348:	681f      	ldr	r7, [r3, #0]
 800434a:	460e      	mov	r6, r1
 800434c:	4638      	mov	r0, r7
 800434e:	9217      	str	r2, [sp, #92]	; 0x5c
 8004350:	f7fb ff0e 	bl	8000170 <strlen>
 8004354:	f04f 0800 	mov.w	r8, #0
 8004358:	4604      	mov	r4, r0
 800435a:	f04f 0900 	mov.w	r9, #0
 800435e:	961b      	str	r6, [sp, #108]	; 0x6c
 8004360:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004362:	781a      	ldrb	r2, [r3, #0]
 8004364:	2a2b      	cmp	r2, #43	; 0x2b
 8004366:	d04c      	beq.n	8004402 <_strtod_l+0xca>
 8004368:	d83a      	bhi.n	80043e0 <_strtod_l+0xa8>
 800436a:	2a0d      	cmp	r2, #13
 800436c:	d833      	bhi.n	80043d6 <_strtod_l+0x9e>
 800436e:	2a08      	cmp	r2, #8
 8004370:	d833      	bhi.n	80043da <_strtod_l+0xa2>
 8004372:	2a00      	cmp	r2, #0
 8004374:	d03d      	beq.n	80043f2 <_strtod_l+0xba>
 8004376:	2300      	movs	r3, #0
 8004378:	930c      	str	r3, [sp, #48]	; 0x30
 800437a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800437c:	782b      	ldrb	r3, [r5, #0]
 800437e:	2b30      	cmp	r3, #48	; 0x30
 8004380:	f040 80af 	bne.w	80044e2 <_strtod_l+0x1aa>
 8004384:	786b      	ldrb	r3, [r5, #1]
 8004386:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800438a:	2b58      	cmp	r3, #88	; 0x58
 800438c:	d16c      	bne.n	8004468 <_strtod_l+0x130>
 800438e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004390:	4650      	mov	r0, sl
 8004392:	9301      	str	r3, [sp, #4]
 8004394:	ab1c      	add	r3, sp, #112	; 0x70
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	4a8d      	ldr	r2, [pc, #564]	; (80045d0 <_strtod_l+0x298>)
 800439a:	f8cd b008 	str.w	fp, [sp, #8]
 800439e:	ab1d      	add	r3, sp, #116	; 0x74
 80043a0:	a91b      	add	r1, sp, #108	; 0x6c
 80043a2:	f001 ffa7 	bl	80062f4 <__gethex>
 80043a6:	f010 0607 	ands.w	r6, r0, #7
 80043aa:	4604      	mov	r4, r0
 80043ac:	d005      	beq.n	80043ba <_strtod_l+0x82>
 80043ae:	2e06      	cmp	r6, #6
 80043b0:	d129      	bne.n	8004406 <_strtod_l+0xce>
 80043b2:	2300      	movs	r3, #0
 80043b4:	3501      	adds	r5, #1
 80043b6:	951b      	str	r5, [sp, #108]	; 0x6c
 80043b8:	930c      	str	r3, [sp, #48]	; 0x30
 80043ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f040 8596 	bne.w	8004eee <_strtod_l+0xbb6>
 80043c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80043c4:	b1d3      	cbz	r3, 80043fc <_strtod_l+0xc4>
 80043c6:	4642      	mov	r2, r8
 80043c8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80043cc:	4610      	mov	r0, r2
 80043ce:	4619      	mov	r1, r3
 80043d0:	b021      	add	sp, #132	; 0x84
 80043d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043d6:	2a20      	cmp	r2, #32
 80043d8:	d1cd      	bne.n	8004376 <_strtod_l+0x3e>
 80043da:	3301      	adds	r3, #1
 80043dc:	931b      	str	r3, [sp, #108]	; 0x6c
 80043de:	e7bf      	b.n	8004360 <_strtod_l+0x28>
 80043e0:	2a2d      	cmp	r2, #45	; 0x2d
 80043e2:	d1c8      	bne.n	8004376 <_strtod_l+0x3e>
 80043e4:	2201      	movs	r2, #1
 80043e6:	920c      	str	r2, [sp, #48]	; 0x30
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	921b      	str	r2, [sp, #108]	; 0x6c
 80043ec:	785b      	ldrb	r3, [r3, #1]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1c3      	bne.n	800437a <_strtod_l+0x42>
 80043f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80043f4:	961b      	str	r6, [sp, #108]	; 0x6c
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	f040 8577 	bne.w	8004eea <_strtod_l+0xbb2>
 80043fc:	4642      	mov	r2, r8
 80043fe:	464b      	mov	r3, r9
 8004400:	e7e4      	b.n	80043cc <_strtod_l+0x94>
 8004402:	2200      	movs	r2, #0
 8004404:	e7ef      	b.n	80043e6 <_strtod_l+0xae>
 8004406:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004408:	b13a      	cbz	r2, 800441a <_strtod_l+0xe2>
 800440a:	2135      	movs	r1, #53	; 0x35
 800440c:	a81e      	add	r0, sp, #120	; 0x78
 800440e:	f002 ff77 	bl	8007300 <__copybits>
 8004412:	4650      	mov	r0, sl
 8004414:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004416:	f002 fb3f 	bl	8006a98 <_Bfree>
 800441a:	3e01      	subs	r6, #1
 800441c:	2e05      	cmp	r6, #5
 800441e:	d807      	bhi.n	8004430 <_strtod_l+0xf8>
 8004420:	e8df f006 	tbb	[pc, r6]
 8004424:	1d180b0e 	.word	0x1d180b0e
 8004428:	030e      	.short	0x030e
 800442a:	f04f 0900 	mov.w	r9, #0
 800442e:	46c8      	mov	r8, r9
 8004430:	0721      	lsls	r1, r4, #28
 8004432:	d5c2      	bpl.n	80043ba <_strtod_l+0x82>
 8004434:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8004438:	e7bf      	b.n	80043ba <_strtod_l+0x82>
 800443a:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 800443e:	e7f7      	b.n	8004430 <_strtod_l+0xf8>
 8004440:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004442:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 8004446:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800444a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800444e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8004452:	e7ed      	b.n	8004430 <_strtod_l+0xf8>
 8004454:	f04f 0800 	mov.w	r8, #0
 8004458:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80045d4 <_strtod_l+0x29c>
 800445c:	e7e8      	b.n	8004430 <_strtod_l+0xf8>
 800445e:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8004462:	f04f 38ff 	mov.w	r8, #4294967295
 8004466:	e7e3      	b.n	8004430 <_strtod_l+0xf8>
 8004468:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800446a:	1c5a      	adds	r2, r3, #1
 800446c:	921b      	str	r2, [sp, #108]	; 0x6c
 800446e:	785b      	ldrb	r3, [r3, #1]
 8004470:	2b30      	cmp	r3, #48	; 0x30
 8004472:	d0f9      	beq.n	8004468 <_strtod_l+0x130>
 8004474:	2b00      	cmp	r3, #0
 8004476:	d0a0      	beq.n	80043ba <_strtod_l+0x82>
 8004478:	2301      	movs	r3, #1
 800447a:	9307      	str	r3, [sp, #28]
 800447c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800447e:	220a      	movs	r2, #10
 8004480:	9308      	str	r3, [sp, #32]
 8004482:	2300      	movs	r3, #0
 8004484:	469b      	mov	fp, r3
 8004486:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800448a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800448c:	7805      	ldrb	r5, [r0, #0]
 800448e:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8004492:	b2d9      	uxtb	r1, r3
 8004494:	2909      	cmp	r1, #9
 8004496:	d926      	bls.n	80044e6 <_strtod_l+0x1ae>
 8004498:	4622      	mov	r2, r4
 800449a:	4639      	mov	r1, r7
 800449c:	f003 f9dd 	bl	800785a <strncmp>
 80044a0:	2800      	cmp	r0, #0
 80044a2:	d032      	beq.n	800450a <_strtod_l+0x1d2>
 80044a4:	2000      	movs	r0, #0
 80044a6:	462b      	mov	r3, r5
 80044a8:	465c      	mov	r4, fp
 80044aa:	4602      	mov	r2, r0
 80044ac:	9004      	str	r0, [sp, #16]
 80044ae:	2b65      	cmp	r3, #101	; 0x65
 80044b0:	d001      	beq.n	80044b6 <_strtod_l+0x17e>
 80044b2:	2b45      	cmp	r3, #69	; 0x45
 80044b4:	d113      	bne.n	80044de <_strtod_l+0x1a6>
 80044b6:	b91c      	cbnz	r4, 80044c0 <_strtod_l+0x188>
 80044b8:	9b07      	ldr	r3, [sp, #28]
 80044ba:	4303      	orrs	r3, r0
 80044bc:	d099      	beq.n	80043f2 <_strtod_l+0xba>
 80044be:	2400      	movs	r4, #0
 80044c0:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80044c2:	1c73      	adds	r3, r6, #1
 80044c4:	931b      	str	r3, [sp, #108]	; 0x6c
 80044c6:	7873      	ldrb	r3, [r6, #1]
 80044c8:	2b2b      	cmp	r3, #43	; 0x2b
 80044ca:	d078      	beq.n	80045be <_strtod_l+0x286>
 80044cc:	2b2d      	cmp	r3, #45	; 0x2d
 80044ce:	d07b      	beq.n	80045c8 <_strtod_l+0x290>
 80044d0:	2700      	movs	r7, #0
 80044d2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80044d6:	2909      	cmp	r1, #9
 80044d8:	f240 8082 	bls.w	80045e0 <_strtod_l+0x2a8>
 80044dc:	961b      	str	r6, [sp, #108]	; 0x6c
 80044de:	2500      	movs	r5, #0
 80044e0:	e09e      	b.n	8004620 <_strtod_l+0x2e8>
 80044e2:	2300      	movs	r3, #0
 80044e4:	e7c9      	b.n	800447a <_strtod_l+0x142>
 80044e6:	f1bb 0f08 	cmp.w	fp, #8
 80044ea:	bfd5      	itete	le
 80044ec:	9906      	ldrle	r1, [sp, #24]
 80044ee:	9905      	ldrgt	r1, [sp, #20]
 80044f0:	fb02 3301 	mlale	r3, r2, r1, r3
 80044f4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80044f8:	f100 0001 	add.w	r0, r0, #1
 80044fc:	bfd4      	ite	le
 80044fe:	9306      	strle	r3, [sp, #24]
 8004500:	9305      	strgt	r3, [sp, #20]
 8004502:	f10b 0b01 	add.w	fp, fp, #1
 8004506:	901b      	str	r0, [sp, #108]	; 0x6c
 8004508:	e7bf      	b.n	800448a <_strtod_l+0x152>
 800450a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800450c:	191a      	adds	r2, r3, r4
 800450e:	921b      	str	r2, [sp, #108]	; 0x6c
 8004510:	5d1b      	ldrb	r3, [r3, r4]
 8004512:	f1bb 0f00 	cmp.w	fp, #0
 8004516:	d036      	beq.n	8004586 <_strtod_l+0x24e>
 8004518:	465c      	mov	r4, fp
 800451a:	9004      	str	r0, [sp, #16]
 800451c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004520:	2a09      	cmp	r2, #9
 8004522:	d912      	bls.n	800454a <_strtod_l+0x212>
 8004524:	2201      	movs	r2, #1
 8004526:	e7c2      	b.n	80044ae <_strtod_l+0x176>
 8004528:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800452a:	3001      	adds	r0, #1
 800452c:	1c5a      	adds	r2, r3, #1
 800452e:	921b      	str	r2, [sp, #108]	; 0x6c
 8004530:	785b      	ldrb	r3, [r3, #1]
 8004532:	2b30      	cmp	r3, #48	; 0x30
 8004534:	d0f8      	beq.n	8004528 <_strtod_l+0x1f0>
 8004536:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800453a:	2a08      	cmp	r2, #8
 800453c:	f200 84dc 	bhi.w	8004ef8 <_strtod_l+0xbc0>
 8004540:	9004      	str	r0, [sp, #16]
 8004542:	2000      	movs	r0, #0
 8004544:	4604      	mov	r4, r0
 8004546:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004548:	9208      	str	r2, [sp, #32]
 800454a:	3b30      	subs	r3, #48	; 0x30
 800454c:	f100 0201 	add.w	r2, r0, #1
 8004550:	d013      	beq.n	800457a <_strtod_l+0x242>
 8004552:	9904      	ldr	r1, [sp, #16]
 8004554:	1905      	adds	r5, r0, r4
 8004556:	4411      	add	r1, r2
 8004558:	9104      	str	r1, [sp, #16]
 800455a:	4622      	mov	r2, r4
 800455c:	210a      	movs	r1, #10
 800455e:	42aa      	cmp	r2, r5
 8004560:	d113      	bne.n	800458a <_strtod_l+0x252>
 8004562:	1822      	adds	r2, r4, r0
 8004564:	2a08      	cmp	r2, #8
 8004566:	f104 0401 	add.w	r4, r4, #1
 800456a:	4404      	add	r4, r0
 800456c:	dc1b      	bgt.n	80045a6 <_strtod_l+0x26e>
 800456e:	220a      	movs	r2, #10
 8004570:	9906      	ldr	r1, [sp, #24]
 8004572:	fb02 3301 	mla	r3, r2, r1, r3
 8004576:	9306      	str	r3, [sp, #24]
 8004578:	2200      	movs	r2, #0
 800457a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800457c:	4610      	mov	r0, r2
 800457e:	1c59      	adds	r1, r3, #1
 8004580:	911b      	str	r1, [sp, #108]	; 0x6c
 8004582:	785b      	ldrb	r3, [r3, #1]
 8004584:	e7ca      	b.n	800451c <_strtod_l+0x1e4>
 8004586:	4658      	mov	r0, fp
 8004588:	e7d3      	b.n	8004532 <_strtod_l+0x1fa>
 800458a:	2a08      	cmp	r2, #8
 800458c:	dc04      	bgt.n	8004598 <_strtod_l+0x260>
 800458e:	9f06      	ldr	r7, [sp, #24]
 8004590:	434f      	muls	r7, r1
 8004592:	9706      	str	r7, [sp, #24]
 8004594:	3201      	adds	r2, #1
 8004596:	e7e2      	b.n	800455e <_strtod_l+0x226>
 8004598:	1c57      	adds	r7, r2, #1
 800459a:	2f10      	cmp	r7, #16
 800459c:	bfde      	ittt	le
 800459e:	9f05      	ldrle	r7, [sp, #20]
 80045a0:	434f      	mulle	r7, r1
 80045a2:	9705      	strle	r7, [sp, #20]
 80045a4:	e7f6      	b.n	8004594 <_strtod_l+0x25c>
 80045a6:	2c10      	cmp	r4, #16
 80045a8:	bfdf      	itttt	le
 80045aa:	220a      	movle	r2, #10
 80045ac:	9905      	ldrle	r1, [sp, #20]
 80045ae:	fb02 3301 	mlale	r3, r2, r1, r3
 80045b2:	9305      	strle	r3, [sp, #20]
 80045b4:	e7e0      	b.n	8004578 <_strtod_l+0x240>
 80045b6:	2300      	movs	r3, #0
 80045b8:	2201      	movs	r2, #1
 80045ba:	9304      	str	r3, [sp, #16]
 80045bc:	e77c      	b.n	80044b8 <_strtod_l+0x180>
 80045be:	2700      	movs	r7, #0
 80045c0:	1cb3      	adds	r3, r6, #2
 80045c2:	931b      	str	r3, [sp, #108]	; 0x6c
 80045c4:	78b3      	ldrb	r3, [r6, #2]
 80045c6:	e784      	b.n	80044d2 <_strtod_l+0x19a>
 80045c8:	2701      	movs	r7, #1
 80045ca:	e7f9      	b.n	80045c0 <_strtod_l+0x288>
 80045cc:	08008864 	.word	0x08008864
 80045d0:	080085b0 	.word	0x080085b0
 80045d4:	7ff00000 	.word	0x7ff00000
 80045d8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80045da:	1c59      	adds	r1, r3, #1
 80045dc:	911b      	str	r1, [sp, #108]	; 0x6c
 80045de:	785b      	ldrb	r3, [r3, #1]
 80045e0:	2b30      	cmp	r3, #48	; 0x30
 80045e2:	d0f9      	beq.n	80045d8 <_strtod_l+0x2a0>
 80045e4:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80045e8:	2908      	cmp	r1, #8
 80045ea:	f63f af78 	bhi.w	80044de <_strtod_l+0x1a6>
 80045ee:	f04f 0e0a 	mov.w	lr, #10
 80045f2:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 80045f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80045f8:	9309      	str	r3, [sp, #36]	; 0x24
 80045fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80045fc:	1c59      	adds	r1, r3, #1
 80045fe:	911b      	str	r1, [sp, #108]	; 0x6c
 8004600:	785b      	ldrb	r3, [r3, #1]
 8004602:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8004606:	2d09      	cmp	r5, #9
 8004608:	d935      	bls.n	8004676 <_strtod_l+0x33e>
 800460a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800460c:	1b49      	subs	r1, r1, r5
 800460e:	2908      	cmp	r1, #8
 8004610:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8004614:	dc02      	bgt.n	800461c <_strtod_l+0x2e4>
 8004616:	4565      	cmp	r5, ip
 8004618:	bfa8      	it	ge
 800461a:	4665      	movge	r5, ip
 800461c:	b107      	cbz	r7, 8004620 <_strtod_l+0x2e8>
 800461e:	426d      	negs	r5, r5
 8004620:	2c00      	cmp	r4, #0
 8004622:	d14c      	bne.n	80046be <_strtod_l+0x386>
 8004624:	9907      	ldr	r1, [sp, #28]
 8004626:	4301      	orrs	r1, r0
 8004628:	f47f aec7 	bne.w	80043ba <_strtod_l+0x82>
 800462c:	2a00      	cmp	r2, #0
 800462e:	f47f aee0 	bne.w	80043f2 <_strtod_l+0xba>
 8004632:	2b69      	cmp	r3, #105	; 0x69
 8004634:	d026      	beq.n	8004684 <_strtod_l+0x34c>
 8004636:	dc23      	bgt.n	8004680 <_strtod_l+0x348>
 8004638:	2b49      	cmp	r3, #73	; 0x49
 800463a:	d023      	beq.n	8004684 <_strtod_l+0x34c>
 800463c:	2b4e      	cmp	r3, #78	; 0x4e
 800463e:	f47f aed8 	bne.w	80043f2 <_strtod_l+0xba>
 8004642:	499c      	ldr	r1, [pc, #624]	; (80048b4 <_strtod_l+0x57c>)
 8004644:	a81b      	add	r0, sp, #108	; 0x6c
 8004646:	f002 f8a3 	bl	8006790 <__match>
 800464a:	2800      	cmp	r0, #0
 800464c:	f43f aed1 	beq.w	80043f2 <_strtod_l+0xba>
 8004650:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	2b28      	cmp	r3, #40	; 0x28
 8004656:	d12c      	bne.n	80046b2 <_strtod_l+0x37a>
 8004658:	4997      	ldr	r1, [pc, #604]	; (80048b8 <_strtod_l+0x580>)
 800465a:	aa1e      	add	r2, sp, #120	; 0x78
 800465c:	a81b      	add	r0, sp, #108	; 0x6c
 800465e:	f002 f8ab 	bl	80067b8 <__hexnan>
 8004662:	2805      	cmp	r0, #5
 8004664:	d125      	bne.n	80046b2 <_strtod_l+0x37a>
 8004666:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004668:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 800466c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8004670:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8004674:	e6a1      	b.n	80043ba <_strtod_l+0x82>
 8004676:	fb0e 3c0c 	mla	ip, lr, ip, r3
 800467a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800467e:	e7bc      	b.n	80045fa <_strtod_l+0x2c2>
 8004680:	2b6e      	cmp	r3, #110	; 0x6e
 8004682:	e7dc      	b.n	800463e <_strtod_l+0x306>
 8004684:	498d      	ldr	r1, [pc, #564]	; (80048bc <_strtod_l+0x584>)
 8004686:	a81b      	add	r0, sp, #108	; 0x6c
 8004688:	f002 f882 	bl	8006790 <__match>
 800468c:	2800      	cmp	r0, #0
 800468e:	f43f aeb0 	beq.w	80043f2 <_strtod_l+0xba>
 8004692:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004694:	498a      	ldr	r1, [pc, #552]	; (80048c0 <_strtod_l+0x588>)
 8004696:	3b01      	subs	r3, #1
 8004698:	a81b      	add	r0, sp, #108	; 0x6c
 800469a:	931b      	str	r3, [sp, #108]	; 0x6c
 800469c:	f002 f878 	bl	8006790 <__match>
 80046a0:	b910      	cbnz	r0, 80046a8 <_strtod_l+0x370>
 80046a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80046a4:	3301      	adds	r3, #1
 80046a6:	931b      	str	r3, [sp, #108]	; 0x6c
 80046a8:	f04f 0800 	mov.w	r8, #0
 80046ac:	f8df 9220 	ldr.w	r9, [pc, #544]	; 80048d0 <_strtod_l+0x598>
 80046b0:	e683      	b.n	80043ba <_strtod_l+0x82>
 80046b2:	4884      	ldr	r0, [pc, #528]	; (80048c4 <_strtod_l+0x58c>)
 80046b4:	f003 f878 	bl	80077a8 <nan>
 80046b8:	4680      	mov	r8, r0
 80046ba:	4689      	mov	r9, r1
 80046bc:	e67d      	b.n	80043ba <_strtod_l+0x82>
 80046be:	9b04      	ldr	r3, [sp, #16]
 80046c0:	f1bb 0f00 	cmp.w	fp, #0
 80046c4:	bf08      	it	eq
 80046c6:	46a3      	moveq	fp, r4
 80046c8:	1aeb      	subs	r3, r5, r3
 80046ca:	2c10      	cmp	r4, #16
 80046cc:	9806      	ldr	r0, [sp, #24]
 80046ce:	4626      	mov	r6, r4
 80046d0:	9307      	str	r3, [sp, #28]
 80046d2:	bfa8      	it	ge
 80046d4:	2610      	movge	r6, #16
 80046d6:	f7fb fe95 	bl	8000404 <__aeabi_ui2d>
 80046da:	2c09      	cmp	r4, #9
 80046dc:	4680      	mov	r8, r0
 80046de:	4689      	mov	r9, r1
 80046e0:	dd13      	ble.n	800470a <_strtod_l+0x3d2>
 80046e2:	4b79      	ldr	r3, [pc, #484]	; (80048c8 <_strtod_l+0x590>)
 80046e4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80046e8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80046ec:	f7fb ff04 	bl	80004f8 <__aeabi_dmul>
 80046f0:	4680      	mov	r8, r0
 80046f2:	9805      	ldr	r0, [sp, #20]
 80046f4:	4689      	mov	r9, r1
 80046f6:	f7fb fe85 	bl	8000404 <__aeabi_ui2d>
 80046fa:	4602      	mov	r2, r0
 80046fc:	460b      	mov	r3, r1
 80046fe:	4640      	mov	r0, r8
 8004700:	4649      	mov	r1, r9
 8004702:	f7fb fd43 	bl	800018c <__adddf3>
 8004706:	4680      	mov	r8, r0
 8004708:	4689      	mov	r9, r1
 800470a:	2c0f      	cmp	r4, #15
 800470c:	dc36      	bgt.n	800477c <_strtod_l+0x444>
 800470e:	9b07      	ldr	r3, [sp, #28]
 8004710:	2b00      	cmp	r3, #0
 8004712:	f43f ae52 	beq.w	80043ba <_strtod_l+0x82>
 8004716:	dd22      	ble.n	800475e <_strtod_l+0x426>
 8004718:	2b16      	cmp	r3, #22
 800471a:	dc09      	bgt.n	8004730 <_strtod_l+0x3f8>
 800471c:	4c6a      	ldr	r4, [pc, #424]	; (80048c8 <_strtod_l+0x590>)
 800471e:	4642      	mov	r2, r8
 8004720:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8004724:	464b      	mov	r3, r9
 8004726:	e9d4 0100 	ldrd	r0, r1, [r4]
 800472a:	f7fb fee5 	bl	80004f8 <__aeabi_dmul>
 800472e:	e7c3      	b.n	80046b8 <_strtod_l+0x380>
 8004730:	9a07      	ldr	r2, [sp, #28]
 8004732:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8004736:	4293      	cmp	r3, r2
 8004738:	db20      	blt.n	800477c <_strtod_l+0x444>
 800473a:	4d63      	ldr	r5, [pc, #396]	; (80048c8 <_strtod_l+0x590>)
 800473c:	f1c4 040f 	rsb	r4, r4, #15
 8004740:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8004744:	4642      	mov	r2, r8
 8004746:	e9d1 0100 	ldrd	r0, r1, [r1]
 800474a:	464b      	mov	r3, r9
 800474c:	f7fb fed4 	bl	80004f8 <__aeabi_dmul>
 8004750:	9b07      	ldr	r3, [sp, #28]
 8004752:	1b1c      	subs	r4, r3, r4
 8004754:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8004758:	e9d5 2300 	ldrd	r2, r3, [r5]
 800475c:	e7e5      	b.n	800472a <_strtod_l+0x3f2>
 800475e:	9b07      	ldr	r3, [sp, #28]
 8004760:	3316      	adds	r3, #22
 8004762:	db0b      	blt.n	800477c <_strtod_l+0x444>
 8004764:	9b04      	ldr	r3, [sp, #16]
 8004766:	4a58      	ldr	r2, [pc, #352]	; (80048c8 <_strtod_l+0x590>)
 8004768:	1b5d      	subs	r5, r3, r5
 800476a:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800476e:	4640      	mov	r0, r8
 8004770:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004774:	4649      	mov	r1, r9
 8004776:	f7fb ffe9 	bl	800074c <__aeabi_ddiv>
 800477a:	e79d      	b.n	80046b8 <_strtod_l+0x380>
 800477c:	9b07      	ldr	r3, [sp, #28]
 800477e:	1ba6      	subs	r6, r4, r6
 8004780:	441e      	add	r6, r3
 8004782:	2e00      	cmp	r6, #0
 8004784:	dd71      	ble.n	800486a <_strtod_l+0x532>
 8004786:	f016 030f 	ands.w	r3, r6, #15
 800478a:	d00a      	beq.n	80047a2 <_strtod_l+0x46a>
 800478c:	494e      	ldr	r1, [pc, #312]	; (80048c8 <_strtod_l+0x590>)
 800478e:	4642      	mov	r2, r8
 8004790:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004794:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004798:	464b      	mov	r3, r9
 800479a:	f7fb fead 	bl	80004f8 <__aeabi_dmul>
 800479e:	4680      	mov	r8, r0
 80047a0:	4689      	mov	r9, r1
 80047a2:	f036 060f 	bics.w	r6, r6, #15
 80047a6:	d050      	beq.n	800484a <_strtod_l+0x512>
 80047a8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80047ac:	dd27      	ble.n	80047fe <_strtod_l+0x4c6>
 80047ae:	f04f 0b00 	mov.w	fp, #0
 80047b2:	f8cd b010 	str.w	fp, [sp, #16]
 80047b6:	f8cd b020 	str.w	fp, [sp, #32]
 80047ba:	f8cd b018 	str.w	fp, [sp, #24]
 80047be:	2322      	movs	r3, #34	; 0x22
 80047c0:	f04f 0800 	mov.w	r8, #0
 80047c4:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80048d0 <_strtod_l+0x598>
 80047c8:	f8ca 3000 	str.w	r3, [sl]
 80047cc:	9b08      	ldr	r3, [sp, #32]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f43f adf3 	beq.w	80043ba <_strtod_l+0x82>
 80047d4:	4650      	mov	r0, sl
 80047d6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80047d8:	f002 f95e 	bl	8006a98 <_Bfree>
 80047dc:	4650      	mov	r0, sl
 80047de:	9906      	ldr	r1, [sp, #24]
 80047e0:	f002 f95a 	bl	8006a98 <_Bfree>
 80047e4:	4650      	mov	r0, sl
 80047e6:	9904      	ldr	r1, [sp, #16]
 80047e8:	f002 f956 	bl	8006a98 <_Bfree>
 80047ec:	4650      	mov	r0, sl
 80047ee:	9908      	ldr	r1, [sp, #32]
 80047f0:	f002 f952 	bl	8006a98 <_Bfree>
 80047f4:	4659      	mov	r1, fp
 80047f6:	4650      	mov	r0, sl
 80047f8:	f002 f94e 	bl	8006a98 <_Bfree>
 80047fc:	e5dd      	b.n	80043ba <_strtod_l+0x82>
 80047fe:	2300      	movs	r3, #0
 8004800:	4640      	mov	r0, r8
 8004802:	4649      	mov	r1, r9
 8004804:	461f      	mov	r7, r3
 8004806:	1136      	asrs	r6, r6, #4
 8004808:	2e01      	cmp	r6, #1
 800480a:	dc21      	bgt.n	8004850 <_strtod_l+0x518>
 800480c:	b10b      	cbz	r3, 8004812 <_strtod_l+0x4da>
 800480e:	4680      	mov	r8, r0
 8004810:	4689      	mov	r9, r1
 8004812:	4b2e      	ldr	r3, [pc, #184]	; (80048cc <_strtod_l+0x594>)
 8004814:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8004818:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800481c:	4642      	mov	r2, r8
 800481e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004822:	464b      	mov	r3, r9
 8004824:	f7fb fe68 	bl	80004f8 <__aeabi_dmul>
 8004828:	4b29      	ldr	r3, [pc, #164]	; (80048d0 <_strtod_l+0x598>)
 800482a:	460a      	mov	r2, r1
 800482c:	400b      	ands	r3, r1
 800482e:	4929      	ldr	r1, [pc, #164]	; (80048d4 <_strtod_l+0x59c>)
 8004830:	4680      	mov	r8, r0
 8004832:	428b      	cmp	r3, r1
 8004834:	d8bb      	bhi.n	80047ae <_strtod_l+0x476>
 8004836:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800483a:	428b      	cmp	r3, r1
 800483c:	bf86      	itte	hi
 800483e:	f04f 38ff 	movhi.w	r8, #4294967295
 8004842:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80048d8 <_strtod_l+0x5a0>
 8004846:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800484a:	2300      	movs	r3, #0
 800484c:	9305      	str	r3, [sp, #20]
 800484e:	e07e      	b.n	800494e <_strtod_l+0x616>
 8004850:	07f2      	lsls	r2, r6, #31
 8004852:	d507      	bpl.n	8004864 <_strtod_l+0x52c>
 8004854:	4b1d      	ldr	r3, [pc, #116]	; (80048cc <_strtod_l+0x594>)
 8004856:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800485a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485e:	f7fb fe4b 	bl	80004f8 <__aeabi_dmul>
 8004862:	2301      	movs	r3, #1
 8004864:	3701      	adds	r7, #1
 8004866:	1076      	asrs	r6, r6, #1
 8004868:	e7ce      	b.n	8004808 <_strtod_l+0x4d0>
 800486a:	d0ee      	beq.n	800484a <_strtod_l+0x512>
 800486c:	4276      	negs	r6, r6
 800486e:	f016 020f 	ands.w	r2, r6, #15
 8004872:	d00a      	beq.n	800488a <_strtod_l+0x552>
 8004874:	4b14      	ldr	r3, [pc, #80]	; (80048c8 <_strtod_l+0x590>)
 8004876:	4640      	mov	r0, r8
 8004878:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800487c:	4649      	mov	r1, r9
 800487e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004882:	f7fb ff63 	bl	800074c <__aeabi_ddiv>
 8004886:	4680      	mov	r8, r0
 8004888:	4689      	mov	r9, r1
 800488a:	1136      	asrs	r6, r6, #4
 800488c:	d0dd      	beq.n	800484a <_strtod_l+0x512>
 800488e:	2e1f      	cmp	r6, #31
 8004890:	dd24      	ble.n	80048dc <_strtod_l+0x5a4>
 8004892:	f04f 0b00 	mov.w	fp, #0
 8004896:	f8cd b010 	str.w	fp, [sp, #16]
 800489a:	f8cd b020 	str.w	fp, [sp, #32]
 800489e:	f8cd b018 	str.w	fp, [sp, #24]
 80048a2:	2322      	movs	r3, #34	; 0x22
 80048a4:	f04f 0800 	mov.w	r8, #0
 80048a8:	f04f 0900 	mov.w	r9, #0
 80048ac:	f8ca 3000 	str.w	r3, [sl]
 80048b0:	e78c      	b.n	80047cc <_strtod_l+0x494>
 80048b2:	bf00      	nop
 80048b4:	08008581 	.word	0x08008581
 80048b8:	080085c4 	.word	0x080085c4
 80048bc:	08008579 	.word	0x08008579
 80048c0:	08008704 	.word	0x08008704
 80048c4:	08008a20 	.word	0x08008a20
 80048c8:	08008900 	.word	0x08008900
 80048cc:	080088d8 	.word	0x080088d8
 80048d0:	7ff00000 	.word	0x7ff00000
 80048d4:	7ca00000 	.word	0x7ca00000
 80048d8:	7fefffff 	.word	0x7fefffff
 80048dc:	f016 0310 	ands.w	r3, r6, #16
 80048e0:	bf18      	it	ne
 80048e2:	236a      	movne	r3, #106	; 0x6a
 80048e4:	4640      	mov	r0, r8
 80048e6:	9305      	str	r3, [sp, #20]
 80048e8:	4649      	mov	r1, r9
 80048ea:	2300      	movs	r3, #0
 80048ec:	4fb2      	ldr	r7, [pc, #712]	; (8004bb8 <_strtod_l+0x880>)
 80048ee:	07f2      	lsls	r2, r6, #31
 80048f0:	d504      	bpl.n	80048fc <_strtod_l+0x5c4>
 80048f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048f6:	f7fb fdff 	bl	80004f8 <__aeabi_dmul>
 80048fa:	2301      	movs	r3, #1
 80048fc:	1076      	asrs	r6, r6, #1
 80048fe:	f107 0708 	add.w	r7, r7, #8
 8004902:	d1f4      	bne.n	80048ee <_strtod_l+0x5b6>
 8004904:	b10b      	cbz	r3, 800490a <_strtod_l+0x5d2>
 8004906:	4680      	mov	r8, r0
 8004908:	4689      	mov	r9, r1
 800490a:	9b05      	ldr	r3, [sp, #20]
 800490c:	b1bb      	cbz	r3, 800493e <_strtod_l+0x606>
 800490e:	f3c9 530a 	ubfx	r3, r9, #20, #11
 8004912:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004916:	2b00      	cmp	r3, #0
 8004918:	4649      	mov	r1, r9
 800491a:	dd10      	ble.n	800493e <_strtod_l+0x606>
 800491c:	2b1f      	cmp	r3, #31
 800491e:	f340 812b 	ble.w	8004b78 <_strtod_l+0x840>
 8004922:	2b34      	cmp	r3, #52	; 0x34
 8004924:	bfd8      	it	le
 8004926:	f04f 32ff 	movle.w	r2, #4294967295
 800492a:	f04f 0800 	mov.w	r8, #0
 800492e:	bfcf      	iteee	gt
 8004930:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8004934:	3b20      	suble	r3, #32
 8004936:	fa02 f303 	lslle.w	r3, r2, r3
 800493a:	ea03 0901 	andle.w	r9, r3, r1
 800493e:	2200      	movs	r2, #0
 8004940:	2300      	movs	r3, #0
 8004942:	4640      	mov	r0, r8
 8004944:	4649      	mov	r1, r9
 8004946:	f7fc f83f 	bl	80009c8 <__aeabi_dcmpeq>
 800494a:	2800      	cmp	r0, #0
 800494c:	d1a1      	bne.n	8004892 <_strtod_l+0x55a>
 800494e:	9b06      	ldr	r3, [sp, #24]
 8004950:	465a      	mov	r2, fp
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	4650      	mov	r0, sl
 8004956:	4623      	mov	r3, r4
 8004958:	9908      	ldr	r1, [sp, #32]
 800495a:	f002 f909 	bl	8006b70 <__s2b>
 800495e:	9008      	str	r0, [sp, #32]
 8004960:	2800      	cmp	r0, #0
 8004962:	f43f af24 	beq.w	80047ae <_strtod_l+0x476>
 8004966:	9b04      	ldr	r3, [sp, #16]
 8004968:	f04f 0b00 	mov.w	fp, #0
 800496c:	1b5d      	subs	r5, r3, r5
 800496e:	9b07      	ldr	r3, [sp, #28]
 8004970:	f8cd b010 	str.w	fp, [sp, #16]
 8004974:	2b00      	cmp	r3, #0
 8004976:	bfb4      	ite	lt
 8004978:	462b      	movlt	r3, r5
 800497a:	2300      	movge	r3, #0
 800497c:	930e      	str	r3, [sp, #56]	; 0x38
 800497e:	9b07      	ldr	r3, [sp, #28]
 8004980:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004984:	9316      	str	r3, [sp, #88]	; 0x58
 8004986:	9b08      	ldr	r3, [sp, #32]
 8004988:	4650      	mov	r0, sl
 800498a:	6859      	ldr	r1, [r3, #4]
 800498c:	f002 f844 	bl	8006a18 <_Balloc>
 8004990:	9006      	str	r0, [sp, #24]
 8004992:	2800      	cmp	r0, #0
 8004994:	f43f af13 	beq.w	80047be <_strtod_l+0x486>
 8004998:	9b08      	ldr	r3, [sp, #32]
 800499a:	300c      	adds	r0, #12
 800499c:	691a      	ldr	r2, [r3, #16]
 800499e:	f103 010c 	add.w	r1, r3, #12
 80049a2:	3202      	adds	r2, #2
 80049a4:	0092      	lsls	r2, r2, #2
 80049a6:	f7fe fdc3 	bl	8003530 <memcpy>
 80049aa:	ab1e      	add	r3, sp, #120	; 0x78
 80049ac:	9301      	str	r3, [sp, #4]
 80049ae:	ab1d      	add	r3, sp, #116	; 0x74
 80049b0:	9300      	str	r3, [sp, #0]
 80049b2:	4642      	mov	r2, r8
 80049b4:	464b      	mov	r3, r9
 80049b6:	4650      	mov	r0, sl
 80049b8:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 80049bc:	f002 fc16 	bl	80071ec <__d2b>
 80049c0:	901c      	str	r0, [sp, #112]	; 0x70
 80049c2:	2800      	cmp	r0, #0
 80049c4:	f43f aefb 	beq.w	80047be <_strtod_l+0x486>
 80049c8:	2101      	movs	r1, #1
 80049ca:	4650      	mov	r0, sl
 80049cc:	f002 f968 	bl	8006ca0 <__i2b>
 80049d0:	4603      	mov	r3, r0
 80049d2:	9004      	str	r0, [sp, #16]
 80049d4:	2800      	cmp	r0, #0
 80049d6:	f43f aef2 	beq.w	80047be <_strtod_l+0x486>
 80049da:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80049dc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80049de:	2d00      	cmp	r5, #0
 80049e0:	bfab      	itete	ge
 80049e2:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80049e4:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80049e6:	18ee      	addge	r6, r5, r3
 80049e8:	1b5c      	sublt	r4, r3, r5
 80049ea:	9b05      	ldr	r3, [sp, #20]
 80049ec:	bfa8      	it	ge
 80049ee:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 80049f0:	eba5 0503 	sub.w	r5, r5, r3
 80049f4:	4415      	add	r5, r2
 80049f6:	4b71      	ldr	r3, [pc, #452]	; (8004bbc <_strtod_l+0x884>)
 80049f8:	f105 35ff 	add.w	r5, r5, #4294967295
 80049fc:	bfb8      	it	lt
 80049fe:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004a00:	429d      	cmp	r5, r3
 8004a02:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004a06:	f280 80c9 	bge.w	8004b9c <_strtod_l+0x864>
 8004a0a:	1b5b      	subs	r3, r3, r5
 8004a0c:	2b1f      	cmp	r3, #31
 8004a0e:	f04f 0701 	mov.w	r7, #1
 8004a12:	eba2 0203 	sub.w	r2, r2, r3
 8004a16:	f300 80b6 	bgt.w	8004b86 <_strtod_l+0x84e>
 8004a1a:	2500      	movs	r5, #0
 8004a1c:	fa07 f303 	lsl.w	r3, r7, r3
 8004a20:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a22:	18b7      	adds	r7, r6, r2
 8004a24:	9b05      	ldr	r3, [sp, #20]
 8004a26:	42be      	cmp	r6, r7
 8004a28:	4414      	add	r4, r2
 8004a2a:	441c      	add	r4, r3
 8004a2c:	4633      	mov	r3, r6
 8004a2e:	bfa8      	it	ge
 8004a30:	463b      	movge	r3, r7
 8004a32:	42a3      	cmp	r3, r4
 8004a34:	bfa8      	it	ge
 8004a36:	4623      	movge	r3, r4
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	bfc2      	ittt	gt
 8004a3c:	1aff      	subgt	r7, r7, r3
 8004a3e:	1ae4      	subgt	r4, r4, r3
 8004a40:	1af6      	subgt	r6, r6, r3
 8004a42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	dd17      	ble.n	8004a78 <_strtod_l+0x740>
 8004a48:	461a      	mov	r2, r3
 8004a4a:	4650      	mov	r0, sl
 8004a4c:	9904      	ldr	r1, [sp, #16]
 8004a4e:	f002 f9e1 	bl	8006e14 <__pow5mult>
 8004a52:	9004      	str	r0, [sp, #16]
 8004a54:	2800      	cmp	r0, #0
 8004a56:	f43f aeb2 	beq.w	80047be <_strtod_l+0x486>
 8004a5a:	4601      	mov	r1, r0
 8004a5c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004a5e:	4650      	mov	r0, sl
 8004a60:	f002 f934 	bl	8006ccc <__multiply>
 8004a64:	9009      	str	r0, [sp, #36]	; 0x24
 8004a66:	2800      	cmp	r0, #0
 8004a68:	f43f aea9 	beq.w	80047be <_strtod_l+0x486>
 8004a6c:	4650      	mov	r0, sl
 8004a6e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004a70:	f002 f812 	bl	8006a98 <_Bfree>
 8004a74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a76:	931c      	str	r3, [sp, #112]	; 0x70
 8004a78:	2f00      	cmp	r7, #0
 8004a7a:	f300 8093 	bgt.w	8004ba4 <_strtod_l+0x86c>
 8004a7e:	9b07      	ldr	r3, [sp, #28]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	dd08      	ble.n	8004a96 <_strtod_l+0x75e>
 8004a84:	4650      	mov	r0, sl
 8004a86:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004a88:	9906      	ldr	r1, [sp, #24]
 8004a8a:	f002 f9c3 	bl	8006e14 <__pow5mult>
 8004a8e:	9006      	str	r0, [sp, #24]
 8004a90:	2800      	cmp	r0, #0
 8004a92:	f43f ae94 	beq.w	80047be <_strtod_l+0x486>
 8004a96:	2c00      	cmp	r4, #0
 8004a98:	dd08      	ble.n	8004aac <_strtod_l+0x774>
 8004a9a:	4622      	mov	r2, r4
 8004a9c:	4650      	mov	r0, sl
 8004a9e:	9906      	ldr	r1, [sp, #24]
 8004aa0:	f002 fa12 	bl	8006ec8 <__lshift>
 8004aa4:	9006      	str	r0, [sp, #24]
 8004aa6:	2800      	cmp	r0, #0
 8004aa8:	f43f ae89 	beq.w	80047be <_strtod_l+0x486>
 8004aac:	2e00      	cmp	r6, #0
 8004aae:	dd08      	ble.n	8004ac2 <_strtod_l+0x78a>
 8004ab0:	4632      	mov	r2, r6
 8004ab2:	4650      	mov	r0, sl
 8004ab4:	9904      	ldr	r1, [sp, #16]
 8004ab6:	f002 fa07 	bl	8006ec8 <__lshift>
 8004aba:	9004      	str	r0, [sp, #16]
 8004abc:	2800      	cmp	r0, #0
 8004abe:	f43f ae7e 	beq.w	80047be <_strtod_l+0x486>
 8004ac2:	4650      	mov	r0, sl
 8004ac4:	9a06      	ldr	r2, [sp, #24]
 8004ac6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004ac8:	f002 fa86 	bl	8006fd8 <__mdiff>
 8004acc:	4683      	mov	fp, r0
 8004ace:	2800      	cmp	r0, #0
 8004ad0:	f43f ae75 	beq.w	80047be <_strtod_l+0x486>
 8004ad4:	2400      	movs	r4, #0
 8004ad6:	68c3      	ldr	r3, [r0, #12]
 8004ad8:	9904      	ldr	r1, [sp, #16]
 8004ada:	60c4      	str	r4, [r0, #12]
 8004adc:	930d      	str	r3, [sp, #52]	; 0x34
 8004ade:	f002 fa5f 	bl	8006fa0 <__mcmp>
 8004ae2:	42a0      	cmp	r0, r4
 8004ae4:	da70      	bge.n	8004bc8 <_strtod_l+0x890>
 8004ae6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ae8:	ea53 0308 	orrs.w	r3, r3, r8
 8004aec:	f040 8096 	bne.w	8004c1c <_strtod_l+0x8e4>
 8004af0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f040 8091 	bne.w	8004c1c <_strtod_l+0x8e4>
 8004afa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004afe:	0d1b      	lsrs	r3, r3, #20
 8004b00:	051b      	lsls	r3, r3, #20
 8004b02:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004b06:	f240 8089 	bls.w	8004c1c <_strtod_l+0x8e4>
 8004b0a:	f8db 3014 	ldr.w	r3, [fp, #20]
 8004b0e:	b923      	cbnz	r3, 8004b1a <_strtod_l+0x7e2>
 8004b10:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	f340 8081 	ble.w	8004c1c <_strtod_l+0x8e4>
 8004b1a:	4659      	mov	r1, fp
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	4650      	mov	r0, sl
 8004b20:	f002 f9d2 	bl	8006ec8 <__lshift>
 8004b24:	9904      	ldr	r1, [sp, #16]
 8004b26:	4683      	mov	fp, r0
 8004b28:	f002 fa3a 	bl	8006fa0 <__mcmp>
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	dd75      	ble.n	8004c1c <_strtod_l+0x8e4>
 8004b30:	9905      	ldr	r1, [sp, #20]
 8004b32:	464b      	mov	r3, r9
 8004b34:	4a22      	ldr	r2, [pc, #136]	; (8004bc0 <_strtod_l+0x888>)
 8004b36:	2900      	cmp	r1, #0
 8004b38:	f000 8091 	beq.w	8004c5e <_strtod_l+0x926>
 8004b3c:	ea02 0109 	and.w	r1, r2, r9
 8004b40:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004b44:	f300 808b 	bgt.w	8004c5e <_strtod_l+0x926>
 8004b48:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004b4c:	f77f aea9 	ble.w	80048a2 <_strtod_l+0x56a>
 8004b50:	2300      	movs	r3, #0
 8004b52:	4a1c      	ldr	r2, [pc, #112]	; (8004bc4 <_strtod_l+0x88c>)
 8004b54:	4640      	mov	r0, r8
 8004b56:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8004b5a:	4649      	mov	r1, r9
 8004b5c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8004b60:	f7fb fcca 	bl	80004f8 <__aeabi_dmul>
 8004b64:	460b      	mov	r3, r1
 8004b66:	4303      	orrs	r3, r0
 8004b68:	bf08      	it	eq
 8004b6a:	2322      	moveq	r3, #34	; 0x22
 8004b6c:	4680      	mov	r8, r0
 8004b6e:	4689      	mov	r9, r1
 8004b70:	bf08      	it	eq
 8004b72:	f8ca 3000 	streq.w	r3, [sl]
 8004b76:	e62d      	b.n	80047d4 <_strtod_l+0x49c>
 8004b78:	f04f 32ff 	mov.w	r2, #4294967295
 8004b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b80:	ea03 0808 	and.w	r8, r3, r8
 8004b84:	e6db      	b.n	800493e <_strtod_l+0x606>
 8004b86:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8004b8a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8004b8e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8004b92:	35e2      	adds	r5, #226	; 0xe2
 8004b94:	fa07 f505 	lsl.w	r5, r7, r5
 8004b98:	970f      	str	r7, [sp, #60]	; 0x3c
 8004b9a:	e742      	b.n	8004a22 <_strtod_l+0x6ea>
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	2500      	movs	r5, #0
 8004ba0:	930f      	str	r3, [sp, #60]	; 0x3c
 8004ba2:	e73e      	b.n	8004a22 <_strtod_l+0x6ea>
 8004ba4:	463a      	mov	r2, r7
 8004ba6:	4650      	mov	r0, sl
 8004ba8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004baa:	f002 f98d 	bl	8006ec8 <__lshift>
 8004bae:	901c      	str	r0, [sp, #112]	; 0x70
 8004bb0:	2800      	cmp	r0, #0
 8004bb2:	f47f af64 	bne.w	8004a7e <_strtod_l+0x746>
 8004bb6:	e602      	b.n	80047be <_strtod_l+0x486>
 8004bb8:	080085d8 	.word	0x080085d8
 8004bbc:	fffffc02 	.word	0xfffffc02
 8004bc0:	7ff00000 	.word	0x7ff00000
 8004bc4:	39500000 	.word	0x39500000
 8004bc8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004bcc:	d166      	bne.n	8004c9c <_strtod_l+0x964>
 8004bce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004bd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004bd4:	b35a      	cbz	r2, 8004c2e <_strtod_l+0x8f6>
 8004bd6:	4a9c      	ldr	r2, [pc, #624]	; (8004e48 <_strtod_l+0xb10>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d12c      	bne.n	8004c36 <_strtod_l+0x8fe>
 8004bdc:	9b05      	ldr	r3, [sp, #20]
 8004bde:	4640      	mov	r0, r8
 8004be0:	b303      	cbz	r3, 8004c24 <_strtod_l+0x8ec>
 8004be2:	464b      	mov	r3, r9
 8004be4:	4a99      	ldr	r2, [pc, #612]	; (8004e4c <_strtod_l+0xb14>)
 8004be6:	f04f 31ff 	mov.w	r1, #4294967295
 8004bea:	401a      	ands	r2, r3
 8004bec:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004bf0:	d81b      	bhi.n	8004c2a <_strtod_l+0x8f2>
 8004bf2:	0d12      	lsrs	r2, r2, #20
 8004bf4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bfc:	4298      	cmp	r0, r3
 8004bfe:	d11a      	bne.n	8004c36 <_strtod_l+0x8fe>
 8004c00:	4b93      	ldr	r3, [pc, #588]	; (8004e50 <_strtod_l+0xb18>)
 8004c02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d102      	bne.n	8004c0e <_strtod_l+0x8d6>
 8004c08:	3001      	adds	r0, #1
 8004c0a:	f43f add8 	beq.w	80047be <_strtod_l+0x486>
 8004c0e:	f04f 0800 	mov.w	r8, #0
 8004c12:	4b8e      	ldr	r3, [pc, #568]	; (8004e4c <_strtod_l+0xb14>)
 8004c14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c16:	401a      	ands	r2, r3
 8004c18:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8004c1c:	9b05      	ldr	r3, [sp, #20]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d196      	bne.n	8004b50 <_strtod_l+0x818>
 8004c22:	e5d7      	b.n	80047d4 <_strtod_l+0x49c>
 8004c24:	f04f 33ff 	mov.w	r3, #4294967295
 8004c28:	e7e8      	b.n	8004bfc <_strtod_l+0x8c4>
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	e7e6      	b.n	8004bfc <_strtod_l+0x8c4>
 8004c2e:	ea53 0308 	orrs.w	r3, r3, r8
 8004c32:	f43f af7d 	beq.w	8004b30 <_strtod_l+0x7f8>
 8004c36:	b1e5      	cbz	r5, 8004c72 <_strtod_l+0x93a>
 8004c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c3a:	421d      	tst	r5, r3
 8004c3c:	d0ee      	beq.n	8004c1c <_strtod_l+0x8e4>
 8004c3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c40:	4640      	mov	r0, r8
 8004c42:	4649      	mov	r1, r9
 8004c44:	9a05      	ldr	r2, [sp, #20]
 8004c46:	b1c3      	cbz	r3, 8004c7a <_strtod_l+0x942>
 8004c48:	f7ff fb55 	bl	80042f6 <sulp>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004c54:	f7fb fa9a 	bl	800018c <__adddf3>
 8004c58:	4680      	mov	r8, r0
 8004c5a:	4689      	mov	r9, r1
 8004c5c:	e7de      	b.n	8004c1c <_strtod_l+0x8e4>
 8004c5e:	4013      	ands	r3, r2
 8004c60:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004c64:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8004c68:	f04f 38ff 	mov.w	r8, #4294967295
 8004c6c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8004c70:	e7d4      	b.n	8004c1c <_strtod_l+0x8e4>
 8004c72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c74:	ea13 0f08 	tst.w	r3, r8
 8004c78:	e7e0      	b.n	8004c3c <_strtod_l+0x904>
 8004c7a:	f7ff fb3c 	bl	80042f6 <sulp>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	460b      	mov	r3, r1
 8004c82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004c86:	f7fb fa7f 	bl	8000188 <__aeabi_dsub>
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	4680      	mov	r8, r0
 8004c90:	4689      	mov	r9, r1
 8004c92:	f7fb fe99 	bl	80009c8 <__aeabi_dcmpeq>
 8004c96:	2800      	cmp	r0, #0
 8004c98:	d0c0      	beq.n	8004c1c <_strtod_l+0x8e4>
 8004c9a:	e602      	b.n	80048a2 <_strtod_l+0x56a>
 8004c9c:	4658      	mov	r0, fp
 8004c9e:	9904      	ldr	r1, [sp, #16]
 8004ca0:	f002 fb00 	bl	80072a4 <__ratio>
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004caa:	4606      	mov	r6, r0
 8004cac:	460f      	mov	r7, r1
 8004cae:	f7fb fe9f 	bl	80009f0 <__aeabi_dcmple>
 8004cb2:	2800      	cmp	r0, #0
 8004cb4:	d075      	beq.n	8004da2 <_strtod_l+0xa6a>
 8004cb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d047      	beq.n	8004d4c <_strtod_l+0xa14>
 8004cbc:	2600      	movs	r6, #0
 8004cbe:	4f65      	ldr	r7, [pc, #404]	; (8004e54 <_strtod_l+0xb1c>)
 8004cc0:	4d64      	ldr	r5, [pc, #400]	; (8004e54 <_strtod_l+0xb1c>)
 8004cc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004cc8:	0d1b      	lsrs	r3, r3, #20
 8004cca:	051b      	lsls	r3, r3, #20
 8004ccc:	930f      	str	r3, [sp, #60]	; 0x3c
 8004cce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004cd0:	4b61      	ldr	r3, [pc, #388]	; (8004e58 <_strtod_l+0xb20>)
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	f040 80c8 	bne.w	8004e68 <_strtod_l+0xb30>
 8004cd8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004cdc:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8004ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ce2:	4640      	mov	r0, r8
 8004ce4:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8004ce8:	4649      	mov	r1, r9
 8004cea:	f002 fa05 	bl	80070f8 <__ulp>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	4630      	mov	r0, r6
 8004cf4:	4639      	mov	r1, r7
 8004cf6:	f7fb fbff 	bl	80004f8 <__aeabi_dmul>
 8004cfa:	4642      	mov	r2, r8
 8004cfc:	464b      	mov	r3, r9
 8004cfe:	f7fb fa45 	bl	800018c <__adddf3>
 8004d02:	460b      	mov	r3, r1
 8004d04:	4951      	ldr	r1, [pc, #324]	; (8004e4c <_strtod_l+0xb14>)
 8004d06:	4a55      	ldr	r2, [pc, #340]	; (8004e5c <_strtod_l+0xb24>)
 8004d08:	4019      	ands	r1, r3
 8004d0a:	4291      	cmp	r1, r2
 8004d0c:	4680      	mov	r8, r0
 8004d0e:	d95e      	bls.n	8004dce <_strtod_l+0xa96>
 8004d10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d12:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d103      	bne.n	8004d22 <_strtod_l+0x9ea>
 8004d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	f43f ad4e 	beq.w	80047be <_strtod_l+0x486>
 8004d22:	f04f 38ff 	mov.w	r8, #4294967295
 8004d26:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8004e50 <_strtod_l+0xb18>
 8004d2a:	4650      	mov	r0, sl
 8004d2c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004d2e:	f001 feb3 	bl	8006a98 <_Bfree>
 8004d32:	4650      	mov	r0, sl
 8004d34:	9906      	ldr	r1, [sp, #24]
 8004d36:	f001 feaf 	bl	8006a98 <_Bfree>
 8004d3a:	4650      	mov	r0, sl
 8004d3c:	9904      	ldr	r1, [sp, #16]
 8004d3e:	f001 feab 	bl	8006a98 <_Bfree>
 8004d42:	4659      	mov	r1, fp
 8004d44:	4650      	mov	r0, sl
 8004d46:	f001 fea7 	bl	8006a98 <_Bfree>
 8004d4a:	e61c      	b.n	8004986 <_strtod_l+0x64e>
 8004d4c:	f1b8 0f00 	cmp.w	r8, #0
 8004d50:	d119      	bne.n	8004d86 <_strtod_l+0xa4e>
 8004d52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d58:	b9e3      	cbnz	r3, 8004d94 <_strtod_l+0xa5c>
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	4630      	mov	r0, r6
 8004d5e:	4639      	mov	r1, r7
 8004d60:	4b3c      	ldr	r3, [pc, #240]	; (8004e54 <_strtod_l+0xb1c>)
 8004d62:	f7fb fe3b 	bl	80009dc <__aeabi_dcmplt>
 8004d66:	b9c8      	cbnz	r0, 8004d9c <_strtod_l+0xa64>
 8004d68:	2200      	movs	r2, #0
 8004d6a:	4630      	mov	r0, r6
 8004d6c:	4639      	mov	r1, r7
 8004d6e:	4b3c      	ldr	r3, [pc, #240]	; (8004e60 <_strtod_l+0xb28>)
 8004d70:	f7fb fbc2 	bl	80004f8 <__aeabi_dmul>
 8004d74:	4604      	mov	r4, r0
 8004d76:	460d      	mov	r5, r1
 8004d78:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004d7c:	9418      	str	r4, [sp, #96]	; 0x60
 8004d7e:	9319      	str	r3, [sp, #100]	; 0x64
 8004d80:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8004d84:	e79d      	b.n	8004cc2 <_strtod_l+0x98a>
 8004d86:	f1b8 0f01 	cmp.w	r8, #1
 8004d8a:	d103      	bne.n	8004d94 <_strtod_l+0xa5c>
 8004d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f43f ad87 	beq.w	80048a2 <_strtod_l+0x56a>
 8004d94:	2600      	movs	r6, #0
 8004d96:	2400      	movs	r4, #0
 8004d98:	4f32      	ldr	r7, [pc, #200]	; (8004e64 <_strtod_l+0xb2c>)
 8004d9a:	e791      	b.n	8004cc0 <_strtod_l+0x988>
 8004d9c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8004d9e:	4d30      	ldr	r5, [pc, #192]	; (8004e60 <_strtod_l+0xb28>)
 8004da0:	e7ea      	b.n	8004d78 <_strtod_l+0xa40>
 8004da2:	4b2f      	ldr	r3, [pc, #188]	; (8004e60 <_strtod_l+0xb28>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	4630      	mov	r0, r6
 8004da8:	4639      	mov	r1, r7
 8004daa:	f7fb fba5 	bl	80004f8 <__aeabi_dmul>
 8004dae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004db0:	4604      	mov	r4, r0
 8004db2:	460d      	mov	r5, r1
 8004db4:	b933      	cbnz	r3, 8004dc4 <_strtod_l+0xa8c>
 8004db6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004dba:	9010      	str	r0, [sp, #64]	; 0x40
 8004dbc:	9311      	str	r3, [sp, #68]	; 0x44
 8004dbe:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004dc2:	e77e      	b.n	8004cc2 <_strtod_l+0x98a>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004dcc:	e7f7      	b.n	8004dbe <_strtod_l+0xa86>
 8004dce:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004dd2:	9b05      	ldr	r3, [sp, #20]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1a8      	bne.n	8004d2a <_strtod_l+0x9f2>
 8004dd8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ddc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004dde:	0d1b      	lsrs	r3, r3, #20
 8004de0:	051b      	lsls	r3, r3, #20
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d1a1      	bne.n	8004d2a <_strtod_l+0x9f2>
 8004de6:	4620      	mov	r0, r4
 8004de8:	4629      	mov	r1, r5
 8004dea:	f7fc f9c1 	bl	8001170 <__aeabi_d2lz>
 8004dee:	f7fb fb55 	bl	800049c <__aeabi_l2d>
 8004df2:	4602      	mov	r2, r0
 8004df4:	460b      	mov	r3, r1
 8004df6:	4620      	mov	r0, r4
 8004df8:	4629      	mov	r1, r5
 8004dfa:	f7fb f9c5 	bl	8000188 <__aeabi_dsub>
 8004dfe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004e00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004e04:	ea43 0308 	orr.w	r3, r3, r8
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	4604      	mov	r4, r0
 8004e0c:	460d      	mov	r5, r1
 8004e0e:	d066      	beq.n	8004ede <_strtod_l+0xba6>
 8004e10:	a309      	add	r3, pc, #36	; (adr r3, 8004e38 <_strtod_l+0xb00>)
 8004e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e16:	f7fb fde1 	bl	80009dc <__aeabi_dcmplt>
 8004e1a:	2800      	cmp	r0, #0
 8004e1c:	f47f acda 	bne.w	80047d4 <_strtod_l+0x49c>
 8004e20:	a307      	add	r3, pc, #28	; (adr r3, 8004e40 <_strtod_l+0xb08>)
 8004e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e26:	4620      	mov	r0, r4
 8004e28:	4629      	mov	r1, r5
 8004e2a:	f7fb fdf5 	bl	8000a18 <__aeabi_dcmpgt>
 8004e2e:	2800      	cmp	r0, #0
 8004e30:	f43f af7b 	beq.w	8004d2a <_strtod_l+0x9f2>
 8004e34:	e4ce      	b.n	80047d4 <_strtod_l+0x49c>
 8004e36:	bf00      	nop
 8004e38:	94a03595 	.word	0x94a03595
 8004e3c:	3fdfffff 	.word	0x3fdfffff
 8004e40:	35afe535 	.word	0x35afe535
 8004e44:	3fe00000 	.word	0x3fe00000
 8004e48:	000fffff 	.word	0x000fffff
 8004e4c:	7ff00000 	.word	0x7ff00000
 8004e50:	7fefffff 	.word	0x7fefffff
 8004e54:	3ff00000 	.word	0x3ff00000
 8004e58:	7fe00000 	.word	0x7fe00000
 8004e5c:	7c9fffff 	.word	0x7c9fffff
 8004e60:	3fe00000 	.word	0x3fe00000
 8004e64:	bff00000 	.word	0xbff00000
 8004e68:	9b05      	ldr	r3, [sp, #20]
 8004e6a:	b313      	cbz	r3, 8004eb2 <_strtod_l+0xb7a>
 8004e6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004e72:	d81e      	bhi.n	8004eb2 <_strtod_l+0xb7a>
 8004e74:	a326      	add	r3, pc, #152	; (adr r3, 8004f10 <_strtod_l+0xbd8>)
 8004e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7a:	4620      	mov	r0, r4
 8004e7c:	4629      	mov	r1, r5
 8004e7e:	f7fb fdb7 	bl	80009f0 <__aeabi_dcmple>
 8004e82:	b190      	cbz	r0, 8004eaa <_strtod_l+0xb72>
 8004e84:	4629      	mov	r1, r5
 8004e86:	4620      	mov	r0, r4
 8004e88:	f7fb fe0e 	bl	8000aa8 <__aeabi_d2uiz>
 8004e8c:	2801      	cmp	r0, #1
 8004e8e:	bf38      	it	cc
 8004e90:	2001      	movcc	r0, #1
 8004e92:	f7fb fab7 	bl	8000404 <__aeabi_ui2d>
 8004e96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e98:	4604      	mov	r4, r0
 8004e9a:	460d      	mov	r5, r1
 8004e9c:	b9d3      	cbnz	r3, 8004ed4 <_strtod_l+0xb9c>
 8004e9e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004ea2:	9012      	str	r0, [sp, #72]	; 0x48
 8004ea4:	9313      	str	r3, [sp, #76]	; 0x4c
 8004ea6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8004eaa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004eac:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004eb0:	1a9f      	subs	r7, r3, r2
 8004eb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004eb6:	f002 f91f 	bl	80070f8 <__ulp>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	4630      	mov	r0, r6
 8004ec0:	4639      	mov	r1, r7
 8004ec2:	f7fb fb19 	bl	80004f8 <__aeabi_dmul>
 8004ec6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004eca:	f7fb f95f 	bl	800018c <__adddf3>
 8004ece:	4680      	mov	r8, r0
 8004ed0:	4689      	mov	r9, r1
 8004ed2:	e77e      	b.n	8004dd2 <_strtod_l+0xa9a>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8004edc:	e7e3      	b.n	8004ea6 <_strtod_l+0xb6e>
 8004ede:	a30e      	add	r3, pc, #56	; (adr r3, 8004f18 <_strtod_l+0xbe0>)
 8004ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee4:	f7fb fd7a 	bl	80009dc <__aeabi_dcmplt>
 8004ee8:	e7a1      	b.n	8004e2e <_strtod_l+0xaf6>
 8004eea:	2300      	movs	r3, #0
 8004eec:	930c      	str	r3, [sp, #48]	; 0x30
 8004eee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ef0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004ef2:	6013      	str	r3, [r2, #0]
 8004ef4:	f7ff ba65 	b.w	80043c2 <_strtod_l+0x8a>
 8004ef8:	2b65      	cmp	r3, #101	; 0x65
 8004efa:	f43f ab5c 	beq.w	80045b6 <_strtod_l+0x27e>
 8004efe:	2b45      	cmp	r3, #69	; 0x45
 8004f00:	f43f ab59 	beq.w	80045b6 <_strtod_l+0x27e>
 8004f04:	2201      	movs	r2, #1
 8004f06:	f7ff bb8d 	b.w	8004624 <_strtod_l+0x2ec>
 8004f0a:	bf00      	nop
 8004f0c:	f3af 8000 	nop.w
 8004f10:	ffc00000 	.word	0xffc00000
 8004f14:	41dfffff 	.word	0x41dfffff
 8004f18:	94a03595 	.word	0x94a03595
 8004f1c:	3fcfffff 	.word	0x3fcfffff

08004f20 <_strtod_r>:
 8004f20:	4b01      	ldr	r3, [pc, #4]	; (8004f28 <_strtod_r+0x8>)
 8004f22:	f7ff ba09 	b.w	8004338 <_strtod_l>
 8004f26:	bf00      	nop
 8004f28:	20000078 	.word	0x20000078

08004f2c <_strtol_l.isra.0>:
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f32:	4686      	mov	lr, r0
 8004f34:	d001      	beq.n	8004f3a <_strtol_l.isra.0+0xe>
 8004f36:	2b24      	cmp	r3, #36	; 0x24
 8004f38:	d906      	bls.n	8004f48 <_strtol_l.isra.0+0x1c>
 8004f3a:	f7fe facf 	bl	80034dc <__errno>
 8004f3e:	2316      	movs	r3, #22
 8004f40:	6003      	str	r3, [r0, #0]
 8004f42:	2000      	movs	r0, #0
 8004f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f48:	468c      	mov	ip, r1
 8004f4a:	4e3a      	ldr	r6, [pc, #232]	; (8005034 <_strtol_l.isra.0+0x108>)
 8004f4c:	4660      	mov	r0, ip
 8004f4e:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8004f52:	5da5      	ldrb	r5, [r4, r6]
 8004f54:	f015 0508 	ands.w	r5, r5, #8
 8004f58:	d1f8      	bne.n	8004f4c <_strtol_l.isra.0+0x20>
 8004f5a:	2c2d      	cmp	r4, #45	; 0x2d
 8004f5c:	d133      	bne.n	8004fc6 <_strtol_l.isra.0+0x9a>
 8004f5e:	f04f 0801 	mov.w	r8, #1
 8004f62:	f89c 4000 	ldrb.w	r4, [ip]
 8004f66:	f100 0c02 	add.w	ip, r0, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d05d      	beq.n	800502a <_strtol_l.isra.0+0xfe>
 8004f6e:	2b10      	cmp	r3, #16
 8004f70:	d10c      	bne.n	8004f8c <_strtol_l.isra.0+0x60>
 8004f72:	2c30      	cmp	r4, #48	; 0x30
 8004f74:	d10a      	bne.n	8004f8c <_strtol_l.isra.0+0x60>
 8004f76:	f89c 0000 	ldrb.w	r0, [ip]
 8004f7a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004f7e:	2858      	cmp	r0, #88	; 0x58
 8004f80:	d14e      	bne.n	8005020 <_strtol_l.isra.0+0xf4>
 8004f82:	2310      	movs	r3, #16
 8004f84:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8004f88:	f10c 0c02 	add.w	ip, ip, #2
 8004f8c:	2500      	movs	r5, #0
 8004f8e:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8004f92:	3f01      	subs	r7, #1
 8004f94:	fbb7 f9f3 	udiv	r9, r7, r3
 8004f98:	4628      	mov	r0, r5
 8004f9a:	fb03 7a19 	mls	sl, r3, r9, r7
 8004f9e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8004fa2:	2e09      	cmp	r6, #9
 8004fa4:	d818      	bhi.n	8004fd8 <_strtol_l.isra.0+0xac>
 8004fa6:	4634      	mov	r4, r6
 8004fa8:	42a3      	cmp	r3, r4
 8004faa:	dd24      	ble.n	8004ff6 <_strtol_l.isra.0+0xca>
 8004fac:	2d00      	cmp	r5, #0
 8004fae:	db1f      	blt.n	8004ff0 <_strtol_l.isra.0+0xc4>
 8004fb0:	4581      	cmp	r9, r0
 8004fb2:	d31d      	bcc.n	8004ff0 <_strtol_l.isra.0+0xc4>
 8004fb4:	d101      	bne.n	8004fba <_strtol_l.isra.0+0x8e>
 8004fb6:	45a2      	cmp	sl, r4
 8004fb8:	db1a      	blt.n	8004ff0 <_strtol_l.isra.0+0xc4>
 8004fba:	2501      	movs	r5, #1
 8004fbc:	fb00 4003 	mla	r0, r0, r3, r4
 8004fc0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8004fc4:	e7eb      	b.n	8004f9e <_strtol_l.isra.0+0x72>
 8004fc6:	2c2b      	cmp	r4, #43	; 0x2b
 8004fc8:	bf08      	it	eq
 8004fca:	f89c 4000 	ldrbeq.w	r4, [ip]
 8004fce:	46a8      	mov	r8, r5
 8004fd0:	bf08      	it	eq
 8004fd2:	f100 0c02 	addeq.w	ip, r0, #2
 8004fd6:	e7c8      	b.n	8004f6a <_strtol_l.isra.0+0x3e>
 8004fd8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8004fdc:	2e19      	cmp	r6, #25
 8004fde:	d801      	bhi.n	8004fe4 <_strtol_l.isra.0+0xb8>
 8004fe0:	3c37      	subs	r4, #55	; 0x37
 8004fe2:	e7e1      	b.n	8004fa8 <_strtol_l.isra.0+0x7c>
 8004fe4:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8004fe8:	2e19      	cmp	r6, #25
 8004fea:	d804      	bhi.n	8004ff6 <_strtol_l.isra.0+0xca>
 8004fec:	3c57      	subs	r4, #87	; 0x57
 8004fee:	e7db      	b.n	8004fa8 <_strtol_l.isra.0+0x7c>
 8004ff0:	f04f 35ff 	mov.w	r5, #4294967295
 8004ff4:	e7e4      	b.n	8004fc0 <_strtol_l.isra.0+0x94>
 8004ff6:	2d00      	cmp	r5, #0
 8004ff8:	da08      	bge.n	800500c <_strtol_l.isra.0+0xe0>
 8004ffa:	2322      	movs	r3, #34	; 0x22
 8004ffc:	4638      	mov	r0, r7
 8004ffe:	f8ce 3000 	str.w	r3, [lr]
 8005002:	2a00      	cmp	r2, #0
 8005004:	d09e      	beq.n	8004f44 <_strtol_l.isra.0+0x18>
 8005006:	f10c 31ff 	add.w	r1, ip, #4294967295
 800500a:	e007      	b.n	800501c <_strtol_l.isra.0+0xf0>
 800500c:	f1b8 0f00 	cmp.w	r8, #0
 8005010:	d000      	beq.n	8005014 <_strtol_l.isra.0+0xe8>
 8005012:	4240      	negs	r0, r0
 8005014:	2a00      	cmp	r2, #0
 8005016:	d095      	beq.n	8004f44 <_strtol_l.isra.0+0x18>
 8005018:	2d00      	cmp	r5, #0
 800501a:	d1f4      	bne.n	8005006 <_strtol_l.isra.0+0xda>
 800501c:	6011      	str	r1, [r2, #0]
 800501e:	e791      	b.n	8004f44 <_strtol_l.isra.0+0x18>
 8005020:	2430      	movs	r4, #48	; 0x30
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1b2      	bne.n	8004f8c <_strtol_l.isra.0+0x60>
 8005026:	2308      	movs	r3, #8
 8005028:	e7b0      	b.n	8004f8c <_strtol_l.isra.0+0x60>
 800502a:	2c30      	cmp	r4, #48	; 0x30
 800502c:	d0a3      	beq.n	8004f76 <_strtol_l.isra.0+0x4a>
 800502e:	230a      	movs	r3, #10
 8005030:	e7ac      	b.n	8004f8c <_strtol_l.isra.0+0x60>
 8005032:	bf00      	nop
 8005034:	08008601 	.word	0x08008601

08005038 <_strtol_r>:
 8005038:	f7ff bf78 	b.w	8004f2c <_strtol_l.isra.0>

0800503c <__swbuf_r>:
 800503c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503e:	460e      	mov	r6, r1
 8005040:	4614      	mov	r4, r2
 8005042:	4605      	mov	r5, r0
 8005044:	b118      	cbz	r0, 800504e <__swbuf_r+0x12>
 8005046:	6983      	ldr	r3, [r0, #24]
 8005048:	b90b      	cbnz	r3, 800504e <__swbuf_r+0x12>
 800504a:	f001 f84d 	bl	80060e8 <__sinit>
 800504e:	4b21      	ldr	r3, [pc, #132]	; (80050d4 <__swbuf_r+0x98>)
 8005050:	429c      	cmp	r4, r3
 8005052:	d12b      	bne.n	80050ac <__swbuf_r+0x70>
 8005054:	686c      	ldr	r4, [r5, #4]
 8005056:	69a3      	ldr	r3, [r4, #24]
 8005058:	60a3      	str	r3, [r4, #8]
 800505a:	89a3      	ldrh	r3, [r4, #12]
 800505c:	071a      	lsls	r2, r3, #28
 800505e:	d52f      	bpl.n	80050c0 <__swbuf_r+0x84>
 8005060:	6923      	ldr	r3, [r4, #16]
 8005062:	b36b      	cbz	r3, 80050c0 <__swbuf_r+0x84>
 8005064:	6923      	ldr	r3, [r4, #16]
 8005066:	6820      	ldr	r0, [r4, #0]
 8005068:	b2f6      	uxtb	r6, r6
 800506a:	1ac0      	subs	r0, r0, r3
 800506c:	6963      	ldr	r3, [r4, #20]
 800506e:	4637      	mov	r7, r6
 8005070:	4283      	cmp	r3, r0
 8005072:	dc04      	bgt.n	800507e <__swbuf_r+0x42>
 8005074:	4621      	mov	r1, r4
 8005076:	4628      	mov	r0, r5
 8005078:	f000 ffa2 	bl	8005fc0 <_fflush_r>
 800507c:	bb30      	cbnz	r0, 80050cc <__swbuf_r+0x90>
 800507e:	68a3      	ldr	r3, [r4, #8]
 8005080:	3001      	adds	r0, #1
 8005082:	3b01      	subs	r3, #1
 8005084:	60a3      	str	r3, [r4, #8]
 8005086:	6823      	ldr	r3, [r4, #0]
 8005088:	1c5a      	adds	r2, r3, #1
 800508a:	6022      	str	r2, [r4, #0]
 800508c:	701e      	strb	r6, [r3, #0]
 800508e:	6963      	ldr	r3, [r4, #20]
 8005090:	4283      	cmp	r3, r0
 8005092:	d004      	beq.n	800509e <__swbuf_r+0x62>
 8005094:	89a3      	ldrh	r3, [r4, #12]
 8005096:	07db      	lsls	r3, r3, #31
 8005098:	d506      	bpl.n	80050a8 <__swbuf_r+0x6c>
 800509a:	2e0a      	cmp	r6, #10
 800509c:	d104      	bne.n	80050a8 <__swbuf_r+0x6c>
 800509e:	4621      	mov	r1, r4
 80050a0:	4628      	mov	r0, r5
 80050a2:	f000 ff8d 	bl	8005fc0 <_fflush_r>
 80050a6:	b988      	cbnz	r0, 80050cc <__swbuf_r+0x90>
 80050a8:	4638      	mov	r0, r7
 80050aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050ac:	4b0a      	ldr	r3, [pc, #40]	; (80050d8 <__swbuf_r+0x9c>)
 80050ae:	429c      	cmp	r4, r3
 80050b0:	d101      	bne.n	80050b6 <__swbuf_r+0x7a>
 80050b2:	68ac      	ldr	r4, [r5, #8]
 80050b4:	e7cf      	b.n	8005056 <__swbuf_r+0x1a>
 80050b6:	4b09      	ldr	r3, [pc, #36]	; (80050dc <__swbuf_r+0xa0>)
 80050b8:	429c      	cmp	r4, r3
 80050ba:	bf08      	it	eq
 80050bc:	68ec      	ldreq	r4, [r5, #12]
 80050be:	e7ca      	b.n	8005056 <__swbuf_r+0x1a>
 80050c0:	4621      	mov	r1, r4
 80050c2:	4628      	mov	r0, r5
 80050c4:	f000 f80c 	bl	80050e0 <__swsetup_r>
 80050c8:	2800      	cmp	r0, #0
 80050ca:	d0cb      	beq.n	8005064 <__swbuf_r+0x28>
 80050cc:	f04f 37ff 	mov.w	r7, #4294967295
 80050d0:	e7ea      	b.n	80050a8 <__swbuf_r+0x6c>
 80050d2:	bf00      	nop
 80050d4:	080087b8 	.word	0x080087b8
 80050d8:	080087d8 	.word	0x080087d8
 80050dc:	08008798 	.word	0x08008798

080050e0 <__swsetup_r>:
 80050e0:	4b32      	ldr	r3, [pc, #200]	; (80051ac <__swsetup_r+0xcc>)
 80050e2:	b570      	push	{r4, r5, r6, lr}
 80050e4:	681d      	ldr	r5, [r3, #0]
 80050e6:	4606      	mov	r6, r0
 80050e8:	460c      	mov	r4, r1
 80050ea:	b125      	cbz	r5, 80050f6 <__swsetup_r+0x16>
 80050ec:	69ab      	ldr	r3, [r5, #24]
 80050ee:	b913      	cbnz	r3, 80050f6 <__swsetup_r+0x16>
 80050f0:	4628      	mov	r0, r5
 80050f2:	f000 fff9 	bl	80060e8 <__sinit>
 80050f6:	4b2e      	ldr	r3, [pc, #184]	; (80051b0 <__swsetup_r+0xd0>)
 80050f8:	429c      	cmp	r4, r3
 80050fa:	d10f      	bne.n	800511c <__swsetup_r+0x3c>
 80050fc:	686c      	ldr	r4, [r5, #4]
 80050fe:	89a3      	ldrh	r3, [r4, #12]
 8005100:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005104:	0719      	lsls	r1, r3, #28
 8005106:	d42c      	bmi.n	8005162 <__swsetup_r+0x82>
 8005108:	06dd      	lsls	r5, r3, #27
 800510a:	d411      	bmi.n	8005130 <__swsetup_r+0x50>
 800510c:	2309      	movs	r3, #9
 800510e:	6033      	str	r3, [r6, #0]
 8005110:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005114:	f04f 30ff 	mov.w	r0, #4294967295
 8005118:	81a3      	strh	r3, [r4, #12]
 800511a:	e03e      	b.n	800519a <__swsetup_r+0xba>
 800511c:	4b25      	ldr	r3, [pc, #148]	; (80051b4 <__swsetup_r+0xd4>)
 800511e:	429c      	cmp	r4, r3
 8005120:	d101      	bne.n	8005126 <__swsetup_r+0x46>
 8005122:	68ac      	ldr	r4, [r5, #8]
 8005124:	e7eb      	b.n	80050fe <__swsetup_r+0x1e>
 8005126:	4b24      	ldr	r3, [pc, #144]	; (80051b8 <__swsetup_r+0xd8>)
 8005128:	429c      	cmp	r4, r3
 800512a:	bf08      	it	eq
 800512c:	68ec      	ldreq	r4, [r5, #12]
 800512e:	e7e6      	b.n	80050fe <__swsetup_r+0x1e>
 8005130:	0758      	lsls	r0, r3, #29
 8005132:	d512      	bpl.n	800515a <__swsetup_r+0x7a>
 8005134:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005136:	b141      	cbz	r1, 800514a <__swsetup_r+0x6a>
 8005138:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800513c:	4299      	cmp	r1, r3
 800513e:	d002      	beq.n	8005146 <__swsetup_r+0x66>
 8005140:	4630      	mov	r0, r6
 8005142:	f002 f92f 	bl	80073a4 <_free_r>
 8005146:	2300      	movs	r3, #0
 8005148:	6363      	str	r3, [r4, #52]	; 0x34
 800514a:	89a3      	ldrh	r3, [r4, #12]
 800514c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005150:	81a3      	strh	r3, [r4, #12]
 8005152:	2300      	movs	r3, #0
 8005154:	6063      	str	r3, [r4, #4]
 8005156:	6923      	ldr	r3, [r4, #16]
 8005158:	6023      	str	r3, [r4, #0]
 800515a:	89a3      	ldrh	r3, [r4, #12]
 800515c:	f043 0308 	orr.w	r3, r3, #8
 8005160:	81a3      	strh	r3, [r4, #12]
 8005162:	6923      	ldr	r3, [r4, #16]
 8005164:	b94b      	cbnz	r3, 800517a <__swsetup_r+0x9a>
 8005166:	89a3      	ldrh	r3, [r4, #12]
 8005168:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800516c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005170:	d003      	beq.n	800517a <__swsetup_r+0x9a>
 8005172:	4621      	mov	r1, r4
 8005174:	4630      	mov	r0, r6
 8005176:	f001 fbe7 	bl	8006948 <__smakebuf_r>
 800517a:	89a0      	ldrh	r0, [r4, #12]
 800517c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005180:	f010 0301 	ands.w	r3, r0, #1
 8005184:	d00a      	beq.n	800519c <__swsetup_r+0xbc>
 8005186:	2300      	movs	r3, #0
 8005188:	60a3      	str	r3, [r4, #8]
 800518a:	6963      	ldr	r3, [r4, #20]
 800518c:	425b      	negs	r3, r3
 800518e:	61a3      	str	r3, [r4, #24]
 8005190:	6923      	ldr	r3, [r4, #16]
 8005192:	b943      	cbnz	r3, 80051a6 <__swsetup_r+0xc6>
 8005194:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005198:	d1ba      	bne.n	8005110 <__swsetup_r+0x30>
 800519a:	bd70      	pop	{r4, r5, r6, pc}
 800519c:	0781      	lsls	r1, r0, #30
 800519e:	bf58      	it	pl
 80051a0:	6963      	ldrpl	r3, [r4, #20]
 80051a2:	60a3      	str	r3, [r4, #8]
 80051a4:	e7f4      	b.n	8005190 <__swsetup_r+0xb0>
 80051a6:	2000      	movs	r0, #0
 80051a8:	e7f7      	b.n	800519a <__swsetup_r+0xba>
 80051aa:	bf00      	nop
 80051ac:	20000010 	.word	0x20000010
 80051b0:	080087b8 	.word	0x080087b8
 80051b4:	080087d8 	.word	0x080087d8
 80051b8:	08008798 	.word	0x08008798

080051bc <quorem>:
 80051bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051c0:	6903      	ldr	r3, [r0, #16]
 80051c2:	690c      	ldr	r4, [r1, #16]
 80051c4:	4607      	mov	r7, r0
 80051c6:	42a3      	cmp	r3, r4
 80051c8:	f2c0 8083 	blt.w	80052d2 <quorem+0x116>
 80051cc:	3c01      	subs	r4, #1
 80051ce:	f100 0514 	add.w	r5, r0, #20
 80051d2:	f101 0814 	add.w	r8, r1, #20
 80051d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051da:	9301      	str	r3, [sp, #4]
 80051dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80051e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051e4:	3301      	adds	r3, #1
 80051e6:	429a      	cmp	r2, r3
 80051e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80051ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80051f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80051f4:	d332      	bcc.n	800525c <quorem+0xa0>
 80051f6:	f04f 0e00 	mov.w	lr, #0
 80051fa:	4640      	mov	r0, r8
 80051fc:	46ac      	mov	ip, r5
 80051fe:	46f2      	mov	sl, lr
 8005200:	f850 2b04 	ldr.w	r2, [r0], #4
 8005204:	b293      	uxth	r3, r2
 8005206:	fb06 e303 	mla	r3, r6, r3, lr
 800520a:	0c12      	lsrs	r2, r2, #16
 800520c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005210:	fb06 e202 	mla	r2, r6, r2, lr
 8005214:	b29b      	uxth	r3, r3
 8005216:	ebaa 0303 	sub.w	r3, sl, r3
 800521a:	f8dc a000 	ldr.w	sl, [ip]
 800521e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005222:	fa1f fa8a 	uxth.w	sl, sl
 8005226:	4453      	add	r3, sl
 8005228:	fa1f fa82 	uxth.w	sl, r2
 800522c:	f8dc 2000 	ldr.w	r2, [ip]
 8005230:	4581      	cmp	r9, r0
 8005232:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005236:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800523a:	b29b      	uxth	r3, r3
 800523c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005240:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005244:	f84c 3b04 	str.w	r3, [ip], #4
 8005248:	d2da      	bcs.n	8005200 <quorem+0x44>
 800524a:	f855 300b 	ldr.w	r3, [r5, fp]
 800524e:	b92b      	cbnz	r3, 800525c <quorem+0xa0>
 8005250:	9b01      	ldr	r3, [sp, #4]
 8005252:	3b04      	subs	r3, #4
 8005254:	429d      	cmp	r5, r3
 8005256:	461a      	mov	r2, r3
 8005258:	d32f      	bcc.n	80052ba <quorem+0xfe>
 800525a:	613c      	str	r4, [r7, #16]
 800525c:	4638      	mov	r0, r7
 800525e:	f001 fe9f 	bl	8006fa0 <__mcmp>
 8005262:	2800      	cmp	r0, #0
 8005264:	db25      	blt.n	80052b2 <quorem+0xf6>
 8005266:	4628      	mov	r0, r5
 8005268:	f04f 0c00 	mov.w	ip, #0
 800526c:	3601      	adds	r6, #1
 800526e:	f858 1b04 	ldr.w	r1, [r8], #4
 8005272:	f8d0 e000 	ldr.w	lr, [r0]
 8005276:	b28b      	uxth	r3, r1
 8005278:	ebac 0303 	sub.w	r3, ip, r3
 800527c:	fa1f f28e 	uxth.w	r2, lr
 8005280:	4413      	add	r3, r2
 8005282:	0c0a      	lsrs	r2, r1, #16
 8005284:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005288:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800528c:	b29b      	uxth	r3, r3
 800528e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005292:	45c1      	cmp	r9, r8
 8005294:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005298:	f840 3b04 	str.w	r3, [r0], #4
 800529c:	d2e7      	bcs.n	800526e <quorem+0xb2>
 800529e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80052a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80052a6:	b922      	cbnz	r2, 80052b2 <quorem+0xf6>
 80052a8:	3b04      	subs	r3, #4
 80052aa:	429d      	cmp	r5, r3
 80052ac:	461a      	mov	r2, r3
 80052ae:	d30a      	bcc.n	80052c6 <quorem+0x10a>
 80052b0:	613c      	str	r4, [r7, #16]
 80052b2:	4630      	mov	r0, r6
 80052b4:	b003      	add	sp, #12
 80052b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ba:	6812      	ldr	r2, [r2, #0]
 80052bc:	3b04      	subs	r3, #4
 80052be:	2a00      	cmp	r2, #0
 80052c0:	d1cb      	bne.n	800525a <quorem+0x9e>
 80052c2:	3c01      	subs	r4, #1
 80052c4:	e7c6      	b.n	8005254 <quorem+0x98>
 80052c6:	6812      	ldr	r2, [r2, #0]
 80052c8:	3b04      	subs	r3, #4
 80052ca:	2a00      	cmp	r2, #0
 80052cc:	d1f0      	bne.n	80052b0 <quorem+0xf4>
 80052ce:	3c01      	subs	r4, #1
 80052d0:	e7eb      	b.n	80052aa <quorem+0xee>
 80052d2:	2000      	movs	r0, #0
 80052d4:	e7ee      	b.n	80052b4 <quorem+0xf8>
	...

080052d8 <_dtoa_r>:
 80052d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052dc:	4616      	mov	r6, r2
 80052de:	461f      	mov	r7, r3
 80052e0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80052e2:	b099      	sub	sp, #100	; 0x64
 80052e4:	4605      	mov	r5, r0
 80052e6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80052ea:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80052ee:	b974      	cbnz	r4, 800530e <_dtoa_r+0x36>
 80052f0:	2010      	movs	r0, #16
 80052f2:	f001 fb69 	bl	80069c8 <malloc>
 80052f6:	4602      	mov	r2, r0
 80052f8:	6268      	str	r0, [r5, #36]	; 0x24
 80052fa:	b920      	cbnz	r0, 8005306 <_dtoa_r+0x2e>
 80052fc:	21ea      	movs	r1, #234	; 0xea
 80052fe:	4bae      	ldr	r3, [pc, #696]	; (80055b8 <_dtoa_r+0x2e0>)
 8005300:	48ae      	ldr	r0, [pc, #696]	; (80055bc <_dtoa_r+0x2e4>)
 8005302:	f002 fadb 	bl	80078bc <__assert_func>
 8005306:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800530a:	6004      	str	r4, [r0, #0]
 800530c:	60c4      	str	r4, [r0, #12]
 800530e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005310:	6819      	ldr	r1, [r3, #0]
 8005312:	b151      	cbz	r1, 800532a <_dtoa_r+0x52>
 8005314:	685a      	ldr	r2, [r3, #4]
 8005316:	2301      	movs	r3, #1
 8005318:	4093      	lsls	r3, r2
 800531a:	604a      	str	r2, [r1, #4]
 800531c:	608b      	str	r3, [r1, #8]
 800531e:	4628      	mov	r0, r5
 8005320:	f001 fbba 	bl	8006a98 <_Bfree>
 8005324:	2200      	movs	r2, #0
 8005326:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	1e3b      	subs	r3, r7, #0
 800532c:	bfaf      	iteee	ge
 800532e:	2300      	movge	r3, #0
 8005330:	2201      	movlt	r2, #1
 8005332:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005336:	9305      	strlt	r3, [sp, #20]
 8005338:	bfa8      	it	ge
 800533a:	f8c8 3000 	strge.w	r3, [r8]
 800533e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005342:	4b9f      	ldr	r3, [pc, #636]	; (80055c0 <_dtoa_r+0x2e8>)
 8005344:	bfb8      	it	lt
 8005346:	f8c8 2000 	strlt.w	r2, [r8]
 800534a:	ea33 0309 	bics.w	r3, r3, r9
 800534e:	d119      	bne.n	8005384 <_dtoa_r+0xac>
 8005350:	f242 730f 	movw	r3, #9999	; 0x270f
 8005354:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005356:	6013      	str	r3, [r2, #0]
 8005358:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800535c:	4333      	orrs	r3, r6
 800535e:	f000 8580 	beq.w	8005e62 <_dtoa_r+0xb8a>
 8005362:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005364:	b953      	cbnz	r3, 800537c <_dtoa_r+0xa4>
 8005366:	4b97      	ldr	r3, [pc, #604]	; (80055c4 <_dtoa_r+0x2ec>)
 8005368:	e022      	b.n	80053b0 <_dtoa_r+0xd8>
 800536a:	4b97      	ldr	r3, [pc, #604]	; (80055c8 <_dtoa_r+0x2f0>)
 800536c:	9308      	str	r3, [sp, #32]
 800536e:	3308      	adds	r3, #8
 8005370:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005372:	6013      	str	r3, [r2, #0]
 8005374:	9808      	ldr	r0, [sp, #32]
 8005376:	b019      	add	sp, #100	; 0x64
 8005378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800537c:	4b91      	ldr	r3, [pc, #580]	; (80055c4 <_dtoa_r+0x2ec>)
 800537e:	9308      	str	r3, [sp, #32]
 8005380:	3303      	adds	r3, #3
 8005382:	e7f5      	b.n	8005370 <_dtoa_r+0x98>
 8005384:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005388:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800538c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005390:	2200      	movs	r2, #0
 8005392:	2300      	movs	r3, #0
 8005394:	f7fb fb18 	bl	80009c8 <__aeabi_dcmpeq>
 8005398:	4680      	mov	r8, r0
 800539a:	b158      	cbz	r0, 80053b4 <_dtoa_r+0xdc>
 800539c:	2301      	movs	r3, #1
 800539e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80053a0:	6013      	str	r3, [r2, #0]
 80053a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f000 8559 	beq.w	8005e5c <_dtoa_r+0xb84>
 80053aa:	4888      	ldr	r0, [pc, #544]	; (80055cc <_dtoa_r+0x2f4>)
 80053ac:	6018      	str	r0, [r3, #0]
 80053ae:	1e43      	subs	r3, r0, #1
 80053b0:	9308      	str	r3, [sp, #32]
 80053b2:	e7df      	b.n	8005374 <_dtoa_r+0x9c>
 80053b4:	ab16      	add	r3, sp, #88	; 0x58
 80053b6:	9301      	str	r3, [sp, #4]
 80053b8:	ab17      	add	r3, sp, #92	; 0x5c
 80053ba:	9300      	str	r3, [sp, #0]
 80053bc:	4628      	mov	r0, r5
 80053be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80053c2:	f001 ff13 	bl	80071ec <__d2b>
 80053c6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80053ca:	4682      	mov	sl, r0
 80053cc:	2c00      	cmp	r4, #0
 80053ce:	d07e      	beq.n	80054ce <_dtoa_r+0x1f6>
 80053d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80053d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053d6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80053da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053de:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80053e2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80053e6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80053ea:	2200      	movs	r2, #0
 80053ec:	4b78      	ldr	r3, [pc, #480]	; (80055d0 <_dtoa_r+0x2f8>)
 80053ee:	f7fa fecb 	bl	8000188 <__aeabi_dsub>
 80053f2:	a36b      	add	r3, pc, #428	; (adr r3, 80055a0 <_dtoa_r+0x2c8>)
 80053f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f8:	f7fb f87e 	bl	80004f8 <__aeabi_dmul>
 80053fc:	a36a      	add	r3, pc, #424	; (adr r3, 80055a8 <_dtoa_r+0x2d0>)
 80053fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005402:	f7fa fec3 	bl	800018c <__adddf3>
 8005406:	4606      	mov	r6, r0
 8005408:	4620      	mov	r0, r4
 800540a:	460f      	mov	r7, r1
 800540c:	f7fb f80a 	bl	8000424 <__aeabi_i2d>
 8005410:	a367      	add	r3, pc, #412	; (adr r3, 80055b0 <_dtoa_r+0x2d8>)
 8005412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005416:	f7fb f86f 	bl	80004f8 <__aeabi_dmul>
 800541a:	4602      	mov	r2, r0
 800541c:	460b      	mov	r3, r1
 800541e:	4630      	mov	r0, r6
 8005420:	4639      	mov	r1, r7
 8005422:	f7fa feb3 	bl	800018c <__adddf3>
 8005426:	4606      	mov	r6, r0
 8005428:	460f      	mov	r7, r1
 800542a:	f7fb fb15 	bl	8000a58 <__aeabi_d2iz>
 800542e:	2200      	movs	r2, #0
 8005430:	4681      	mov	r9, r0
 8005432:	2300      	movs	r3, #0
 8005434:	4630      	mov	r0, r6
 8005436:	4639      	mov	r1, r7
 8005438:	f7fb fad0 	bl	80009dc <__aeabi_dcmplt>
 800543c:	b148      	cbz	r0, 8005452 <_dtoa_r+0x17a>
 800543e:	4648      	mov	r0, r9
 8005440:	f7fa fff0 	bl	8000424 <__aeabi_i2d>
 8005444:	4632      	mov	r2, r6
 8005446:	463b      	mov	r3, r7
 8005448:	f7fb fabe 	bl	80009c8 <__aeabi_dcmpeq>
 800544c:	b908      	cbnz	r0, 8005452 <_dtoa_r+0x17a>
 800544e:	f109 39ff 	add.w	r9, r9, #4294967295
 8005452:	f1b9 0f16 	cmp.w	r9, #22
 8005456:	d857      	bhi.n	8005508 <_dtoa_r+0x230>
 8005458:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800545c:	4b5d      	ldr	r3, [pc, #372]	; (80055d4 <_dtoa_r+0x2fc>)
 800545e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005466:	f7fb fab9 	bl	80009dc <__aeabi_dcmplt>
 800546a:	2800      	cmp	r0, #0
 800546c:	d04e      	beq.n	800550c <_dtoa_r+0x234>
 800546e:	2300      	movs	r3, #0
 8005470:	f109 39ff 	add.w	r9, r9, #4294967295
 8005474:	930f      	str	r3, [sp, #60]	; 0x3c
 8005476:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005478:	1b1c      	subs	r4, r3, r4
 800547a:	1e63      	subs	r3, r4, #1
 800547c:	9309      	str	r3, [sp, #36]	; 0x24
 800547e:	bf49      	itett	mi
 8005480:	f1c4 0301 	rsbmi	r3, r4, #1
 8005484:	2300      	movpl	r3, #0
 8005486:	9306      	strmi	r3, [sp, #24]
 8005488:	2300      	movmi	r3, #0
 800548a:	bf54      	ite	pl
 800548c:	9306      	strpl	r3, [sp, #24]
 800548e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005490:	f1b9 0f00 	cmp.w	r9, #0
 8005494:	db3c      	blt.n	8005510 <_dtoa_r+0x238>
 8005496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005498:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800549c:	444b      	add	r3, r9
 800549e:	9309      	str	r3, [sp, #36]	; 0x24
 80054a0:	2300      	movs	r3, #0
 80054a2:	930a      	str	r3, [sp, #40]	; 0x28
 80054a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054a6:	2b09      	cmp	r3, #9
 80054a8:	d86c      	bhi.n	8005584 <_dtoa_r+0x2ac>
 80054aa:	2b05      	cmp	r3, #5
 80054ac:	bfc4      	itt	gt
 80054ae:	3b04      	subgt	r3, #4
 80054b0:	9322      	strgt	r3, [sp, #136]	; 0x88
 80054b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054b4:	bfc8      	it	gt
 80054b6:	2400      	movgt	r4, #0
 80054b8:	f1a3 0302 	sub.w	r3, r3, #2
 80054bc:	bfd8      	it	le
 80054be:	2401      	movle	r4, #1
 80054c0:	2b03      	cmp	r3, #3
 80054c2:	f200 808b 	bhi.w	80055dc <_dtoa_r+0x304>
 80054c6:	e8df f003 	tbb	[pc, r3]
 80054ca:	4f2d      	.short	0x4f2d
 80054cc:	5b4d      	.short	0x5b4d
 80054ce:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80054d2:	441c      	add	r4, r3
 80054d4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80054d8:	2b20      	cmp	r3, #32
 80054da:	bfc3      	ittte	gt
 80054dc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80054e0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80054e4:	fa09 f303 	lslgt.w	r3, r9, r3
 80054e8:	f1c3 0320 	rsble	r3, r3, #32
 80054ec:	bfc6      	itte	gt
 80054ee:	fa26 f000 	lsrgt.w	r0, r6, r0
 80054f2:	4318      	orrgt	r0, r3
 80054f4:	fa06 f003 	lslle.w	r0, r6, r3
 80054f8:	f7fa ff84 	bl	8000404 <__aeabi_ui2d>
 80054fc:	2301      	movs	r3, #1
 80054fe:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005502:	3c01      	subs	r4, #1
 8005504:	9313      	str	r3, [sp, #76]	; 0x4c
 8005506:	e770      	b.n	80053ea <_dtoa_r+0x112>
 8005508:	2301      	movs	r3, #1
 800550a:	e7b3      	b.n	8005474 <_dtoa_r+0x19c>
 800550c:	900f      	str	r0, [sp, #60]	; 0x3c
 800550e:	e7b2      	b.n	8005476 <_dtoa_r+0x19e>
 8005510:	9b06      	ldr	r3, [sp, #24]
 8005512:	eba3 0309 	sub.w	r3, r3, r9
 8005516:	9306      	str	r3, [sp, #24]
 8005518:	f1c9 0300 	rsb	r3, r9, #0
 800551c:	930a      	str	r3, [sp, #40]	; 0x28
 800551e:	2300      	movs	r3, #0
 8005520:	930e      	str	r3, [sp, #56]	; 0x38
 8005522:	e7bf      	b.n	80054a4 <_dtoa_r+0x1cc>
 8005524:	2300      	movs	r3, #0
 8005526:	930b      	str	r3, [sp, #44]	; 0x2c
 8005528:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800552a:	2b00      	cmp	r3, #0
 800552c:	dc59      	bgt.n	80055e2 <_dtoa_r+0x30a>
 800552e:	f04f 0b01 	mov.w	fp, #1
 8005532:	465b      	mov	r3, fp
 8005534:	f8cd b008 	str.w	fp, [sp, #8]
 8005538:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800553c:	2200      	movs	r2, #0
 800553e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005540:	6042      	str	r2, [r0, #4]
 8005542:	2204      	movs	r2, #4
 8005544:	f102 0614 	add.w	r6, r2, #20
 8005548:	429e      	cmp	r6, r3
 800554a:	6841      	ldr	r1, [r0, #4]
 800554c:	d94f      	bls.n	80055ee <_dtoa_r+0x316>
 800554e:	4628      	mov	r0, r5
 8005550:	f001 fa62 	bl	8006a18 <_Balloc>
 8005554:	9008      	str	r0, [sp, #32]
 8005556:	2800      	cmp	r0, #0
 8005558:	d14d      	bne.n	80055f6 <_dtoa_r+0x31e>
 800555a:	4602      	mov	r2, r0
 800555c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005560:	4b1d      	ldr	r3, [pc, #116]	; (80055d8 <_dtoa_r+0x300>)
 8005562:	e6cd      	b.n	8005300 <_dtoa_r+0x28>
 8005564:	2301      	movs	r3, #1
 8005566:	e7de      	b.n	8005526 <_dtoa_r+0x24e>
 8005568:	2300      	movs	r3, #0
 800556a:	930b      	str	r3, [sp, #44]	; 0x2c
 800556c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800556e:	eb09 0b03 	add.w	fp, r9, r3
 8005572:	f10b 0301 	add.w	r3, fp, #1
 8005576:	2b01      	cmp	r3, #1
 8005578:	9302      	str	r3, [sp, #8]
 800557a:	bfb8      	it	lt
 800557c:	2301      	movlt	r3, #1
 800557e:	e7dd      	b.n	800553c <_dtoa_r+0x264>
 8005580:	2301      	movs	r3, #1
 8005582:	e7f2      	b.n	800556a <_dtoa_r+0x292>
 8005584:	2401      	movs	r4, #1
 8005586:	2300      	movs	r3, #0
 8005588:	940b      	str	r4, [sp, #44]	; 0x2c
 800558a:	9322      	str	r3, [sp, #136]	; 0x88
 800558c:	f04f 3bff 	mov.w	fp, #4294967295
 8005590:	2200      	movs	r2, #0
 8005592:	2312      	movs	r3, #18
 8005594:	f8cd b008 	str.w	fp, [sp, #8]
 8005598:	9223      	str	r2, [sp, #140]	; 0x8c
 800559a:	e7cf      	b.n	800553c <_dtoa_r+0x264>
 800559c:	f3af 8000 	nop.w
 80055a0:	636f4361 	.word	0x636f4361
 80055a4:	3fd287a7 	.word	0x3fd287a7
 80055a8:	8b60c8b3 	.word	0x8b60c8b3
 80055ac:	3fc68a28 	.word	0x3fc68a28
 80055b0:	509f79fb 	.word	0x509f79fb
 80055b4:	3fd34413 	.word	0x3fd34413
 80055b8:	0800870e 	.word	0x0800870e
 80055bc:	08008725 	.word	0x08008725
 80055c0:	7ff00000 	.word	0x7ff00000
 80055c4:	0800870a 	.word	0x0800870a
 80055c8:	08008701 	.word	0x08008701
 80055cc:	08008585 	.word	0x08008585
 80055d0:	3ff80000 	.word	0x3ff80000
 80055d4:	08008900 	.word	0x08008900
 80055d8:	08008784 	.word	0x08008784
 80055dc:	2301      	movs	r3, #1
 80055de:	930b      	str	r3, [sp, #44]	; 0x2c
 80055e0:	e7d4      	b.n	800558c <_dtoa_r+0x2b4>
 80055e2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80055e6:	465b      	mov	r3, fp
 80055e8:	f8cd b008 	str.w	fp, [sp, #8]
 80055ec:	e7a6      	b.n	800553c <_dtoa_r+0x264>
 80055ee:	3101      	adds	r1, #1
 80055f0:	6041      	str	r1, [r0, #4]
 80055f2:	0052      	lsls	r2, r2, #1
 80055f4:	e7a6      	b.n	8005544 <_dtoa_r+0x26c>
 80055f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80055f8:	9a08      	ldr	r2, [sp, #32]
 80055fa:	601a      	str	r2, [r3, #0]
 80055fc:	9b02      	ldr	r3, [sp, #8]
 80055fe:	2b0e      	cmp	r3, #14
 8005600:	f200 80a8 	bhi.w	8005754 <_dtoa_r+0x47c>
 8005604:	2c00      	cmp	r4, #0
 8005606:	f000 80a5 	beq.w	8005754 <_dtoa_r+0x47c>
 800560a:	f1b9 0f00 	cmp.w	r9, #0
 800560e:	dd34      	ble.n	800567a <_dtoa_r+0x3a2>
 8005610:	4a9a      	ldr	r2, [pc, #616]	; (800587c <_dtoa_r+0x5a4>)
 8005612:	f009 030f 	and.w	r3, r9, #15
 8005616:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800561a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800561e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005622:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005626:	ea4f 1429 	mov.w	r4, r9, asr #4
 800562a:	d016      	beq.n	800565a <_dtoa_r+0x382>
 800562c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005630:	4b93      	ldr	r3, [pc, #588]	; (8005880 <_dtoa_r+0x5a8>)
 8005632:	2703      	movs	r7, #3
 8005634:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005638:	f7fb f888 	bl	800074c <__aeabi_ddiv>
 800563c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005640:	f004 040f 	and.w	r4, r4, #15
 8005644:	4e8e      	ldr	r6, [pc, #568]	; (8005880 <_dtoa_r+0x5a8>)
 8005646:	b954      	cbnz	r4, 800565e <_dtoa_r+0x386>
 8005648:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800564c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005650:	f7fb f87c 	bl	800074c <__aeabi_ddiv>
 8005654:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005658:	e029      	b.n	80056ae <_dtoa_r+0x3d6>
 800565a:	2702      	movs	r7, #2
 800565c:	e7f2      	b.n	8005644 <_dtoa_r+0x36c>
 800565e:	07e1      	lsls	r1, r4, #31
 8005660:	d508      	bpl.n	8005674 <_dtoa_r+0x39c>
 8005662:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005666:	e9d6 2300 	ldrd	r2, r3, [r6]
 800566a:	f7fa ff45 	bl	80004f8 <__aeabi_dmul>
 800566e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005672:	3701      	adds	r7, #1
 8005674:	1064      	asrs	r4, r4, #1
 8005676:	3608      	adds	r6, #8
 8005678:	e7e5      	b.n	8005646 <_dtoa_r+0x36e>
 800567a:	f000 80a5 	beq.w	80057c8 <_dtoa_r+0x4f0>
 800567e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005682:	f1c9 0400 	rsb	r4, r9, #0
 8005686:	4b7d      	ldr	r3, [pc, #500]	; (800587c <_dtoa_r+0x5a4>)
 8005688:	f004 020f 	and.w	r2, r4, #15
 800568c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005694:	f7fa ff30 	bl	80004f8 <__aeabi_dmul>
 8005698:	2702      	movs	r7, #2
 800569a:	2300      	movs	r3, #0
 800569c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056a0:	4e77      	ldr	r6, [pc, #476]	; (8005880 <_dtoa_r+0x5a8>)
 80056a2:	1124      	asrs	r4, r4, #4
 80056a4:	2c00      	cmp	r4, #0
 80056a6:	f040 8084 	bne.w	80057b2 <_dtoa_r+0x4da>
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1d2      	bne.n	8005654 <_dtoa_r+0x37c>
 80056ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f000 808b 	beq.w	80057cc <_dtoa_r+0x4f4>
 80056b6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80056ba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80056be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80056c2:	2200      	movs	r2, #0
 80056c4:	4b6f      	ldr	r3, [pc, #444]	; (8005884 <_dtoa_r+0x5ac>)
 80056c6:	f7fb f989 	bl	80009dc <__aeabi_dcmplt>
 80056ca:	2800      	cmp	r0, #0
 80056cc:	d07e      	beq.n	80057cc <_dtoa_r+0x4f4>
 80056ce:	9b02      	ldr	r3, [sp, #8]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d07b      	beq.n	80057cc <_dtoa_r+0x4f4>
 80056d4:	f1bb 0f00 	cmp.w	fp, #0
 80056d8:	dd38      	ble.n	800574c <_dtoa_r+0x474>
 80056da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80056de:	2200      	movs	r2, #0
 80056e0:	4b69      	ldr	r3, [pc, #420]	; (8005888 <_dtoa_r+0x5b0>)
 80056e2:	f7fa ff09 	bl	80004f8 <__aeabi_dmul>
 80056e6:	465c      	mov	r4, fp
 80056e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056ec:	f109 38ff 	add.w	r8, r9, #4294967295
 80056f0:	3701      	adds	r7, #1
 80056f2:	4638      	mov	r0, r7
 80056f4:	f7fa fe96 	bl	8000424 <__aeabi_i2d>
 80056f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056fc:	f7fa fefc 	bl	80004f8 <__aeabi_dmul>
 8005700:	2200      	movs	r2, #0
 8005702:	4b62      	ldr	r3, [pc, #392]	; (800588c <_dtoa_r+0x5b4>)
 8005704:	f7fa fd42 	bl	800018c <__adddf3>
 8005708:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800570c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005710:	9611      	str	r6, [sp, #68]	; 0x44
 8005712:	2c00      	cmp	r4, #0
 8005714:	d15d      	bne.n	80057d2 <_dtoa_r+0x4fa>
 8005716:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800571a:	2200      	movs	r2, #0
 800571c:	4b5c      	ldr	r3, [pc, #368]	; (8005890 <_dtoa_r+0x5b8>)
 800571e:	f7fa fd33 	bl	8000188 <__aeabi_dsub>
 8005722:	4602      	mov	r2, r0
 8005724:	460b      	mov	r3, r1
 8005726:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800572a:	4633      	mov	r3, r6
 800572c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800572e:	f7fb f973 	bl	8000a18 <__aeabi_dcmpgt>
 8005732:	2800      	cmp	r0, #0
 8005734:	f040 829e 	bne.w	8005c74 <_dtoa_r+0x99c>
 8005738:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800573c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800573e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005742:	f7fb f94b 	bl	80009dc <__aeabi_dcmplt>
 8005746:	2800      	cmp	r0, #0
 8005748:	f040 8292 	bne.w	8005c70 <_dtoa_r+0x998>
 800574c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005750:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005754:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005756:	2b00      	cmp	r3, #0
 8005758:	f2c0 8153 	blt.w	8005a02 <_dtoa_r+0x72a>
 800575c:	f1b9 0f0e 	cmp.w	r9, #14
 8005760:	f300 814f 	bgt.w	8005a02 <_dtoa_r+0x72a>
 8005764:	4b45      	ldr	r3, [pc, #276]	; (800587c <_dtoa_r+0x5a4>)
 8005766:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800576a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800576e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005772:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005774:	2b00      	cmp	r3, #0
 8005776:	f280 80db 	bge.w	8005930 <_dtoa_r+0x658>
 800577a:	9b02      	ldr	r3, [sp, #8]
 800577c:	2b00      	cmp	r3, #0
 800577e:	f300 80d7 	bgt.w	8005930 <_dtoa_r+0x658>
 8005782:	f040 8274 	bne.w	8005c6e <_dtoa_r+0x996>
 8005786:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800578a:	2200      	movs	r2, #0
 800578c:	4b40      	ldr	r3, [pc, #256]	; (8005890 <_dtoa_r+0x5b8>)
 800578e:	f7fa feb3 	bl	80004f8 <__aeabi_dmul>
 8005792:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005796:	f7fb f935 	bl	8000a04 <__aeabi_dcmpge>
 800579a:	9c02      	ldr	r4, [sp, #8]
 800579c:	4626      	mov	r6, r4
 800579e:	2800      	cmp	r0, #0
 80057a0:	f040 824a 	bne.w	8005c38 <_dtoa_r+0x960>
 80057a4:	2331      	movs	r3, #49	; 0x31
 80057a6:	9f08      	ldr	r7, [sp, #32]
 80057a8:	f109 0901 	add.w	r9, r9, #1
 80057ac:	f807 3b01 	strb.w	r3, [r7], #1
 80057b0:	e246      	b.n	8005c40 <_dtoa_r+0x968>
 80057b2:	07e2      	lsls	r2, r4, #31
 80057b4:	d505      	bpl.n	80057c2 <_dtoa_r+0x4ea>
 80057b6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80057ba:	f7fa fe9d 	bl	80004f8 <__aeabi_dmul>
 80057be:	2301      	movs	r3, #1
 80057c0:	3701      	adds	r7, #1
 80057c2:	1064      	asrs	r4, r4, #1
 80057c4:	3608      	adds	r6, #8
 80057c6:	e76d      	b.n	80056a4 <_dtoa_r+0x3cc>
 80057c8:	2702      	movs	r7, #2
 80057ca:	e770      	b.n	80056ae <_dtoa_r+0x3d6>
 80057cc:	46c8      	mov	r8, r9
 80057ce:	9c02      	ldr	r4, [sp, #8]
 80057d0:	e78f      	b.n	80056f2 <_dtoa_r+0x41a>
 80057d2:	9908      	ldr	r1, [sp, #32]
 80057d4:	4b29      	ldr	r3, [pc, #164]	; (800587c <_dtoa_r+0x5a4>)
 80057d6:	4421      	add	r1, r4
 80057d8:	9112      	str	r1, [sp, #72]	; 0x48
 80057da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80057dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80057e0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80057e4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80057e8:	2900      	cmp	r1, #0
 80057ea:	d055      	beq.n	8005898 <_dtoa_r+0x5c0>
 80057ec:	2000      	movs	r0, #0
 80057ee:	4929      	ldr	r1, [pc, #164]	; (8005894 <_dtoa_r+0x5bc>)
 80057f0:	f7fa ffac 	bl	800074c <__aeabi_ddiv>
 80057f4:	463b      	mov	r3, r7
 80057f6:	4632      	mov	r2, r6
 80057f8:	f7fa fcc6 	bl	8000188 <__aeabi_dsub>
 80057fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005800:	9f08      	ldr	r7, [sp, #32]
 8005802:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005806:	f7fb f927 	bl	8000a58 <__aeabi_d2iz>
 800580a:	4604      	mov	r4, r0
 800580c:	f7fa fe0a 	bl	8000424 <__aeabi_i2d>
 8005810:	4602      	mov	r2, r0
 8005812:	460b      	mov	r3, r1
 8005814:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005818:	f7fa fcb6 	bl	8000188 <__aeabi_dsub>
 800581c:	4602      	mov	r2, r0
 800581e:	460b      	mov	r3, r1
 8005820:	3430      	adds	r4, #48	; 0x30
 8005822:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005826:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800582a:	f807 4b01 	strb.w	r4, [r7], #1
 800582e:	f7fb f8d5 	bl	80009dc <__aeabi_dcmplt>
 8005832:	2800      	cmp	r0, #0
 8005834:	d174      	bne.n	8005920 <_dtoa_r+0x648>
 8005836:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800583a:	2000      	movs	r0, #0
 800583c:	4911      	ldr	r1, [pc, #68]	; (8005884 <_dtoa_r+0x5ac>)
 800583e:	f7fa fca3 	bl	8000188 <__aeabi_dsub>
 8005842:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005846:	f7fb f8c9 	bl	80009dc <__aeabi_dcmplt>
 800584a:	2800      	cmp	r0, #0
 800584c:	f040 80b6 	bne.w	80059bc <_dtoa_r+0x6e4>
 8005850:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005852:	429f      	cmp	r7, r3
 8005854:	f43f af7a 	beq.w	800574c <_dtoa_r+0x474>
 8005858:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800585c:	2200      	movs	r2, #0
 800585e:	4b0a      	ldr	r3, [pc, #40]	; (8005888 <_dtoa_r+0x5b0>)
 8005860:	f7fa fe4a 	bl	80004f8 <__aeabi_dmul>
 8005864:	2200      	movs	r2, #0
 8005866:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800586a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800586e:	4b06      	ldr	r3, [pc, #24]	; (8005888 <_dtoa_r+0x5b0>)
 8005870:	f7fa fe42 	bl	80004f8 <__aeabi_dmul>
 8005874:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005878:	e7c3      	b.n	8005802 <_dtoa_r+0x52a>
 800587a:	bf00      	nop
 800587c:	08008900 	.word	0x08008900
 8005880:	080088d8 	.word	0x080088d8
 8005884:	3ff00000 	.word	0x3ff00000
 8005888:	40240000 	.word	0x40240000
 800588c:	401c0000 	.word	0x401c0000
 8005890:	40140000 	.word	0x40140000
 8005894:	3fe00000 	.word	0x3fe00000
 8005898:	4630      	mov	r0, r6
 800589a:	4639      	mov	r1, r7
 800589c:	f7fa fe2c 	bl	80004f8 <__aeabi_dmul>
 80058a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80058a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80058a6:	9c08      	ldr	r4, [sp, #32]
 80058a8:	9314      	str	r3, [sp, #80]	; 0x50
 80058aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058ae:	f7fb f8d3 	bl	8000a58 <__aeabi_d2iz>
 80058b2:	9015      	str	r0, [sp, #84]	; 0x54
 80058b4:	f7fa fdb6 	bl	8000424 <__aeabi_i2d>
 80058b8:	4602      	mov	r2, r0
 80058ba:	460b      	mov	r3, r1
 80058bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058c0:	f7fa fc62 	bl	8000188 <__aeabi_dsub>
 80058c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80058c6:	4606      	mov	r6, r0
 80058c8:	3330      	adds	r3, #48	; 0x30
 80058ca:	f804 3b01 	strb.w	r3, [r4], #1
 80058ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80058d0:	460f      	mov	r7, r1
 80058d2:	429c      	cmp	r4, r3
 80058d4:	f04f 0200 	mov.w	r2, #0
 80058d8:	d124      	bne.n	8005924 <_dtoa_r+0x64c>
 80058da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80058de:	4bb3      	ldr	r3, [pc, #716]	; (8005bac <_dtoa_r+0x8d4>)
 80058e0:	f7fa fc54 	bl	800018c <__adddf3>
 80058e4:	4602      	mov	r2, r0
 80058e6:	460b      	mov	r3, r1
 80058e8:	4630      	mov	r0, r6
 80058ea:	4639      	mov	r1, r7
 80058ec:	f7fb f894 	bl	8000a18 <__aeabi_dcmpgt>
 80058f0:	2800      	cmp	r0, #0
 80058f2:	d162      	bne.n	80059ba <_dtoa_r+0x6e2>
 80058f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80058f8:	2000      	movs	r0, #0
 80058fa:	49ac      	ldr	r1, [pc, #688]	; (8005bac <_dtoa_r+0x8d4>)
 80058fc:	f7fa fc44 	bl	8000188 <__aeabi_dsub>
 8005900:	4602      	mov	r2, r0
 8005902:	460b      	mov	r3, r1
 8005904:	4630      	mov	r0, r6
 8005906:	4639      	mov	r1, r7
 8005908:	f7fb f868 	bl	80009dc <__aeabi_dcmplt>
 800590c:	2800      	cmp	r0, #0
 800590e:	f43f af1d 	beq.w	800574c <_dtoa_r+0x474>
 8005912:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005914:	1e7b      	subs	r3, r7, #1
 8005916:	9314      	str	r3, [sp, #80]	; 0x50
 8005918:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800591c:	2b30      	cmp	r3, #48	; 0x30
 800591e:	d0f8      	beq.n	8005912 <_dtoa_r+0x63a>
 8005920:	46c1      	mov	r9, r8
 8005922:	e03a      	b.n	800599a <_dtoa_r+0x6c2>
 8005924:	4ba2      	ldr	r3, [pc, #648]	; (8005bb0 <_dtoa_r+0x8d8>)
 8005926:	f7fa fde7 	bl	80004f8 <__aeabi_dmul>
 800592a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800592e:	e7bc      	b.n	80058aa <_dtoa_r+0x5d2>
 8005930:	9f08      	ldr	r7, [sp, #32]
 8005932:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005936:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800593a:	f7fa ff07 	bl	800074c <__aeabi_ddiv>
 800593e:	f7fb f88b 	bl	8000a58 <__aeabi_d2iz>
 8005942:	4604      	mov	r4, r0
 8005944:	f7fa fd6e 	bl	8000424 <__aeabi_i2d>
 8005948:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800594c:	f7fa fdd4 	bl	80004f8 <__aeabi_dmul>
 8005950:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005954:	460b      	mov	r3, r1
 8005956:	4602      	mov	r2, r0
 8005958:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800595c:	f7fa fc14 	bl	8000188 <__aeabi_dsub>
 8005960:	f807 6b01 	strb.w	r6, [r7], #1
 8005964:	9e08      	ldr	r6, [sp, #32]
 8005966:	9b02      	ldr	r3, [sp, #8]
 8005968:	1bbe      	subs	r6, r7, r6
 800596a:	42b3      	cmp	r3, r6
 800596c:	d13a      	bne.n	80059e4 <_dtoa_r+0x70c>
 800596e:	4602      	mov	r2, r0
 8005970:	460b      	mov	r3, r1
 8005972:	f7fa fc0b 	bl	800018c <__adddf3>
 8005976:	4602      	mov	r2, r0
 8005978:	460b      	mov	r3, r1
 800597a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800597e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005982:	f7fb f849 	bl	8000a18 <__aeabi_dcmpgt>
 8005986:	bb58      	cbnz	r0, 80059e0 <_dtoa_r+0x708>
 8005988:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800598c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005990:	f7fb f81a 	bl	80009c8 <__aeabi_dcmpeq>
 8005994:	b108      	cbz	r0, 800599a <_dtoa_r+0x6c2>
 8005996:	07e1      	lsls	r1, r4, #31
 8005998:	d422      	bmi.n	80059e0 <_dtoa_r+0x708>
 800599a:	4628      	mov	r0, r5
 800599c:	4651      	mov	r1, sl
 800599e:	f001 f87b 	bl	8006a98 <_Bfree>
 80059a2:	2300      	movs	r3, #0
 80059a4:	703b      	strb	r3, [r7, #0]
 80059a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80059a8:	f109 0001 	add.w	r0, r9, #1
 80059ac:	6018      	str	r0, [r3, #0]
 80059ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f43f acdf 	beq.w	8005374 <_dtoa_r+0x9c>
 80059b6:	601f      	str	r7, [r3, #0]
 80059b8:	e4dc      	b.n	8005374 <_dtoa_r+0x9c>
 80059ba:	4627      	mov	r7, r4
 80059bc:	463b      	mov	r3, r7
 80059be:	461f      	mov	r7, r3
 80059c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80059c4:	2a39      	cmp	r2, #57	; 0x39
 80059c6:	d107      	bne.n	80059d8 <_dtoa_r+0x700>
 80059c8:	9a08      	ldr	r2, [sp, #32]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d1f7      	bne.n	80059be <_dtoa_r+0x6e6>
 80059ce:	2230      	movs	r2, #48	; 0x30
 80059d0:	9908      	ldr	r1, [sp, #32]
 80059d2:	f108 0801 	add.w	r8, r8, #1
 80059d6:	700a      	strb	r2, [r1, #0]
 80059d8:	781a      	ldrb	r2, [r3, #0]
 80059da:	3201      	adds	r2, #1
 80059dc:	701a      	strb	r2, [r3, #0]
 80059de:	e79f      	b.n	8005920 <_dtoa_r+0x648>
 80059e0:	46c8      	mov	r8, r9
 80059e2:	e7eb      	b.n	80059bc <_dtoa_r+0x6e4>
 80059e4:	2200      	movs	r2, #0
 80059e6:	4b72      	ldr	r3, [pc, #456]	; (8005bb0 <_dtoa_r+0x8d8>)
 80059e8:	f7fa fd86 	bl	80004f8 <__aeabi_dmul>
 80059ec:	4602      	mov	r2, r0
 80059ee:	460b      	mov	r3, r1
 80059f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80059f4:	2200      	movs	r2, #0
 80059f6:	2300      	movs	r3, #0
 80059f8:	f7fa ffe6 	bl	80009c8 <__aeabi_dcmpeq>
 80059fc:	2800      	cmp	r0, #0
 80059fe:	d098      	beq.n	8005932 <_dtoa_r+0x65a>
 8005a00:	e7cb      	b.n	800599a <_dtoa_r+0x6c2>
 8005a02:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a04:	2a00      	cmp	r2, #0
 8005a06:	f000 80cd 	beq.w	8005ba4 <_dtoa_r+0x8cc>
 8005a0a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005a0c:	2a01      	cmp	r2, #1
 8005a0e:	f300 80af 	bgt.w	8005b70 <_dtoa_r+0x898>
 8005a12:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005a14:	2a00      	cmp	r2, #0
 8005a16:	f000 80a7 	beq.w	8005b68 <_dtoa_r+0x890>
 8005a1a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005a1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005a20:	9f06      	ldr	r7, [sp, #24]
 8005a22:	9a06      	ldr	r2, [sp, #24]
 8005a24:	2101      	movs	r1, #1
 8005a26:	441a      	add	r2, r3
 8005a28:	9206      	str	r2, [sp, #24]
 8005a2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	441a      	add	r2, r3
 8005a30:	9209      	str	r2, [sp, #36]	; 0x24
 8005a32:	f001 f935 	bl	8006ca0 <__i2b>
 8005a36:	4606      	mov	r6, r0
 8005a38:	2f00      	cmp	r7, #0
 8005a3a:	dd0c      	ble.n	8005a56 <_dtoa_r+0x77e>
 8005a3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	dd09      	ble.n	8005a56 <_dtoa_r+0x77e>
 8005a42:	42bb      	cmp	r3, r7
 8005a44:	bfa8      	it	ge
 8005a46:	463b      	movge	r3, r7
 8005a48:	9a06      	ldr	r2, [sp, #24]
 8005a4a:	1aff      	subs	r7, r7, r3
 8005a4c:	1ad2      	subs	r2, r2, r3
 8005a4e:	9206      	str	r2, [sp, #24]
 8005a50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	9309      	str	r3, [sp, #36]	; 0x24
 8005a56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a58:	b1f3      	cbz	r3, 8005a98 <_dtoa_r+0x7c0>
 8005a5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f000 80a9 	beq.w	8005bb4 <_dtoa_r+0x8dc>
 8005a62:	2c00      	cmp	r4, #0
 8005a64:	dd10      	ble.n	8005a88 <_dtoa_r+0x7b0>
 8005a66:	4631      	mov	r1, r6
 8005a68:	4622      	mov	r2, r4
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	f001 f9d2 	bl	8006e14 <__pow5mult>
 8005a70:	4652      	mov	r2, sl
 8005a72:	4601      	mov	r1, r0
 8005a74:	4606      	mov	r6, r0
 8005a76:	4628      	mov	r0, r5
 8005a78:	f001 f928 	bl	8006ccc <__multiply>
 8005a7c:	4680      	mov	r8, r0
 8005a7e:	4651      	mov	r1, sl
 8005a80:	4628      	mov	r0, r5
 8005a82:	f001 f809 	bl	8006a98 <_Bfree>
 8005a86:	46c2      	mov	sl, r8
 8005a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a8a:	1b1a      	subs	r2, r3, r4
 8005a8c:	d004      	beq.n	8005a98 <_dtoa_r+0x7c0>
 8005a8e:	4651      	mov	r1, sl
 8005a90:	4628      	mov	r0, r5
 8005a92:	f001 f9bf 	bl	8006e14 <__pow5mult>
 8005a96:	4682      	mov	sl, r0
 8005a98:	2101      	movs	r1, #1
 8005a9a:	4628      	mov	r0, r5
 8005a9c:	f001 f900 	bl	8006ca0 <__i2b>
 8005aa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005aa2:	4604      	mov	r4, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	f340 8087 	ble.w	8005bb8 <_dtoa_r+0x8e0>
 8005aaa:	461a      	mov	r2, r3
 8005aac:	4601      	mov	r1, r0
 8005aae:	4628      	mov	r0, r5
 8005ab0:	f001 f9b0 	bl	8006e14 <__pow5mult>
 8005ab4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ab6:	4604      	mov	r4, r0
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	f340 8080 	ble.w	8005bbe <_dtoa_r+0x8e6>
 8005abe:	f04f 0800 	mov.w	r8, #0
 8005ac2:	6923      	ldr	r3, [r4, #16]
 8005ac4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005ac8:	6918      	ldr	r0, [r3, #16]
 8005aca:	f001 f89b 	bl	8006c04 <__hi0bits>
 8005ace:	f1c0 0020 	rsb	r0, r0, #32
 8005ad2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad4:	4418      	add	r0, r3
 8005ad6:	f010 001f 	ands.w	r0, r0, #31
 8005ada:	f000 8092 	beq.w	8005c02 <_dtoa_r+0x92a>
 8005ade:	f1c0 0320 	rsb	r3, r0, #32
 8005ae2:	2b04      	cmp	r3, #4
 8005ae4:	f340 808a 	ble.w	8005bfc <_dtoa_r+0x924>
 8005ae8:	f1c0 001c 	rsb	r0, r0, #28
 8005aec:	9b06      	ldr	r3, [sp, #24]
 8005aee:	4407      	add	r7, r0
 8005af0:	4403      	add	r3, r0
 8005af2:	9306      	str	r3, [sp, #24]
 8005af4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005af6:	4403      	add	r3, r0
 8005af8:	9309      	str	r3, [sp, #36]	; 0x24
 8005afa:	9b06      	ldr	r3, [sp, #24]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	dd05      	ble.n	8005b0c <_dtoa_r+0x834>
 8005b00:	4651      	mov	r1, sl
 8005b02:	461a      	mov	r2, r3
 8005b04:	4628      	mov	r0, r5
 8005b06:	f001 f9df 	bl	8006ec8 <__lshift>
 8005b0a:	4682      	mov	sl, r0
 8005b0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	dd05      	ble.n	8005b1e <_dtoa_r+0x846>
 8005b12:	4621      	mov	r1, r4
 8005b14:	461a      	mov	r2, r3
 8005b16:	4628      	mov	r0, r5
 8005b18:	f001 f9d6 	bl	8006ec8 <__lshift>
 8005b1c:	4604      	mov	r4, r0
 8005b1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d070      	beq.n	8005c06 <_dtoa_r+0x92e>
 8005b24:	4621      	mov	r1, r4
 8005b26:	4650      	mov	r0, sl
 8005b28:	f001 fa3a 	bl	8006fa0 <__mcmp>
 8005b2c:	2800      	cmp	r0, #0
 8005b2e:	da6a      	bge.n	8005c06 <_dtoa_r+0x92e>
 8005b30:	2300      	movs	r3, #0
 8005b32:	4651      	mov	r1, sl
 8005b34:	220a      	movs	r2, #10
 8005b36:	4628      	mov	r0, r5
 8005b38:	f000 ffd0 	bl	8006adc <__multadd>
 8005b3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b3e:	4682      	mov	sl, r0
 8005b40:	f109 39ff 	add.w	r9, r9, #4294967295
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f000 8193 	beq.w	8005e70 <_dtoa_r+0xb98>
 8005b4a:	4631      	mov	r1, r6
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	220a      	movs	r2, #10
 8005b50:	4628      	mov	r0, r5
 8005b52:	f000 ffc3 	bl	8006adc <__multadd>
 8005b56:	f1bb 0f00 	cmp.w	fp, #0
 8005b5a:	4606      	mov	r6, r0
 8005b5c:	f300 8093 	bgt.w	8005c86 <_dtoa_r+0x9ae>
 8005b60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b62:	2b02      	cmp	r3, #2
 8005b64:	dc57      	bgt.n	8005c16 <_dtoa_r+0x93e>
 8005b66:	e08e      	b.n	8005c86 <_dtoa_r+0x9ae>
 8005b68:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005b6a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005b6e:	e756      	b.n	8005a1e <_dtoa_r+0x746>
 8005b70:	9b02      	ldr	r3, [sp, #8]
 8005b72:	1e5c      	subs	r4, r3, #1
 8005b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b76:	42a3      	cmp	r3, r4
 8005b78:	bfb7      	itett	lt
 8005b7a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005b7c:	1b1c      	subge	r4, r3, r4
 8005b7e:	1ae2      	sublt	r2, r4, r3
 8005b80:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005b82:	bfbe      	ittt	lt
 8005b84:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005b86:	189b      	addlt	r3, r3, r2
 8005b88:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005b8a:	9b02      	ldr	r3, [sp, #8]
 8005b8c:	bfb8      	it	lt
 8005b8e:	2400      	movlt	r4, #0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	bfbb      	ittet	lt
 8005b94:	9b06      	ldrlt	r3, [sp, #24]
 8005b96:	9a02      	ldrlt	r2, [sp, #8]
 8005b98:	9f06      	ldrge	r7, [sp, #24]
 8005b9a:	1a9f      	sublt	r7, r3, r2
 8005b9c:	bfac      	ite	ge
 8005b9e:	9b02      	ldrge	r3, [sp, #8]
 8005ba0:	2300      	movlt	r3, #0
 8005ba2:	e73e      	b.n	8005a22 <_dtoa_r+0x74a>
 8005ba4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005ba6:	9f06      	ldr	r7, [sp, #24]
 8005ba8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005baa:	e745      	b.n	8005a38 <_dtoa_r+0x760>
 8005bac:	3fe00000 	.word	0x3fe00000
 8005bb0:	40240000 	.word	0x40240000
 8005bb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bb6:	e76a      	b.n	8005a8e <_dtoa_r+0x7b6>
 8005bb8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	dc19      	bgt.n	8005bf2 <_dtoa_r+0x91a>
 8005bbe:	9b04      	ldr	r3, [sp, #16]
 8005bc0:	b9bb      	cbnz	r3, 8005bf2 <_dtoa_r+0x91a>
 8005bc2:	9b05      	ldr	r3, [sp, #20]
 8005bc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bc8:	b99b      	cbnz	r3, 8005bf2 <_dtoa_r+0x91a>
 8005bca:	9b05      	ldr	r3, [sp, #20]
 8005bcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005bd0:	0d1b      	lsrs	r3, r3, #20
 8005bd2:	051b      	lsls	r3, r3, #20
 8005bd4:	b183      	cbz	r3, 8005bf8 <_dtoa_r+0x920>
 8005bd6:	f04f 0801 	mov.w	r8, #1
 8005bda:	9b06      	ldr	r3, [sp, #24]
 8005bdc:	3301      	adds	r3, #1
 8005bde:	9306      	str	r3, [sp, #24]
 8005be0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005be2:	3301      	adds	r3, #1
 8005be4:	9309      	str	r3, [sp, #36]	; 0x24
 8005be6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f47f af6a 	bne.w	8005ac2 <_dtoa_r+0x7ea>
 8005bee:	2001      	movs	r0, #1
 8005bf0:	e76f      	b.n	8005ad2 <_dtoa_r+0x7fa>
 8005bf2:	f04f 0800 	mov.w	r8, #0
 8005bf6:	e7f6      	b.n	8005be6 <_dtoa_r+0x90e>
 8005bf8:	4698      	mov	r8, r3
 8005bfa:	e7f4      	b.n	8005be6 <_dtoa_r+0x90e>
 8005bfc:	f43f af7d 	beq.w	8005afa <_dtoa_r+0x822>
 8005c00:	4618      	mov	r0, r3
 8005c02:	301c      	adds	r0, #28
 8005c04:	e772      	b.n	8005aec <_dtoa_r+0x814>
 8005c06:	9b02      	ldr	r3, [sp, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	dc36      	bgt.n	8005c7a <_dtoa_r+0x9a2>
 8005c0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	dd33      	ble.n	8005c7a <_dtoa_r+0x9a2>
 8005c12:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005c16:	f1bb 0f00 	cmp.w	fp, #0
 8005c1a:	d10d      	bne.n	8005c38 <_dtoa_r+0x960>
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	465b      	mov	r3, fp
 8005c20:	2205      	movs	r2, #5
 8005c22:	4628      	mov	r0, r5
 8005c24:	f000 ff5a 	bl	8006adc <__multadd>
 8005c28:	4601      	mov	r1, r0
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	4650      	mov	r0, sl
 8005c2e:	f001 f9b7 	bl	8006fa0 <__mcmp>
 8005c32:	2800      	cmp	r0, #0
 8005c34:	f73f adb6 	bgt.w	80057a4 <_dtoa_r+0x4cc>
 8005c38:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005c3a:	9f08      	ldr	r7, [sp, #32]
 8005c3c:	ea6f 0903 	mvn.w	r9, r3
 8005c40:	f04f 0800 	mov.w	r8, #0
 8005c44:	4621      	mov	r1, r4
 8005c46:	4628      	mov	r0, r5
 8005c48:	f000 ff26 	bl	8006a98 <_Bfree>
 8005c4c:	2e00      	cmp	r6, #0
 8005c4e:	f43f aea4 	beq.w	800599a <_dtoa_r+0x6c2>
 8005c52:	f1b8 0f00 	cmp.w	r8, #0
 8005c56:	d005      	beq.n	8005c64 <_dtoa_r+0x98c>
 8005c58:	45b0      	cmp	r8, r6
 8005c5a:	d003      	beq.n	8005c64 <_dtoa_r+0x98c>
 8005c5c:	4641      	mov	r1, r8
 8005c5e:	4628      	mov	r0, r5
 8005c60:	f000 ff1a 	bl	8006a98 <_Bfree>
 8005c64:	4631      	mov	r1, r6
 8005c66:	4628      	mov	r0, r5
 8005c68:	f000 ff16 	bl	8006a98 <_Bfree>
 8005c6c:	e695      	b.n	800599a <_dtoa_r+0x6c2>
 8005c6e:	2400      	movs	r4, #0
 8005c70:	4626      	mov	r6, r4
 8005c72:	e7e1      	b.n	8005c38 <_dtoa_r+0x960>
 8005c74:	46c1      	mov	r9, r8
 8005c76:	4626      	mov	r6, r4
 8005c78:	e594      	b.n	80057a4 <_dtoa_r+0x4cc>
 8005c7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c7c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f000 80fc 	beq.w	8005e7e <_dtoa_r+0xba6>
 8005c86:	2f00      	cmp	r7, #0
 8005c88:	dd05      	ble.n	8005c96 <_dtoa_r+0x9be>
 8005c8a:	4631      	mov	r1, r6
 8005c8c:	463a      	mov	r2, r7
 8005c8e:	4628      	mov	r0, r5
 8005c90:	f001 f91a 	bl	8006ec8 <__lshift>
 8005c94:	4606      	mov	r6, r0
 8005c96:	f1b8 0f00 	cmp.w	r8, #0
 8005c9a:	d05c      	beq.n	8005d56 <_dtoa_r+0xa7e>
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	6871      	ldr	r1, [r6, #4]
 8005ca0:	f000 feba 	bl	8006a18 <_Balloc>
 8005ca4:	4607      	mov	r7, r0
 8005ca6:	b928      	cbnz	r0, 8005cb4 <_dtoa_r+0x9dc>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005cae:	4b7e      	ldr	r3, [pc, #504]	; (8005ea8 <_dtoa_r+0xbd0>)
 8005cb0:	f7ff bb26 	b.w	8005300 <_dtoa_r+0x28>
 8005cb4:	6932      	ldr	r2, [r6, #16]
 8005cb6:	f106 010c 	add.w	r1, r6, #12
 8005cba:	3202      	adds	r2, #2
 8005cbc:	0092      	lsls	r2, r2, #2
 8005cbe:	300c      	adds	r0, #12
 8005cc0:	f7fd fc36 	bl	8003530 <memcpy>
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	4639      	mov	r1, r7
 8005cc8:	4628      	mov	r0, r5
 8005cca:	f001 f8fd 	bl	8006ec8 <__lshift>
 8005cce:	46b0      	mov	r8, r6
 8005cd0:	4606      	mov	r6, r0
 8005cd2:	9b08      	ldr	r3, [sp, #32]
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	9302      	str	r3, [sp, #8]
 8005cd8:	9b08      	ldr	r3, [sp, #32]
 8005cda:	445b      	add	r3, fp
 8005cdc:	930a      	str	r3, [sp, #40]	; 0x28
 8005cde:	9b04      	ldr	r3, [sp, #16]
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ce6:	9b02      	ldr	r3, [sp, #8]
 8005ce8:	4621      	mov	r1, r4
 8005cea:	4650      	mov	r0, sl
 8005cec:	f103 3bff 	add.w	fp, r3, #4294967295
 8005cf0:	f7ff fa64 	bl	80051bc <quorem>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	4641      	mov	r1, r8
 8005cf8:	3330      	adds	r3, #48	; 0x30
 8005cfa:	9004      	str	r0, [sp, #16]
 8005cfc:	4650      	mov	r0, sl
 8005cfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d00:	f001 f94e 	bl	8006fa0 <__mcmp>
 8005d04:	4632      	mov	r2, r6
 8005d06:	9006      	str	r0, [sp, #24]
 8005d08:	4621      	mov	r1, r4
 8005d0a:	4628      	mov	r0, r5
 8005d0c:	f001 f964 	bl	8006fd8 <__mdiff>
 8005d10:	68c2      	ldr	r2, [r0, #12]
 8005d12:	4607      	mov	r7, r0
 8005d14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d16:	bb02      	cbnz	r2, 8005d5a <_dtoa_r+0xa82>
 8005d18:	4601      	mov	r1, r0
 8005d1a:	4650      	mov	r0, sl
 8005d1c:	f001 f940 	bl	8006fa0 <__mcmp>
 8005d20:	4602      	mov	r2, r0
 8005d22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d24:	4639      	mov	r1, r7
 8005d26:	4628      	mov	r0, r5
 8005d28:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005d2c:	f000 feb4 	bl	8006a98 <_Bfree>
 8005d30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d34:	9f02      	ldr	r7, [sp, #8]
 8005d36:	ea43 0102 	orr.w	r1, r3, r2
 8005d3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d3c:	430b      	orrs	r3, r1
 8005d3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d40:	d10d      	bne.n	8005d5e <_dtoa_r+0xa86>
 8005d42:	2b39      	cmp	r3, #57	; 0x39
 8005d44:	d027      	beq.n	8005d96 <_dtoa_r+0xabe>
 8005d46:	9a06      	ldr	r2, [sp, #24]
 8005d48:	2a00      	cmp	r2, #0
 8005d4a:	dd01      	ble.n	8005d50 <_dtoa_r+0xa78>
 8005d4c:	9b04      	ldr	r3, [sp, #16]
 8005d4e:	3331      	adds	r3, #49	; 0x31
 8005d50:	f88b 3000 	strb.w	r3, [fp]
 8005d54:	e776      	b.n	8005c44 <_dtoa_r+0x96c>
 8005d56:	4630      	mov	r0, r6
 8005d58:	e7b9      	b.n	8005cce <_dtoa_r+0x9f6>
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	e7e2      	b.n	8005d24 <_dtoa_r+0xa4c>
 8005d5e:	9906      	ldr	r1, [sp, #24]
 8005d60:	2900      	cmp	r1, #0
 8005d62:	db04      	blt.n	8005d6e <_dtoa_r+0xa96>
 8005d64:	9822      	ldr	r0, [sp, #136]	; 0x88
 8005d66:	4301      	orrs	r1, r0
 8005d68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d6a:	4301      	orrs	r1, r0
 8005d6c:	d120      	bne.n	8005db0 <_dtoa_r+0xad8>
 8005d6e:	2a00      	cmp	r2, #0
 8005d70:	ddee      	ble.n	8005d50 <_dtoa_r+0xa78>
 8005d72:	4651      	mov	r1, sl
 8005d74:	2201      	movs	r2, #1
 8005d76:	4628      	mov	r0, r5
 8005d78:	9302      	str	r3, [sp, #8]
 8005d7a:	f001 f8a5 	bl	8006ec8 <__lshift>
 8005d7e:	4621      	mov	r1, r4
 8005d80:	4682      	mov	sl, r0
 8005d82:	f001 f90d 	bl	8006fa0 <__mcmp>
 8005d86:	2800      	cmp	r0, #0
 8005d88:	9b02      	ldr	r3, [sp, #8]
 8005d8a:	dc02      	bgt.n	8005d92 <_dtoa_r+0xaba>
 8005d8c:	d1e0      	bne.n	8005d50 <_dtoa_r+0xa78>
 8005d8e:	07da      	lsls	r2, r3, #31
 8005d90:	d5de      	bpl.n	8005d50 <_dtoa_r+0xa78>
 8005d92:	2b39      	cmp	r3, #57	; 0x39
 8005d94:	d1da      	bne.n	8005d4c <_dtoa_r+0xa74>
 8005d96:	2339      	movs	r3, #57	; 0x39
 8005d98:	f88b 3000 	strb.w	r3, [fp]
 8005d9c:	463b      	mov	r3, r7
 8005d9e:	461f      	mov	r7, r3
 8005da0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005da4:	3b01      	subs	r3, #1
 8005da6:	2a39      	cmp	r2, #57	; 0x39
 8005da8:	d050      	beq.n	8005e4c <_dtoa_r+0xb74>
 8005daa:	3201      	adds	r2, #1
 8005dac:	701a      	strb	r2, [r3, #0]
 8005dae:	e749      	b.n	8005c44 <_dtoa_r+0x96c>
 8005db0:	2a00      	cmp	r2, #0
 8005db2:	dd03      	ble.n	8005dbc <_dtoa_r+0xae4>
 8005db4:	2b39      	cmp	r3, #57	; 0x39
 8005db6:	d0ee      	beq.n	8005d96 <_dtoa_r+0xabe>
 8005db8:	3301      	adds	r3, #1
 8005dba:	e7c9      	b.n	8005d50 <_dtoa_r+0xa78>
 8005dbc:	9a02      	ldr	r2, [sp, #8]
 8005dbe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005dc0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005dc4:	428a      	cmp	r2, r1
 8005dc6:	d02a      	beq.n	8005e1e <_dtoa_r+0xb46>
 8005dc8:	4651      	mov	r1, sl
 8005dca:	2300      	movs	r3, #0
 8005dcc:	220a      	movs	r2, #10
 8005dce:	4628      	mov	r0, r5
 8005dd0:	f000 fe84 	bl	8006adc <__multadd>
 8005dd4:	45b0      	cmp	r8, r6
 8005dd6:	4682      	mov	sl, r0
 8005dd8:	f04f 0300 	mov.w	r3, #0
 8005ddc:	f04f 020a 	mov.w	r2, #10
 8005de0:	4641      	mov	r1, r8
 8005de2:	4628      	mov	r0, r5
 8005de4:	d107      	bne.n	8005df6 <_dtoa_r+0xb1e>
 8005de6:	f000 fe79 	bl	8006adc <__multadd>
 8005dea:	4680      	mov	r8, r0
 8005dec:	4606      	mov	r6, r0
 8005dee:	9b02      	ldr	r3, [sp, #8]
 8005df0:	3301      	adds	r3, #1
 8005df2:	9302      	str	r3, [sp, #8]
 8005df4:	e777      	b.n	8005ce6 <_dtoa_r+0xa0e>
 8005df6:	f000 fe71 	bl	8006adc <__multadd>
 8005dfa:	4631      	mov	r1, r6
 8005dfc:	4680      	mov	r8, r0
 8005dfe:	2300      	movs	r3, #0
 8005e00:	220a      	movs	r2, #10
 8005e02:	4628      	mov	r0, r5
 8005e04:	f000 fe6a 	bl	8006adc <__multadd>
 8005e08:	4606      	mov	r6, r0
 8005e0a:	e7f0      	b.n	8005dee <_dtoa_r+0xb16>
 8005e0c:	f1bb 0f00 	cmp.w	fp, #0
 8005e10:	bfcc      	ite	gt
 8005e12:	465f      	movgt	r7, fp
 8005e14:	2701      	movle	r7, #1
 8005e16:	f04f 0800 	mov.w	r8, #0
 8005e1a:	9a08      	ldr	r2, [sp, #32]
 8005e1c:	4417      	add	r7, r2
 8005e1e:	4651      	mov	r1, sl
 8005e20:	2201      	movs	r2, #1
 8005e22:	4628      	mov	r0, r5
 8005e24:	9302      	str	r3, [sp, #8]
 8005e26:	f001 f84f 	bl	8006ec8 <__lshift>
 8005e2a:	4621      	mov	r1, r4
 8005e2c:	4682      	mov	sl, r0
 8005e2e:	f001 f8b7 	bl	8006fa0 <__mcmp>
 8005e32:	2800      	cmp	r0, #0
 8005e34:	dcb2      	bgt.n	8005d9c <_dtoa_r+0xac4>
 8005e36:	d102      	bne.n	8005e3e <_dtoa_r+0xb66>
 8005e38:	9b02      	ldr	r3, [sp, #8]
 8005e3a:	07db      	lsls	r3, r3, #31
 8005e3c:	d4ae      	bmi.n	8005d9c <_dtoa_r+0xac4>
 8005e3e:	463b      	mov	r3, r7
 8005e40:	461f      	mov	r7, r3
 8005e42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e46:	2a30      	cmp	r2, #48	; 0x30
 8005e48:	d0fa      	beq.n	8005e40 <_dtoa_r+0xb68>
 8005e4a:	e6fb      	b.n	8005c44 <_dtoa_r+0x96c>
 8005e4c:	9a08      	ldr	r2, [sp, #32]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d1a5      	bne.n	8005d9e <_dtoa_r+0xac6>
 8005e52:	2331      	movs	r3, #49	; 0x31
 8005e54:	f109 0901 	add.w	r9, r9, #1
 8005e58:	7013      	strb	r3, [r2, #0]
 8005e5a:	e6f3      	b.n	8005c44 <_dtoa_r+0x96c>
 8005e5c:	4b13      	ldr	r3, [pc, #76]	; (8005eac <_dtoa_r+0xbd4>)
 8005e5e:	f7ff baa7 	b.w	80053b0 <_dtoa_r+0xd8>
 8005e62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f47f aa80 	bne.w	800536a <_dtoa_r+0x92>
 8005e6a:	4b11      	ldr	r3, [pc, #68]	; (8005eb0 <_dtoa_r+0xbd8>)
 8005e6c:	f7ff baa0 	b.w	80053b0 <_dtoa_r+0xd8>
 8005e70:	f1bb 0f00 	cmp.w	fp, #0
 8005e74:	dc03      	bgt.n	8005e7e <_dtoa_r+0xba6>
 8005e76:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	f73f aecc 	bgt.w	8005c16 <_dtoa_r+0x93e>
 8005e7e:	9f08      	ldr	r7, [sp, #32]
 8005e80:	4621      	mov	r1, r4
 8005e82:	4650      	mov	r0, sl
 8005e84:	f7ff f99a 	bl	80051bc <quorem>
 8005e88:	9a08      	ldr	r2, [sp, #32]
 8005e8a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005e8e:	f807 3b01 	strb.w	r3, [r7], #1
 8005e92:	1aba      	subs	r2, r7, r2
 8005e94:	4593      	cmp	fp, r2
 8005e96:	ddb9      	ble.n	8005e0c <_dtoa_r+0xb34>
 8005e98:	4651      	mov	r1, sl
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	220a      	movs	r2, #10
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	f000 fe1c 	bl	8006adc <__multadd>
 8005ea4:	4682      	mov	sl, r0
 8005ea6:	e7eb      	b.n	8005e80 <_dtoa_r+0xba8>
 8005ea8:	08008784 	.word	0x08008784
 8005eac:	08008584 	.word	0x08008584
 8005eb0:	08008701 	.word	0x08008701

08005eb4 <__sflush_r>:
 8005eb4:	898a      	ldrh	r2, [r1, #12]
 8005eb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005eba:	4605      	mov	r5, r0
 8005ebc:	0710      	lsls	r0, r2, #28
 8005ebe:	460c      	mov	r4, r1
 8005ec0:	d458      	bmi.n	8005f74 <__sflush_r+0xc0>
 8005ec2:	684b      	ldr	r3, [r1, #4]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	dc05      	bgt.n	8005ed4 <__sflush_r+0x20>
 8005ec8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	dc02      	bgt.n	8005ed4 <__sflush_r+0x20>
 8005ece:	2000      	movs	r0, #0
 8005ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ed4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ed6:	2e00      	cmp	r6, #0
 8005ed8:	d0f9      	beq.n	8005ece <__sflush_r+0x1a>
 8005eda:	2300      	movs	r3, #0
 8005edc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005ee0:	682f      	ldr	r7, [r5, #0]
 8005ee2:	602b      	str	r3, [r5, #0]
 8005ee4:	d032      	beq.n	8005f4c <__sflush_r+0x98>
 8005ee6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005ee8:	89a3      	ldrh	r3, [r4, #12]
 8005eea:	075a      	lsls	r2, r3, #29
 8005eec:	d505      	bpl.n	8005efa <__sflush_r+0x46>
 8005eee:	6863      	ldr	r3, [r4, #4]
 8005ef0:	1ac0      	subs	r0, r0, r3
 8005ef2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005ef4:	b10b      	cbz	r3, 8005efa <__sflush_r+0x46>
 8005ef6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005ef8:	1ac0      	subs	r0, r0, r3
 8005efa:	2300      	movs	r3, #0
 8005efc:	4602      	mov	r2, r0
 8005efe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f00:	4628      	mov	r0, r5
 8005f02:	6a21      	ldr	r1, [r4, #32]
 8005f04:	47b0      	blx	r6
 8005f06:	1c43      	adds	r3, r0, #1
 8005f08:	89a3      	ldrh	r3, [r4, #12]
 8005f0a:	d106      	bne.n	8005f1a <__sflush_r+0x66>
 8005f0c:	6829      	ldr	r1, [r5, #0]
 8005f0e:	291d      	cmp	r1, #29
 8005f10:	d82c      	bhi.n	8005f6c <__sflush_r+0xb8>
 8005f12:	4a2a      	ldr	r2, [pc, #168]	; (8005fbc <__sflush_r+0x108>)
 8005f14:	40ca      	lsrs	r2, r1
 8005f16:	07d6      	lsls	r6, r2, #31
 8005f18:	d528      	bpl.n	8005f6c <__sflush_r+0xb8>
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	6062      	str	r2, [r4, #4]
 8005f1e:	6922      	ldr	r2, [r4, #16]
 8005f20:	04d9      	lsls	r1, r3, #19
 8005f22:	6022      	str	r2, [r4, #0]
 8005f24:	d504      	bpl.n	8005f30 <__sflush_r+0x7c>
 8005f26:	1c42      	adds	r2, r0, #1
 8005f28:	d101      	bne.n	8005f2e <__sflush_r+0x7a>
 8005f2a:	682b      	ldr	r3, [r5, #0]
 8005f2c:	b903      	cbnz	r3, 8005f30 <__sflush_r+0x7c>
 8005f2e:	6560      	str	r0, [r4, #84]	; 0x54
 8005f30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f32:	602f      	str	r7, [r5, #0]
 8005f34:	2900      	cmp	r1, #0
 8005f36:	d0ca      	beq.n	8005ece <__sflush_r+0x1a>
 8005f38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f3c:	4299      	cmp	r1, r3
 8005f3e:	d002      	beq.n	8005f46 <__sflush_r+0x92>
 8005f40:	4628      	mov	r0, r5
 8005f42:	f001 fa2f 	bl	80073a4 <_free_r>
 8005f46:	2000      	movs	r0, #0
 8005f48:	6360      	str	r0, [r4, #52]	; 0x34
 8005f4a:	e7c1      	b.n	8005ed0 <__sflush_r+0x1c>
 8005f4c:	6a21      	ldr	r1, [r4, #32]
 8005f4e:	2301      	movs	r3, #1
 8005f50:	4628      	mov	r0, r5
 8005f52:	47b0      	blx	r6
 8005f54:	1c41      	adds	r1, r0, #1
 8005f56:	d1c7      	bne.n	8005ee8 <__sflush_r+0x34>
 8005f58:	682b      	ldr	r3, [r5, #0]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d0c4      	beq.n	8005ee8 <__sflush_r+0x34>
 8005f5e:	2b1d      	cmp	r3, #29
 8005f60:	d001      	beq.n	8005f66 <__sflush_r+0xb2>
 8005f62:	2b16      	cmp	r3, #22
 8005f64:	d101      	bne.n	8005f6a <__sflush_r+0xb6>
 8005f66:	602f      	str	r7, [r5, #0]
 8005f68:	e7b1      	b.n	8005ece <__sflush_r+0x1a>
 8005f6a:	89a3      	ldrh	r3, [r4, #12]
 8005f6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f70:	81a3      	strh	r3, [r4, #12]
 8005f72:	e7ad      	b.n	8005ed0 <__sflush_r+0x1c>
 8005f74:	690f      	ldr	r7, [r1, #16]
 8005f76:	2f00      	cmp	r7, #0
 8005f78:	d0a9      	beq.n	8005ece <__sflush_r+0x1a>
 8005f7a:	0793      	lsls	r3, r2, #30
 8005f7c:	bf18      	it	ne
 8005f7e:	2300      	movne	r3, #0
 8005f80:	680e      	ldr	r6, [r1, #0]
 8005f82:	bf08      	it	eq
 8005f84:	694b      	ldreq	r3, [r1, #20]
 8005f86:	eba6 0807 	sub.w	r8, r6, r7
 8005f8a:	600f      	str	r7, [r1, #0]
 8005f8c:	608b      	str	r3, [r1, #8]
 8005f8e:	f1b8 0f00 	cmp.w	r8, #0
 8005f92:	dd9c      	ble.n	8005ece <__sflush_r+0x1a>
 8005f94:	4643      	mov	r3, r8
 8005f96:	463a      	mov	r2, r7
 8005f98:	4628      	mov	r0, r5
 8005f9a:	6a21      	ldr	r1, [r4, #32]
 8005f9c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005f9e:	47b0      	blx	r6
 8005fa0:	2800      	cmp	r0, #0
 8005fa2:	dc06      	bgt.n	8005fb2 <__sflush_r+0xfe>
 8005fa4:	89a3      	ldrh	r3, [r4, #12]
 8005fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8005faa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fae:	81a3      	strh	r3, [r4, #12]
 8005fb0:	e78e      	b.n	8005ed0 <__sflush_r+0x1c>
 8005fb2:	4407      	add	r7, r0
 8005fb4:	eba8 0800 	sub.w	r8, r8, r0
 8005fb8:	e7e9      	b.n	8005f8e <__sflush_r+0xda>
 8005fba:	bf00      	nop
 8005fbc:	20400001 	.word	0x20400001

08005fc0 <_fflush_r>:
 8005fc0:	b538      	push	{r3, r4, r5, lr}
 8005fc2:	690b      	ldr	r3, [r1, #16]
 8005fc4:	4605      	mov	r5, r0
 8005fc6:	460c      	mov	r4, r1
 8005fc8:	b913      	cbnz	r3, 8005fd0 <_fflush_r+0x10>
 8005fca:	2500      	movs	r5, #0
 8005fcc:	4628      	mov	r0, r5
 8005fce:	bd38      	pop	{r3, r4, r5, pc}
 8005fd0:	b118      	cbz	r0, 8005fda <_fflush_r+0x1a>
 8005fd2:	6983      	ldr	r3, [r0, #24]
 8005fd4:	b90b      	cbnz	r3, 8005fda <_fflush_r+0x1a>
 8005fd6:	f000 f887 	bl	80060e8 <__sinit>
 8005fda:	4b14      	ldr	r3, [pc, #80]	; (800602c <_fflush_r+0x6c>)
 8005fdc:	429c      	cmp	r4, r3
 8005fde:	d11b      	bne.n	8006018 <_fflush_r+0x58>
 8005fe0:	686c      	ldr	r4, [r5, #4]
 8005fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d0ef      	beq.n	8005fca <_fflush_r+0xa>
 8005fea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005fec:	07d0      	lsls	r0, r2, #31
 8005fee:	d404      	bmi.n	8005ffa <_fflush_r+0x3a>
 8005ff0:	0599      	lsls	r1, r3, #22
 8005ff2:	d402      	bmi.n	8005ffa <_fflush_r+0x3a>
 8005ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ff6:	f000 fc80 	bl	80068fa <__retarget_lock_acquire_recursive>
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	4621      	mov	r1, r4
 8005ffe:	f7ff ff59 	bl	8005eb4 <__sflush_r>
 8006002:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006004:	4605      	mov	r5, r0
 8006006:	07da      	lsls	r2, r3, #31
 8006008:	d4e0      	bmi.n	8005fcc <_fflush_r+0xc>
 800600a:	89a3      	ldrh	r3, [r4, #12]
 800600c:	059b      	lsls	r3, r3, #22
 800600e:	d4dd      	bmi.n	8005fcc <_fflush_r+0xc>
 8006010:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006012:	f000 fc73 	bl	80068fc <__retarget_lock_release_recursive>
 8006016:	e7d9      	b.n	8005fcc <_fflush_r+0xc>
 8006018:	4b05      	ldr	r3, [pc, #20]	; (8006030 <_fflush_r+0x70>)
 800601a:	429c      	cmp	r4, r3
 800601c:	d101      	bne.n	8006022 <_fflush_r+0x62>
 800601e:	68ac      	ldr	r4, [r5, #8]
 8006020:	e7df      	b.n	8005fe2 <_fflush_r+0x22>
 8006022:	4b04      	ldr	r3, [pc, #16]	; (8006034 <_fflush_r+0x74>)
 8006024:	429c      	cmp	r4, r3
 8006026:	bf08      	it	eq
 8006028:	68ec      	ldreq	r4, [r5, #12]
 800602a:	e7da      	b.n	8005fe2 <_fflush_r+0x22>
 800602c:	080087b8 	.word	0x080087b8
 8006030:	080087d8 	.word	0x080087d8
 8006034:	08008798 	.word	0x08008798

08006038 <std>:
 8006038:	2300      	movs	r3, #0
 800603a:	b510      	push	{r4, lr}
 800603c:	4604      	mov	r4, r0
 800603e:	e9c0 3300 	strd	r3, r3, [r0]
 8006042:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006046:	6083      	str	r3, [r0, #8]
 8006048:	8181      	strh	r1, [r0, #12]
 800604a:	6643      	str	r3, [r0, #100]	; 0x64
 800604c:	81c2      	strh	r2, [r0, #14]
 800604e:	6183      	str	r3, [r0, #24]
 8006050:	4619      	mov	r1, r3
 8006052:	2208      	movs	r2, #8
 8006054:	305c      	adds	r0, #92	; 0x5c
 8006056:	f7fd fa79 	bl	800354c <memset>
 800605a:	4b05      	ldr	r3, [pc, #20]	; (8006070 <std+0x38>)
 800605c:	6224      	str	r4, [r4, #32]
 800605e:	6263      	str	r3, [r4, #36]	; 0x24
 8006060:	4b04      	ldr	r3, [pc, #16]	; (8006074 <std+0x3c>)
 8006062:	62a3      	str	r3, [r4, #40]	; 0x28
 8006064:	4b04      	ldr	r3, [pc, #16]	; (8006078 <std+0x40>)
 8006066:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006068:	4b04      	ldr	r3, [pc, #16]	; (800607c <std+0x44>)
 800606a:	6323      	str	r3, [r4, #48]	; 0x30
 800606c:	bd10      	pop	{r4, pc}
 800606e:	bf00      	nop
 8006070:	080077d5 	.word	0x080077d5
 8006074:	080077f7 	.word	0x080077f7
 8006078:	0800782f 	.word	0x0800782f
 800607c:	08007853 	.word	0x08007853

08006080 <_cleanup_r>:
 8006080:	4901      	ldr	r1, [pc, #4]	; (8006088 <_cleanup_r+0x8>)
 8006082:	f000 b8af 	b.w	80061e4 <_fwalk_reent>
 8006086:	bf00      	nop
 8006088:	08005fc1 	.word	0x08005fc1

0800608c <__sfmoreglue>:
 800608c:	b570      	push	{r4, r5, r6, lr}
 800608e:	2568      	movs	r5, #104	; 0x68
 8006090:	1e4a      	subs	r2, r1, #1
 8006092:	4355      	muls	r5, r2
 8006094:	460e      	mov	r6, r1
 8006096:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800609a:	f001 f9cf 	bl	800743c <_malloc_r>
 800609e:	4604      	mov	r4, r0
 80060a0:	b140      	cbz	r0, 80060b4 <__sfmoreglue+0x28>
 80060a2:	2100      	movs	r1, #0
 80060a4:	e9c0 1600 	strd	r1, r6, [r0]
 80060a8:	300c      	adds	r0, #12
 80060aa:	60a0      	str	r0, [r4, #8]
 80060ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80060b0:	f7fd fa4c 	bl	800354c <memset>
 80060b4:	4620      	mov	r0, r4
 80060b6:	bd70      	pop	{r4, r5, r6, pc}

080060b8 <__sfp_lock_acquire>:
 80060b8:	4801      	ldr	r0, [pc, #4]	; (80060c0 <__sfp_lock_acquire+0x8>)
 80060ba:	f000 bc1e 	b.w	80068fa <__retarget_lock_acquire_recursive>
 80060be:	bf00      	nop
 80060c0:	20000900 	.word	0x20000900

080060c4 <__sfp_lock_release>:
 80060c4:	4801      	ldr	r0, [pc, #4]	; (80060cc <__sfp_lock_release+0x8>)
 80060c6:	f000 bc19 	b.w	80068fc <__retarget_lock_release_recursive>
 80060ca:	bf00      	nop
 80060cc:	20000900 	.word	0x20000900

080060d0 <__sinit_lock_acquire>:
 80060d0:	4801      	ldr	r0, [pc, #4]	; (80060d8 <__sinit_lock_acquire+0x8>)
 80060d2:	f000 bc12 	b.w	80068fa <__retarget_lock_acquire_recursive>
 80060d6:	bf00      	nop
 80060d8:	200008fb 	.word	0x200008fb

080060dc <__sinit_lock_release>:
 80060dc:	4801      	ldr	r0, [pc, #4]	; (80060e4 <__sinit_lock_release+0x8>)
 80060de:	f000 bc0d 	b.w	80068fc <__retarget_lock_release_recursive>
 80060e2:	bf00      	nop
 80060e4:	200008fb 	.word	0x200008fb

080060e8 <__sinit>:
 80060e8:	b510      	push	{r4, lr}
 80060ea:	4604      	mov	r4, r0
 80060ec:	f7ff fff0 	bl	80060d0 <__sinit_lock_acquire>
 80060f0:	69a3      	ldr	r3, [r4, #24]
 80060f2:	b11b      	cbz	r3, 80060fc <__sinit+0x14>
 80060f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060f8:	f7ff bff0 	b.w	80060dc <__sinit_lock_release>
 80060fc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006100:	6523      	str	r3, [r4, #80]	; 0x50
 8006102:	4b13      	ldr	r3, [pc, #76]	; (8006150 <__sinit+0x68>)
 8006104:	4a13      	ldr	r2, [pc, #76]	; (8006154 <__sinit+0x6c>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	62a2      	str	r2, [r4, #40]	; 0x28
 800610a:	42a3      	cmp	r3, r4
 800610c:	bf08      	it	eq
 800610e:	2301      	moveq	r3, #1
 8006110:	4620      	mov	r0, r4
 8006112:	bf08      	it	eq
 8006114:	61a3      	streq	r3, [r4, #24]
 8006116:	f000 f81f 	bl	8006158 <__sfp>
 800611a:	6060      	str	r0, [r4, #4]
 800611c:	4620      	mov	r0, r4
 800611e:	f000 f81b 	bl	8006158 <__sfp>
 8006122:	60a0      	str	r0, [r4, #8]
 8006124:	4620      	mov	r0, r4
 8006126:	f000 f817 	bl	8006158 <__sfp>
 800612a:	2200      	movs	r2, #0
 800612c:	2104      	movs	r1, #4
 800612e:	60e0      	str	r0, [r4, #12]
 8006130:	6860      	ldr	r0, [r4, #4]
 8006132:	f7ff ff81 	bl	8006038 <std>
 8006136:	2201      	movs	r2, #1
 8006138:	2109      	movs	r1, #9
 800613a:	68a0      	ldr	r0, [r4, #8]
 800613c:	f7ff ff7c 	bl	8006038 <std>
 8006140:	2202      	movs	r2, #2
 8006142:	2112      	movs	r1, #18
 8006144:	68e0      	ldr	r0, [r4, #12]
 8006146:	f7ff ff77 	bl	8006038 <std>
 800614a:	2301      	movs	r3, #1
 800614c:	61a3      	str	r3, [r4, #24]
 800614e:	e7d1      	b.n	80060f4 <__sinit+0xc>
 8006150:	08008570 	.word	0x08008570
 8006154:	08006081 	.word	0x08006081

08006158 <__sfp>:
 8006158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800615a:	4607      	mov	r7, r0
 800615c:	f7ff ffac 	bl	80060b8 <__sfp_lock_acquire>
 8006160:	4b1e      	ldr	r3, [pc, #120]	; (80061dc <__sfp+0x84>)
 8006162:	681e      	ldr	r6, [r3, #0]
 8006164:	69b3      	ldr	r3, [r6, #24]
 8006166:	b913      	cbnz	r3, 800616e <__sfp+0x16>
 8006168:	4630      	mov	r0, r6
 800616a:	f7ff ffbd 	bl	80060e8 <__sinit>
 800616e:	3648      	adds	r6, #72	; 0x48
 8006170:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006174:	3b01      	subs	r3, #1
 8006176:	d503      	bpl.n	8006180 <__sfp+0x28>
 8006178:	6833      	ldr	r3, [r6, #0]
 800617a:	b30b      	cbz	r3, 80061c0 <__sfp+0x68>
 800617c:	6836      	ldr	r6, [r6, #0]
 800617e:	e7f7      	b.n	8006170 <__sfp+0x18>
 8006180:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006184:	b9d5      	cbnz	r5, 80061bc <__sfp+0x64>
 8006186:	4b16      	ldr	r3, [pc, #88]	; (80061e0 <__sfp+0x88>)
 8006188:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800618c:	60e3      	str	r3, [r4, #12]
 800618e:	6665      	str	r5, [r4, #100]	; 0x64
 8006190:	f000 fbb2 	bl	80068f8 <__retarget_lock_init_recursive>
 8006194:	f7ff ff96 	bl	80060c4 <__sfp_lock_release>
 8006198:	2208      	movs	r2, #8
 800619a:	4629      	mov	r1, r5
 800619c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80061a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80061a4:	6025      	str	r5, [r4, #0]
 80061a6:	61a5      	str	r5, [r4, #24]
 80061a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80061ac:	f7fd f9ce 	bl	800354c <memset>
 80061b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80061b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80061b8:	4620      	mov	r0, r4
 80061ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061bc:	3468      	adds	r4, #104	; 0x68
 80061be:	e7d9      	b.n	8006174 <__sfp+0x1c>
 80061c0:	2104      	movs	r1, #4
 80061c2:	4638      	mov	r0, r7
 80061c4:	f7ff ff62 	bl	800608c <__sfmoreglue>
 80061c8:	4604      	mov	r4, r0
 80061ca:	6030      	str	r0, [r6, #0]
 80061cc:	2800      	cmp	r0, #0
 80061ce:	d1d5      	bne.n	800617c <__sfp+0x24>
 80061d0:	f7ff ff78 	bl	80060c4 <__sfp_lock_release>
 80061d4:	230c      	movs	r3, #12
 80061d6:	603b      	str	r3, [r7, #0]
 80061d8:	e7ee      	b.n	80061b8 <__sfp+0x60>
 80061da:	bf00      	nop
 80061dc:	08008570 	.word	0x08008570
 80061e0:	ffff0001 	.word	0xffff0001

080061e4 <_fwalk_reent>:
 80061e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061e8:	4606      	mov	r6, r0
 80061ea:	4688      	mov	r8, r1
 80061ec:	2700      	movs	r7, #0
 80061ee:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80061f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80061f6:	f1b9 0901 	subs.w	r9, r9, #1
 80061fa:	d505      	bpl.n	8006208 <_fwalk_reent+0x24>
 80061fc:	6824      	ldr	r4, [r4, #0]
 80061fe:	2c00      	cmp	r4, #0
 8006200:	d1f7      	bne.n	80061f2 <_fwalk_reent+0xe>
 8006202:	4638      	mov	r0, r7
 8006204:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006208:	89ab      	ldrh	r3, [r5, #12]
 800620a:	2b01      	cmp	r3, #1
 800620c:	d907      	bls.n	800621e <_fwalk_reent+0x3a>
 800620e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006212:	3301      	adds	r3, #1
 8006214:	d003      	beq.n	800621e <_fwalk_reent+0x3a>
 8006216:	4629      	mov	r1, r5
 8006218:	4630      	mov	r0, r6
 800621a:	47c0      	blx	r8
 800621c:	4307      	orrs	r7, r0
 800621e:	3568      	adds	r5, #104	; 0x68
 8006220:	e7e9      	b.n	80061f6 <_fwalk_reent+0x12>

08006222 <rshift>:
 8006222:	6903      	ldr	r3, [r0, #16]
 8006224:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006228:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800622c:	f100 0414 	add.w	r4, r0, #20
 8006230:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006234:	dd46      	ble.n	80062c4 <rshift+0xa2>
 8006236:	f011 011f 	ands.w	r1, r1, #31
 800623a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800623e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006242:	d10c      	bne.n	800625e <rshift+0x3c>
 8006244:	4629      	mov	r1, r5
 8006246:	f100 0710 	add.w	r7, r0, #16
 800624a:	42b1      	cmp	r1, r6
 800624c:	d335      	bcc.n	80062ba <rshift+0x98>
 800624e:	1a9b      	subs	r3, r3, r2
 8006250:	009b      	lsls	r3, r3, #2
 8006252:	1eea      	subs	r2, r5, #3
 8006254:	4296      	cmp	r6, r2
 8006256:	bf38      	it	cc
 8006258:	2300      	movcc	r3, #0
 800625a:	4423      	add	r3, r4
 800625c:	e015      	b.n	800628a <rshift+0x68>
 800625e:	46a1      	mov	r9, r4
 8006260:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006264:	f1c1 0820 	rsb	r8, r1, #32
 8006268:	40cf      	lsrs	r7, r1
 800626a:	f105 0e04 	add.w	lr, r5, #4
 800626e:	4576      	cmp	r6, lr
 8006270:	46f4      	mov	ip, lr
 8006272:	d816      	bhi.n	80062a2 <rshift+0x80>
 8006274:	1a9b      	subs	r3, r3, r2
 8006276:	009a      	lsls	r2, r3, #2
 8006278:	3a04      	subs	r2, #4
 800627a:	3501      	adds	r5, #1
 800627c:	42ae      	cmp	r6, r5
 800627e:	bf38      	it	cc
 8006280:	2200      	movcc	r2, #0
 8006282:	18a3      	adds	r3, r4, r2
 8006284:	50a7      	str	r7, [r4, r2]
 8006286:	b107      	cbz	r7, 800628a <rshift+0x68>
 8006288:	3304      	adds	r3, #4
 800628a:	42a3      	cmp	r3, r4
 800628c:	eba3 0204 	sub.w	r2, r3, r4
 8006290:	bf08      	it	eq
 8006292:	2300      	moveq	r3, #0
 8006294:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006298:	6102      	str	r2, [r0, #16]
 800629a:	bf08      	it	eq
 800629c:	6143      	streq	r3, [r0, #20]
 800629e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80062a2:	f8dc c000 	ldr.w	ip, [ip]
 80062a6:	fa0c fc08 	lsl.w	ip, ip, r8
 80062aa:	ea4c 0707 	orr.w	r7, ip, r7
 80062ae:	f849 7b04 	str.w	r7, [r9], #4
 80062b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80062b6:	40cf      	lsrs	r7, r1
 80062b8:	e7d9      	b.n	800626e <rshift+0x4c>
 80062ba:	f851 cb04 	ldr.w	ip, [r1], #4
 80062be:	f847 cf04 	str.w	ip, [r7, #4]!
 80062c2:	e7c2      	b.n	800624a <rshift+0x28>
 80062c4:	4623      	mov	r3, r4
 80062c6:	e7e0      	b.n	800628a <rshift+0x68>

080062c8 <__hexdig_fun>:
 80062c8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80062cc:	2b09      	cmp	r3, #9
 80062ce:	d802      	bhi.n	80062d6 <__hexdig_fun+0xe>
 80062d0:	3820      	subs	r0, #32
 80062d2:	b2c0      	uxtb	r0, r0
 80062d4:	4770      	bx	lr
 80062d6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80062da:	2b05      	cmp	r3, #5
 80062dc:	d801      	bhi.n	80062e2 <__hexdig_fun+0x1a>
 80062de:	3847      	subs	r0, #71	; 0x47
 80062e0:	e7f7      	b.n	80062d2 <__hexdig_fun+0xa>
 80062e2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80062e6:	2b05      	cmp	r3, #5
 80062e8:	d801      	bhi.n	80062ee <__hexdig_fun+0x26>
 80062ea:	3827      	subs	r0, #39	; 0x27
 80062ec:	e7f1      	b.n	80062d2 <__hexdig_fun+0xa>
 80062ee:	2000      	movs	r0, #0
 80062f0:	4770      	bx	lr
	...

080062f4 <__gethex>:
 80062f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f8:	b08b      	sub	sp, #44	; 0x2c
 80062fa:	9306      	str	r3, [sp, #24]
 80062fc:	4bb9      	ldr	r3, [pc, #740]	; (80065e4 <__gethex+0x2f0>)
 80062fe:	9002      	str	r0, [sp, #8]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	468b      	mov	fp, r1
 8006304:	4618      	mov	r0, r3
 8006306:	4690      	mov	r8, r2
 8006308:	9303      	str	r3, [sp, #12]
 800630a:	f7f9 ff31 	bl	8000170 <strlen>
 800630e:	4682      	mov	sl, r0
 8006310:	9b03      	ldr	r3, [sp, #12]
 8006312:	f8db 2000 	ldr.w	r2, [fp]
 8006316:	4403      	add	r3, r0
 8006318:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800631c:	9307      	str	r3, [sp, #28]
 800631e:	1c93      	adds	r3, r2, #2
 8006320:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006324:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006328:	32fe      	adds	r2, #254	; 0xfe
 800632a:	18d1      	adds	r1, r2, r3
 800632c:	461f      	mov	r7, r3
 800632e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006332:	9101      	str	r1, [sp, #4]
 8006334:	2830      	cmp	r0, #48	; 0x30
 8006336:	d0f8      	beq.n	800632a <__gethex+0x36>
 8006338:	f7ff ffc6 	bl	80062c8 <__hexdig_fun>
 800633c:	4604      	mov	r4, r0
 800633e:	2800      	cmp	r0, #0
 8006340:	d13a      	bne.n	80063b8 <__gethex+0xc4>
 8006342:	4652      	mov	r2, sl
 8006344:	4638      	mov	r0, r7
 8006346:	9903      	ldr	r1, [sp, #12]
 8006348:	f001 fa87 	bl	800785a <strncmp>
 800634c:	4605      	mov	r5, r0
 800634e:	2800      	cmp	r0, #0
 8006350:	d166      	bne.n	8006420 <__gethex+0x12c>
 8006352:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006356:	eb07 060a 	add.w	r6, r7, sl
 800635a:	f7ff ffb5 	bl	80062c8 <__hexdig_fun>
 800635e:	2800      	cmp	r0, #0
 8006360:	d060      	beq.n	8006424 <__gethex+0x130>
 8006362:	4633      	mov	r3, r6
 8006364:	7818      	ldrb	r0, [r3, #0]
 8006366:	461f      	mov	r7, r3
 8006368:	2830      	cmp	r0, #48	; 0x30
 800636a:	f103 0301 	add.w	r3, r3, #1
 800636e:	d0f9      	beq.n	8006364 <__gethex+0x70>
 8006370:	f7ff ffaa 	bl	80062c8 <__hexdig_fun>
 8006374:	2301      	movs	r3, #1
 8006376:	fab0 f480 	clz	r4, r0
 800637a:	4635      	mov	r5, r6
 800637c:	0964      	lsrs	r4, r4, #5
 800637e:	9301      	str	r3, [sp, #4]
 8006380:	463a      	mov	r2, r7
 8006382:	4616      	mov	r6, r2
 8006384:	7830      	ldrb	r0, [r6, #0]
 8006386:	3201      	adds	r2, #1
 8006388:	f7ff ff9e 	bl	80062c8 <__hexdig_fun>
 800638c:	2800      	cmp	r0, #0
 800638e:	d1f8      	bne.n	8006382 <__gethex+0x8e>
 8006390:	4652      	mov	r2, sl
 8006392:	4630      	mov	r0, r6
 8006394:	9903      	ldr	r1, [sp, #12]
 8006396:	f001 fa60 	bl	800785a <strncmp>
 800639a:	b980      	cbnz	r0, 80063be <__gethex+0xca>
 800639c:	b94d      	cbnz	r5, 80063b2 <__gethex+0xbe>
 800639e:	eb06 050a 	add.w	r5, r6, sl
 80063a2:	462a      	mov	r2, r5
 80063a4:	4616      	mov	r6, r2
 80063a6:	7830      	ldrb	r0, [r6, #0]
 80063a8:	3201      	adds	r2, #1
 80063aa:	f7ff ff8d 	bl	80062c8 <__hexdig_fun>
 80063ae:	2800      	cmp	r0, #0
 80063b0:	d1f8      	bne.n	80063a4 <__gethex+0xb0>
 80063b2:	1bad      	subs	r5, r5, r6
 80063b4:	00ad      	lsls	r5, r5, #2
 80063b6:	e004      	b.n	80063c2 <__gethex+0xce>
 80063b8:	2400      	movs	r4, #0
 80063ba:	4625      	mov	r5, r4
 80063bc:	e7e0      	b.n	8006380 <__gethex+0x8c>
 80063be:	2d00      	cmp	r5, #0
 80063c0:	d1f7      	bne.n	80063b2 <__gethex+0xbe>
 80063c2:	7833      	ldrb	r3, [r6, #0]
 80063c4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80063c8:	2b50      	cmp	r3, #80	; 0x50
 80063ca:	d139      	bne.n	8006440 <__gethex+0x14c>
 80063cc:	7873      	ldrb	r3, [r6, #1]
 80063ce:	2b2b      	cmp	r3, #43	; 0x2b
 80063d0:	d02a      	beq.n	8006428 <__gethex+0x134>
 80063d2:	2b2d      	cmp	r3, #45	; 0x2d
 80063d4:	d02c      	beq.n	8006430 <__gethex+0x13c>
 80063d6:	f04f 0900 	mov.w	r9, #0
 80063da:	1c71      	adds	r1, r6, #1
 80063dc:	7808      	ldrb	r0, [r1, #0]
 80063de:	f7ff ff73 	bl	80062c8 <__hexdig_fun>
 80063e2:	1e43      	subs	r3, r0, #1
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	2b18      	cmp	r3, #24
 80063e8:	d82a      	bhi.n	8006440 <__gethex+0x14c>
 80063ea:	f1a0 0210 	sub.w	r2, r0, #16
 80063ee:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80063f2:	f7ff ff69 	bl	80062c8 <__hexdig_fun>
 80063f6:	1e43      	subs	r3, r0, #1
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b18      	cmp	r3, #24
 80063fc:	d91b      	bls.n	8006436 <__gethex+0x142>
 80063fe:	f1b9 0f00 	cmp.w	r9, #0
 8006402:	d000      	beq.n	8006406 <__gethex+0x112>
 8006404:	4252      	negs	r2, r2
 8006406:	4415      	add	r5, r2
 8006408:	f8cb 1000 	str.w	r1, [fp]
 800640c:	b1d4      	cbz	r4, 8006444 <__gethex+0x150>
 800640e:	9b01      	ldr	r3, [sp, #4]
 8006410:	2b00      	cmp	r3, #0
 8006412:	bf14      	ite	ne
 8006414:	2700      	movne	r7, #0
 8006416:	2706      	moveq	r7, #6
 8006418:	4638      	mov	r0, r7
 800641a:	b00b      	add	sp, #44	; 0x2c
 800641c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006420:	463e      	mov	r6, r7
 8006422:	4625      	mov	r5, r4
 8006424:	2401      	movs	r4, #1
 8006426:	e7cc      	b.n	80063c2 <__gethex+0xce>
 8006428:	f04f 0900 	mov.w	r9, #0
 800642c:	1cb1      	adds	r1, r6, #2
 800642e:	e7d5      	b.n	80063dc <__gethex+0xe8>
 8006430:	f04f 0901 	mov.w	r9, #1
 8006434:	e7fa      	b.n	800642c <__gethex+0x138>
 8006436:	230a      	movs	r3, #10
 8006438:	fb03 0202 	mla	r2, r3, r2, r0
 800643c:	3a10      	subs	r2, #16
 800643e:	e7d6      	b.n	80063ee <__gethex+0xfa>
 8006440:	4631      	mov	r1, r6
 8006442:	e7e1      	b.n	8006408 <__gethex+0x114>
 8006444:	4621      	mov	r1, r4
 8006446:	1bf3      	subs	r3, r6, r7
 8006448:	3b01      	subs	r3, #1
 800644a:	2b07      	cmp	r3, #7
 800644c:	dc0a      	bgt.n	8006464 <__gethex+0x170>
 800644e:	9802      	ldr	r0, [sp, #8]
 8006450:	f000 fae2 	bl	8006a18 <_Balloc>
 8006454:	4604      	mov	r4, r0
 8006456:	b940      	cbnz	r0, 800646a <__gethex+0x176>
 8006458:	4602      	mov	r2, r0
 800645a:	21de      	movs	r1, #222	; 0xde
 800645c:	4b62      	ldr	r3, [pc, #392]	; (80065e8 <__gethex+0x2f4>)
 800645e:	4863      	ldr	r0, [pc, #396]	; (80065ec <__gethex+0x2f8>)
 8006460:	f001 fa2c 	bl	80078bc <__assert_func>
 8006464:	3101      	adds	r1, #1
 8006466:	105b      	asrs	r3, r3, #1
 8006468:	e7ef      	b.n	800644a <__gethex+0x156>
 800646a:	f04f 0b00 	mov.w	fp, #0
 800646e:	f100 0914 	add.w	r9, r0, #20
 8006472:	f1ca 0301 	rsb	r3, sl, #1
 8006476:	f8cd 9010 	str.w	r9, [sp, #16]
 800647a:	f8cd b004 	str.w	fp, [sp, #4]
 800647e:	9308      	str	r3, [sp, #32]
 8006480:	42b7      	cmp	r7, r6
 8006482:	d33f      	bcc.n	8006504 <__gethex+0x210>
 8006484:	9f04      	ldr	r7, [sp, #16]
 8006486:	9b01      	ldr	r3, [sp, #4]
 8006488:	f847 3b04 	str.w	r3, [r7], #4
 800648c:	eba7 0709 	sub.w	r7, r7, r9
 8006490:	10bf      	asrs	r7, r7, #2
 8006492:	6127      	str	r7, [r4, #16]
 8006494:	4618      	mov	r0, r3
 8006496:	f000 fbb5 	bl	8006c04 <__hi0bits>
 800649a:	017f      	lsls	r7, r7, #5
 800649c:	f8d8 6000 	ldr.w	r6, [r8]
 80064a0:	1a3f      	subs	r7, r7, r0
 80064a2:	42b7      	cmp	r7, r6
 80064a4:	dd62      	ble.n	800656c <__gethex+0x278>
 80064a6:	1bbf      	subs	r7, r7, r6
 80064a8:	4639      	mov	r1, r7
 80064aa:	4620      	mov	r0, r4
 80064ac:	f000 ff4b 	bl	8007346 <__any_on>
 80064b0:	4682      	mov	sl, r0
 80064b2:	b1a8      	cbz	r0, 80064e0 <__gethex+0x1ec>
 80064b4:	f04f 0a01 	mov.w	sl, #1
 80064b8:	1e7b      	subs	r3, r7, #1
 80064ba:	1159      	asrs	r1, r3, #5
 80064bc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80064c0:	f003 021f 	and.w	r2, r3, #31
 80064c4:	fa0a f202 	lsl.w	r2, sl, r2
 80064c8:	420a      	tst	r2, r1
 80064ca:	d009      	beq.n	80064e0 <__gethex+0x1ec>
 80064cc:	4553      	cmp	r3, sl
 80064ce:	dd05      	ble.n	80064dc <__gethex+0x1e8>
 80064d0:	4620      	mov	r0, r4
 80064d2:	1eb9      	subs	r1, r7, #2
 80064d4:	f000 ff37 	bl	8007346 <__any_on>
 80064d8:	2800      	cmp	r0, #0
 80064da:	d144      	bne.n	8006566 <__gethex+0x272>
 80064dc:	f04f 0a02 	mov.w	sl, #2
 80064e0:	4639      	mov	r1, r7
 80064e2:	4620      	mov	r0, r4
 80064e4:	f7ff fe9d 	bl	8006222 <rshift>
 80064e8:	443d      	add	r5, r7
 80064ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80064ee:	42ab      	cmp	r3, r5
 80064f0:	da4a      	bge.n	8006588 <__gethex+0x294>
 80064f2:	4621      	mov	r1, r4
 80064f4:	9802      	ldr	r0, [sp, #8]
 80064f6:	f000 facf 	bl	8006a98 <_Bfree>
 80064fa:	2300      	movs	r3, #0
 80064fc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80064fe:	27a3      	movs	r7, #163	; 0xa3
 8006500:	6013      	str	r3, [r2, #0]
 8006502:	e789      	b.n	8006418 <__gethex+0x124>
 8006504:	1e73      	subs	r3, r6, #1
 8006506:	9a07      	ldr	r2, [sp, #28]
 8006508:	9305      	str	r3, [sp, #20]
 800650a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800650e:	4293      	cmp	r3, r2
 8006510:	d019      	beq.n	8006546 <__gethex+0x252>
 8006512:	f1bb 0f20 	cmp.w	fp, #32
 8006516:	d107      	bne.n	8006528 <__gethex+0x234>
 8006518:	9b04      	ldr	r3, [sp, #16]
 800651a:	9a01      	ldr	r2, [sp, #4]
 800651c:	f843 2b04 	str.w	r2, [r3], #4
 8006520:	9304      	str	r3, [sp, #16]
 8006522:	2300      	movs	r3, #0
 8006524:	469b      	mov	fp, r3
 8006526:	9301      	str	r3, [sp, #4]
 8006528:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800652c:	f7ff fecc 	bl	80062c8 <__hexdig_fun>
 8006530:	9b01      	ldr	r3, [sp, #4]
 8006532:	f000 000f 	and.w	r0, r0, #15
 8006536:	fa00 f00b 	lsl.w	r0, r0, fp
 800653a:	4303      	orrs	r3, r0
 800653c:	9301      	str	r3, [sp, #4]
 800653e:	f10b 0b04 	add.w	fp, fp, #4
 8006542:	9b05      	ldr	r3, [sp, #20]
 8006544:	e00d      	b.n	8006562 <__gethex+0x26e>
 8006546:	9b05      	ldr	r3, [sp, #20]
 8006548:	9a08      	ldr	r2, [sp, #32]
 800654a:	4413      	add	r3, r2
 800654c:	42bb      	cmp	r3, r7
 800654e:	d3e0      	bcc.n	8006512 <__gethex+0x21e>
 8006550:	4618      	mov	r0, r3
 8006552:	4652      	mov	r2, sl
 8006554:	9903      	ldr	r1, [sp, #12]
 8006556:	9309      	str	r3, [sp, #36]	; 0x24
 8006558:	f001 f97f 	bl	800785a <strncmp>
 800655c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800655e:	2800      	cmp	r0, #0
 8006560:	d1d7      	bne.n	8006512 <__gethex+0x21e>
 8006562:	461e      	mov	r6, r3
 8006564:	e78c      	b.n	8006480 <__gethex+0x18c>
 8006566:	f04f 0a03 	mov.w	sl, #3
 800656a:	e7b9      	b.n	80064e0 <__gethex+0x1ec>
 800656c:	da09      	bge.n	8006582 <__gethex+0x28e>
 800656e:	1bf7      	subs	r7, r6, r7
 8006570:	4621      	mov	r1, r4
 8006572:	463a      	mov	r2, r7
 8006574:	9802      	ldr	r0, [sp, #8]
 8006576:	f000 fca7 	bl	8006ec8 <__lshift>
 800657a:	4604      	mov	r4, r0
 800657c:	1bed      	subs	r5, r5, r7
 800657e:	f100 0914 	add.w	r9, r0, #20
 8006582:	f04f 0a00 	mov.w	sl, #0
 8006586:	e7b0      	b.n	80064ea <__gethex+0x1f6>
 8006588:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800658c:	42a8      	cmp	r0, r5
 800658e:	dd71      	ble.n	8006674 <__gethex+0x380>
 8006590:	1b45      	subs	r5, r0, r5
 8006592:	42ae      	cmp	r6, r5
 8006594:	dc34      	bgt.n	8006600 <__gethex+0x30c>
 8006596:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800659a:	2b02      	cmp	r3, #2
 800659c:	d028      	beq.n	80065f0 <__gethex+0x2fc>
 800659e:	2b03      	cmp	r3, #3
 80065a0:	d02a      	beq.n	80065f8 <__gethex+0x304>
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d115      	bne.n	80065d2 <__gethex+0x2de>
 80065a6:	42ae      	cmp	r6, r5
 80065a8:	d113      	bne.n	80065d2 <__gethex+0x2de>
 80065aa:	2e01      	cmp	r6, #1
 80065ac:	d10b      	bne.n	80065c6 <__gethex+0x2d2>
 80065ae:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80065b2:	9a06      	ldr	r2, [sp, #24]
 80065b4:	2762      	movs	r7, #98	; 0x62
 80065b6:	6013      	str	r3, [r2, #0]
 80065b8:	2301      	movs	r3, #1
 80065ba:	6123      	str	r3, [r4, #16]
 80065bc:	f8c9 3000 	str.w	r3, [r9]
 80065c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80065c2:	601c      	str	r4, [r3, #0]
 80065c4:	e728      	b.n	8006418 <__gethex+0x124>
 80065c6:	4620      	mov	r0, r4
 80065c8:	1e71      	subs	r1, r6, #1
 80065ca:	f000 febc 	bl	8007346 <__any_on>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d1ed      	bne.n	80065ae <__gethex+0x2ba>
 80065d2:	4621      	mov	r1, r4
 80065d4:	9802      	ldr	r0, [sp, #8]
 80065d6:	f000 fa5f 	bl	8006a98 <_Bfree>
 80065da:	2300      	movs	r3, #0
 80065dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80065de:	2750      	movs	r7, #80	; 0x50
 80065e0:	6013      	str	r3, [r2, #0]
 80065e2:	e719      	b.n	8006418 <__gethex+0x124>
 80065e4:	08008864 	.word	0x08008864
 80065e8:	08008784 	.word	0x08008784
 80065ec:	080087f8 	.word	0x080087f8
 80065f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d1ed      	bne.n	80065d2 <__gethex+0x2de>
 80065f6:	e7da      	b.n	80065ae <__gethex+0x2ba>
 80065f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1d7      	bne.n	80065ae <__gethex+0x2ba>
 80065fe:	e7e8      	b.n	80065d2 <__gethex+0x2de>
 8006600:	1e6f      	subs	r7, r5, #1
 8006602:	f1ba 0f00 	cmp.w	sl, #0
 8006606:	d132      	bne.n	800666e <__gethex+0x37a>
 8006608:	b127      	cbz	r7, 8006614 <__gethex+0x320>
 800660a:	4639      	mov	r1, r7
 800660c:	4620      	mov	r0, r4
 800660e:	f000 fe9a 	bl	8007346 <__any_on>
 8006612:	4682      	mov	sl, r0
 8006614:	2101      	movs	r1, #1
 8006616:	117b      	asrs	r3, r7, #5
 8006618:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800661c:	f007 071f 	and.w	r7, r7, #31
 8006620:	fa01 f707 	lsl.w	r7, r1, r7
 8006624:	421f      	tst	r7, r3
 8006626:	f04f 0702 	mov.w	r7, #2
 800662a:	4629      	mov	r1, r5
 800662c:	4620      	mov	r0, r4
 800662e:	bf18      	it	ne
 8006630:	f04a 0a02 	orrne.w	sl, sl, #2
 8006634:	1b76      	subs	r6, r6, r5
 8006636:	f7ff fdf4 	bl	8006222 <rshift>
 800663a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800663e:	f1ba 0f00 	cmp.w	sl, #0
 8006642:	d048      	beq.n	80066d6 <__gethex+0x3e2>
 8006644:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006648:	2b02      	cmp	r3, #2
 800664a:	d015      	beq.n	8006678 <__gethex+0x384>
 800664c:	2b03      	cmp	r3, #3
 800664e:	d017      	beq.n	8006680 <__gethex+0x38c>
 8006650:	2b01      	cmp	r3, #1
 8006652:	d109      	bne.n	8006668 <__gethex+0x374>
 8006654:	f01a 0f02 	tst.w	sl, #2
 8006658:	d006      	beq.n	8006668 <__gethex+0x374>
 800665a:	f8d9 0000 	ldr.w	r0, [r9]
 800665e:	ea4a 0a00 	orr.w	sl, sl, r0
 8006662:	f01a 0f01 	tst.w	sl, #1
 8006666:	d10e      	bne.n	8006686 <__gethex+0x392>
 8006668:	f047 0710 	orr.w	r7, r7, #16
 800666c:	e033      	b.n	80066d6 <__gethex+0x3e2>
 800666e:	f04f 0a01 	mov.w	sl, #1
 8006672:	e7cf      	b.n	8006614 <__gethex+0x320>
 8006674:	2701      	movs	r7, #1
 8006676:	e7e2      	b.n	800663e <__gethex+0x34a>
 8006678:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800667a:	f1c3 0301 	rsb	r3, r3, #1
 800667e:	9315      	str	r3, [sp, #84]	; 0x54
 8006680:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006682:	2b00      	cmp	r3, #0
 8006684:	d0f0      	beq.n	8006668 <__gethex+0x374>
 8006686:	f04f 0c00 	mov.w	ip, #0
 800668a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800668e:	f104 0314 	add.w	r3, r4, #20
 8006692:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006696:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800669a:	4618      	mov	r0, r3
 800669c:	f853 2b04 	ldr.w	r2, [r3], #4
 80066a0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80066a4:	d01c      	beq.n	80066e0 <__gethex+0x3ec>
 80066a6:	3201      	adds	r2, #1
 80066a8:	6002      	str	r2, [r0, #0]
 80066aa:	2f02      	cmp	r7, #2
 80066ac:	f104 0314 	add.w	r3, r4, #20
 80066b0:	d13d      	bne.n	800672e <__gethex+0x43a>
 80066b2:	f8d8 2000 	ldr.w	r2, [r8]
 80066b6:	3a01      	subs	r2, #1
 80066b8:	42b2      	cmp	r2, r6
 80066ba:	d10a      	bne.n	80066d2 <__gethex+0x3de>
 80066bc:	2201      	movs	r2, #1
 80066be:	1171      	asrs	r1, r6, #5
 80066c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80066c4:	f006 061f 	and.w	r6, r6, #31
 80066c8:	fa02 f606 	lsl.w	r6, r2, r6
 80066cc:	421e      	tst	r6, r3
 80066ce:	bf18      	it	ne
 80066d0:	4617      	movne	r7, r2
 80066d2:	f047 0720 	orr.w	r7, r7, #32
 80066d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80066d8:	601c      	str	r4, [r3, #0]
 80066da:	9b06      	ldr	r3, [sp, #24]
 80066dc:	601d      	str	r5, [r3, #0]
 80066de:	e69b      	b.n	8006418 <__gethex+0x124>
 80066e0:	4299      	cmp	r1, r3
 80066e2:	f843 cc04 	str.w	ip, [r3, #-4]
 80066e6:	d8d8      	bhi.n	800669a <__gethex+0x3a6>
 80066e8:	68a3      	ldr	r3, [r4, #8]
 80066ea:	459b      	cmp	fp, r3
 80066ec:	db17      	blt.n	800671e <__gethex+0x42a>
 80066ee:	6861      	ldr	r1, [r4, #4]
 80066f0:	9802      	ldr	r0, [sp, #8]
 80066f2:	3101      	adds	r1, #1
 80066f4:	f000 f990 	bl	8006a18 <_Balloc>
 80066f8:	4681      	mov	r9, r0
 80066fa:	b918      	cbnz	r0, 8006704 <__gethex+0x410>
 80066fc:	4602      	mov	r2, r0
 80066fe:	2184      	movs	r1, #132	; 0x84
 8006700:	4b19      	ldr	r3, [pc, #100]	; (8006768 <__gethex+0x474>)
 8006702:	e6ac      	b.n	800645e <__gethex+0x16a>
 8006704:	6922      	ldr	r2, [r4, #16]
 8006706:	f104 010c 	add.w	r1, r4, #12
 800670a:	3202      	adds	r2, #2
 800670c:	0092      	lsls	r2, r2, #2
 800670e:	300c      	adds	r0, #12
 8006710:	f7fc ff0e 	bl	8003530 <memcpy>
 8006714:	4621      	mov	r1, r4
 8006716:	9802      	ldr	r0, [sp, #8]
 8006718:	f000 f9be 	bl	8006a98 <_Bfree>
 800671c:	464c      	mov	r4, r9
 800671e:	6923      	ldr	r3, [r4, #16]
 8006720:	1c5a      	adds	r2, r3, #1
 8006722:	6122      	str	r2, [r4, #16]
 8006724:	2201      	movs	r2, #1
 8006726:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800672a:	615a      	str	r2, [r3, #20]
 800672c:	e7bd      	b.n	80066aa <__gethex+0x3b6>
 800672e:	6922      	ldr	r2, [r4, #16]
 8006730:	455a      	cmp	r2, fp
 8006732:	dd0b      	ble.n	800674c <__gethex+0x458>
 8006734:	2101      	movs	r1, #1
 8006736:	4620      	mov	r0, r4
 8006738:	f7ff fd73 	bl	8006222 <rshift>
 800673c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006740:	3501      	adds	r5, #1
 8006742:	42ab      	cmp	r3, r5
 8006744:	f6ff aed5 	blt.w	80064f2 <__gethex+0x1fe>
 8006748:	2701      	movs	r7, #1
 800674a:	e7c2      	b.n	80066d2 <__gethex+0x3de>
 800674c:	f016 061f 	ands.w	r6, r6, #31
 8006750:	d0fa      	beq.n	8006748 <__gethex+0x454>
 8006752:	449a      	add	sl, r3
 8006754:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006758:	f000 fa54 	bl	8006c04 <__hi0bits>
 800675c:	f1c6 0620 	rsb	r6, r6, #32
 8006760:	42b0      	cmp	r0, r6
 8006762:	dbe7      	blt.n	8006734 <__gethex+0x440>
 8006764:	e7f0      	b.n	8006748 <__gethex+0x454>
 8006766:	bf00      	nop
 8006768:	08008784 	.word	0x08008784

0800676c <L_shift>:
 800676c:	f1c2 0208 	rsb	r2, r2, #8
 8006770:	0092      	lsls	r2, r2, #2
 8006772:	b570      	push	{r4, r5, r6, lr}
 8006774:	f1c2 0620 	rsb	r6, r2, #32
 8006778:	6843      	ldr	r3, [r0, #4]
 800677a:	6804      	ldr	r4, [r0, #0]
 800677c:	fa03 f506 	lsl.w	r5, r3, r6
 8006780:	432c      	orrs	r4, r5
 8006782:	40d3      	lsrs	r3, r2
 8006784:	6004      	str	r4, [r0, #0]
 8006786:	f840 3f04 	str.w	r3, [r0, #4]!
 800678a:	4288      	cmp	r0, r1
 800678c:	d3f4      	bcc.n	8006778 <L_shift+0xc>
 800678e:	bd70      	pop	{r4, r5, r6, pc}

08006790 <__match>:
 8006790:	b530      	push	{r4, r5, lr}
 8006792:	6803      	ldr	r3, [r0, #0]
 8006794:	3301      	adds	r3, #1
 8006796:	f811 4b01 	ldrb.w	r4, [r1], #1
 800679a:	b914      	cbnz	r4, 80067a2 <__match+0x12>
 800679c:	6003      	str	r3, [r0, #0]
 800679e:	2001      	movs	r0, #1
 80067a0:	bd30      	pop	{r4, r5, pc}
 80067a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067a6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80067aa:	2d19      	cmp	r5, #25
 80067ac:	bf98      	it	ls
 80067ae:	3220      	addls	r2, #32
 80067b0:	42a2      	cmp	r2, r4
 80067b2:	d0f0      	beq.n	8006796 <__match+0x6>
 80067b4:	2000      	movs	r0, #0
 80067b6:	e7f3      	b.n	80067a0 <__match+0x10>

080067b8 <__hexnan>:
 80067b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067bc:	2500      	movs	r5, #0
 80067be:	680b      	ldr	r3, [r1, #0]
 80067c0:	4682      	mov	sl, r0
 80067c2:	115e      	asrs	r6, r3, #5
 80067c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80067c8:	f013 031f 	ands.w	r3, r3, #31
 80067cc:	bf18      	it	ne
 80067ce:	3604      	addne	r6, #4
 80067d0:	1f37      	subs	r7, r6, #4
 80067d2:	4690      	mov	r8, r2
 80067d4:	46b9      	mov	r9, r7
 80067d6:	463c      	mov	r4, r7
 80067d8:	46ab      	mov	fp, r5
 80067da:	b087      	sub	sp, #28
 80067dc:	6801      	ldr	r1, [r0, #0]
 80067de:	9301      	str	r3, [sp, #4]
 80067e0:	f846 5c04 	str.w	r5, [r6, #-4]
 80067e4:	9502      	str	r5, [sp, #8]
 80067e6:	784a      	ldrb	r2, [r1, #1]
 80067e8:	1c4b      	adds	r3, r1, #1
 80067ea:	9303      	str	r3, [sp, #12]
 80067ec:	b342      	cbz	r2, 8006840 <__hexnan+0x88>
 80067ee:	4610      	mov	r0, r2
 80067f0:	9105      	str	r1, [sp, #20]
 80067f2:	9204      	str	r2, [sp, #16]
 80067f4:	f7ff fd68 	bl	80062c8 <__hexdig_fun>
 80067f8:	2800      	cmp	r0, #0
 80067fa:	d14f      	bne.n	800689c <__hexnan+0xe4>
 80067fc:	9a04      	ldr	r2, [sp, #16]
 80067fe:	9905      	ldr	r1, [sp, #20]
 8006800:	2a20      	cmp	r2, #32
 8006802:	d818      	bhi.n	8006836 <__hexnan+0x7e>
 8006804:	9b02      	ldr	r3, [sp, #8]
 8006806:	459b      	cmp	fp, r3
 8006808:	dd13      	ble.n	8006832 <__hexnan+0x7a>
 800680a:	454c      	cmp	r4, r9
 800680c:	d206      	bcs.n	800681c <__hexnan+0x64>
 800680e:	2d07      	cmp	r5, #7
 8006810:	dc04      	bgt.n	800681c <__hexnan+0x64>
 8006812:	462a      	mov	r2, r5
 8006814:	4649      	mov	r1, r9
 8006816:	4620      	mov	r0, r4
 8006818:	f7ff ffa8 	bl	800676c <L_shift>
 800681c:	4544      	cmp	r4, r8
 800681e:	d950      	bls.n	80068c2 <__hexnan+0x10a>
 8006820:	2300      	movs	r3, #0
 8006822:	f1a4 0904 	sub.w	r9, r4, #4
 8006826:	f844 3c04 	str.w	r3, [r4, #-4]
 800682a:	461d      	mov	r5, r3
 800682c:	464c      	mov	r4, r9
 800682e:	f8cd b008 	str.w	fp, [sp, #8]
 8006832:	9903      	ldr	r1, [sp, #12]
 8006834:	e7d7      	b.n	80067e6 <__hexnan+0x2e>
 8006836:	2a29      	cmp	r2, #41	; 0x29
 8006838:	d156      	bne.n	80068e8 <__hexnan+0x130>
 800683a:	3102      	adds	r1, #2
 800683c:	f8ca 1000 	str.w	r1, [sl]
 8006840:	f1bb 0f00 	cmp.w	fp, #0
 8006844:	d050      	beq.n	80068e8 <__hexnan+0x130>
 8006846:	454c      	cmp	r4, r9
 8006848:	d206      	bcs.n	8006858 <__hexnan+0xa0>
 800684a:	2d07      	cmp	r5, #7
 800684c:	dc04      	bgt.n	8006858 <__hexnan+0xa0>
 800684e:	462a      	mov	r2, r5
 8006850:	4649      	mov	r1, r9
 8006852:	4620      	mov	r0, r4
 8006854:	f7ff ff8a 	bl	800676c <L_shift>
 8006858:	4544      	cmp	r4, r8
 800685a:	d934      	bls.n	80068c6 <__hexnan+0x10e>
 800685c:	4623      	mov	r3, r4
 800685e:	f1a8 0204 	sub.w	r2, r8, #4
 8006862:	f853 1b04 	ldr.w	r1, [r3], #4
 8006866:	429f      	cmp	r7, r3
 8006868:	f842 1f04 	str.w	r1, [r2, #4]!
 800686c:	d2f9      	bcs.n	8006862 <__hexnan+0xaa>
 800686e:	1b3b      	subs	r3, r7, r4
 8006870:	f023 0303 	bic.w	r3, r3, #3
 8006874:	3304      	adds	r3, #4
 8006876:	3401      	adds	r4, #1
 8006878:	3e03      	subs	r6, #3
 800687a:	42b4      	cmp	r4, r6
 800687c:	bf88      	it	hi
 800687e:	2304      	movhi	r3, #4
 8006880:	2200      	movs	r2, #0
 8006882:	4443      	add	r3, r8
 8006884:	f843 2b04 	str.w	r2, [r3], #4
 8006888:	429f      	cmp	r7, r3
 800688a:	d2fb      	bcs.n	8006884 <__hexnan+0xcc>
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	b91b      	cbnz	r3, 8006898 <__hexnan+0xe0>
 8006890:	4547      	cmp	r7, r8
 8006892:	d127      	bne.n	80068e4 <__hexnan+0x12c>
 8006894:	2301      	movs	r3, #1
 8006896:	603b      	str	r3, [r7, #0]
 8006898:	2005      	movs	r0, #5
 800689a:	e026      	b.n	80068ea <__hexnan+0x132>
 800689c:	3501      	adds	r5, #1
 800689e:	2d08      	cmp	r5, #8
 80068a0:	f10b 0b01 	add.w	fp, fp, #1
 80068a4:	dd06      	ble.n	80068b4 <__hexnan+0xfc>
 80068a6:	4544      	cmp	r4, r8
 80068a8:	d9c3      	bls.n	8006832 <__hexnan+0x7a>
 80068aa:	2300      	movs	r3, #0
 80068ac:	2501      	movs	r5, #1
 80068ae:	f844 3c04 	str.w	r3, [r4, #-4]
 80068b2:	3c04      	subs	r4, #4
 80068b4:	6822      	ldr	r2, [r4, #0]
 80068b6:	f000 000f 	and.w	r0, r0, #15
 80068ba:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80068be:	6022      	str	r2, [r4, #0]
 80068c0:	e7b7      	b.n	8006832 <__hexnan+0x7a>
 80068c2:	2508      	movs	r5, #8
 80068c4:	e7b5      	b.n	8006832 <__hexnan+0x7a>
 80068c6:	9b01      	ldr	r3, [sp, #4]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d0df      	beq.n	800688c <__hexnan+0xd4>
 80068cc:	f04f 32ff 	mov.w	r2, #4294967295
 80068d0:	f1c3 0320 	rsb	r3, r3, #32
 80068d4:	fa22 f303 	lsr.w	r3, r2, r3
 80068d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80068dc:	401a      	ands	r2, r3
 80068de:	f846 2c04 	str.w	r2, [r6, #-4]
 80068e2:	e7d3      	b.n	800688c <__hexnan+0xd4>
 80068e4:	3f04      	subs	r7, #4
 80068e6:	e7d1      	b.n	800688c <__hexnan+0xd4>
 80068e8:	2004      	movs	r0, #4
 80068ea:	b007      	add	sp, #28
 80068ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080068f0 <_localeconv_r>:
 80068f0:	4800      	ldr	r0, [pc, #0]	; (80068f4 <_localeconv_r+0x4>)
 80068f2:	4770      	bx	lr
 80068f4:	20000168 	.word	0x20000168

080068f8 <__retarget_lock_init_recursive>:
 80068f8:	4770      	bx	lr

080068fa <__retarget_lock_acquire_recursive>:
 80068fa:	4770      	bx	lr

080068fc <__retarget_lock_release_recursive>:
 80068fc:	4770      	bx	lr

080068fe <__swhatbuf_r>:
 80068fe:	b570      	push	{r4, r5, r6, lr}
 8006900:	460e      	mov	r6, r1
 8006902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006906:	4614      	mov	r4, r2
 8006908:	2900      	cmp	r1, #0
 800690a:	461d      	mov	r5, r3
 800690c:	b096      	sub	sp, #88	; 0x58
 800690e:	da07      	bge.n	8006920 <__swhatbuf_r+0x22>
 8006910:	2300      	movs	r3, #0
 8006912:	602b      	str	r3, [r5, #0]
 8006914:	89b3      	ldrh	r3, [r6, #12]
 8006916:	061a      	lsls	r2, r3, #24
 8006918:	d410      	bmi.n	800693c <__swhatbuf_r+0x3e>
 800691a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800691e:	e00e      	b.n	800693e <__swhatbuf_r+0x40>
 8006920:	466a      	mov	r2, sp
 8006922:	f001 f80b 	bl	800793c <_fstat_r>
 8006926:	2800      	cmp	r0, #0
 8006928:	dbf2      	blt.n	8006910 <__swhatbuf_r+0x12>
 800692a:	9a01      	ldr	r2, [sp, #4]
 800692c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006930:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006934:	425a      	negs	r2, r3
 8006936:	415a      	adcs	r2, r3
 8006938:	602a      	str	r2, [r5, #0]
 800693a:	e7ee      	b.n	800691a <__swhatbuf_r+0x1c>
 800693c:	2340      	movs	r3, #64	; 0x40
 800693e:	2000      	movs	r0, #0
 8006940:	6023      	str	r3, [r4, #0]
 8006942:	b016      	add	sp, #88	; 0x58
 8006944:	bd70      	pop	{r4, r5, r6, pc}
	...

08006948 <__smakebuf_r>:
 8006948:	898b      	ldrh	r3, [r1, #12]
 800694a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800694c:	079d      	lsls	r5, r3, #30
 800694e:	4606      	mov	r6, r0
 8006950:	460c      	mov	r4, r1
 8006952:	d507      	bpl.n	8006964 <__smakebuf_r+0x1c>
 8006954:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006958:	6023      	str	r3, [r4, #0]
 800695a:	6123      	str	r3, [r4, #16]
 800695c:	2301      	movs	r3, #1
 800695e:	6163      	str	r3, [r4, #20]
 8006960:	b002      	add	sp, #8
 8006962:	bd70      	pop	{r4, r5, r6, pc}
 8006964:	466a      	mov	r2, sp
 8006966:	ab01      	add	r3, sp, #4
 8006968:	f7ff ffc9 	bl	80068fe <__swhatbuf_r>
 800696c:	9900      	ldr	r1, [sp, #0]
 800696e:	4605      	mov	r5, r0
 8006970:	4630      	mov	r0, r6
 8006972:	f000 fd63 	bl	800743c <_malloc_r>
 8006976:	b948      	cbnz	r0, 800698c <__smakebuf_r+0x44>
 8006978:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800697c:	059a      	lsls	r2, r3, #22
 800697e:	d4ef      	bmi.n	8006960 <__smakebuf_r+0x18>
 8006980:	f023 0303 	bic.w	r3, r3, #3
 8006984:	f043 0302 	orr.w	r3, r3, #2
 8006988:	81a3      	strh	r3, [r4, #12]
 800698a:	e7e3      	b.n	8006954 <__smakebuf_r+0xc>
 800698c:	4b0d      	ldr	r3, [pc, #52]	; (80069c4 <__smakebuf_r+0x7c>)
 800698e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006990:	89a3      	ldrh	r3, [r4, #12]
 8006992:	6020      	str	r0, [r4, #0]
 8006994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006998:	81a3      	strh	r3, [r4, #12]
 800699a:	9b00      	ldr	r3, [sp, #0]
 800699c:	6120      	str	r0, [r4, #16]
 800699e:	6163      	str	r3, [r4, #20]
 80069a0:	9b01      	ldr	r3, [sp, #4]
 80069a2:	b15b      	cbz	r3, 80069bc <__smakebuf_r+0x74>
 80069a4:	4630      	mov	r0, r6
 80069a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069aa:	f000 ffd9 	bl	8007960 <_isatty_r>
 80069ae:	b128      	cbz	r0, 80069bc <__smakebuf_r+0x74>
 80069b0:	89a3      	ldrh	r3, [r4, #12]
 80069b2:	f023 0303 	bic.w	r3, r3, #3
 80069b6:	f043 0301 	orr.w	r3, r3, #1
 80069ba:	81a3      	strh	r3, [r4, #12]
 80069bc:	89a0      	ldrh	r0, [r4, #12]
 80069be:	4305      	orrs	r5, r0
 80069c0:	81a5      	strh	r5, [r4, #12]
 80069c2:	e7cd      	b.n	8006960 <__smakebuf_r+0x18>
 80069c4:	08006081 	.word	0x08006081

080069c8 <malloc>:
 80069c8:	4b02      	ldr	r3, [pc, #8]	; (80069d4 <malloc+0xc>)
 80069ca:	4601      	mov	r1, r0
 80069cc:	6818      	ldr	r0, [r3, #0]
 80069ce:	f000 bd35 	b.w	800743c <_malloc_r>
 80069d2:	bf00      	nop
 80069d4:	20000010 	.word	0x20000010

080069d8 <__ascii_mbtowc>:
 80069d8:	b082      	sub	sp, #8
 80069da:	b901      	cbnz	r1, 80069de <__ascii_mbtowc+0x6>
 80069dc:	a901      	add	r1, sp, #4
 80069de:	b142      	cbz	r2, 80069f2 <__ascii_mbtowc+0x1a>
 80069e0:	b14b      	cbz	r3, 80069f6 <__ascii_mbtowc+0x1e>
 80069e2:	7813      	ldrb	r3, [r2, #0]
 80069e4:	600b      	str	r3, [r1, #0]
 80069e6:	7812      	ldrb	r2, [r2, #0]
 80069e8:	1e10      	subs	r0, r2, #0
 80069ea:	bf18      	it	ne
 80069ec:	2001      	movne	r0, #1
 80069ee:	b002      	add	sp, #8
 80069f0:	4770      	bx	lr
 80069f2:	4610      	mov	r0, r2
 80069f4:	e7fb      	b.n	80069ee <__ascii_mbtowc+0x16>
 80069f6:	f06f 0001 	mvn.w	r0, #1
 80069fa:	e7f8      	b.n	80069ee <__ascii_mbtowc+0x16>

080069fc <memchr>:
 80069fc:	4603      	mov	r3, r0
 80069fe:	b510      	push	{r4, lr}
 8006a00:	b2c9      	uxtb	r1, r1
 8006a02:	4402      	add	r2, r0
 8006a04:	4293      	cmp	r3, r2
 8006a06:	4618      	mov	r0, r3
 8006a08:	d101      	bne.n	8006a0e <memchr+0x12>
 8006a0a:	2000      	movs	r0, #0
 8006a0c:	e003      	b.n	8006a16 <memchr+0x1a>
 8006a0e:	7804      	ldrb	r4, [r0, #0]
 8006a10:	3301      	adds	r3, #1
 8006a12:	428c      	cmp	r4, r1
 8006a14:	d1f6      	bne.n	8006a04 <memchr+0x8>
 8006a16:	bd10      	pop	{r4, pc}

08006a18 <_Balloc>:
 8006a18:	b570      	push	{r4, r5, r6, lr}
 8006a1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	460d      	mov	r5, r1
 8006a20:	b976      	cbnz	r6, 8006a40 <_Balloc+0x28>
 8006a22:	2010      	movs	r0, #16
 8006a24:	f7ff ffd0 	bl	80069c8 <malloc>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	6260      	str	r0, [r4, #36]	; 0x24
 8006a2c:	b920      	cbnz	r0, 8006a38 <_Balloc+0x20>
 8006a2e:	2166      	movs	r1, #102	; 0x66
 8006a30:	4b17      	ldr	r3, [pc, #92]	; (8006a90 <_Balloc+0x78>)
 8006a32:	4818      	ldr	r0, [pc, #96]	; (8006a94 <_Balloc+0x7c>)
 8006a34:	f000 ff42 	bl	80078bc <__assert_func>
 8006a38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a3c:	6006      	str	r6, [r0, #0]
 8006a3e:	60c6      	str	r6, [r0, #12]
 8006a40:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006a42:	68f3      	ldr	r3, [r6, #12]
 8006a44:	b183      	cbz	r3, 8006a68 <_Balloc+0x50>
 8006a46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a4e:	b9b8      	cbnz	r0, 8006a80 <_Balloc+0x68>
 8006a50:	2101      	movs	r1, #1
 8006a52:	fa01 f605 	lsl.w	r6, r1, r5
 8006a56:	1d72      	adds	r2, r6, #5
 8006a58:	4620      	mov	r0, r4
 8006a5a:	0092      	lsls	r2, r2, #2
 8006a5c:	f000 fc94 	bl	8007388 <_calloc_r>
 8006a60:	b160      	cbz	r0, 8006a7c <_Balloc+0x64>
 8006a62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a66:	e00e      	b.n	8006a86 <_Balloc+0x6e>
 8006a68:	2221      	movs	r2, #33	; 0x21
 8006a6a:	2104      	movs	r1, #4
 8006a6c:	4620      	mov	r0, r4
 8006a6e:	f000 fc8b 	bl	8007388 <_calloc_r>
 8006a72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a74:	60f0      	str	r0, [r6, #12]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1e4      	bne.n	8006a46 <_Balloc+0x2e>
 8006a7c:	2000      	movs	r0, #0
 8006a7e:	bd70      	pop	{r4, r5, r6, pc}
 8006a80:	6802      	ldr	r2, [r0, #0]
 8006a82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a86:	2300      	movs	r3, #0
 8006a88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a8c:	e7f7      	b.n	8006a7e <_Balloc+0x66>
 8006a8e:	bf00      	nop
 8006a90:	0800870e 	.word	0x0800870e
 8006a94:	08008878 	.word	0x08008878

08006a98 <_Bfree>:
 8006a98:	b570      	push	{r4, r5, r6, lr}
 8006a9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a9c:	4605      	mov	r5, r0
 8006a9e:	460c      	mov	r4, r1
 8006aa0:	b976      	cbnz	r6, 8006ac0 <_Bfree+0x28>
 8006aa2:	2010      	movs	r0, #16
 8006aa4:	f7ff ff90 	bl	80069c8 <malloc>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	6268      	str	r0, [r5, #36]	; 0x24
 8006aac:	b920      	cbnz	r0, 8006ab8 <_Bfree+0x20>
 8006aae:	218a      	movs	r1, #138	; 0x8a
 8006ab0:	4b08      	ldr	r3, [pc, #32]	; (8006ad4 <_Bfree+0x3c>)
 8006ab2:	4809      	ldr	r0, [pc, #36]	; (8006ad8 <_Bfree+0x40>)
 8006ab4:	f000 ff02 	bl	80078bc <__assert_func>
 8006ab8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006abc:	6006      	str	r6, [r0, #0]
 8006abe:	60c6      	str	r6, [r0, #12]
 8006ac0:	b13c      	cbz	r4, 8006ad2 <_Bfree+0x3a>
 8006ac2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ac4:	6862      	ldr	r2, [r4, #4]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006acc:	6021      	str	r1, [r4, #0]
 8006ace:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ad2:	bd70      	pop	{r4, r5, r6, pc}
 8006ad4:	0800870e 	.word	0x0800870e
 8006ad8:	08008878 	.word	0x08008878

08006adc <__multadd>:
 8006adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ae0:	4698      	mov	r8, r3
 8006ae2:	460c      	mov	r4, r1
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	690e      	ldr	r6, [r1, #16]
 8006ae8:	4607      	mov	r7, r0
 8006aea:	f101 0014 	add.w	r0, r1, #20
 8006aee:	6805      	ldr	r5, [r0, #0]
 8006af0:	3301      	adds	r3, #1
 8006af2:	b2a9      	uxth	r1, r5
 8006af4:	fb02 8101 	mla	r1, r2, r1, r8
 8006af8:	0c2d      	lsrs	r5, r5, #16
 8006afa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006afe:	fb02 c505 	mla	r5, r2, r5, ip
 8006b02:	b289      	uxth	r1, r1
 8006b04:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006b08:	429e      	cmp	r6, r3
 8006b0a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006b0e:	f840 1b04 	str.w	r1, [r0], #4
 8006b12:	dcec      	bgt.n	8006aee <__multadd+0x12>
 8006b14:	f1b8 0f00 	cmp.w	r8, #0
 8006b18:	d022      	beq.n	8006b60 <__multadd+0x84>
 8006b1a:	68a3      	ldr	r3, [r4, #8]
 8006b1c:	42b3      	cmp	r3, r6
 8006b1e:	dc19      	bgt.n	8006b54 <__multadd+0x78>
 8006b20:	6861      	ldr	r1, [r4, #4]
 8006b22:	4638      	mov	r0, r7
 8006b24:	3101      	adds	r1, #1
 8006b26:	f7ff ff77 	bl	8006a18 <_Balloc>
 8006b2a:	4605      	mov	r5, r0
 8006b2c:	b928      	cbnz	r0, 8006b3a <__multadd+0x5e>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	21b5      	movs	r1, #181	; 0xb5
 8006b32:	4b0d      	ldr	r3, [pc, #52]	; (8006b68 <__multadd+0x8c>)
 8006b34:	480d      	ldr	r0, [pc, #52]	; (8006b6c <__multadd+0x90>)
 8006b36:	f000 fec1 	bl	80078bc <__assert_func>
 8006b3a:	6922      	ldr	r2, [r4, #16]
 8006b3c:	f104 010c 	add.w	r1, r4, #12
 8006b40:	3202      	adds	r2, #2
 8006b42:	0092      	lsls	r2, r2, #2
 8006b44:	300c      	adds	r0, #12
 8006b46:	f7fc fcf3 	bl	8003530 <memcpy>
 8006b4a:	4621      	mov	r1, r4
 8006b4c:	4638      	mov	r0, r7
 8006b4e:	f7ff ffa3 	bl	8006a98 <_Bfree>
 8006b52:	462c      	mov	r4, r5
 8006b54:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006b58:	3601      	adds	r6, #1
 8006b5a:	f8c3 8014 	str.w	r8, [r3, #20]
 8006b5e:	6126      	str	r6, [r4, #16]
 8006b60:	4620      	mov	r0, r4
 8006b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b66:	bf00      	nop
 8006b68:	08008784 	.word	0x08008784
 8006b6c:	08008878 	.word	0x08008878

08006b70 <__s2b>:
 8006b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b74:	4615      	mov	r5, r2
 8006b76:	2209      	movs	r2, #9
 8006b78:	461f      	mov	r7, r3
 8006b7a:	3308      	adds	r3, #8
 8006b7c:	460c      	mov	r4, r1
 8006b7e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b82:	4606      	mov	r6, r0
 8006b84:	2201      	movs	r2, #1
 8006b86:	2100      	movs	r1, #0
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	db09      	blt.n	8006ba0 <__s2b+0x30>
 8006b8c:	4630      	mov	r0, r6
 8006b8e:	f7ff ff43 	bl	8006a18 <_Balloc>
 8006b92:	b940      	cbnz	r0, 8006ba6 <__s2b+0x36>
 8006b94:	4602      	mov	r2, r0
 8006b96:	21ce      	movs	r1, #206	; 0xce
 8006b98:	4b18      	ldr	r3, [pc, #96]	; (8006bfc <__s2b+0x8c>)
 8006b9a:	4819      	ldr	r0, [pc, #100]	; (8006c00 <__s2b+0x90>)
 8006b9c:	f000 fe8e 	bl	80078bc <__assert_func>
 8006ba0:	0052      	lsls	r2, r2, #1
 8006ba2:	3101      	adds	r1, #1
 8006ba4:	e7f0      	b.n	8006b88 <__s2b+0x18>
 8006ba6:	9b08      	ldr	r3, [sp, #32]
 8006ba8:	2d09      	cmp	r5, #9
 8006baa:	6143      	str	r3, [r0, #20]
 8006bac:	f04f 0301 	mov.w	r3, #1
 8006bb0:	6103      	str	r3, [r0, #16]
 8006bb2:	dd16      	ble.n	8006be2 <__s2b+0x72>
 8006bb4:	f104 0909 	add.w	r9, r4, #9
 8006bb8:	46c8      	mov	r8, r9
 8006bba:	442c      	add	r4, r5
 8006bbc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006bc0:	4601      	mov	r1, r0
 8006bc2:	220a      	movs	r2, #10
 8006bc4:	4630      	mov	r0, r6
 8006bc6:	3b30      	subs	r3, #48	; 0x30
 8006bc8:	f7ff ff88 	bl	8006adc <__multadd>
 8006bcc:	45a0      	cmp	r8, r4
 8006bce:	d1f5      	bne.n	8006bbc <__s2b+0x4c>
 8006bd0:	f1a5 0408 	sub.w	r4, r5, #8
 8006bd4:	444c      	add	r4, r9
 8006bd6:	1b2d      	subs	r5, r5, r4
 8006bd8:	1963      	adds	r3, r4, r5
 8006bda:	42bb      	cmp	r3, r7
 8006bdc:	db04      	blt.n	8006be8 <__s2b+0x78>
 8006bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006be2:	2509      	movs	r5, #9
 8006be4:	340a      	adds	r4, #10
 8006be6:	e7f6      	b.n	8006bd6 <__s2b+0x66>
 8006be8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006bec:	4601      	mov	r1, r0
 8006bee:	220a      	movs	r2, #10
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	3b30      	subs	r3, #48	; 0x30
 8006bf4:	f7ff ff72 	bl	8006adc <__multadd>
 8006bf8:	e7ee      	b.n	8006bd8 <__s2b+0x68>
 8006bfa:	bf00      	nop
 8006bfc:	08008784 	.word	0x08008784
 8006c00:	08008878 	.word	0x08008878

08006c04 <__hi0bits>:
 8006c04:	0c02      	lsrs	r2, r0, #16
 8006c06:	0412      	lsls	r2, r2, #16
 8006c08:	4603      	mov	r3, r0
 8006c0a:	b9ca      	cbnz	r2, 8006c40 <__hi0bits+0x3c>
 8006c0c:	0403      	lsls	r3, r0, #16
 8006c0e:	2010      	movs	r0, #16
 8006c10:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006c14:	bf04      	itt	eq
 8006c16:	021b      	lsleq	r3, r3, #8
 8006c18:	3008      	addeq	r0, #8
 8006c1a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006c1e:	bf04      	itt	eq
 8006c20:	011b      	lsleq	r3, r3, #4
 8006c22:	3004      	addeq	r0, #4
 8006c24:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006c28:	bf04      	itt	eq
 8006c2a:	009b      	lsleq	r3, r3, #2
 8006c2c:	3002      	addeq	r0, #2
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	db05      	blt.n	8006c3e <__hi0bits+0x3a>
 8006c32:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006c36:	f100 0001 	add.w	r0, r0, #1
 8006c3a:	bf08      	it	eq
 8006c3c:	2020      	moveq	r0, #32
 8006c3e:	4770      	bx	lr
 8006c40:	2000      	movs	r0, #0
 8006c42:	e7e5      	b.n	8006c10 <__hi0bits+0xc>

08006c44 <__lo0bits>:
 8006c44:	6803      	ldr	r3, [r0, #0]
 8006c46:	4602      	mov	r2, r0
 8006c48:	f013 0007 	ands.w	r0, r3, #7
 8006c4c:	d00b      	beq.n	8006c66 <__lo0bits+0x22>
 8006c4e:	07d9      	lsls	r1, r3, #31
 8006c50:	d422      	bmi.n	8006c98 <__lo0bits+0x54>
 8006c52:	0798      	lsls	r0, r3, #30
 8006c54:	bf49      	itett	mi
 8006c56:	085b      	lsrmi	r3, r3, #1
 8006c58:	089b      	lsrpl	r3, r3, #2
 8006c5a:	2001      	movmi	r0, #1
 8006c5c:	6013      	strmi	r3, [r2, #0]
 8006c5e:	bf5c      	itt	pl
 8006c60:	2002      	movpl	r0, #2
 8006c62:	6013      	strpl	r3, [r2, #0]
 8006c64:	4770      	bx	lr
 8006c66:	b299      	uxth	r1, r3
 8006c68:	b909      	cbnz	r1, 8006c6e <__lo0bits+0x2a>
 8006c6a:	2010      	movs	r0, #16
 8006c6c:	0c1b      	lsrs	r3, r3, #16
 8006c6e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006c72:	bf04      	itt	eq
 8006c74:	0a1b      	lsreq	r3, r3, #8
 8006c76:	3008      	addeq	r0, #8
 8006c78:	0719      	lsls	r1, r3, #28
 8006c7a:	bf04      	itt	eq
 8006c7c:	091b      	lsreq	r3, r3, #4
 8006c7e:	3004      	addeq	r0, #4
 8006c80:	0799      	lsls	r1, r3, #30
 8006c82:	bf04      	itt	eq
 8006c84:	089b      	lsreq	r3, r3, #2
 8006c86:	3002      	addeq	r0, #2
 8006c88:	07d9      	lsls	r1, r3, #31
 8006c8a:	d403      	bmi.n	8006c94 <__lo0bits+0x50>
 8006c8c:	085b      	lsrs	r3, r3, #1
 8006c8e:	f100 0001 	add.w	r0, r0, #1
 8006c92:	d003      	beq.n	8006c9c <__lo0bits+0x58>
 8006c94:	6013      	str	r3, [r2, #0]
 8006c96:	4770      	bx	lr
 8006c98:	2000      	movs	r0, #0
 8006c9a:	4770      	bx	lr
 8006c9c:	2020      	movs	r0, #32
 8006c9e:	4770      	bx	lr

08006ca0 <__i2b>:
 8006ca0:	b510      	push	{r4, lr}
 8006ca2:	460c      	mov	r4, r1
 8006ca4:	2101      	movs	r1, #1
 8006ca6:	f7ff feb7 	bl	8006a18 <_Balloc>
 8006caa:	4602      	mov	r2, r0
 8006cac:	b928      	cbnz	r0, 8006cba <__i2b+0x1a>
 8006cae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006cb2:	4b04      	ldr	r3, [pc, #16]	; (8006cc4 <__i2b+0x24>)
 8006cb4:	4804      	ldr	r0, [pc, #16]	; (8006cc8 <__i2b+0x28>)
 8006cb6:	f000 fe01 	bl	80078bc <__assert_func>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	6144      	str	r4, [r0, #20]
 8006cbe:	6103      	str	r3, [r0, #16]
 8006cc0:	bd10      	pop	{r4, pc}
 8006cc2:	bf00      	nop
 8006cc4:	08008784 	.word	0x08008784
 8006cc8:	08008878 	.word	0x08008878

08006ccc <__multiply>:
 8006ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd0:	4614      	mov	r4, r2
 8006cd2:	690a      	ldr	r2, [r1, #16]
 8006cd4:	6923      	ldr	r3, [r4, #16]
 8006cd6:	460d      	mov	r5, r1
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	bfbe      	ittt	lt
 8006cdc:	460b      	movlt	r3, r1
 8006cde:	4625      	movlt	r5, r4
 8006ce0:	461c      	movlt	r4, r3
 8006ce2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006ce6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006cea:	68ab      	ldr	r3, [r5, #8]
 8006cec:	6869      	ldr	r1, [r5, #4]
 8006cee:	eb0a 0709 	add.w	r7, sl, r9
 8006cf2:	42bb      	cmp	r3, r7
 8006cf4:	b085      	sub	sp, #20
 8006cf6:	bfb8      	it	lt
 8006cf8:	3101      	addlt	r1, #1
 8006cfa:	f7ff fe8d 	bl	8006a18 <_Balloc>
 8006cfe:	b930      	cbnz	r0, 8006d0e <__multiply+0x42>
 8006d00:	4602      	mov	r2, r0
 8006d02:	f240 115d 	movw	r1, #349	; 0x15d
 8006d06:	4b41      	ldr	r3, [pc, #260]	; (8006e0c <__multiply+0x140>)
 8006d08:	4841      	ldr	r0, [pc, #260]	; (8006e10 <__multiply+0x144>)
 8006d0a:	f000 fdd7 	bl	80078bc <__assert_func>
 8006d0e:	f100 0614 	add.w	r6, r0, #20
 8006d12:	4633      	mov	r3, r6
 8006d14:	2200      	movs	r2, #0
 8006d16:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006d1a:	4543      	cmp	r3, r8
 8006d1c:	d31e      	bcc.n	8006d5c <__multiply+0x90>
 8006d1e:	f105 0c14 	add.w	ip, r5, #20
 8006d22:	f104 0314 	add.w	r3, r4, #20
 8006d26:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006d2a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006d2e:	9202      	str	r2, [sp, #8]
 8006d30:	ebac 0205 	sub.w	r2, ip, r5
 8006d34:	3a15      	subs	r2, #21
 8006d36:	f022 0203 	bic.w	r2, r2, #3
 8006d3a:	3204      	adds	r2, #4
 8006d3c:	f105 0115 	add.w	r1, r5, #21
 8006d40:	458c      	cmp	ip, r1
 8006d42:	bf38      	it	cc
 8006d44:	2204      	movcc	r2, #4
 8006d46:	9201      	str	r2, [sp, #4]
 8006d48:	9a02      	ldr	r2, [sp, #8]
 8006d4a:	9303      	str	r3, [sp, #12]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d808      	bhi.n	8006d62 <__multiply+0x96>
 8006d50:	2f00      	cmp	r7, #0
 8006d52:	dc55      	bgt.n	8006e00 <__multiply+0x134>
 8006d54:	6107      	str	r7, [r0, #16]
 8006d56:	b005      	add	sp, #20
 8006d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5c:	f843 2b04 	str.w	r2, [r3], #4
 8006d60:	e7db      	b.n	8006d1a <__multiply+0x4e>
 8006d62:	f8b3 a000 	ldrh.w	sl, [r3]
 8006d66:	f1ba 0f00 	cmp.w	sl, #0
 8006d6a:	d020      	beq.n	8006dae <__multiply+0xe2>
 8006d6c:	46b1      	mov	r9, r6
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f105 0e14 	add.w	lr, r5, #20
 8006d74:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006d78:	f8d9 b000 	ldr.w	fp, [r9]
 8006d7c:	b2a1      	uxth	r1, r4
 8006d7e:	fa1f fb8b 	uxth.w	fp, fp
 8006d82:	fb0a b101 	mla	r1, sl, r1, fp
 8006d86:	4411      	add	r1, r2
 8006d88:	f8d9 2000 	ldr.w	r2, [r9]
 8006d8c:	0c24      	lsrs	r4, r4, #16
 8006d8e:	0c12      	lsrs	r2, r2, #16
 8006d90:	fb0a 2404 	mla	r4, sl, r4, r2
 8006d94:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006d98:	b289      	uxth	r1, r1
 8006d9a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006d9e:	45f4      	cmp	ip, lr
 8006da0:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006da4:	f849 1b04 	str.w	r1, [r9], #4
 8006da8:	d8e4      	bhi.n	8006d74 <__multiply+0xa8>
 8006daa:	9901      	ldr	r1, [sp, #4]
 8006dac:	5072      	str	r2, [r6, r1]
 8006dae:	9a03      	ldr	r2, [sp, #12]
 8006db0:	3304      	adds	r3, #4
 8006db2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006db6:	f1b9 0f00 	cmp.w	r9, #0
 8006dba:	d01f      	beq.n	8006dfc <__multiply+0x130>
 8006dbc:	46b6      	mov	lr, r6
 8006dbe:	f04f 0a00 	mov.w	sl, #0
 8006dc2:	6834      	ldr	r4, [r6, #0]
 8006dc4:	f105 0114 	add.w	r1, r5, #20
 8006dc8:	880a      	ldrh	r2, [r1, #0]
 8006dca:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006dce:	b2a4      	uxth	r4, r4
 8006dd0:	fb09 b202 	mla	r2, r9, r2, fp
 8006dd4:	4492      	add	sl, r2
 8006dd6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006dda:	f84e 4b04 	str.w	r4, [lr], #4
 8006dde:	f851 4b04 	ldr.w	r4, [r1], #4
 8006de2:	f8be 2000 	ldrh.w	r2, [lr]
 8006de6:	0c24      	lsrs	r4, r4, #16
 8006de8:	fb09 2404 	mla	r4, r9, r4, r2
 8006dec:	458c      	cmp	ip, r1
 8006dee:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006df2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006df6:	d8e7      	bhi.n	8006dc8 <__multiply+0xfc>
 8006df8:	9a01      	ldr	r2, [sp, #4]
 8006dfa:	50b4      	str	r4, [r6, r2]
 8006dfc:	3604      	adds	r6, #4
 8006dfe:	e7a3      	b.n	8006d48 <__multiply+0x7c>
 8006e00:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d1a5      	bne.n	8006d54 <__multiply+0x88>
 8006e08:	3f01      	subs	r7, #1
 8006e0a:	e7a1      	b.n	8006d50 <__multiply+0x84>
 8006e0c:	08008784 	.word	0x08008784
 8006e10:	08008878 	.word	0x08008878

08006e14 <__pow5mult>:
 8006e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e18:	4615      	mov	r5, r2
 8006e1a:	f012 0203 	ands.w	r2, r2, #3
 8006e1e:	4606      	mov	r6, r0
 8006e20:	460f      	mov	r7, r1
 8006e22:	d007      	beq.n	8006e34 <__pow5mult+0x20>
 8006e24:	4c25      	ldr	r4, [pc, #148]	; (8006ebc <__pow5mult+0xa8>)
 8006e26:	3a01      	subs	r2, #1
 8006e28:	2300      	movs	r3, #0
 8006e2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e2e:	f7ff fe55 	bl	8006adc <__multadd>
 8006e32:	4607      	mov	r7, r0
 8006e34:	10ad      	asrs	r5, r5, #2
 8006e36:	d03d      	beq.n	8006eb4 <__pow5mult+0xa0>
 8006e38:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006e3a:	b97c      	cbnz	r4, 8006e5c <__pow5mult+0x48>
 8006e3c:	2010      	movs	r0, #16
 8006e3e:	f7ff fdc3 	bl	80069c8 <malloc>
 8006e42:	4602      	mov	r2, r0
 8006e44:	6270      	str	r0, [r6, #36]	; 0x24
 8006e46:	b928      	cbnz	r0, 8006e54 <__pow5mult+0x40>
 8006e48:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006e4c:	4b1c      	ldr	r3, [pc, #112]	; (8006ec0 <__pow5mult+0xac>)
 8006e4e:	481d      	ldr	r0, [pc, #116]	; (8006ec4 <__pow5mult+0xb0>)
 8006e50:	f000 fd34 	bl	80078bc <__assert_func>
 8006e54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e58:	6004      	str	r4, [r0, #0]
 8006e5a:	60c4      	str	r4, [r0, #12]
 8006e5c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006e60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e64:	b94c      	cbnz	r4, 8006e7a <__pow5mult+0x66>
 8006e66:	f240 2171 	movw	r1, #625	; 0x271
 8006e6a:	4630      	mov	r0, r6
 8006e6c:	f7ff ff18 	bl	8006ca0 <__i2b>
 8006e70:	2300      	movs	r3, #0
 8006e72:	4604      	mov	r4, r0
 8006e74:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e78:	6003      	str	r3, [r0, #0]
 8006e7a:	f04f 0900 	mov.w	r9, #0
 8006e7e:	07eb      	lsls	r3, r5, #31
 8006e80:	d50a      	bpl.n	8006e98 <__pow5mult+0x84>
 8006e82:	4639      	mov	r1, r7
 8006e84:	4622      	mov	r2, r4
 8006e86:	4630      	mov	r0, r6
 8006e88:	f7ff ff20 	bl	8006ccc <__multiply>
 8006e8c:	4680      	mov	r8, r0
 8006e8e:	4639      	mov	r1, r7
 8006e90:	4630      	mov	r0, r6
 8006e92:	f7ff fe01 	bl	8006a98 <_Bfree>
 8006e96:	4647      	mov	r7, r8
 8006e98:	106d      	asrs	r5, r5, #1
 8006e9a:	d00b      	beq.n	8006eb4 <__pow5mult+0xa0>
 8006e9c:	6820      	ldr	r0, [r4, #0]
 8006e9e:	b938      	cbnz	r0, 8006eb0 <__pow5mult+0x9c>
 8006ea0:	4622      	mov	r2, r4
 8006ea2:	4621      	mov	r1, r4
 8006ea4:	4630      	mov	r0, r6
 8006ea6:	f7ff ff11 	bl	8006ccc <__multiply>
 8006eaa:	6020      	str	r0, [r4, #0]
 8006eac:	f8c0 9000 	str.w	r9, [r0]
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	e7e4      	b.n	8006e7e <__pow5mult+0x6a>
 8006eb4:	4638      	mov	r0, r7
 8006eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eba:	bf00      	nop
 8006ebc:	080089c8 	.word	0x080089c8
 8006ec0:	0800870e 	.word	0x0800870e
 8006ec4:	08008878 	.word	0x08008878

08006ec8 <__lshift>:
 8006ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ecc:	460c      	mov	r4, r1
 8006ece:	4607      	mov	r7, r0
 8006ed0:	4691      	mov	r9, r2
 8006ed2:	6923      	ldr	r3, [r4, #16]
 8006ed4:	6849      	ldr	r1, [r1, #4]
 8006ed6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006eda:	68a3      	ldr	r3, [r4, #8]
 8006edc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ee0:	f108 0601 	add.w	r6, r8, #1
 8006ee4:	42b3      	cmp	r3, r6
 8006ee6:	db0b      	blt.n	8006f00 <__lshift+0x38>
 8006ee8:	4638      	mov	r0, r7
 8006eea:	f7ff fd95 	bl	8006a18 <_Balloc>
 8006eee:	4605      	mov	r5, r0
 8006ef0:	b948      	cbnz	r0, 8006f06 <__lshift+0x3e>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006ef8:	4b27      	ldr	r3, [pc, #156]	; (8006f98 <__lshift+0xd0>)
 8006efa:	4828      	ldr	r0, [pc, #160]	; (8006f9c <__lshift+0xd4>)
 8006efc:	f000 fcde 	bl	80078bc <__assert_func>
 8006f00:	3101      	adds	r1, #1
 8006f02:	005b      	lsls	r3, r3, #1
 8006f04:	e7ee      	b.n	8006ee4 <__lshift+0x1c>
 8006f06:	2300      	movs	r3, #0
 8006f08:	f100 0114 	add.w	r1, r0, #20
 8006f0c:	f100 0210 	add.w	r2, r0, #16
 8006f10:	4618      	mov	r0, r3
 8006f12:	4553      	cmp	r3, sl
 8006f14:	db33      	blt.n	8006f7e <__lshift+0xb6>
 8006f16:	6920      	ldr	r0, [r4, #16]
 8006f18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f1c:	f104 0314 	add.w	r3, r4, #20
 8006f20:	f019 091f 	ands.w	r9, r9, #31
 8006f24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f2c:	d02b      	beq.n	8006f86 <__lshift+0xbe>
 8006f2e:	468a      	mov	sl, r1
 8006f30:	2200      	movs	r2, #0
 8006f32:	f1c9 0e20 	rsb	lr, r9, #32
 8006f36:	6818      	ldr	r0, [r3, #0]
 8006f38:	fa00 f009 	lsl.w	r0, r0, r9
 8006f3c:	4302      	orrs	r2, r0
 8006f3e:	f84a 2b04 	str.w	r2, [sl], #4
 8006f42:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f46:	459c      	cmp	ip, r3
 8006f48:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f4c:	d8f3      	bhi.n	8006f36 <__lshift+0x6e>
 8006f4e:	ebac 0304 	sub.w	r3, ip, r4
 8006f52:	3b15      	subs	r3, #21
 8006f54:	f023 0303 	bic.w	r3, r3, #3
 8006f58:	3304      	adds	r3, #4
 8006f5a:	f104 0015 	add.w	r0, r4, #21
 8006f5e:	4584      	cmp	ip, r0
 8006f60:	bf38      	it	cc
 8006f62:	2304      	movcc	r3, #4
 8006f64:	50ca      	str	r2, [r1, r3]
 8006f66:	b10a      	cbz	r2, 8006f6c <__lshift+0xa4>
 8006f68:	f108 0602 	add.w	r6, r8, #2
 8006f6c:	3e01      	subs	r6, #1
 8006f6e:	4638      	mov	r0, r7
 8006f70:	4621      	mov	r1, r4
 8006f72:	612e      	str	r6, [r5, #16]
 8006f74:	f7ff fd90 	bl	8006a98 <_Bfree>
 8006f78:	4628      	mov	r0, r5
 8006f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f82:	3301      	adds	r3, #1
 8006f84:	e7c5      	b.n	8006f12 <__lshift+0x4a>
 8006f86:	3904      	subs	r1, #4
 8006f88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f8c:	459c      	cmp	ip, r3
 8006f8e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f92:	d8f9      	bhi.n	8006f88 <__lshift+0xc0>
 8006f94:	e7ea      	b.n	8006f6c <__lshift+0xa4>
 8006f96:	bf00      	nop
 8006f98:	08008784 	.word	0x08008784
 8006f9c:	08008878 	.word	0x08008878

08006fa0 <__mcmp>:
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	690a      	ldr	r2, [r1, #16]
 8006fa4:	6900      	ldr	r0, [r0, #16]
 8006fa6:	b530      	push	{r4, r5, lr}
 8006fa8:	1a80      	subs	r0, r0, r2
 8006faa:	d10d      	bne.n	8006fc8 <__mcmp+0x28>
 8006fac:	3314      	adds	r3, #20
 8006fae:	3114      	adds	r1, #20
 8006fb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006fb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006fb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006fbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006fc0:	4295      	cmp	r5, r2
 8006fc2:	d002      	beq.n	8006fca <__mcmp+0x2a>
 8006fc4:	d304      	bcc.n	8006fd0 <__mcmp+0x30>
 8006fc6:	2001      	movs	r0, #1
 8006fc8:	bd30      	pop	{r4, r5, pc}
 8006fca:	42a3      	cmp	r3, r4
 8006fcc:	d3f4      	bcc.n	8006fb8 <__mcmp+0x18>
 8006fce:	e7fb      	b.n	8006fc8 <__mcmp+0x28>
 8006fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd4:	e7f8      	b.n	8006fc8 <__mcmp+0x28>
	...

08006fd8 <__mdiff>:
 8006fd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fdc:	460c      	mov	r4, r1
 8006fde:	4606      	mov	r6, r0
 8006fe0:	4611      	mov	r1, r2
 8006fe2:	4620      	mov	r0, r4
 8006fe4:	4692      	mov	sl, r2
 8006fe6:	f7ff ffdb 	bl	8006fa0 <__mcmp>
 8006fea:	1e05      	subs	r5, r0, #0
 8006fec:	d111      	bne.n	8007012 <__mdiff+0x3a>
 8006fee:	4629      	mov	r1, r5
 8006ff0:	4630      	mov	r0, r6
 8006ff2:	f7ff fd11 	bl	8006a18 <_Balloc>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	b928      	cbnz	r0, 8007006 <__mdiff+0x2e>
 8006ffa:	f240 2132 	movw	r1, #562	; 0x232
 8006ffe:	4b3c      	ldr	r3, [pc, #240]	; (80070f0 <__mdiff+0x118>)
 8007000:	483c      	ldr	r0, [pc, #240]	; (80070f4 <__mdiff+0x11c>)
 8007002:	f000 fc5b 	bl	80078bc <__assert_func>
 8007006:	2301      	movs	r3, #1
 8007008:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800700c:	4610      	mov	r0, r2
 800700e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007012:	bfa4      	itt	ge
 8007014:	4653      	movge	r3, sl
 8007016:	46a2      	movge	sl, r4
 8007018:	4630      	mov	r0, r6
 800701a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800701e:	bfa6      	itte	ge
 8007020:	461c      	movge	r4, r3
 8007022:	2500      	movge	r5, #0
 8007024:	2501      	movlt	r5, #1
 8007026:	f7ff fcf7 	bl	8006a18 <_Balloc>
 800702a:	4602      	mov	r2, r0
 800702c:	b918      	cbnz	r0, 8007036 <__mdiff+0x5e>
 800702e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007032:	4b2f      	ldr	r3, [pc, #188]	; (80070f0 <__mdiff+0x118>)
 8007034:	e7e4      	b.n	8007000 <__mdiff+0x28>
 8007036:	f100 0814 	add.w	r8, r0, #20
 800703a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800703e:	60c5      	str	r5, [r0, #12]
 8007040:	f04f 0c00 	mov.w	ip, #0
 8007044:	f10a 0514 	add.w	r5, sl, #20
 8007048:	f10a 0010 	add.w	r0, sl, #16
 800704c:	46c2      	mov	sl, r8
 800704e:	6926      	ldr	r6, [r4, #16]
 8007050:	f104 0914 	add.w	r9, r4, #20
 8007054:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8007058:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800705c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8007060:	f859 3b04 	ldr.w	r3, [r9], #4
 8007064:	fa1f f18b 	uxth.w	r1, fp
 8007068:	4461      	add	r1, ip
 800706a:	fa1f fc83 	uxth.w	ip, r3
 800706e:	0c1b      	lsrs	r3, r3, #16
 8007070:	eba1 010c 	sub.w	r1, r1, ip
 8007074:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007078:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800707c:	b289      	uxth	r1, r1
 800707e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007082:	454e      	cmp	r6, r9
 8007084:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007088:	f84a 3b04 	str.w	r3, [sl], #4
 800708c:	d8e6      	bhi.n	800705c <__mdiff+0x84>
 800708e:	1b33      	subs	r3, r6, r4
 8007090:	3b15      	subs	r3, #21
 8007092:	f023 0303 	bic.w	r3, r3, #3
 8007096:	3415      	adds	r4, #21
 8007098:	3304      	adds	r3, #4
 800709a:	42a6      	cmp	r6, r4
 800709c:	bf38      	it	cc
 800709e:	2304      	movcc	r3, #4
 80070a0:	441d      	add	r5, r3
 80070a2:	4443      	add	r3, r8
 80070a4:	461e      	mov	r6, r3
 80070a6:	462c      	mov	r4, r5
 80070a8:	4574      	cmp	r4, lr
 80070aa:	d30e      	bcc.n	80070ca <__mdiff+0xf2>
 80070ac:	f10e 0103 	add.w	r1, lr, #3
 80070b0:	1b49      	subs	r1, r1, r5
 80070b2:	f021 0103 	bic.w	r1, r1, #3
 80070b6:	3d03      	subs	r5, #3
 80070b8:	45ae      	cmp	lr, r5
 80070ba:	bf38      	it	cc
 80070bc:	2100      	movcc	r1, #0
 80070be:	4419      	add	r1, r3
 80070c0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80070c4:	b18b      	cbz	r3, 80070ea <__mdiff+0x112>
 80070c6:	6117      	str	r7, [r2, #16]
 80070c8:	e7a0      	b.n	800700c <__mdiff+0x34>
 80070ca:	f854 8b04 	ldr.w	r8, [r4], #4
 80070ce:	fa1f f188 	uxth.w	r1, r8
 80070d2:	4461      	add	r1, ip
 80070d4:	1408      	asrs	r0, r1, #16
 80070d6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80070da:	b289      	uxth	r1, r1
 80070dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80070e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070e4:	f846 1b04 	str.w	r1, [r6], #4
 80070e8:	e7de      	b.n	80070a8 <__mdiff+0xd0>
 80070ea:	3f01      	subs	r7, #1
 80070ec:	e7e8      	b.n	80070c0 <__mdiff+0xe8>
 80070ee:	bf00      	nop
 80070f0:	08008784 	.word	0x08008784
 80070f4:	08008878 	.word	0x08008878

080070f8 <__ulp>:
 80070f8:	4b11      	ldr	r3, [pc, #68]	; (8007140 <__ulp+0x48>)
 80070fa:	400b      	ands	r3, r1
 80070fc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007100:	2b00      	cmp	r3, #0
 8007102:	dd02      	ble.n	800710a <__ulp+0x12>
 8007104:	2000      	movs	r0, #0
 8007106:	4619      	mov	r1, r3
 8007108:	4770      	bx	lr
 800710a:	425b      	negs	r3, r3
 800710c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007110:	f04f 0000 	mov.w	r0, #0
 8007114:	f04f 0100 	mov.w	r1, #0
 8007118:	ea4f 5223 	mov.w	r2, r3, asr #20
 800711c:	da04      	bge.n	8007128 <__ulp+0x30>
 800711e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007122:	fa43 f102 	asr.w	r1, r3, r2
 8007126:	4770      	bx	lr
 8007128:	f1a2 0314 	sub.w	r3, r2, #20
 800712c:	2b1e      	cmp	r3, #30
 800712e:	bfd6      	itet	le
 8007130:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007134:	2301      	movgt	r3, #1
 8007136:	fa22 f303 	lsrle.w	r3, r2, r3
 800713a:	4618      	mov	r0, r3
 800713c:	4770      	bx	lr
 800713e:	bf00      	nop
 8007140:	7ff00000 	.word	0x7ff00000

08007144 <__b2d>:
 8007144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007148:	6907      	ldr	r7, [r0, #16]
 800714a:	f100 0914 	add.w	r9, r0, #20
 800714e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007152:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007156:	f1a7 0804 	sub.w	r8, r7, #4
 800715a:	4630      	mov	r0, r6
 800715c:	f7ff fd52 	bl	8006c04 <__hi0bits>
 8007160:	f1c0 0320 	rsb	r3, r0, #32
 8007164:	280a      	cmp	r0, #10
 8007166:	600b      	str	r3, [r1, #0]
 8007168:	491f      	ldr	r1, [pc, #124]	; (80071e8 <__b2d+0xa4>)
 800716a:	dc17      	bgt.n	800719c <__b2d+0x58>
 800716c:	45c1      	cmp	r9, r8
 800716e:	bf28      	it	cs
 8007170:	2200      	movcs	r2, #0
 8007172:	f1c0 0c0b 	rsb	ip, r0, #11
 8007176:	fa26 f30c 	lsr.w	r3, r6, ip
 800717a:	bf38      	it	cc
 800717c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007180:	ea43 0501 	orr.w	r5, r3, r1
 8007184:	f100 0315 	add.w	r3, r0, #21
 8007188:	fa06 f303 	lsl.w	r3, r6, r3
 800718c:	fa22 f20c 	lsr.w	r2, r2, ip
 8007190:	ea43 0402 	orr.w	r4, r3, r2
 8007194:	4620      	mov	r0, r4
 8007196:	4629      	mov	r1, r5
 8007198:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800719c:	45c1      	cmp	r9, r8
 800719e:	bf2e      	itee	cs
 80071a0:	2200      	movcs	r2, #0
 80071a2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80071a6:	f1a7 0808 	subcc.w	r8, r7, #8
 80071aa:	f1b0 030b 	subs.w	r3, r0, #11
 80071ae:	d016      	beq.n	80071de <__b2d+0x9a>
 80071b0:	f1c3 0720 	rsb	r7, r3, #32
 80071b4:	fa22 f107 	lsr.w	r1, r2, r7
 80071b8:	45c8      	cmp	r8, r9
 80071ba:	fa06 f603 	lsl.w	r6, r6, r3
 80071be:	ea46 0601 	orr.w	r6, r6, r1
 80071c2:	bf94      	ite	ls
 80071c4:	2100      	movls	r1, #0
 80071c6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80071ca:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80071ce:	fa02 f003 	lsl.w	r0, r2, r3
 80071d2:	40f9      	lsrs	r1, r7
 80071d4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80071d8:	ea40 0401 	orr.w	r4, r0, r1
 80071dc:	e7da      	b.n	8007194 <__b2d+0x50>
 80071de:	4614      	mov	r4, r2
 80071e0:	ea46 0501 	orr.w	r5, r6, r1
 80071e4:	e7d6      	b.n	8007194 <__b2d+0x50>
 80071e6:	bf00      	nop
 80071e8:	3ff00000 	.word	0x3ff00000

080071ec <__d2b>:
 80071ec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80071f0:	2101      	movs	r1, #1
 80071f2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80071f6:	4690      	mov	r8, r2
 80071f8:	461d      	mov	r5, r3
 80071fa:	f7ff fc0d 	bl	8006a18 <_Balloc>
 80071fe:	4604      	mov	r4, r0
 8007200:	b930      	cbnz	r0, 8007210 <__d2b+0x24>
 8007202:	4602      	mov	r2, r0
 8007204:	f240 310a 	movw	r1, #778	; 0x30a
 8007208:	4b24      	ldr	r3, [pc, #144]	; (800729c <__d2b+0xb0>)
 800720a:	4825      	ldr	r0, [pc, #148]	; (80072a0 <__d2b+0xb4>)
 800720c:	f000 fb56 	bl	80078bc <__assert_func>
 8007210:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007214:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007218:	bb2d      	cbnz	r5, 8007266 <__d2b+0x7a>
 800721a:	9301      	str	r3, [sp, #4]
 800721c:	f1b8 0300 	subs.w	r3, r8, #0
 8007220:	d026      	beq.n	8007270 <__d2b+0x84>
 8007222:	4668      	mov	r0, sp
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	f7ff fd0d 	bl	8006c44 <__lo0bits>
 800722a:	9900      	ldr	r1, [sp, #0]
 800722c:	b1f0      	cbz	r0, 800726c <__d2b+0x80>
 800722e:	9a01      	ldr	r2, [sp, #4]
 8007230:	f1c0 0320 	rsb	r3, r0, #32
 8007234:	fa02 f303 	lsl.w	r3, r2, r3
 8007238:	430b      	orrs	r3, r1
 800723a:	40c2      	lsrs	r2, r0
 800723c:	6163      	str	r3, [r4, #20]
 800723e:	9201      	str	r2, [sp, #4]
 8007240:	9b01      	ldr	r3, [sp, #4]
 8007242:	2b00      	cmp	r3, #0
 8007244:	bf14      	ite	ne
 8007246:	2102      	movne	r1, #2
 8007248:	2101      	moveq	r1, #1
 800724a:	61a3      	str	r3, [r4, #24]
 800724c:	6121      	str	r1, [r4, #16]
 800724e:	b1c5      	cbz	r5, 8007282 <__d2b+0x96>
 8007250:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007254:	4405      	add	r5, r0
 8007256:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800725a:	603d      	str	r5, [r7, #0]
 800725c:	6030      	str	r0, [r6, #0]
 800725e:	4620      	mov	r0, r4
 8007260:	b002      	add	sp, #8
 8007262:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007266:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800726a:	e7d6      	b.n	800721a <__d2b+0x2e>
 800726c:	6161      	str	r1, [r4, #20]
 800726e:	e7e7      	b.n	8007240 <__d2b+0x54>
 8007270:	a801      	add	r0, sp, #4
 8007272:	f7ff fce7 	bl	8006c44 <__lo0bits>
 8007276:	2101      	movs	r1, #1
 8007278:	9b01      	ldr	r3, [sp, #4]
 800727a:	6121      	str	r1, [r4, #16]
 800727c:	6163      	str	r3, [r4, #20]
 800727e:	3020      	adds	r0, #32
 8007280:	e7e5      	b.n	800724e <__d2b+0x62>
 8007282:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007286:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800728a:	6038      	str	r0, [r7, #0]
 800728c:	6918      	ldr	r0, [r3, #16]
 800728e:	f7ff fcb9 	bl	8006c04 <__hi0bits>
 8007292:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007296:	6031      	str	r1, [r6, #0]
 8007298:	e7e1      	b.n	800725e <__d2b+0x72>
 800729a:	bf00      	nop
 800729c:	08008784 	.word	0x08008784
 80072a0:	08008878 	.word	0x08008878

080072a4 <__ratio>:
 80072a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a8:	4688      	mov	r8, r1
 80072aa:	4669      	mov	r1, sp
 80072ac:	4681      	mov	r9, r0
 80072ae:	f7ff ff49 	bl	8007144 <__b2d>
 80072b2:	460f      	mov	r7, r1
 80072b4:	4604      	mov	r4, r0
 80072b6:	460d      	mov	r5, r1
 80072b8:	4640      	mov	r0, r8
 80072ba:	a901      	add	r1, sp, #4
 80072bc:	f7ff ff42 	bl	8007144 <__b2d>
 80072c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80072c4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80072c8:	468b      	mov	fp, r1
 80072ca:	eba3 0c02 	sub.w	ip, r3, r2
 80072ce:	e9dd 3200 	ldrd	r3, r2, [sp]
 80072d2:	1a9b      	subs	r3, r3, r2
 80072d4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80072d8:	2b00      	cmp	r3, #0
 80072da:	bfd5      	itete	le
 80072dc:	460a      	movle	r2, r1
 80072de:	462a      	movgt	r2, r5
 80072e0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80072e4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80072e8:	bfd8      	it	le
 80072ea:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80072ee:	465b      	mov	r3, fp
 80072f0:	4602      	mov	r2, r0
 80072f2:	4639      	mov	r1, r7
 80072f4:	4620      	mov	r0, r4
 80072f6:	f7f9 fa29 	bl	800074c <__aeabi_ddiv>
 80072fa:	b003      	add	sp, #12
 80072fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007300 <__copybits>:
 8007300:	3901      	subs	r1, #1
 8007302:	b570      	push	{r4, r5, r6, lr}
 8007304:	1149      	asrs	r1, r1, #5
 8007306:	6914      	ldr	r4, [r2, #16]
 8007308:	3101      	adds	r1, #1
 800730a:	f102 0314 	add.w	r3, r2, #20
 800730e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007312:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007316:	1f05      	subs	r5, r0, #4
 8007318:	42a3      	cmp	r3, r4
 800731a:	d30c      	bcc.n	8007336 <__copybits+0x36>
 800731c:	1aa3      	subs	r3, r4, r2
 800731e:	3b11      	subs	r3, #17
 8007320:	f023 0303 	bic.w	r3, r3, #3
 8007324:	3211      	adds	r2, #17
 8007326:	42a2      	cmp	r2, r4
 8007328:	bf88      	it	hi
 800732a:	2300      	movhi	r3, #0
 800732c:	4418      	add	r0, r3
 800732e:	2300      	movs	r3, #0
 8007330:	4288      	cmp	r0, r1
 8007332:	d305      	bcc.n	8007340 <__copybits+0x40>
 8007334:	bd70      	pop	{r4, r5, r6, pc}
 8007336:	f853 6b04 	ldr.w	r6, [r3], #4
 800733a:	f845 6f04 	str.w	r6, [r5, #4]!
 800733e:	e7eb      	b.n	8007318 <__copybits+0x18>
 8007340:	f840 3b04 	str.w	r3, [r0], #4
 8007344:	e7f4      	b.n	8007330 <__copybits+0x30>

08007346 <__any_on>:
 8007346:	f100 0214 	add.w	r2, r0, #20
 800734a:	6900      	ldr	r0, [r0, #16]
 800734c:	114b      	asrs	r3, r1, #5
 800734e:	4298      	cmp	r0, r3
 8007350:	b510      	push	{r4, lr}
 8007352:	db11      	blt.n	8007378 <__any_on+0x32>
 8007354:	dd0a      	ble.n	800736c <__any_on+0x26>
 8007356:	f011 011f 	ands.w	r1, r1, #31
 800735a:	d007      	beq.n	800736c <__any_on+0x26>
 800735c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007360:	fa24 f001 	lsr.w	r0, r4, r1
 8007364:	fa00 f101 	lsl.w	r1, r0, r1
 8007368:	428c      	cmp	r4, r1
 800736a:	d10b      	bne.n	8007384 <__any_on+0x3e>
 800736c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007370:	4293      	cmp	r3, r2
 8007372:	d803      	bhi.n	800737c <__any_on+0x36>
 8007374:	2000      	movs	r0, #0
 8007376:	bd10      	pop	{r4, pc}
 8007378:	4603      	mov	r3, r0
 800737a:	e7f7      	b.n	800736c <__any_on+0x26>
 800737c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007380:	2900      	cmp	r1, #0
 8007382:	d0f5      	beq.n	8007370 <__any_on+0x2a>
 8007384:	2001      	movs	r0, #1
 8007386:	e7f6      	b.n	8007376 <__any_on+0x30>

08007388 <_calloc_r>:
 8007388:	b538      	push	{r3, r4, r5, lr}
 800738a:	fb02 f501 	mul.w	r5, r2, r1
 800738e:	4629      	mov	r1, r5
 8007390:	f000 f854 	bl	800743c <_malloc_r>
 8007394:	4604      	mov	r4, r0
 8007396:	b118      	cbz	r0, 80073a0 <_calloc_r+0x18>
 8007398:	462a      	mov	r2, r5
 800739a:	2100      	movs	r1, #0
 800739c:	f7fc f8d6 	bl	800354c <memset>
 80073a0:	4620      	mov	r0, r4
 80073a2:	bd38      	pop	{r3, r4, r5, pc}

080073a4 <_free_r>:
 80073a4:	b538      	push	{r3, r4, r5, lr}
 80073a6:	4605      	mov	r5, r0
 80073a8:	2900      	cmp	r1, #0
 80073aa:	d043      	beq.n	8007434 <_free_r+0x90>
 80073ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073b0:	1f0c      	subs	r4, r1, #4
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	bfb8      	it	lt
 80073b6:	18e4      	addlt	r4, r4, r3
 80073b8:	f000 fb0e 	bl	80079d8 <__malloc_lock>
 80073bc:	4a1e      	ldr	r2, [pc, #120]	; (8007438 <_free_r+0x94>)
 80073be:	6813      	ldr	r3, [r2, #0]
 80073c0:	4610      	mov	r0, r2
 80073c2:	b933      	cbnz	r3, 80073d2 <_free_r+0x2e>
 80073c4:	6063      	str	r3, [r4, #4]
 80073c6:	6014      	str	r4, [r2, #0]
 80073c8:	4628      	mov	r0, r5
 80073ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073ce:	f000 bb09 	b.w	80079e4 <__malloc_unlock>
 80073d2:	42a3      	cmp	r3, r4
 80073d4:	d90a      	bls.n	80073ec <_free_r+0x48>
 80073d6:	6821      	ldr	r1, [r4, #0]
 80073d8:	1862      	adds	r2, r4, r1
 80073da:	4293      	cmp	r3, r2
 80073dc:	bf01      	itttt	eq
 80073de:	681a      	ldreq	r2, [r3, #0]
 80073e0:	685b      	ldreq	r3, [r3, #4]
 80073e2:	1852      	addeq	r2, r2, r1
 80073e4:	6022      	streq	r2, [r4, #0]
 80073e6:	6063      	str	r3, [r4, #4]
 80073e8:	6004      	str	r4, [r0, #0]
 80073ea:	e7ed      	b.n	80073c8 <_free_r+0x24>
 80073ec:	461a      	mov	r2, r3
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	b10b      	cbz	r3, 80073f6 <_free_r+0x52>
 80073f2:	42a3      	cmp	r3, r4
 80073f4:	d9fa      	bls.n	80073ec <_free_r+0x48>
 80073f6:	6811      	ldr	r1, [r2, #0]
 80073f8:	1850      	adds	r0, r2, r1
 80073fa:	42a0      	cmp	r0, r4
 80073fc:	d10b      	bne.n	8007416 <_free_r+0x72>
 80073fe:	6820      	ldr	r0, [r4, #0]
 8007400:	4401      	add	r1, r0
 8007402:	1850      	adds	r0, r2, r1
 8007404:	4283      	cmp	r3, r0
 8007406:	6011      	str	r1, [r2, #0]
 8007408:	d1de      	bne.n	80073c8 <_free_r+0x24>
 800740a:	6818      	ldr	r0, [r3, #0]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	4401      	add	r1, r0
 8007410:	6011      	str	r1, [r2, #0]
 8007412:	6053      	str	r3, [r2, #4]
 8007414:	e7d8      	b.n	80073c8 <_free_r+0x24>
 8007416:	d902      	bls.n	800741e <_free_r+0x7a>
 8007418:	230c      	movs	r3, #12
 800741a:	602b      	str	r3, [r5, #0]
 800741c:	e7d4      	b.n	80073c8 <_free_r+0x24>
 800741e:	6820      	ldr	r0, [r4, #0]
 8007420:	1821      	adds	r1, r4, r0
 8007422:	428b      	cmp	r3, r1
 8007424:	bf01      	itttt	eq
 8007426:	6819      	ldreq	r1, [r3, #0]
 8007428:	685b      	ldreq	r3, [r3, #4]
 800742a:	1809      	addeq	r1, r1, r0
 800742c:	6021      	streq	r1, [r4, #0]
 800742e:	6063      	str	r3, [r4, #4]
 8007430:	6054      	str	r4, [r2, #4]
 8007432:	e7c9      	b.n	80073c8 <_free_r+0x24>
 8007434:	bd38      	pop	{r3, r4, r5, pc}
 8007436:	bf00      	nop
 8007438:	20000670 	.word	0x20000670

0800743c <_malloc_r>:
 800743c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800743e:	1ccd      	adds	r5, r1, #3
 8007440:	f025 0503 	bic.w	r5, r5, #3
 8007444:	3508      	adds	r5, #8
 8007446:	2d0c      	cmp	r5, #12
 8007448:	bf38      	it	cc
 800744a:	250c      	movcc	r5, #12
 800744c:	2d00      	cmp	r5, #0
 800744e:	4606      	mov	r6, r0
 8007450:	db01      	blt.n	8007456 <_malloc_r+0x1a>
 8007452:	42a9      	cmp	r1, r5
 8007454:	d903      	bls.n	800745e <_malloc_r+0x22>
 8007456:	230c      	movs	r3, #12
 8007458:	6033      	str	r3, [r6, #0]
 800745a:	2000      	movs	r0, #0
 800745c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800745e:	f000 fabb 	bl	80079d8 <__malloc_lock>
 8007462:	4921      	ldr	r1, [pc, #132]	; (80074e8 <_malloc_r+0xac>)
 8007464:	680a      	ldr	r2, [r1, #0]
 8007466:	4614      	mov	r4, r2
 8007468:	b99c      	cbnz	r4, 8007492 <_malloc_r+0x56>
 800746a:	4f20      	ldr	r7, [pc, #128]	; (80074ec <_malloc_r+0xb0>)
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	b923      	cbnz	r3, 800747a <_malloc_r+0x3e>
 8007470:	4621      	mov	r1, r4
 8007472:	4630      	mov	r0, r6
 8007474:	f000 f99e 	bl	80077b4 <_sbrk_r>
 8007478:	6038      	str	r0, [r7, #0]
 800747a:	4629      	mov	r1, r5
 800747c:	4630      	mov	r0, r6
 800747e:	f000 f999 	bl	80077b4 <_sbrk_r>
 8007482:	1c43      	adds	r3, r0, #1
 8007484:	d123      	bne.n	80074ce <_malloc_r+0x92>
 8007486:	230c      	movs	r3, #12
 8007488:	4630      	mov	r0, r6
 800748a:	6033      	str	r3, [r6, #0]
 800748c:	f000 faaa 	bl	80079e4 <__malloc_unlock>
 8007490:	e7e3      	b.n	800745a <_malloc_r+0x1e>
 8007492:	6823      	ldr	r3, [r4, #0]
 8007494:	1b5b      	subs	r3, r3, r5
 8007496:	d417      	bmi.n	80074c8 <_malloc_r+0x8c>
 8007498:	2b0b      	cmp	r3, #11
 800749a:	d903      	bls.n	80074a4 <_malloc_r+0x68>
 800749c:	6023      	str	r3, [r4, #0]
 800749e:	441c      	add	r4, r3
 80074a0:	6025      	str	r5, [r4, #0]
 80074a2:	e004      	b.n	80074ae <_malloc_r+0x72>
 80074a4:	6863      	ldr	r3, [r4, #4]
 80074a6:	42a2      	cmp	r2, r4
 80074a8:	bf0c      	ite	eq
 80074aa:	600b      	streq	r3, [r1, #0]
 80074ac:	6053      	strne	r3, [r2, #4]
 80074ae:	4630      	mov	r0, r6
 80074b0:	f000 fa98 	bl	80079e4 <__malloc_unlock>
 80074b4:	f104 000b 	add.w	r0, r4, #11
 80074b8:	1d23      	adds	r3, r4, #4
 80074ba:	f020 0007 	bic.w	r0, r0, #7
 80074be:	1ac2      	subs	r2, r0, r3
 80074c0:	d0cc      	beq.n	800745c <_malloc_r+0x20>
 80074c2:	1a1b      	subs	r3, r3, r0
 80074c4:	50a3      	str	r3, [r4, r2]
 80074c6:	e7c9      	b.n	800745c <_malloc_r+0x20>
 80074c8:	4622      	mov	r2, r4
 80074ca:	6864      	ldr	r4, [r4, #4]
 80074cc:	e7cc      	b.n	8007468 <_malloc_r+0x2c>
 80074ce:	1cc4      	adds	r4, r0, #3
 80074d0:	f024 0403 	bic.w	r4, r4, #3
 80074d4:	42a0      	cmp	r0, r4
 80074d6:	d0e3      	beq.n	80074a0 <_malloc_r+0x64>
 80074d8:	1a21      	subs	r1, r4, r0
 80074da:	4630      	mov	r0, r6
 80074dc:	f000 f96a 	bl	80077b4 <_sbrk_r>
 80074e0:	3001      	adds	r0, #1
 80074e2:	d1dd      	bne.n	80074a0 <_malloc_r+0x64>
 80074e4:	e7cf      	b.n	8007486 <_malloc_r+0x4a>
 80074e6:	bf00      	nop
 80074e8:	20000670 	.word	0x20000670
 80074ec:	20000674 	.word	0x20000674

080074f0 <__ssputs_r>:
 80074f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074f4:	688e      	ldr	r6, [r1, #8]
 80074f6:	4682      	mov	sl, r0
 80074f8:	429e      	cmp	r6, r3
 80074fa:	460c      	mov	r4, r1
 80074fc:	4690      	mov	r8, r2
 80074fe:	461f      	mov	r7, r3
 8007500:	d838      	bhi.n	8007574 <__ssputs_r+0x84>
 8007502:	898a      	ldrh	r2, [r1, #12]
 8007504:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007508:	d032      	beq.n	8007570 <__ssputs_r+0x80>
 800750a:	6825      	ldr	r5, [r4, #0]
 800750c:	6909      	ldr	r1, [r1, #16]
 800750e:	3301      	adds	r3, #1
 8007510:	eba5 0901 	sub.w	r9, r5, r1
 8007514:	6965      	ldr	r5, [r4, #20]
 8007516:	444b      	add	r3, r9
 8007518:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800751c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007520:	106d      	asrs	r5, r5, #1
 8007522:	429d      	cmp	r5, r3
 8007524:	bf38      	it	cc
 8007526:	461d      	movcc	r5, r3
 8007528:	0553      	lsls	r3, r2, #21
 800752a:	d531      	bpl.n	8007590 <__ssputs_r+0xa0>
 800752c:	4629      	mov	r1, r5
 800752e:	f7ff ff85 	bl	800743c <_malloc_r>
 8007532:	4606      	mov	r6, r0
 8007534:	b950      	cbnz	r0, 800754c <__ssputs_r+0x5c>
 8007536:	230c      	movs	r3, #12
 8007538:	f04f 30ff 	mov.w	r0, #4294967295
 800753c:	f8ca 3000 	str.w	r3, [sl]
 8007540:	89a3      	ldrh	r3, [r4, #12]
 8007542:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007546:	81a3      	strh	r3, [r4, #12]
 8007548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800754c:	464a      	mov	r2, r9
 800754e:	6921      	ldr	r1, [r4, #16]
 8007550:	f7fb ffee 	bl	8003530 <memcpy>
 8007554:	89a3      	ldrh	r3, [r4, #12]
 8007556:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800755a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800755e:	81a3      	strh	r3, [r4, #12]
 8007560:	6126      	str	r6, [r4, #16]
 8007562:	444e      	add	r6, r9
 8007564:	6026      	str	r6, [r4, #0]
 8007566:	463e      	mov	r6, r7
 8007568:	6165      	str	r5, [r4, #20]
 800756a:	eba5 0509 	sub.w	r5, r5, r9
 800756e:	60a5      	str	r5, [r4, #8]
 8007570:	42be      	cmp	r6, r7
 8007572:	d900      	bls.n	8007576 <__ssputs_r+0x86>
 8007574:	463e      	mov	r6, r7
 8007576:	4632      	mov	r2, r6
 8007578:	4641      	mov	r1, r8
 800757a:	6820      	ldr	r0, [r4, #0]
 800757c:	f000 fa12 	bl	80079a4 <memmove>
 8007580:	68a3      	ldr	r3, [r4, #8]
 8007582:	6822      	ldr	r2, [r4, #0]
 8007584:	1b9b      	subs	r3, r3, r6
 8007586:	4432      	add	r2, r6
 8007588:	2000      	movs	r0, #0
 800758a:	60a3      	str	r3, [r4, #8]
 800758c:	6022      	str	r2, [r4, #0]
 800758e:	e7db      	b.n	8007548 <__ssputs_r+0x58>
 8007590:	462a      	mov	r2, r5
 8007592:	f000 fa2d 	bl	80079f0 <_realloc_r>
 8007596:	4606      	mov	r6, r0
 8007598:	2800      	cmp	r0, #0
 800759a:	d1e1      	bne.n	8007560 <__ssputs_r+0x70>
 800759c:	4650      	mov	r0, sl
 800759e:	6921      	ldr	r1, [r4, #16]
 80075a0:	f7ff ff00 	bl	80073a4 <_free_r>
 80075a4:	e7c7      	b.n	8007536 <__ssputs_r+0x46>
	...

080075a8 <_svfiprintf_r>:
 80075a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ac:	4698      	mov	r8, r3
 80075ae:	898b      	ldrh	r3, [r1, #12]
 80075b0:	4607      	mov	r7, r0
 80075b2:	061b      	lsls	r3, r3, #24
 80075b4:	460d      	mov	r5, r1
 80075b6:	4614      	mov	r4, r2
 80075b8:	b09d      	sub	sp, #116	; 0x74
 80075ba:	d50e      	bpl.n	80075da <_svfiprintf_r+0x32>
 80075bc:	690b      	ldr	r3, [r1, #16]
 80075be:	b963      	cbnz	r3, 80075da <_svfiprintf_r+0x32>
 80075c0:	2140      	movs	r1, #64	; 0x40
 80075c2:	f7ff ff3b 	bl	800743c <_malloc_r>
 80075c6:	6028      	str	r0, [r5, #0]
 80075c8:	6128      	str	r0, [r5, #16]
 80075ca:	b920      	cbnz	r0, 80075d6 <_svfiprintf_r+0x2e>
 80075cc:	230c      	movs	r3, #12
 80075ce:	603b      	str	r3, [r7, #0]
 80075d0:	f04f 30ff 	mov.w	r0, #4294967295
 80075d4:	e0d1      	b.n	800777a <_svfiprintf_r+0x1d2>
 80075d6:	2340      	movs	r3, #64	; 0x40
 80075d8:	616b      	str	r3, [r5, #20]
 80075da:	2300      	movs	r3, #0
 80075dc:	9309      	str	r3, [sp, #36]	; 0x24
 80075de:	2320      	movs	r3, #32
 80075e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075e4:	2330      	movs	r3, #48	; 0x30
 80075e6:	f04f 0901 	mov.w	r9, #1
 80075ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80075ee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007794 <_svfiprintf_r+0x1ec>
 80075f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075f6:	4623      	mov	r3, r4
 80075f8:	469a      	mov	sl, r3
 80075fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075fe:	b10a      	cbz	r2, 8007604 <_svfiprintf_r+0x5c>
 8007600:	2a25      	cmp	r2, #37	; 0x25
 8007602:	d1f9      	bne.n	80075f8 <_svfiprintf_r+0x50>
 8007604:	ebba 0b04 	subs.w	fp, sl, r4
 8007608:	d00b      	beq.n	8007622 <_svfiprintf_r+0x7a>
 800760a:	465b      	mov	r3, fp
 800760c:	4622      	mov	r2, r4
 800760e:	4629      	mov	r1, r5
 8007610:	4638      	mov	r0, r7
 8007612:	f7ff ff6d 	bl	80074f0 <__ssputs_r>
 8007616:	3001      	adds	r0, #1
 8007618:	f000 80aa 	beq.w	8007770 <_svfiprintf_r+0x1c8>
 800761c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800761e:	445a      	add	r2, fp
 8007620:	9209      	str	r2, [sp, #36]	; 0x24
 8007622:	f89a 3000 	ldrb.w	r3, [sl]
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 80a2 	beq.w	8007770 <_svfiprintf_r+0x1c8>
 800762c:	2300      	movs	r3, #0
 800762e:	f04f 32ff 	mov.w	r2, #4294967295
 8007632:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007636:	f10a 0a01 	add.w	sl, sl, #1
 800763a:	9304      	str	r3, [sp, #16]
 800763c:	9307      	str	r3, [sp, #28]
 800763e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007642:	931a      	str	r3, [sp, #104]	; 0x68
 8007644:	4654      	mov	r4, sl
 8007646:	2205      	movs	r2, #5
 8007648:	f814 1b01 	ldrb.w	r1, [r4], #1
 800764c:	4851      	ldr	r0, [pc, #324]	; (8007794 <_svfiprintf_r+0x1ec>)
 800764e:	f7ff f9d5 	bl	80069fc <memchr>
 8007652:	9a04      	ldr	r2, [sp, #16]
 8007654:	b9d8      	cbnz	r0, 800768e <_svfiprintf_r+0xe6>
 8007656:	06d0      	lsls	r0, r2, #27
 8007658:	bf44      	itt	mi
 800765a:	2320      	movmi	r3, #32
 800765c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007660:	0711      	lsls	r1, r2, #28
 8007662:	bf44      	itt	mi
 8007664:	232b      	movmi	r3, #43	; 0x2b
 8007666:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800766a:	f89a 3000 	ldrb.w	r3, [sl]
 800766e:	2b2a      	cmp	r3, #42	; 0x2a
 8007670:	d015      	beq.n	800769e <_svfiprintf_r+0xf6>
 8007672:	4654      	mov	r4, sl
 8007674:	2000      	movs	r0, #0
 8007676:	f04f 0c0a 	mov.w	ip, #10
 800767a:	9a07      	ldr	r2, [sp, #28]
 800767c:	4621      	mov	r1, r4
 800767e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007682:	3b30      	subs	r3, #48	; 0x30
 8007684:	2b09      	cmp	r3, #9
 8007686:	d94e      	bls.n	8007726 <_svfiprintf_r+0x17e>
 8007688:	b1b0      	cbz	r0, 80076b8 <_svfiprintf_r+0x110>
 800768a:	9207      	str	r2, [sp, #28]
 800768c:	e014      	b.n	80076b8 <_svfiprintf_r+0x110>
 800768e:	eba0 0308 	sub.w	r3, r0, r8
 8007692:	fa09 f303 	lsl.w	r3, r9, r3
 8007696:	4313      	orrs	r3, r2
 8007698:	46a2      	mov	sl, r4
 800769a:	9304      	str	r3, [sp, #16]
 800769c:	e7d2      	b.n	8007644 <_svfiprintf_r+0x9c>
 800769e:	9b03      	ldr	r3, [sp, #12]
 80076a0:	1d19      	adds	r1, r3, #4
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	9103      	str	r1, [sp, #12]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	bfbb      	ittet	lt
 80076aa:	425b      	neglt	r3, r3
 80076ac:	f042 0202 	orrlt.w	r2, r2, #2
 80076b0:	9307      	strge	r3, [sp, #28]
 80076b2:	9307      	strlt	r3, [sp, #28]
 80076b4:	bfb8      	it	lt
 80076b6:	9204      	strlt	r2, [sp, #16]
 80076b8:	7823      	ldrb	r3, [r4, #0]
 80076ba:	2b2e      	cmp	r3, #46	; 0x2e
 80076bc:	d10c      	bne.n	80076d8 <_svfiprintf_r+0x130>
 80076be:	7863      	ldrb	r3, [r4, #1]
 80076c0:	2b2a      	cmp	r3, #42	; 0x2a
 80076c2:	d135      	bne.n	8007730 <_svfiprintf_r+0x188>
 80076c4:	9b03      	ldr	r3, [sp, #12]
 80076c6:	3402      	adds	r4, #2
 80076c8:	1d1a      	adds	r2, r3, #4
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	9203      	str	r2, [sp, #12]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	bfb8      	it	lt
 80076d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80076d6:	9305      	str	r3, [sp, #20]
 80076d8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80077a4 <_svfiprintf_r+0x1fc>
 80076dc:	2203      	movs	r2, #3
 80076de:	4650      	mov	r0, sl
 80076e0:	7821      	ldrb	r1, [r4, #0]
 80076e2:	f7ff f98b 	bl	80069fc <memchr>
 80076e6:	b140      	cbz	r0, 80076fa <_svfiprintf_r+0x152>
 80076e8:	2340      	movs	r3, #64	; 0x40
 80076ea:	eba0 000a 	sub.w	r0, r0, sl
 80076ee:	fa03 f000 	lsl.w	r0, r3, r0
 80076f2:	9b04      	ldr	r3, [sp, #16]
 80076f4:	3401      	adds	r4, #1
 80076f6:	4303      	orrs	r3, r0
 80076f8:	9304      	str	r3, [sp, #16]
 80076fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076fe:	2206      	movs	r2, #6
 8007700:	4825      	ldr	r0, [pc, #148]	; (8007798 <_svfiprintf_r+0x1f0>)
 8007702:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007706:	f7ff f979 	bl	80069fc <memchr>
 800770a:	2800      	cmp	r0, #0
 800770c:	d038      	beq.n	8007780 <_svfiprintf_r+0x1d8>
 800770e:	4b23      	ldr	r3, [pc, #140]	; (800779c <_svfiprintf_r+0x1f4>)
 8007710:	bb1b      	cbnz	r3, 800775a <_svfiprintf_r+0x1b2>
 8007712:	9b03      	ldr	r3, [sp, #12]
 8007714:	3307      	adds	r3, #7
 8007716:	f023 0307 	bic.w	r3, r3, #7
 800771a:	3308      	adds	r3, #8
 800771c:	9303      	str	r3, [sp, #12]
 800771e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007720:	4433      	add	r3, r6
 8007722:	9309      	str	r3, [sp, #36]	; 0x24
 8007724:	e767      	b.n	80075f6 <_svfiprintf_r+0x4e>
 8007726:	460c      	mov	r4, r1
 8007728:	2001      	movs	r0, #1
 800772a:	fb0c 3202 	mla	r2, ip, r2, r3
 800772e:	e7a5      	b.n	800767c <_svfiprintf_r+0xd4>
 8007730:	2300      	movs	r3, #0
 8007732:	f04f 0c0a 	mov.w	ip, #10
 8007736:	4619      	mov	r1, r3
 8007738:	3401      	adds	r4, #1
 800773a:	9305      	str	r3, [sp, #20]
 800773c:	4620      	mov	r0, r4
 800773e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007742:	3a30      	subs	r2, #48	; 0x30
 8007744:	2a09      	cmp	r2, #9
 8007746:	d903      	bls.n	8007750 <_svfiprintf_r+0x1a8>
 8007748:	2b00      	cmp	r3, #0
 800774a:	d0c5      	beq.n	80076d8 <_svfiprintf_r+0x130>
 800774c:	9105      	str	r1, [sp, #20]
 800774e:	e7c3      	b.n	80076d8 <_svfiprintf_r+0x130>
 8007750:	4604      	mov	r4, r0
 8007752:	2301      	movs	r3, #1
 8007754:	fb0c 2101 	mla	r1, ip, r1, r2
 8007758:	e7f0      	b.n	800773c <_svfiprintf_r+0x194>
 800775a:	ab03      	add	r3, sp, #12
 800775c:	9300      	str	r3, [sp, #0]
 800775e:	462a      	mov	r2, r5
 8007760:	4638      	mov	r0, r7
 8007762:	4b0f      	ldr	r3, [pc, #60]	; (80077a0 <_svfiprintf_r+0x1f8>)
 8007764:	a904      	add	r1, sp, #16
 8007766:	f7fb ff97 	bl	8003698 <_printf_float>
 800776a:	1c42      	adds	r2, r0, #1
 800776c:	4606      	mov	r6, r0
 800776e:	d1d6      	bne.n	800771e <_svfiprintf_r+0x176>
 8007770:	89ab      	ldrh	r3, [r5, #12]
 8007772:	065b      	lsls	r3, r3, #25
 8007774:	f53f af2c 	bmi.w	80075d0 <_svfiprintf_r+0x28>
 8007778:	9809      	ldr	r0, [sp, #36]	; 0x24
 800777a:	b01d      	add	sp, #116	; 0x74
 800777c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007780:	ab03      	add	r3, sp, #12
 8007782:	9300      	str	r3, [sp, #0]
 8007784:	462a      	mov	r2, r5
 8007786:	4638      	mov	r0, r7
 8007788:	4b05      	ldr	r3, [pc, #20]	; (80077a0 <_svfiprintf_r+0x1f8>)
 800778a:	a904      	add	r1, sp, #16
 800778c:	f7fc fa20 	bl	8003bd0 <_printf_i>
 8007790:	e7eb      	b.n	800776a <_svfiprintf_r+0x1c2>
 8007792:	bf00      	nop
 8007794:	080089d4 	.word	0x080089d4
 8007798:	080089de 	.word	0x080089de
 800779c:	08003699 	.word	0x08003699
 80077a0:	080074f1 	.word	0x080074f1
 80077a4:	080089da 	.word	0x080089da

080077a8 <nan>:
 80077a8:	2000      	movs	r0, #0
 80077aa:	4901      	ldr	r1, [pc, #4]	; (80077b0 <nan+0x8>)
 80077ac:	4770      	bx	lr
 80077ae:	bf00      	nop
 80077b0:	7ff80000 	.word	0x7ff80000

080077b4 <_sbrk_r>:
 80077b4:	b538      	push	{r3, r4, r5, lr}
 80077b6:	2300      	movs	r3, #0
 80077b8:	4d05      	ldr	r5, [pc, #20]	; (80077d0 <_sbrk_r+0x1c>)
 80077ba:	4604      	mov	r4, r0
 80077bc:	4608      	mov	r0, r1
 80077be:	602b      	str	r3, [r5, #0]
 80077c0:	f7fb fe26 	bl	8003410 <_sbrk>
 80077c4:	1c43      	adds	r3, r0, #1
 80077c6:	d102      	bne.n	80077ce <_sbrk_r+0x1a>
 80077c8:	682b      	ldr	r3, [r5, #0]
 80077ca:	b103      	cbz	r3, 80077ce <_sbrk_r+0x1a>
 80077cc:	6023      	str	r3, [r4, #0]
 80077ce:	bd38      	pop	{r3, r4, r5, pc}
 80077d0:	20000904 	.word	0x20000904

080077d4 <__sread>:
 80077d4:	b510      	push	{r4, lr}
 80077d6:	460c      	mov	r4, r1
 80077d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077dc:	f000 fa86 	bl	8007cec <_read_r>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	bfab      	itete	ge
 80077e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80077e6:	89a3      	ldrhlt	r3, [r4, #12]
 80077e8:	181b      	addge	r3, r3, r0
 80077ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80077ee:	bfac      	ite	ge
 80077f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80077f2:	81a3      	strhlt	r3, [r4, #12]
 80077f4:	bd10      	pop	{r4, pc}

080077f6 <__swrite>:
 80077f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077fa:	461f      	mov	r7, r3
 80077fc:	898b      	ldrh	r3, [r1, #12]
 80077fe:	4605      	mov	r5, r0
 8007800:	05db      	lsls	r3, r3, #23
 8007802:	460c      	mov	r4, r1
 8007804:	4616      	mov	r6, r2
 8007806:	d505      	bpl.n	8007814 <__swrite+0x1e>
 8007808:	2302      	movs	r3, #2
 800780a:	2200      	movs	r2, #0
 800780c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007810:	f000 f8b6 	bl	8007980 <_lseek_r>
 8007814:	89a3      	ldrh	r3, [r4, #12]
 8007816:	4632      	mov	r2, r6
 8007818:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800781c:	81a3      	strh	r3, [r4, #12]
 800781e:	4628      	mov	r0, r5
 8007820:	463b      	mov	r3, r7
 8007822:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007826:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800782a:	f000 b835 	b.w	8007898 <_write_r>

0800782e <__sseek>:
 800782e:	b510      	push	{r4, lr}
 8007830:	460c      	mov	r4, r1
 8007832:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007836:	f000 f8a3 	bl	8007980 <_lseek_r>
 800783a:	1c43      	adds	r3, r0, #1
 800783c:	89a3      	ldrh	r3, [r4, #12]
 800783e:	bf15      	itete	ne
 8007840:	6560      	strne	r0, [r4, #84]	; 0x54
 8007842:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007846:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800784a:	81a3      	strheq	r3, [r4, #12]
 800784c:	bf18      	it	ne
 800784e:	81a3      	strhne	r3, [r4, #12]
 8007850:	bd10      	pop	{r4, pc}

08007852 <__sclose>:
 8007852:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007856:	f000 b84f 	b.w	80078f8 <_close_r>

0800785a <strncmp>:
 800785a:	b510      	push	{r4, lr}
 800785c:	b16a      	cbz	r2, 800787a <strncmp+0x20>
 800785e:	3901      	subs	r1, #1
 8007860:	1884      	adds	r4, r0, r2
 8007862:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007866:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800786a:	4293      	cmp	r3, r2
 800786c:	d103      	bne.n	8007876 <strncmp+0x1c>
 800786e:	42a0      	cmp	r0, r4
 8007870:	d001      	beq.n	8007876 <strncmp+0x1c>
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1f5      	bne.n	8007862 <strncmp+0x8>
 8007876:	1a98      	subs	r0, r3, r2
 8007878:	bd10      	pop	{r4, pc}
 800787a:	4610      	mov	r0, r2
 800787c:	e7fc      	b.n	8007878 <strncmp+0x1e>

0800787e <__ascii_wctomb>:
 800787e:	4603      	mov	r3, r0
 8007880:	4608      	mov	r0, r1
 8007882:	b141      	cbz	r1, 8007896 <__ascii_wctomb+0x18>
 8007884:	2aff      	cmp	r2, #255	; 0xff
 8007886:	d904      	bls.n	8007892 <__ascii_wctomb+0x14>
 8007888:	228a      	movs	r2, #138	; 0x8a
 800788a:	f04f 30ff 	mov.w	r0, #4294967295
 800788e:	601a      	str	r2, [r3, #0]
 8007890:	4770      	bx	lr
 8007892:	2001      	movs	r0, #1
 8007894:	700a      	strb	r2, [r1, #0]
 8007896:	4770      	bx	lr

08007898 <_write_r>:
 8007898:	b538      	push	{r3, r4, r5, lr}
 800789a:	4604      	mov	r4, r0
 800789c:	4608      	mov	r0, r1
 800789e:	4611      	mov	r1, r2
 80078a0:	2200      	movs	r2, #0
 80078a2:	4d05      	ldr	r5, [pc, #20]	; (80078b8 <_write_r+0x20>)
 80078a4:	602a      	str	r2, [r5, #0]
 80078a6:	461a      	mov	r2, r3
 80078a8:	f7fb fc3e 	bl	8003128 <_write>
 80078ac:	1c43      	adds	r3, r0, #1
 80078ae:	d102      	bne.n	80078b6 <_write_r+0x1e>
 80078b0:	682b      	ldr	r3, [r5, #0]
 80078b2:	b103      	cbz	r3, 80078b6 <_write_r+0x1e>
 80078b4:	6023      	str	r3, [r4, #0]
 80078b6:	bd38      	pop	{r3, r4, r5, pc}
 80078b8:	20000904 	.word	0x20000904

080078bc <__assert_func>:
 80078bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80078be:	4614      	mov	r4, r2
 80078c0:	461a      	mov	r2, r3
 80078c2:	4b09      	ldr	r3, [pc, #36]	; (80078e8 <__assert_func+0x2c>)
 80078c4:	4605      	mov	r5, r0
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68d8      	ldr	r0, [r3, #12]
 80078ca:	b14c      	cbz	r4, 80078e0 <__assert_func+0x24>
 80078cc:	4b07      	ldr	r3, [pc, #28]	; (80078ec <__assert_func+0x30>)
 80078ce:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80078d2:	9100      	str	r1, [sp, #0]
 80078d4:	462b      	mov	r3, r5
 80078d6:	4906      	ldr	r1, [pc, #24]	; (80078f0 <__assert_func+0x34>)
 80078d8:	f000 f81e 	bl	8007918 <fiprintf>
 80078dc:	f000 fa18 	bl	8007d10 <abort>
 80078e0:	4b04      	ldr	r3, [pc, #16]	; (80078f4 <__assert_func+0x38>)
 80078e2:	461c      	mov	r4, r3
 80078e4:	e7f3      	b.n	80078ce <__assert_func+0x12>
 80078e6:	bf00      	nop
 80078e8:	20000010 	.word	0x20000010
 80078ec:	080089e5 	.word	0x080089e5
 80078f0:	080089f2 	.word	0x080089f2
 80078f4:	08008a20 	.word	0x08008a20

080078f8 <_close_r>:
 80078f8:	b538      	push	{r3, r4, r5, lr}
 80078fa:	2300      	movs	r3, #0
 80078fc:	4d05      	ldr	r5, [pc, #20]	; (8007914 <_close_r+0x1c>)
 80078fe:	4604      	mov	r4, r0
 8007900:	4608      	mov	r0, r1
 8007902:	602b      	str	r3, [r5, #0]
 8007904:	f7fb fd54 	bl	80033b0 <_close>
 8007908:	1c43      	adds	r3, r0, #1
 800790a:	d102      	bne.n	8007912 <_close_r+0x1a>
 800790c:	682b      	ldr	r3, [r5, #0]
 800790e:	b103      	cbz	r3, 8007912 <_close_r+0x1a>
 8007910:	6023      	str	r3, [r4, #0]
 8007912:	bd38      	pop	{r3, r4, r5, pc}
 8007914:	20000904 	.word	0x20000904

08007918 <fiprintf>:
 8007918:	b40e      	push	{r1, r2, r3}
 800791a:	b503      	push	{r0, r1, lr}
 800791c:	4601      	mov	r1, r0
 800791e:	ab03      	add	r3, sp, #12
 8007920:	4805      	ldr	r0, [pc, #20]	; (8007938 <fiprintf+0x20>)
 8007922:	f853 2b04 	ldr.w	r2, [r3], #4
 8007926:	6800      	ldr	r0, [r0, #0]
 8007928:	9301      	str	r3, [sp, #4]
 800792a:	f000 f8af 	bl	8007a8c <_vfiprintf_r>
 800792e:	b002      	add	sp, #8
 8007930:	f85d eb04 	ldr.w	lr, [sp], #4
 8007934:	b003      	add	sp, #12
 8007936:	4770      	bx	lr
 8007938:	20000010 	.word	0x20000010

0800793c <_fstat_r>:
 800793c:	b538      	push	{r3, r4, r5, lr}
 800793e:	2300      	movs	r3, #0
 8007940:	4d06      	ldr	r5, [pc, #24]	; (800795c <_fstat_r+0x20>)
 8007942:	4604      	mov	r4, r0
 8007944:	4608      	mov	r0, r1
 8007946:	4611      	mov	r1, r2
 8007948:	602b      	str	r3, [r5, #0]
 800794a:	f7fb fd3c 	bl	80033c6 <_fstat>
 800794e:	1c43      	adds	r3, r0, #1
 8007950:	d102      	bne.n	8007958 <_fstat_r+0x1c>
 8007952:	682b      	ldr	r3, [r5, #0]
 8007954:	b103      	cbz	r3, 8007958 <_fstat_r+0x1c>
 8007956:	6023      	str	r3, [r4, #0]
 8007958:	bd38      	pop	{r3, r4, r5, pc}
 800795a:	bf00      	nop
 800795c:	20000904 	.word	0x20000904

08007960 <_isatty_r>:
 8007960:	b538      	push	{r3, r4, r5, lr}
 8007962:	2300      	movs	r3, #0
 8007964:	4d05      	ldr	r5, [pc, #20]	; (800797c <_isatty_r+0x1c>)
 8007966:	4604      	mov	r4, r0
 8007968:	4608      	mov	r0, r1
 800796a:	602b      	str	r3, [r5, #0]
 800796c:	f7fb fd3a 	bl	80033e4 <_isatty>
 8007970:	1c43      	adds	r3, r0, #1
 8007972:	d102      	bne.n	800797a <_isatty_r+0x1a>
 8007974:	682b      	ldr	r3, [r5, #0]
 8007976:	b103      	cbz	r3, 800797a <_isatty_r+0x1a>
 8007978:	6023      	str	r3, [r4, #0]
 800797a:	bd38      	pop	{r3, r4, r5, pc}
 800797c:	20000904 	.word	0x20000904

08007980 <_lseek_r>:
 8007980:	b538      	push	{r3, r4, r5, lr}
 8007982:	4604      	mov	r4, r0
 8007984:	4608      	mov	r0, r1
 8007986:	4611      	mov	r1, r2
 8007988:	2200      	movs	r2, #0
 800798a:	4d05      	ldr	r5, [pc, #20]	; (80079a0 <_lseek_r+0x20>)
 800798c:	602a      	str	r2, [r5, #0]
 800798e:	461a      	mov	r2, r3
 8007990:	f7fb fd32 	bl	80033f8 <_lseek>
 8007994:	1c43      	adds	r3, r0, #1
 8007996:	d102      	bne.n	800799e <_lseek_r+0x1e>
 8007998:	682b      	ldr	r3, [r5, #0]
 800799a:	b103      	cbz	r3, 800799e <_lseek_r+0x1e>
 800799c:	6023      	str	r3, [r4, #0]
 800799e:	bd38      	pop	{r3, r4, r5, pc}
 80079a0:	20000904 	.word	0x20000904

080079a4 <memmove>:
 80079a4:	4288      	cmp	r0, r1
 80079a6:	b510      	push	{r4, lr}
 80079a8:	eb01 0402 	add.w	r4, r1, r2
 80079ac:	d902      	bls.n	80079b4 <memmove+0x10>
 80079ae:	4284      	cmp	r4, r0
 80079b0:	4623      	mov	r3, r4
 80079b2:	d807      	bhi.n	80079c4 <memmove+0x20>
 80079b4:	1e43      	subs	r3, r0, #1
 80079b6:	42a1      	cmp	r1, r4
 80079b8:	d008      	beq.n	80079cc <memmove+0x28>
 80079ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80079c2:	e7f8      	b.n	80079b6 <memmove+0x12>
 80079c4:	4601      	mov	r1, r0
 80079c6:	4402      	add	r2, r0
 80079c8:	428a      	cmp	r2, r1
 80079ca:	d100      	bne.n	80079ce <memmove+0x2a>
 80079cc:	bd10      	pop	{r4, pc}
 80079ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80079d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80079d6:	e7f7      	b.n	80079c8 <memmove+0x24>

080079d8 <__malloc_lock>:
 80079d8:	4801      	ldr	r0, [pc, #4]	; (80079e0 <__malloc_lock+0x8>)
 80079da:	f7fe bf8e 	b.w	80068fa <__retarget_lock_acquire_recursive>
 80079de:	bf00      	nop
 80079e0:	200008fc 	.word	0x200008fc

080079e4 <__malloc_unlock>:
 80079e4:	4801      	ldr	r0, [pc, #4]	; (80079ec <__malloc_unlock+0x8>)
 80079e6:	f7fe bf89 	b.w	80068fc <__retarget_lock_release_recursive>
 80079ea:	bf00      	nop
 80079ec:	200008fc 	.word	0x200008fc

080079f0 <_realloc_r>:
 80079f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079f2:	4607      	mov	r7, r0
 80079f4:	4614      	mov	r4, r2
 80079f6:	460e      	mov	r6, r1
 80079f8:	b921      	cbnz	r1, 8007a04 <_realloc_r+0x14>
 80079fa:	4611      	mov	r1, r2
 80079fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007a00:	f7ff bd1c 	b.w	800743c <_malloc_r>
 8007a04:	b922      	cbnz	r2, 8007a10 <_realloc_r+0x20>
 8007a06:	f7ff fccd 	bl	80073a4 <_free_r>
 8007a0a:	4625      	mov	r5, r4
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a10:	f000 f985 	bl	8007d1e <_malloc_usable_size_r>
 8007a14:	42a0      	cmp	r0, r4
 8007a16:	d20f      	bcs.n	8007a38 <_realloc_r+0x48>
 8007a18:	4621      	mov	r1, r4
 8007a1a:	4638      	mov	r0, r7
 8007a1c:	f7ff fd0e 	bl	800743c <_malloc_r>
 8007a20:	4605      	mov	r5, r0
 8007a22:	2800      	cmp	r0, #0
 8007a24:	d0f2      	beq.n	8007a0c <_realloc_r+0x1c>
 8007a26:	4631      	mov	r1, r6
 8007a28:	4622      	mov	r2, r4
 8007a2a:	f7fb fd81 	bl	8003530 <memcpy>
 8007a2e:	4631      	mov	r1, r6
 8007a30:	4638      	mov	r0, r7
 8007a32:	f7ff fcb7 	bl	80073a4 <_free_r>
 8007a36:	e7e9      	b.n	8007a0c <_realloc_r+0x1c>
 8007a38:	4635      	mov	r5, r6
 8007a3a:	e7e7      	b.n	8007a0c <_realloc_r+0x1c>

08007a3c <__sfputc_r>:
 8007a3c:	6893      	ldr	r3, [r2, #8]
 8007a3e:	b410      	push	{r4}
 8007a40:	3b01      	subs	r3, #1
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	6093      	str	r3, [r2, #8]
 8007a46:	da07      	bge.n	8007a58 <__sfputc_r+0x1c>
 8007a48:	6994      	ldr	r4, [r2, #24]
 8007a4a:	42a3      	cmp	r3, r4
 8007a4c:	db01      	blt.n	8007a52 <__sfputc_r+0x16>
 8007a4e:	290a      	cmp	r1, #10
 8007a50:	d102      	bne.n	8007a58 <__sfputc_r+0x1c>
 8007a52:	bc10      	pop	{r4}
 8007a54:	f7fd baf2 	b.w	800503c <__swbuf_r>
 8007a58:	6813      	ldr	r3, [r2, #0]
 8007a5a:	1c58      	adds	r0, r3, #1
 8007a5c:	6010      	str	r0, [r2, #0]
 8007a5e:	7019      	strb	r1, [r3, #0]
 8007a60:	4608      	mov	r0, r1
 8007a62:	bc10      	pop	{r4}
 8007a64:	4770      	bx	lr

08007a66 <__sfputs_r>:
 8007a66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a68:	4606      	mov	r6, r0
 8007a6a:	460f      	mov	r7, r1
 8007a6c:	4614      	mov	r4, r2
 8007a6e:	18d5      	adds	r5, r2, r3
 8007a70:	42ac      	cmp	r4, r5
 8007a72:	d101      	bne.n	8007a78 <__sfputs_r+0x12>
 8007a74:	2000      	movs	r0, #0
 8007a76:	e007      	b.n	8007a88 <__sfputs_r+0x22>
 8007a78:	463a      	mov	r2, r7
 8007a7a:	4630      	mov	r0, r6
 8007a7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a80:	f7ff ffdc 	bl	8007a3c <__sfputc_r>
 8007a84:	1c43      	adds	r3, r0, #1
 8007a86:	d1f3      	bne.n	8007a70 <__sfputs_r+0xa>
 8007a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a8c <_vfiprintf_r>:
 8007a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a90:	460d      	mov	r5, r1
 8007a92:	4614      	mov	r4, r2
 8007a94:	4698      	mov	r8, r3
 8007a96:	4606      	mov	r6, r0
 8007a98:	b09d      	sub	sp, #116	; 0x74
 8007a9a:	b118      	cbz	r0, 8007aa4 <_vfiprintf_r+0x18>
 8007a9c:	6983      	ldr	r3, [r0, #24]
 8007a9e:	b90b      	cbnz	r3, 8007aa4 <_vfiprintf_r+0x18>
 8007aa0:	f7fe fb22 	bl	80060e8 <__sinit>
 8007aa4:	4b89      	ldr	r3, [pc, #548]	; (8007ccc <_vfiprintf_r+0x240>)
 8007aa6:	429d      	cmp	r5, r3
 8007aa8:	d11b      	bne.n	8007ae2 <_vfiprintf_r+0x56>
 8007aaa:	6875      	ldr	r5, [r6, #4]
 8007aac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007aae:	07d9      	lsls	r1, r3, #31
 8007ab0:	d405      	bmi.n	8007abe <_vfiprintf_r+0x32>
 8007ab2:	89ab      	ldrh	r3, [r5, #12]
 8007ab4:	059a      	lsls	r2, r3, #22
 8007ab6:	d402      	bmi.n	8007abe <_vfiprintf_r+0x32>
 8007ab8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007aba:	f7fe ff1e 	bl	80068fa <__retarget_lock_acquire_recursive>
 8007abe:	89ab      	ldrh	r3, [r5, #12]
 8007ac0:	071b      	lsls	r3, r3, #28
 8007ac2:	d501      	bpl.n	8007ac8 <_vfiprintf_r+0x3c>
 8007ac4:	692b      	ldr	r3, [r5, #16]
 8007ac6:	b9eb      	cbnz	r3, 8007b04 <_vfiprintf_r+0x78>
 8007ac8:	4629      	mov	r1, r5
 8007aca:	4630      	mov	r0, r6
 8007acc:	f7fd fb08 	bl	80050e0 <__swsetup_r>
 8007ad0:	b1c0      	cbz	r0, 8007b04 <_vfiprintf_r+0x78>
 8007ad2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ad4:	07dc      	lsls	r4, r3, #31
 8007ad6:	d50e      	bpl.n	8007af6 <_vfiprintf_r+0x6a>
 8007ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8007adc:	b01d      	add	sp, #116	; 0x74
 8007ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae2:	4b7b      	ldr	r3, [pc, #492]	; (8007cd0 <_vfiprintf_r+0x244>)
 8007ae4:	429d      	cmp	r5, r3
 8007ae6:	d101      	bne.n	8007aec <_vfiprintf_r+0x60>
 8007ae8:	68b5      	ldr	r5, [r6, #8]
 8007aea:	e7df      	b.n	8007aac <_vfiprintf_r+0x20>
 8007aec:	4b79      	ldr	r3, [pc, #484]	; (8007cd4 <_vfiprintf_r+0x248>)
 8007aee:	429d      	cmp	r5, r3
 8007af0:	bf08      	it	eq
 8007af2:	68f5      	ldreq	r5, [r6, #12]
 8007af4:	e7da      	b.n	8007aac <_vfiprintf_r+0x20>
 8007af6:	89ab      	ldrh	r3, [r5, #12]
 8007af8:	0598      	lsls	r0, r3, #22
 8007afa:	d4ed      	bmi.n	8007ad8 <_vfiprintf_r+0x4c>
 8007afc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007afe:	f7fe fefd 	bl	80068fc <__retarget_lock_release_recursive>
 8007b02:	e7e9      	b.n	8007ad8 <_vfiprintf_r+0x4c>
 8007b04:	2300      	movs	r3, #0
 8007b06:	9309      	str	r3, [sp, #36]	; 0x24
 8007b08:	2320      	movs	r3, #32
 8007b0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b0e:	2330      	movs	r3, #48	; 0x30
 8007b10:	f04f 0901 	mov.w	r9, #1
 8007b14:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b18:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007cd8 <_vfiprintf_r+0x24c>
 8007b1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b20:	4623      	mov	r3, r4
 8007b22:	469a      	mov	sl, r3
 8007b24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b28:	b10a      	cbz	r2, 8007b2e <_vfiprintf_r+0xa2>
 8007b2a:	2a25      	cmp	r2, #37	; 0x25
 8007b2c:	d1f9      	bne.n	8007b22 <_vfiprintf_r+0x96>
 8007b2e:	ebba 0b04 	subs.w	fp, sl, r4
 8007b32:	d00b      	beq.n	8007b4c <_vfiprintf_r+0xc0>
 8007b34:	465b      	mov	r3, fp
 8007b36:	4622      	mov	r2, r4
 8007b38:	4629      	mov	r1, r5
 8007b3a:	4630      	mov	r0, r6
 8007b3c:	f7ff ff93 	bl	8007a66 <__sfputs_r>
 8007b40:	3001      	adds	r0, #1
 8007b42:	f000 80aa 	beq.w	8007c9a <_vfiprintf_r+0x20e>
 8007b46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b48:	445a      	add	r2, fp
 8007b4a:	9209      	str	r2, [sp, #36]	; 0x24
 8007b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f000 80a2 	beq.w	8007c9a <_vfiprintf_r+0x20e>
 8007b56:	2300      	movs	r3, #0
 8007b58:	f04f 32ff 	mov.w	r2, #4294967295
 8007b5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b60:	f10a 0a01 	add.w	sl, sl, #1
 8007b64:	9304      	str	r3, [sp, #16]
 8007b66:	9307      	str	r3, [sp, #28]
 8007b68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b6c:	931a      	str	r3, [sp, #104]	; 0x68
 8007b6e:	4654      	mov	r4, sl
 8007b70:	2205      	movs	r2, #5
 8007b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b76:	4858      	ldr	r0, [pc, #352]	; (8007cd8 <_vfiprintf_r+0x24c>)
 8007b78:	f7fe ff40 	bl	80069fc <memchr>
 8007b7c:	9a04      	ldr	r2, [sp, #16]
 8007b7e:	b9d8      	cbnz	r0, 8007bb8 <_vfiprintf_r+0x12c>
 8007b80:	06d1      	lsls	r1, r2, #27
 8007b82:	bf44      	itt	mi
 8007b84:	2320      	movmi	r3, #32
 8007b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b8a:	0713      	lsls	r3, r2, #28
 8007b8c:	bf44      	itt	mi
 8007b8e:	232b      	movmi	r3, #43	; 0x2b
 8007b90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b94:	f89a 3000 	ldrb.w	r3, [sl]
 8007b98:	2b2a      	cmp	r3, #42	; 0x2a
 8007b9a:	d015      	beq.n	8007bc8 <_vfiprintf_r+0x13c>
 8007b9c:	4654      	mov	r4, sl
 8007b9e:	2000      	movs	r0, #0
 8007ba0:	f04f 0c0a 	mov.w	ip, #10
 8007ba4:	9a07      	ldr	r2, [sp, #28]
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bac:	3b30      	subs	r3, #48	; 0x30
 8007bae:	2b09      	cmp	r3, #9
 8007bb0:	d94e      	bls.n	8007c50 <_vfiprintf_r+0x1c4>
 8007bb2:	b1b0      	cbz	r0, 8007be2 <_vfiprintf_r+0x156>
 8007bb4:	9207      	str	r2, [sp, #28]
 8007bb6:	e014      	b.n	8007be2 <_vfiprintf_r+0x156>
 8007bb8:	eba0 0308 	sub.w	r3, r0, r8
 8007bbc:	fa09 f303 	lsl.w	r3, r9, r3
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	46a2      	mov	sl, r4
 8007bc4:	9304      	str	r3, [sp, #16]
 8007bc6:	e7d2      	b.n	8007b6e <_vfiprintf_r+0xe2>
 8007bc8:	9b03      	ldr	r3, [sp, #12]
 8007bca:	1d19      	adds	r1, r3, #4
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	9103      	str	r1, [sp, #12]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	bfbb      	ittet	lt
 8007bd4:	425b      	neglt	r3, r3
 8007bd6:	f042 0202 	orrlt.w	r2, r2, #2
 8007bda:	9307      	strge	r3, [sp, #28]
 8007bdc:	9307      	strlt	r3, [sp, #28]
 8007bde:	bfb8      	it	lt
 8007be0:	9204      	strlt	r2, [sp, #16]
 8007be2:	7823      	ldrb	r3, [r4, #0]
 8007be4:	2b2e      	cmp	r3, #46	; 0x2e
 8007be6:	d10c      	bne.n	8007c02 <_vfiprintf_r+0x176>
 8007be8:	7863      	ldrb	r3, [r4, #1]
 8007bea:	2b2a      	cmp	r3, #42	; 0x2a
 8007bec:	d135      	bne.n	8007c5a <_vfiprintf_r+0x1ce>
 8007bee:	9b03      	ldr	r3, [sp, #12]
 8007bf0:	3402      	adds	r4, #2
 8007bf2:	1d1a      	adds	r2, r3, #4
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	9203      	str	r2, [sp, #12]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	bfb8      	it	lt
 8007bfc:	f04f 33ff 	movlt.w	r3, #4294967295
 8007c00:	9305      	str	r3, [sp, #20]
 8007c02:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007ce8 <_vfiprintf_r+0x25c>
 8007c06:	2203      	movs	r2, #3
 8007c08:	4650      	mov	r0, sl
 8007c0a:	7821      	ldrb	r1, [r4, #0]
 8007c0c:	f7fe fef6 	bl	80069fc <memchr>
 8007c10:	b140      	cbz	r0, 8007c24 <_vfiprintf_r+0x198>
 8007c12:	2340      	movs	r3, #64	; 0x40
 8007c14:	eba0 000a 	sub.w	r0, r0, sl
 8007c18:	fa03 f000 	lsl.w	r0, r3, r0
 8007c1c:	9b04      	ldr	r3, [sp, #16]
 8007c1e:	3401      	adds	r4, #1
 8007c20:	4303      	orrs	r3, r0
 8007c22:	9304      	str	r3, [sp, #16]
 8007c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c28:	2206      	movs	r2, #6
 8007c2a:	482c      	ldr	r0, [pc, #176]	; (8007cdc <_vfiprintf_r+0x250>)
 8007c2c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c30:	f7fe fee4 	bl	80069fc <memchr>
 8007c34:	2800      	cmp	r0, #0
 8007c36:	d03f      	beq.n	8007cb8 <_vfiprintf_r+0x22c>
 8007c38:	4b29      	ldr	r3, [pc, #164]	; (8007ce0 <_vfiprintf_r+0x254>)
 8007c3a:	bb1b      	cbnz	r3, 8007c84 <_vfiprintf_r+0x1f8>
 8007c3c:	9b03      	ldr	r3, [sp, #12]
 8007c3e:	3307      	adds	r3, #7
 8007c40:	f023 0307 	bic.w	r3, r3, #7
 8007c44:	3308      	adds	r3, #8
 8007c46:	9303      	str	r3, [sp, #12]
 8007c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c4a:	443b      	add	r3, r7
 8007c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8007c4e:	e767      	b.n	8007b20 <_vfiprintf_r+0x94>
 8007c50:	460c      	mov	r4, r1
 8007c52:	2001      	movs	r0, #1
 8007c54:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c58:	e7a5      	b.n	8007ba6 <_vfiprintf_r+0x11a>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	f04f 0c0a 	mov.w	ip, #10
 8007c60:	4619      	mov	r1, r3
 8007c62:	3401      	adds	r4, #1
 8007c64:	9305      	str	r3, [sp, #20]
 8007c66:	4620      	mov	r0, r4
 8007c68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c6c:	3a30      	subs	r2, #48	; 0x30
 8007c6e:	2a09      	cmp	r2, #9
 8007c70:	d903      	bls.n	8007c7a <_vfiprintf_r+0x1ee>
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d0c5      	beq.n	8007c02 <_vfiprintf_r+0x176>
 8007c76:	9105      	str	r1, [sp, #20]
 8007c78:	e7c3      	b.n	8007c02 <_vfiprintf_r+0x176>
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c82:	e7f0      	b.n	8007c66 <_vfiprintf_r+0x1da>
 8007c84:	ab03      	add	r3, sp, #12
 8007c86:	9300      	str	r3, [sp, #0]
 8007c88:	462a      	mov	r2, r5
 8007c8a:	4630      	mov	r0, r6
 8007c8c:	4b15      	ldr	r3, [pc, #84]	; (8007ce4 <_vfiprintf_r+0x258>)
 8007c8e:	a904      	add	r1, sp, #16
 8007c90:	f7fb fd02 	bl	8003698 <_printf_float>
 8007c94:	4607      	mov	r7, r0
 8007c96:	1c78      	adds	r0, r7, #1
 8007c98:	d1d6      	bne.n	8007c48 <_vfiprintf_r+0x1bc>
 8007c9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c9c:	07d9      	lsls	r1, r3, #31
 8007c9e:	d405      	bmi.n	8007cac <_vfiprintf_r+0x220>
 8007ca0:	89ab      	ldrh	r3, [r5, #12]
 8007ca2:	059a      	lsls	r2, r3, #22
 8007ca4:	d402      	bmi.n	8007cac <_vfiprintf_r+0x220>
 8007ca6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ca8:	f7fe fe28 	bl	80068fc <__retarget_lock_release_recursive>
 8007cac:	89ab      	ldrh	r3, [r5, #12]
 8007cae:	065b      	lsls	r3, r3, #25
 8007cb0:	f53f af12 	bmi.w	8007ad8 <_vfiprintf_r+0x4c>
 8007cb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cb6:	e711      	b.n	8007adc <_vfiprintf_r+0x50>
 8007cb8:	ab03      	add	r3, sp, #12
 8007cba:	9300      	str	r3, [sp, #0]
 8007cbc:	462a      	mov	r2, r5
 8007cbe:	4630      	mov	r0, r6
 8007cc0:	4b08      	ldr	r3, [pc, #32]	; (8007ce4 <_vfiprintf_r+0x258>)
 8007cc2:	a904      	add	r1, sp, #16
 8007cc4:	f7fb ff84 	bl	8003bd0 <_printf_i>
 8007cc8:	e7e4      	b.n	8007c94 <_vfiprintf_r+0x208>
 8007cca:	bf00      	nop
 8007ccc:	080087b8 	.word	0x080087b8
 8007cd0:	080087d8 	.word	0x080087d8
 8007cd4:	08008798 	.word	0x08008798
 8007cd8:	080089d4 	.word	0x080089d4
 8007cdc:	080089de 	.word	0x080089de
 8007ce0:	08003699 	.word	0x08003699
 8007ce4:	08007a67 	.word	0x08007a67
 8007ce8:	080089da 	.word	0x080089da

08007cec <_read_r>:
 8007cec:	b538      	push	{r3, r4, r5, lr}
 8007cee:	4604      	mov	r4, r0
 8007cf0:	4608      	mov	r0, r1
 8007cf2:	4611      	mov	r1, r2
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	4d05      	ldr	r5, [pc, #20]	; (8007d0c <_read_r+0x20>)
 8007cf8:	602a      	str	r2, [r5, #0]
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	f7fb fb3b 	bl	8003376 <_read>
 8007d00:	1c43      	adds	r3, r0, #1
 8007d02:	d102      	bne.n	8007d0a <_read_r+0x1e>
 8007d04:	682b      	ldr	r3, [r5, #0]
 8007d06:	b103      	cbz	r3, 8007d0a <_read_r+0x1e>
 8007d08:	6023      	str	r3, [r4, #0]
 8007d0a:	bd38      	pop	{r3, r4, r5, pc}
 8007d0c:	20000904 	.word	0x20000904

08007d10 <abort>:
 8007d10:	2006      	movs	r0, #6
 8007d12:	b508      	push	{r3, lr}
 8007d14:	f000 f834 	bl	8007d80 <raise>
 8007d18:	2001      	movs	r0, #1
 8007d1a:	f7fb fb22 	bl	8003362 <_exit>

08007d1e <_malloc_usable_size_r>:
 8007d1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d22:	1f18      	subs	r0, r3, #4
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	bfbc      	itt	lt
 8007d28:	580b      	ldrlt	r3, [r1, r0]
 8007d2a:	18c0      	addlt	r0, r0, r3
 8007d2c:	4770      	bx	lr

08007d2e <_raise_r>:
 8007d2e:	291f      	cmp	r1, #31
 8007d30:	b538      	push	{r3, r4, r5, lr}
 8007d32:	4604      	mov	r4, r0
 8007d34:	460d      	mov	r5, r1
 8007d36:	d904      	bls.n	8007d42 <_raise_r+0x14>
 8007d38:	2316      	movs	r3, #22
 8007d3a:	6003      	str	r3, [r0, #0]
 8007d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d40:	bd38      	pop	{r3, r4, r5, pc}
 8007d42:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007d44:	b112      	cbz	r2, 8007d4c <_raise_r+0x1e>
 8007d46:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d4a:	b94b      	cbnz	r3, 8007d60 <_raise_r+0x32>
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	f000 f831 	bl	8007db4 <_getpid_r>
 8007d52:	462a      	mov	r2, r5
 8007d54:	4601      	mov	r1, r0
 8007d56:	4620      	mov	r0, r4
 8007d58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d5c:	f000 b818 	b.w	8007d90 <_kill_r>
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d00a      	beq.n	8007d7a <_raise_r+0x4c>
 8007d64:	1c59      	adds	r1, r3, #1
 8007d66:	d103      	bne.n	8007d70 <_raise_r+0x42>
 8007d68:	2316      	movs	r3, #22
 8007d6a:	6003      	str	r3, [r0, #0]
 8007d6c:	2001      	movs	r0, #1
 8007d6e:	e7e7      	b.n	8007d40 <_raise_r+0x12>
 8007d70:	2400      	movs	r4, #0
 8007d72:	4628      	mov	r0, r5
 8007d74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007d78:	4798      	blx	r3
 8007d7a:	2000      	movs	r0, #0
 8007d7c:	e7e0      	b.n	8007d40 <_raise_r+0x12>
	...

08007d80 <raise>:
 8007d80:	4b02      	ldr	r3, [pc, #8]	; (8007d8c <raise+0xc>)
 8007d82:	4601      	mov	r1, r0
 8007d84:	6818      	ldr	r0, [r3, #0]
 8007d86:	f7ff bfd2 	b.w	8007d2e <_raise_r>
 8007d8a:	bf00      	nop
 8007d8c:	20000010 	.word	0x20000010

08007d90 <_kill_r>:
 8007d90:	b538      	push	{r3, r4, r5, lr}
 8007d92:	2300      	movs	r3, #0
 8007d94:	4d06      	ldr	r5, [pc, #24]	; (8007db0 <_kill_r+0x20>)
 8007d96:	4604      	mov	r4, r0
 8007d98:	4608      	mov	r0, r1
 8007d9a:	4611      	mov	r1, r2
 8007d9c:	602b      	str	r3, [r5, #0]
 8007d9e:	f7fb fad0 	bl	8003342 <_kill>
 8007da2:	1c43      	adds	r3, r0, #1
 8007da4:	d102      	bne.n	8007dac <_kill_r+0x1c>
 8007da6:	682b      	ldr	r3, [r5, #0]
 8007da8:	b103      	cbz	r3, 8007dac <_kill_r+0x1c>
 8007daa:	6023      	str	r3, [r4, #0]
 8007dac:	bd38      	pop	{r3, r4, r5, pc}
 8007dae:	bf00      	nop
 8007db0:	20000904 	.word	0x20000904

08007db4 <_getpid_r>:
 8007db4:	f7fb babe 	b.w	8003334 <_getpid>

08007db8 <_init>:
 8007db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dba:	bf00      	nop
 8007dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dbe:	bc08      	pop	{r3}
 8007dc0:	469e      	mov	lr, r3
 8007dc2:	4770      	bx	lr

08007dc4 <_fini>:
 8007dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dc6:	bf00      	nop
 8007dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dca:	bc08      	pop	{r3}
 8007dcc:	469e      	mov	lr, r3
 8007dce:	4770      	bx	lr
