

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Sun Dec  1 11:47:02 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.532|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  110257|  110257|  110257|  110257|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  110256|  110256|      6891|          -|          -|    16|    no    |
        | + Loop 1.1          |    6888|    6888|       492|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |     490|     490|        35|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      32|      32|         4|          -|          -|     8|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    288|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|      14|      4|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     256|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      1|     270|    420|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U60  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    16|   14|     1|          224|
    |SeparableConv2D_3_w_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s  |        1|   0|   0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        1|  14|   4|   144|   29|     2|         2144|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |in_d_1_fu_335_p2       |     +    |      0|  0|  13|           4|           1|
    |next_mul2_fu_198_p2    |     +    |      0|  0|  12|          12|           8|
    |next_mul_fu_345_p2     |     +    |      0|  0|  13|          11|           8|
    |out_d_2_fu_210_p2      |     +    |      0|  0|  15|           5|           1|
    |out_h_2_fu_246_p2      |     +    |      0|  0|  13|           4|           1|
    |out_w_2_fu_292_p2      |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_351_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_15_fu_315_p2       |     +    |      0|  0|  17|          13|          13|
    |tmp_17_fu_388_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_18_fu_360_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_20_fu_374_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_27_cast_fu_393_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_fu_306_p2          |     +    |      0|  0|  15|           9|           9|
    |tmp_s_fu_429_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp_14_fu_276_p2       |     -    |      0|  0|  15|           9|           9|
    |exitcond1_fu_286_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_240_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_204_p2    |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_329_p2     |   icmp   |      0|  0|  11|           4|           5|
    |p_tmp_s_fu_406_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 288|         166|         146|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  50|         11|    1|         11|
    |in_d_reg_172           |   9|          2|    4|          8|
    |out_d_reg_115          |   9|          2|    5|         10|
    |out_h_reg_137          |   9|          2|    4|          8|
    |out_w_reg_148          |   9|          2|    4|          8|
    |output_load_1_reg_159  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul1_reg_126       |   9|          2|   12|         24|
    |phi_mul_reg_183        |   9|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 128|         28|   73|        171|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_3_b_5_reg_478  |  16|   0|   16|          0|
    |SeparableConv2D_3_w_3_reg_557  |  15|   0|   15|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |in_d_1_reg_527                 |   4|   0|    4|          0|
    |in_d_reg_172                   |   4|   0|    4|          0|
    |input_load_reg_552             |  16|   0|   16|          0|
    |next_mul2_reg_450              |  12|   0|   12|          0|
    |next_mul_reg_532               |  11|   0|   11|          0|
    |out_d_2_reg_458                |   5|   0|    5|          0|
    |out_d_reg_115                  |   5|   0|    5|          0|
    |out_h_2_reg_491                |   4|   0|    4|          0|
    |out_h_reg_137                  |   4|   0|    4|          0|
    |out_w_2_reg_509                |   4|   0|    4|          0|
    |out_w_reg_148                  |   4|   0|    4|          0|
    |output_addr_reg_519            |  14|   0|   14|          0|
    |output_load_1_reg_159          |  16|   0|   16|          0|
    |p_tmp_s_reg_547                |  15|   0|   15|          0|
    |phi_mul1_cast_reg_445          |  12|   0|   13|          1|
    |phi_mul1_reg_126               |  12|   0|   12|          0|
    |phi_mul_reg_183                |  11|   0|   11|          0|
    |tmp_12_reg_473                 |   4|   0|    7|          3|
    |tmp_14_reg_496                 |   8|   0|    9|          1|
    |tmp_22_cast_reg_501            |  11|   0|   12|          1|
    |tmp_23_cast4_reg_514           |   4|   0|   11|          7|
    |tmp_23_reg_562                 |  16|   0|   16|          0|
    |tmp_7_reg_463                  |   4|   0|    4|          0|
    |tmp_9_reg_483                  |  15|   0|   15|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 256|   0|  269|         13|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

