<stg><name>bicg_Pipeline_lpwr</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc82:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc82:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc82:2 %icmp_ln35 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc82:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc82:4 %add_ln35 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc82:5 %br_ln35 = br i1 %icmp_ln35, void %for.inc82.split, void %for.end84.exitStub

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="7">
<![CDATA[
for.inc82.split:0 %i_3_cast = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:2 %buff_s_out_addr = getelementptr i32 %buff_s_out, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="buff_s_out_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
for.inc82.split:3 %buff_s_out_load = load i6 %buff_s_out_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:7 %buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="buff_q_out_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="6">
<![CDATA[
for.inc82.split:8 %buff_q_out_load = load i6 %buff_q_out_addr

]]></Node>
<StgValue><ssdm name="buff_q_out_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc82.split:12 %store_ln35 = store i7 %add_ln35, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.end84.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc82.split:1 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
for.inc82.split:3 %buff_s_out_load = load i6 %buff_s_out_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.inc82.split:4 %bitcast_ln36 = bitcast i32 %buff_s_out_load

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:5 %s_out_addr = getelementptr i32 %s_out, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="s_out_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc82.split:6 %store_ln36 = store i32 %bitcast_ln36, i6 %s_out_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="6">
<![CDATA[
for.inc82.split:8 %buff_q_out_load = load i6 %buff_q_out_addr

]]></Node>
<StgValue><ssdm name="buff_q_out_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
for.inc82.split:9 %bitcast_ln37 = bitcast i32 %buff_q_out_load

]]></Node>
<StgValue><ssdm name="bitcast_ln37"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:10 %q_out_addr = getelementptr i32 %q_out, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="q_out_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc82.split:11 %store_ln37 = store i32 %bitcast_ln37, i6 %q_out_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc82.split:13 %br_ln35 = br void %for.inc82

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="buff_s_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_s_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="s_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="s_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="buff_q_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_q_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="q_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="q_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="i" fromId="46" toId="5">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="q_out" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="52" from="empty" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="73" from="s_out" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="74" from="empty" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="89" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln0" fromId="91" toId="8">
</dataflow>
<dataflow id="93" from="i" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="94" from="i" to="i_1" fromId="5" toId="10">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="95" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="102" from="p_str" to="specpipeline_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="103" from="i_1" to="icmp_ln35" fromId="10" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_104" to="icmp_ln35" fromId="104" toId="12">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="106" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_108" to="empty" fromId="108" toId="13">
</dataflow>
<dataflow id="110" from="StgValue_108" to="empty" fromId="108" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_108" to="empty" fromId="108" toId="13">
</dataflow>
<dataflow id="112" from="i_1" to="add_ln35" fromId="10" toId="14">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln35" fromId="113" toId="14">
</dataflow>
<dataflow id="115" from="icmp_ln35" to="br_ln35" fromId="12" toId="15">
</dataflow>
<dataflow id="116" from="i_1" to="i_3_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="117" from="buff_s_out" to="buff_s_out_addr" fromId="42" toId="17">
</dataflow>
<dataflow id="119" from="StgValue_118" to="buff_s_out_addr" fromId="118" toId="17">
</dataflow>
<dataflow id="120" from="i_3_cast" to="buff_s_out_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="121" from="buff_s_out_addr" to="buff_s_out_load" fromId="17" toId="18">
</dataflow>
<dataflow id="122" from="buff_q_out" to="buff_q_out_addr" fromId="44" toId="19">
</dataflow>
<dataflow id="123" from="StgValue_118" to="buff_q_out_addr" fromId="118" toId="19">
</dataflow>
<dataflow id="124" from="i_3_cast" to="buff_q_out_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="125" from="buff_q_out_addr" to="buff_q_out_load" fromId="19" toId="20">
</dataflow>
<dataflow id="126" from="add_ln35" to="store_ln35" fromId="14" toId="21">
</dataflow>
<dataflow id="127" from="i" to="store_ln35" fromId="5" toId="21">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="128" toId="22">
</dataflow>
<dataflow id="131" from="empty_2" to="specloopname_ln5" fromId="130" toId="22">
</dataflow>
<dataflow id="132" from="buff_s_out_addr" to="buff_s_out_load" fromId="17" toId="23">
</dataflow>
<dataflow id="133" from="buff_s_out_load" to="bitcast_ln36" fromId="23" toId="24">
</dataflow>
<dataflow id="134" from="s_out" to="s_out_addr" fromId="43" toId="25">
</dataflow>
<dataflow id="135" from="StgValue_118" to="s_out_addr" fromId="118" toId="25">
</dataflow>
<dataflow id="136" from="i_3_cast" to="s_out_addr" fromId="16" toId="25">
</dataflow>
<dataflow id="137" from="bitcast_ln36" to="store_ln36" fromId="24" toId="26">
</dataflow>
<dataflow id="138" from="s_out_addr" to="store_ln36" fromId="25" toId="26">
</dataflow>
<dataflow id="139" from="buff_q_out_addr" to="buff_q_out_load" fromId="19" toId="27">
</dataflow>
<dataflow id="140" from="buff_q_out_load" to="bitcast_ln37" fromId="27" toId="28">
</dataflow>
<dataflow id="141" from="q_out" to="q_out_addr" fromId="45" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_118" to="q_out_addr" fromId="118" toId="29">
</dataflow>
<dataflow id="143" from="i_3_cast" to="q_out_addr" fromId="16" toId="29">
</dataflow>
<dataflow id="144" from="bitcast_ln37" to="store_ln37" fromId="28" toId="30">
</dataflow>
<dataflow id="145" from="q_out_addr" to="store_ln37" fromId="29" toId="30">
</dataflow>
<dataflow id="146" from="icmp_ln35" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
