ix86arch::UNHALTED_CORE_CYCLES
ix86arch::INSTRUCTION_RETIRED
ix86arch::UNHALTED_REFERENCE_CYCLES
ix86arch::LLC_REFERENCES
ix86arch::LLC_MISSES
ix86arch::BRANCH_INSTRUCTIONS_RETIRED
ix86arch::MISPREDICTED_BRANCH_RETIRED
perf::PERF_COUNT_HW_CPU_CYCLES
perf::PERF_COUNT_HW_INSTRUCTIONS
perf::PERF_COUNT_HW_CACHE_REFERENCES
perf::PERF_COUNT_HW_CACHE_MISSES
perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS
perf::PERF_COUNT_HW_BRANCH_MISSES
perf::PERF_COUNT_HW_BUS_CYCLES
perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND
perf::PERF_COUNT_HW_REF_CPU_CYCLES
perf::CYCLES
perf::CPU-CYCLES
perf::INSTRUCTIONS
perf::CACHE-REFERENCES
perf::CACHE-MISSES
perf::BRANCH-INSTRUCTIONS
perf::BRANCHES
perf::BRANCH-MISSES
perf::BUS-CYCLES
perf::STALLED-CYCLES-FRONTEND
perf::IDLE-CYCLES-FRONTEND
perf::STALLED-CYCLES-BACKEND
perf::IDLE-CYCLES-BACKEND
perf::REF-CYCLES
perf::PERF_COUNT_SW_CPU_CLOCK
perf::PERF_COUNT_SW_TASK_CLOCK
perf::PERF_COUNT_SW_PAGE_FAULTS
perf::PERF_COUNT_SW_CONTEXT_SWITCHES
perf::PERF_COUNT_SW_CPU_MIGRATIONS
perf::PERF_COUNT_SW_PAGE_FAULTS_MIN
perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ
perf::PERF_COUNT_SW_CGROUP_SWITCHES
perf::CPU-CLOCK
perf::TASK-CLOCK
perf::PAGE-FAULTS
perf::FAULTS
perf::CONTEXT-SWITCHES
perf::CS
perf::CPU-MIGRATIONS
perf::MIGRATIONS
perf::MINOR-FAULTS
perf::MAJOR-FAULTS
perf::CGROUP-SWITCHES
perf::PERF_COUNT_HW_CACHE_L1D
perf::PERF_COUNT_HW_CACHE_L1D:PREFETCH:ACCESS
perf::PERF_COUNT_HW_CACHE_L1D:PREFETCH:MISS
perf::PERF_COUNT_HW_CACHE_L1D:READ:ACCESS
perf::PERF_COUNT_HW_CACHE_L1D:READ:MISS
perf::PERF_COUNT_HW_CACHE_L1D:WRITE:ACCESS
perf::PERF_COUNT_HW_CACHE_L1D:WRITE:MISS
perf::PERF_COUNT_HW_CACHE_L1I
perf::PERF_COUNT_HW_CACHE_L1I:PREFETCH:ACCESS
perf::PERF_COUNT_HW_CACHE_L1I:PREFETCH:MISS
perf::PERF_COUNT_HW_CACHE_L1I:READ:ACCESS
perf::PERF_COUNT_HW_CACHE_L1I:READ:MISS
perf::PERF_COUNT_HW_CACHE_LL
perf::PERF_COUNT_HW_CACHE_LL:PREFETCH:ACCESS
perf::PERF_COUNT_HW_CACHE_LL:PREFETCH:MISS
perf::PERF_COUNT_HW_CACHE_LL:READ:ACCESS
perf::PERF_COUNT_HW_CACHE_LL:READ:MISS
perf::PERF_COUNT_HW_CACHE_LL:WRITE:ACCESS
perf::PERF_COUNT_HW_CACHE_LL:WRITE:MISS
perf::PERF_COUNT_HW_CACHE_DTLB
perf::PERF_COUNT_HW_CACHE_DTLB:PREFETCH:ACCESS
perf::PERF_COUNT_HW_CACHE_DTLB:PREFETCH:MISS
perf::PERF_COUNT_HW_CACHE_DTLB:READ:ACCESS
perf::PERF_COUNT_HW_CACHE_DTLB:READ:MISS
perf::PERF_COUNT_HW_CACHE_DTLB:WRITE:ACCESS
perf::PERF_COUNT_HW_CACHE_DTLB:WRITE:MISS
perf::PERF_COUNT_HW_CACHE_ITLB
perf::PERF_COUNT_HW_CACHE_ITLB:READ:ACCESS
perf::PERF_COUNT_HW_CACHE_ITLB:READ:MISS
perf::PERF_COUNT_HW_CACHE_BPU
perf::PERF_COUNT_HW_CACHE_BPU:READ:ACCESS
perf::PERF_COUNT_HW_CACHE_BPU:READ:MISS
perf::PERF_COUNT_HW_CACHE_NODE
perf::PERF_COUNT_HW_CACHE_NODE:PREFETCH:ACCESS
perf::PERF_COUNT_HW_CACHE_NODE:PREFETCH:MISS
perf::PERF_COUNT_HW_CACHE_NODE:READ:ACCESS
perf::PERF_COUNT_HW_CACHE_NODE:READ:MISS
perf::PERF_COUNT_HW_CACHE_NODE:WRITE:ACCESS
perf::PERF_COUNT_HW_CACHE_NODE:WRITE:MISS
perf::L1-DCACHE-LOADS
perf::L1-DCACHE-LOAD-MISSES
perf::L1-DCACHE-STORES
perf::L1-DCACHE-STORE-MISSES
perf::L1-DCACHE-PREFETCHES
perf::L1-DCACHE-PREFETCH-MISSES
perf::L1-ICACHE-LOADS
perf::L1-ICACHE-LOAD-MISSES
perf::L1-ICACHE-PREFETCHES
perf::L1-ICACHE-PREFETCH-MISSES
perf::LLC-LOADS
perf::LLC-LOAD-MISSES
perf::LLC-STORES
perf::LLC-STORE-MISSES
perf::LLC-PREFETCHES
perf::LLC-PREFETCH-MISSES
perf::DTLB-LOADS
perf::DTLB-LOAD-MISSES
perf::DTLB-STORES
perf::DTLB-STORE-MISSES
perf::DTLB-PREFETCHES
perf::DTLB-PREFETCH-MISSES
perf::ITLB-LOADS
perf::ITLB-LOAD-MISSES
perf::BRANCH-LOADS
perf::BRANCH-LOAD-MISSES
perf::NODE-LOADS
perf::NODE-LOAD-MISSES
perf::NODE-STORES
perf::NODE-STORE-MISSES
perf::NODE-PREFETCHES
perf::NODE-PREFETCH-MISSES
perf_raw::r0000
UNHALTED_CORE_CYCLES
UNHALTED_REFERENCE_CYCLES
INSTRUCTION_RETIRED
INSTRUCTIONS_RETIRED
BRANCH_INSTRUCTIONS_RETIRED
MISPREDICTED_BRANCH_RETIRED
BACLEARS
BR_INST_RETIRED
BR_MISP_RETIRED
BR_MISP_EXEC
CPU_CLK_THREAD_UNHALTED
CPU_CLK_UNHALTED
CYCLE_ACTIVITY
CYCLE_ACTIVITY:CYCLES_L1D_MISS
CYCLE_ACTIVITY:CYCLES_L2_MISS
CYCLE_ACTIVITY:CYCLES_L3_MISS
CYCLE_ACTIVITY:STALLS_L1D_MISS
CYCLE_ACTIVITY:STALLS_L2_MISS
CYCLE_ACTIVITY:STALLS_L3_MISS
DTLB_LOAD_MISSES
DTLB_STORE_MISSES
FP_ASSIST
HLE_RETIRED
ICACHE_16B
ICACHE_64B
IDQ
IDQ_UOPS_NOT_DELIVERED
INST_RETIRED
INT_MISC
ITLB
ITLB_MISSES
L1D
L1D_PEND_MISS
L2_LINES_IN
L2_LINES_OUT
L2_RQSTS
L2_RQSTS:ALL_DEMAND_DATA_RD
L2_RQSTS:DEMAND_DATA_RD_HIT
L2_RQSTS:DEMAND_DATA_RD_MISS
L2_RQSTS:ALL_RFO
L2_RQSTS:RFO_HIT
L2_RQSTS:RFO_MISS
L2_RQSTS:ALL_CODE_RD
L2_RQSTS:CODE_RD_HIT
L2_RQSTS:CODE_RD_MISS
L2_RQSTS:ALL_PF
L2_RQSTS:PF_HIT
L2_RQSTS:PF_MISS
L2_RQSTS:ALL_DEMAND_REFERENCES
L2_RQSTS:ALL_DEMAND_MISS
L2_RQSTS:REFERENCES
L2_RQSTS:MISS
L2_TRANS
LD_BLOCKS
LD_BLOCKS_PARTIAL
LOAD_HIT_PRE
LOCK_CYCLES
LONGEST_LAT_CACHE
MACHINE_CLEARS
MEM_LOAD_L3_HIT_RETIRED
MEM_LOAD_UOPS_L3_HIT_RETIRED
MEM_LOAD_UOPS_LLC_HIT_RETIRED
MEM_LOAD_L3_MISS_RETIRED
MEM_LOAD_UOPS_L3_MISS_RETIRED
MEM_LOAD_UOPS_LLC_MISS_RETIRED
MEM_LOAD_RETIRED
MEM_LOAD_UOPS_RETIRED
MEM_TRANS_RETIRED
MEM_INST_RETIRED
MEM_UOPS_RETIRED
MISALIGN_MEM_REF
MOVE_ELIMINATION
OFFCORE_REQUESTS
OTHER_ASSISTS
RESOURCE_STALLS
ROB_MISC_EVENTS
RS_EVENTS
RTM_RETIRED
TLB_FLUSH
UOPS_EXECUTED
LSD
UOPS_DISPATCHED_PORT
UOPS_DISPATCHED
UOPS_ISSUED
ARITH
UOPS_RETIRED
TX_MEM
TX_EXEC
OFFCORE_REQUESTS_OUTSTANDING
ILD_STALL
DSB2MITE_SWITCHES
EPT
FP_ARITH
FP_ARITH_INST_RETIRED
EXE_ACTIVITY
FRONTEND_RETIRED
HW_INTERRUPTS
SQ_MISC
MEM_LOAD_MISC_RETIRED
IDI_MISC
CORE_POWER
SW_PREFETCH
SW_PREFETCH_ACCESS
CORE_SNOOP_RESPONSE
PARTIAL_RAT_STALLS
OFFCORE_REQUESTS_BUFFER
OFFCORE_RESPONSE_0
OFFCORE_RESPONSE_0:DMND_DATA_RD:ANY_RESPONSE
OFFCORE_RESPONSE_0:DMND_RFO:ANY_RESPONSE
OFFCORE_RESPONSE_0:DMND_CODE_RD:ANY_RESPONSE
OFFCORE_RESPONSE_0:PF_L2_DATA_RD:ANY_RESPONSE
OFFCORE_RESPONSE_0:PF_L2_RFO:ANY_RESPONSE
OFFCORE_RESPONSE_0:PF_L1D_AND_SW:ANY_RESPONSE
OFFCORE_RESPONSE_1
OFFCORE_RESPONSE_1:DMND_DATA_RD:ANY_RESPONSE
OFFCORE_RESPONSE_1:DMND_RFO:ANY_RESPONSE
OFFCORE_RESPONSE_1:DMND_CODE_RD:ANY_RESPONSE
OFFCORE_RESPONSE_1:PF_L2_DATA_RD:ANY_RESPONSE
OFFCORE_RESPONSE_1:PF_L2_RFO:ANY_RESPONSE
OFFCORE_RESPONSE_1:PF_L1D_AND_SW:ANY_RESPONSE
