
Practica_2_PH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001e68  0c000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000058  0c001e68  0c001e68  00009e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001c  0c001ec0  0c001ec0  00009ec0  2**2
                  ALLOC
  3 .ARM.attributes 0000002e  00000000  00000000  00009ec0  2**0
                  CONTENTS, READONLY
  4 .comment      0000002a  00000000  00000000  00009eee  2**0
                  CONTENTS, READONLY
  5 .debug_info   000006ec  00000000  00000000  00009f18  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   000008ac  00000000  00000000  0000a604  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000003e9  00000000  00000000  0000aeb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000400  00000000  00000000  0000b29c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000000e0  00000000  00000000  0000b6a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macinfo 00021839  00000000  00000000  0000b780  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004a4  00000000  00000000  0002cfb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 0000025b  00000000  00000000  0002d45d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000012  00000000  00000000  0002d6b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000002ed  00000000  00000000  0002d6ca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0c000000 <ENTRY>:
    .extern Main			/* The main entry of mon program */
    
    .text

    ENTRY:
    b ResetHandler			/* for debug            */
 c000000:	ea00010a 	b	c000430 <ResetHandler>
    b HandlerUndef      	/* handlerUndef         */
 c000004:	ea000042 	b	c000114 <HandlerUndef>
    b HandlerSWI        	/* SWI interrupt handler*/
 c000008:	ea000047 	b	c00012c <HandlerSWI>
    b HandlerPabort     	/* handlerPAbort        */
 c00000c:	ea000052 	b	c00015c <HandlerPabort>
    b HandlerDabort     	/* handlerDAbort        */
 c000010:	ea00004b 	b	c000144 <HandlerDabort>
    b .                 	/* handlerReserved      */
 c000014:	eafffffe 	b	c000014 <ENTRY+0x14>
    b HandlerIRQ
 c000018:	ea000037 	b	c0000fc <HandlerIRQ>
    b HandlerFIQ
 c00001c:	ea000030 	b	c0000e4 <HandlerFIQ>

0c000020 <VECTOR_BRANCH>:
	#be changed like below, to work-around with H/W bug of S3C44B0X interrupt controller. 
	# b HandlerIRQ  ->  subs pc,lr,#4
	# b HandlerIRQ  ->  subs pc,lr,#4

VECTOR_BRANCH:
    ldr pc,=HandlerEINT0    /*mGA    H/W interrupt vector table  */
 c000020:	e59ff56c 	ldr	pc, [pc, #1388]	; c000594 <U0+0x14>
    ldr pc,=HandlerEINT1    /*	                                 */	
 c000024:	e59ff56c 	ldr	pc, [pc, #1388]	; c000598 <U0+0x18>
    ldr pc,=HandlerEINT2    /*                                   */  
 c000028:	e59ff56c 	ldr	pc, [pc, #1388]	; c00059c <U0+0x1c>
    ldr pc,=HandlerEINT3    /*                                   */  
 c00002c:	e59ff56c 	ldr	pc, [pc, #1388]	; c0005a0 <U0+0x20>
    ldr pc,=HandlerEINT4567 /*                                   */  
 c000030:	e59ff56c 	ldr	pc, [pc, #1388]	; c0005a4 <U0+0x24>
    ldr pc,=HandlerTICK	    /*mGA                                */   
 c000034:	e59ff56c 	ldr	pc, [pc, #1388]	; c0005a8 <U0+0x28>
    b .                                                          
 c000038:	eafffffe 	b	c000038 <VECTOR_BRANCH+0x18>
    b .                                                         
 c00003c:	eafffffe 	b	c00003c <VECTOR_BRANCH+0x1c>
    ldr pc,=HandlerZDMA0    /*mGB                                */  
 c000040:	e59ff564 	ldr	pc, [pc, #1380]	; c0005ac <U0+0x2c>
    ldr pc,=HandlerZDMA1    /*                                   */  
 c000044:	e59ff564 	ldr	pc, [pc, #1380]	; c0005b0 <U0+0x30>
    ldr pc,=HandlerBDMA0    /*                                   */  
 c000048:	e59ff564 	ldr	pc, [pc, #1380]	; c0005b4 <U0+0x34>
    ldr pc,=HandlerBDMA1    /*                                   */  
 c00004c:	e59ff564 	ldr	pc, [pc, #1380]	; c0005b8 <U0+0x38>
    ldr pc,=HandlerWDT	    /*                                   */   
 c000050:	e59ff564 	ldr	pc, [pc, #1380]	; c0005bc <U0+0x3c>
    ldr pc,=HandlerUERR01   /*mGB                                */  
 c000054:	e59ff564 	ldr	pc, [pc, #1380]	; c0005c0 <U0+0x40>
    b .                                                          
 c000058:	eafffffe 	b	c000058 <VECTOR_BRANCH+0x38>
    b .                                                          
 c00005c:	eafffffe 	b	c00005c <VECTOR_BRANCH+0x3c>
    ldr pc,=HandlerTIMER0   /*mGC                                */  
 c000060:	e59ff55c 	ldr	pc, [pc, #1372]	; c0005c4 <U0+0x44>
    ldr pc,=HandlerTIMER1   /*                                   */  
 c000064:	e59ff55c 	ldr	pc, [pc, #1372]	; c0005c8 <U0+0x48>
    ldr pc,=HandlerTIMER2   /*                                   */  
 c000068:	e59ff55c 	ldr	pc, [pc, #1372]	; c0005cc <U0+0x4c>
    ldr pc,=HandlerTIMER3   /*                                   */  
 c00006c:	e59ff55c 	ldr	pc, [pc, #1372]	; c0005d0 <U0+0x50>
    ldr pc,=HandlerTIMER4   /*                                   */  
 c000070:	e59ff55c 	ldr	pc, [pc, #1372]	; c0005d4 <U0+0x54>
    ldr pc,=HandlerTIMER5   /*mGC                                */  
 c000074:	e59ff55c 	ldr	pc, [pc, #1372]	; c0005d8 <U0+0x58>
    b .                                                          
 c000078:	eafffffe 	b	c000078 <VECTOR_BRANCH+0x58>
    b .                                                          
 c00007c:	eafffffe 	b	c00007c <VECTOR_BRANCH+0x5c>
    ldr pc,=HandlerURXD0    /*mGD                                */  
 c000080:	e59ff554 	ldr	pc, [pc, #1364]	; c0005dc <U0+0x5c>
    ldr pc,=HandlerURXD1    /*                                   */  
 c000084:	e59ff554 	ldr	pc, [pc, #1364]	; c0005e0 <U0+0x60>
    ldr pc,=HandlerIIC	    /*                                   */   
 c000088:	e59ff554 	ldr	pc, [pc, #1364]	; c0005e4 <U0+0x64>
    ldr pc,=HandlerSIO	    /*                                   */   
 c00008c:	e59ff554 	ldr	pc, [pc, #1364]	; c0005e8 <U0+0x68>
    ldr pc,=HandlerUTXD0    /*                                   */  
 c000090:	e59ff554 	ldr	pc, [pc, #1364]	; c0005ec <U0+0x6c>
    ldr pc,=HandlerUTXD1    /*mGD                                */  
 c000094:	e59ff554 	ldr	pc, [pc, #1364]	; c0005f0 <U0+0x70>
    b .                                                          
 c000098:	eafffffe 	b	c000098 <VECTOR_BRANCH+0x78>
    b .                                                          
 c00009c:	eafffffe 	b	c00009c <VECTOR_BRANCH+0x7c>
    ldr pc,=HandlerRTC	    /*mGKA                               */   
 c0000a0:	e59ff54c 	ldr	pc, [pc, #1356]	; c0005f4 <U0+0x74>
    b .					    /*                     		         */
 c0000a4:	eafffffe 	b	c0000a4 <VECTOR_BRANCH+0x84>
    b .					    /*                     		         */
 c0000a8:	eafffffe 	b	c0000a8 <VECTOR_BRANCH+0x88>
    b .					    /*                     		         */
 c0000ac:	eafffffe 	b	c0000ac <VECTOR_BRANCH+0x8c>
    b .					    /*                     		         */
 c0000b0:	eafffffe 	b	c0000b0 <VECTOR_BRANCH+0x90>
    b .					    /*mGKA                 			     */
 c0000b4:	eafffffe 	b	c0000b4 <VECTOR_BRANCH+0x94>
    b .                                                          
 c0000b8:	eafffffe 	b	c0000b8 <VECTOR_BRANCH+0x98>
    b .                                                          
 c0000bc:	eafffffe 	b	c0000bc <VECTOR_BRANCH+0x9c>
    ldr pc,=HandlerADC	    /*mGKB                               */  
 c0000c0:	e59ff530 	ldr	pc, [pc, #1328]	; c0005f8 <U0+0x78>
    b .					    /*                     		         */
 c0000c4:	eafffffe 	b	c0000c4 <VECTOR_BRANCH+0xa4>
    b .					    /*                     		         */
 c0000c8:	eafffffe 	b	c0000c8 <VECTOR_BRANCH+0xa8>
    b .					    /*                     		         */
 c0000cc:	eafffffe 	b	c0000cc <VECTOR_BRANCH+0xac>
    b .					    /*                     		         */
 c0000d0:	eafffffe 	b	c0000d0 <VECTOR_BRANCH+0xb0>
    b .					    /*mGKB                 		         */
 c0000d4:	eafffffe 	b	c0000d4 <VECTOR_BRANCH+0xb4>
    b .                                                          
 c0000d8:	eafffffe 	b	c0000d8 <VECTOR_BRANCH+0xb8>
    b .                                                          
 c0000dc:	eafffffe 	b	c0000dc <VECTOR_BRANCH+0xbc>
@0xe0=EnterPWDN                                                 
    ldr pc,=EnterPWDN
 c0000e0:	e59ff514 	ldr	pc, [pc, #1300]	; c0005fc <U0+0x7c>

0c0000e4 <HandlerFIQ>:
               to be dumped into the current section\ 
               (which is assumed to be the .text section)\ 
               at the current location (aligned to a word boundary).*/
   .align

HandlerFIQ:		HANDLER HandleFIQ
 c0000e4:	e24dd004 	sub	sp, sp, #4
 c0000e8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0000ec:	e59f050c 	ldr	r0, [pc, #1292]	; c000600 <U0+0x80>
 c0000f0:	e5900000 	ldr	r0, [r0]
 c0000f4:	e58d0004 	str	r0, [sp, #4]
 c0000f8:	e8bd8001 	pop	{r0, pc}

0c0000fc <HandlerIRQ>:
HandlerIRQ:		HANDLER HandleIRQ
 c0000fc:	e24dd004 	sub	sp, sp, #4
 c000100:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000104:	e59f04f8 	ldr	r0, [pc, #1272]	; c000604 <U0+0x84>
 c000108:	e5900000 	ldr	r0, [r0]
 c00010c:	e58d0004 	str	r0, [sp, #4]
 c000110:	e8bd8001 	pop	{r0, pc}

0c000114 <HandlerUndef>:
HandlerUndef:	HANDLER HandleUndef
 c000114:	e24dd004 	sub	sp, sp, #4
 c000118:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00011c:	e59f04e4 	ldr	r0, [pc, #1252]	; c000608 <U0+0x88>
 c000120:	e5900000 	ldr	r0, [r0]
 c000124:	e58d0004 	str	r0, [sp, #4]
 c000128:	e8bd8001 	pop	{r0, pc}

0c00012c <HandlerSWI>:
HandlerSWI:		HANDLER HandleSWI
 c00012c:	e24dd004 	sub	sp, sp, #4
 c000130:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000134:	e59f04d0 	ldr	r0, [pc, #1232]	; c00060c <U0+0x8c>
 c000138:	e5900000 	ldr	r0, [r0]
 c00013c:	e58d0004 	str	r0, [sp, #4]
 c000140:	e8bd8001 	pop	{r0, pc}

0c000144 <HandlerDabort>:
HandlerDabort:	HANDLER HandleDabort
 c000144:	e24dd004 	sub	sp, sp, #4
 c000148:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00014c:	e59f04bc 	ldr	r0, [pc, #1212]	; c000610 <U0+0x90>
 c000150:	e5900000 	ldr	r0, [r0]
 c000154:	e58d0004 	str	r0, [sp, #4]
 c000158:	e8bd8001 	pop	{r0, pc}

0c00015c <HandlerPabort>:
HandlerPabort:	HANDLER HandlePabort
 c00015c:	e24dd004 	sub	sp, sp, #4
 c000160:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000164:	e59f04a8 	ldr	r0, [pc, #1192]	; c000614 <U0+0x94>
 c000168:	e5900000 	ldr	r0, [r0]
 c00016c:	e58d0004 	str	r0, [sp, #4]
 c000170:	e8bd8001 	pop	{r0, pc}

0c000174 <HandlerADC>:
HandlerADC:		HANDLER HandleADC
 c000174:	e24dd004 	sub	sp, sp, #4
 c000178:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00017c:	e59f0494 	ldr	r0, [pc, #1172]	; c000618 <U0+0x98>
 c000180:	e5900000 	ldr	r0, [r0]
 c000184:	e58d0004 	str	r0, [sp, #4]
 c000188:	e8bd8001 	pop	{r0, pc}

0c00018c <HandlerRTC>:
HandlerRTC:		HANDLER HandleRTC
 c00018c:	e24dd004 	sub	sp, sp, #4
 c000190:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000194:	e59f0480 	ldr	r0, [pc, #1152]	; c00061c <U0+0x9c>
 c000198:	e5900000 	ldr	r0, [r0]
 c00019c:	e58d0004 	str	r0, [sp, #4]
 c0001a0:	e8bd8001 	pop	{r0, pc}

0c0001a4 <HandlerUTXD1>:
HandlerUTXD1:	HANDLER HandleUTXD1
 c0001a4:	e24dd004 	sub	sp, sp, #4
 c0001a8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0001ac:	e59f046c 	ldr	r0, [pc, #1132]	; c000620 <U0+0xa0>
 c0001b0:	e5900000 	ldr	r0, [r0]
 c0001b4:	e58d0004 	str	r0, [sp, #4]
 c0001b8:	e8bd8001 	pop	{r0, pc}

0c0001bc <HandlerUTXD0>:
HandlerUTXD0:	HANDLER HandleUTXD0
 c0001bc:	e24dd004 	sub	sp, sp, #4
 c0001c0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0001c4:	e59f0458 	ldr	r0, [pc, #1112]	; c000624 <U0+0xa4>
 c0001c8:	e5900000 	ldr	r0, [r0]
 c0001cc:	e58d0004 	str	r0, [sp, #4]
 c0001d0:	e8bd8001 	pop	{r0, pc}

0c0001d4 <HandlerSIO>:
HandlerSIO:		HANDLER HandleSIO
 c0001d4:	e24dd004 	sub	sp, sp, #4
 c0001d8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0001dc:	e59f0444 	ldr	r0, [pc, #1092]	; c000628 <U0+0xa8>
 c0001e0:	e5900000 	ldr	r0, [r0]
 c0001e4:	e58d0004 	str	r0, [sp, #4]
 c0001e8:	e8bd8001 	pop	{r0, pc}

0c0001ec <HandlerIIC>:
HandlerIIC:		HANDLER HandleIIC
 c0001ec:	e24dd004 	sub	sp, sp, #4
 c0001f0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0001f4:	e59f0430 	ldr	r0, [pc, #1072]	; c00062c <U0+0xac>
 c0001f8:	e5900000 	ldr	r0, [r0]
 c0001fc:	e58d0004 	str	r0, [sp, #4]
 c000200:	e8bd8001 	pop	{r0, pc}

0c000204 <HandlerURXD1>:
HandlerURXD1:	HANDLER HandleURXD1
 c000204:	e24dd004 	sub	sp, sp, #4
 c000208:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00020c:	e59f041c 	ldr	r0, [pc, #1052]	; c000630 <U0+0xb0>
 c000210:	e5900000 	ldr	r0, [r0]
 c000214:	e58d0004 	str	r0, [sp, #4]
 c000218:	e8bd8001 	pop	{r0, pc}

0c00021c <HandlerURXD0>:
HandlerURXD0:	HANDLER HandleURXD0
 c00021c:	e24dd004 	sub	sp, sp, #4
 c000220:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000224:	e59f0408 	ldr	r0, [pc, #1032]	; c000634 <U0+0xb4>
 c000228:	e5900000 	ldr	r0, [r0]
 c00022c:	e58d0004 	str	r0, [sp, #4]
 c000230:	e8bd8001 	pop	{r0, pc}

0c000234 <HandlerTIMER5>:
HandlerTIMER5:	HANDLER HandleTIMER5
 c000234:	e24dd004 	sub	sp, sp, #4
 c000238:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00023c:	e59f03f4 	ldr	r0, [pc, #1012]	; c000638 <U0+0xb8>
 c000240:	e5900000 	ldr	r0, [r0]
 c000244:	e58d0004 	str	r0, [sp, #4]
 c000248:	e8bd8001 	pop	{r0, pc}

0c00024c <HandlerTIMER4>:
HandlerTIMER4:	HANDLER HandleTIMER4
 c00024c:	e24dd004 	sub	sp, sp, #4
 c000250:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000254:	e59f03e0 	ldr	r0, [pc, #992]	; c00063c <U0+0xbc>
 c000258:	e5900000 	ldr	r0, [r0]
 c00025c:	e58d0004 	str	r0, [sp, #4]
 c000260:	e8bd8001 	pop	{r0, pc}

0c000264 <HandlerTIMER3>:
HandlerTIMER3:	HANDLER HandleTIMER3
 c000264:	e24dd004 	sub	sp, sp, #4
 c000268:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00026c:	e59f03cc 	ldr	r0, [pc, #972]	; c000640 <U0+0xc0>
 c000270:	e5900000 	ldr	r0, [r0]
 c000274:	e58d0004 	str	r0, [sp, #4]
 c000278:	e8bd8001 	pop	{r0, pc}

0c00027c <HandlerTIMER2>:
HandlerTIMER2:	HANDLER HandleTIMER2
 c00027c:	e24dd004 	sub	sp, sp, #4
 c000280:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000284:	e59f03b8 	ldr	r0, [pc, #952]	; c000644 <U0+0xc4>
 c000288:	e5900000 	ldr	r0, [r0]
 c00028c:	e58d0004 	str	r0, [sp, #4]
 c000290:	e8bd8001 	pop	{r0, pc}

0c000294 <HandlerTIMER1>:
HandlerTIMER1:	HANDLER HandleTIMER1
 c000294:	e24dd004 	sub	sp, sp, #4
 c000298:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00029c:	e59f03a4 	ldr	r0, [pc, #932]	; c000648 <U0+0xc8>
 c0002a0:	e5900000 	ldr	r0, [r0]
 c0002a4:	e58d0004 	str	r0, [sp, #4]
 c0002a8:	e8bd8001 	pop	{r0, pc}

0c0002ac <HandlerTIMER0>:
HandlerTIMER0:	HANDLER HandleTIMER0
 c0002ac:	e24dd004 	sub	sp, sp, #4
 c0002b0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0002b4:	e59f0390 	ldr	r0, [pc, #912]	; c00064c <U0+0xcc>
 c0002b8:	e5900000 	ldr	r0, [r0]
 c0002bc:	e58d0004 	str	r0, [sp, #4]
 c0002c0:	e8bd8001 	pop	{r0, pc}

0c0002c4 <HandlerUERR01>:
HandlerUERR01:	HANDLER HandleUERR01
 c0002c4:	e24dd004 	sub	sp, sp, #4
 c0002c8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0002cc:	e59f037c 	ldr	r0, [pc, #892]	; c000650 <U0+0xd0>
 c0002d0:	e5900000 	ldr	r0, [r0]
 c0002d4:	e58d0004 	str	r0, [sp, #4]
 c0002d8:	e8bd8001 	pop	{r0, pc}

0c0002dc <HandlerWDT>:
HandlerWDT:		HANDLER HandleWDT
 c0002dc:	e24dd004 	sub	sp, sp, #4
 c0002e0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0002e4:	e59f0368 	ldr	r0, [pc, #872]	; c000654 <U0+0xd4>
 c0002e8:	e5900000 	ldr	r0, [r0]
 c0002ec:	e58d0004 	str	r0, [sp, #4]
 c0002f0:	e8bd8001 	pop	{r0, pc}

0c0002f4 <HandlerBDMA1>:
HandlerBDMA1:	HANDLER HandleBDMA1
 c0002f4:	e24dd004 	sub	sp, sp, #4
 c0002f8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0002fc:	e59f0354 	ldr	r0, [pc, #852]	; c000658 <U0+0xd8>
 c000300:	e5900000 	ldr	r0, [r0]
 c000304:	e58d0004 	str	r0, [sp, #4]
 c000308:	e8bd8001 	pop	{r0, pc}

0c00030c <HandlerBDMA0>:
HandlerBDMA0:	HANDLER HandleBDMA0
 c00030c:	e24dd004 	sub	sp, sp, #4
 c000310:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000314:	e59f0340 	ldr	r0, [pc, #832]	; c00065c <U0+0xdc>
 c000318:	e5900000 	ldr	r0, [r0]
 c00031c:	e58d0004 	str	r0, [sp, #4]
 c000320:	e8bd8001 	pop	{r0, pc}

0c000324 <HandlerZDMA1>:
HandlerZDMA1:	HANDLER HandleZDMA1
 c000324:	e24dd004 	sub	sp, sp, #4
 c000328:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00032c:	e59f032c 	ldr	r0, [pc, #812]	; c000660 <U0+0xe0>
 c000330:	e5900000 	ldr	r0, [r0]
 c000334:	e58d0004 	str	r0, [sp, #4]
 c000338:	e8bd8001 	pop	{r0, pc}

0c00033c <HandlerZDMA0>:
HandlerZDMA0:	HANDLER HandleZDMA0
 c00033c:	e24dd004 	sub	sp, sp, #4
 c000340:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000344:	e59f0318 	ldr	r0, [pc, #792]	; c000664 <U0+0xe4>
 c000348:	e5900000 	ldr	r0, [r0]
 c00034c:	e58d0004 	str	r0, [sp, #4]
 c000350:	e8bd8001 	pop	{r0, pc}

0c000354 <HandlerTICK>:
HandlerTICK:	HANDLER HandleTICK
 c000354:	e24dd004 	sub	sp, sp, #4
 c000358:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00035c:	e59f0304 	ldr	r0, [pc, #772]	; c000668 <U0+0xe8>
 c000360:	e5900000 	ldr	r0, [r0]
 c000364:	e58d0004 	str	r0, [sp, #4]
 c000368:	e8bd8001 	pop	{r0, pc}

0c00036c <HandlerEINT4567>:
HandlerEINT4567:HANDLER HandleEINT4567
 c00036c:	e24dd004 	sub	sp, sp, #4
 c000370:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000374:	e59f02f0 	ldr	r0, [pc, #752]	; c00066c <U0+0xec>
 c000378:	e5900000 	ldr	r0, [r0]
 c00037c:	e58d0004 	str	r0, [sp, #4]
 c000380:	e8bd8001 	pop	{r0, pc}

0c000384 <HandlerEINT3>:
HandlerEINT3:	HANDLER HandleEINT3
 c000384:	e24dd004 	sub	sp, sp, #4
 c000388:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00038c:	e59f02dc 	ldr	r0, [pc, #732]	; c000670 <U0+0xf0>
 c000390:	e5900000 	ldr	r0, [r0]
 c000394:	e58d0004 	str	r0, [sp, #4]
 c000398:	e8bd8001 	pop	{r0, pc}

0c00039c <HandlerEINT2>:
HandlerEINT2:	HANDLER HandleEINT2
 c00039c:	e24dd004 	sub	sp, sp, #4
 c0003a0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0003a4:	e59f02c8 	ldr	r0, [pc, #712]	; c000674 <U0+0xf4>
 c0003a8:	e5900000 	ldr	r0, [r0]
 c0003ac:	e58d0004 	str	r0, [sp, #4]
 c0003b0:	e8bd8001 	pop	{r0, pc}

0c0003b4 <HandlerEINT1>:
HandlerEINT1:	HANDLER HandleEINT1
 c0003b4:	e24dd004 	sub	sp, sp, #4
 c0003b8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0003bc:	e59f02b4 	ldr	r0, [pc, #692]	; c000678 <U0+0xf8>
 c0003c0:	e5900000 	ldr	r0, [r0]
 c0003c4:	e58d0004 	str	r0, [sp, #4]
 c0003c8:	e8bd8001 	pop	{r0, pc}

0c0003cc <HandlerEINT0>:
HandlerEINT0:	HANDLER HandleEINT0
 c0003cc:	e24dd004 	sub	sp, sp, #4
 c0003d0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0003d4:	e59f02a0 	ldr	r0, [pc, #672]	; c00067c <U0+0xfc>
 c0003d8:	e5900000 	ldr	r0, [r0]
 c0003dc:	e58d0004 	str	r0, [sp, #4]
 c0003e0:	e8bd8001 	pop	{r0, pc}

0c0003e4 <IsrIRQ>:

#One of the following two routines can be used for non-vectored interrupt.

IsrIRQ:						/* using I_ISPR register. */
    sub	    sp,sp,#4       	/* reserved for PC	  */
 c0003e4:	e24dd004 	sub	sp, sp, #4
    stmfd   sp!,{r8-r9}   
 c0003e8:	e92d0300 	push	{r8, r9}

#IMPORTANT CAUTION
# when I_ISPC is not used properly, I_ISPR can be 0 in this routine.

    ldr	    r9,=I_ISPR
 c0003ec:	e59f928c 	ldr	r9, [pc, #652]	; c000680 <U0+0x100>
    ldr	    r9,[r9]
 c0003f0:	e5999000 	ldr	r9, [r9]

	cmp		r9, #0x0		/* If the IDLE mode work-around is used, 	*/
 c0003f4:	e3590000 	cmp	r9, #0
							/* r9 may be 0 sometimes.			*/
	beq		l2
 c0003f8:	0a000009 	beq	c000424 <l2>

    mov	    r8,#0x0
 c0003fc:	e3a08000 	mov	r8, #0

0c000400 <l0>:
l0:
    movs    r9,r9,lsr #1
 c000400:	e1b090a9 	lsrs	r9, r9, #1
    bcs	    l1
 c000404:	2a000001 	bcs	c000410 <l1>
    add	    r8,r8,#4
 c000408:	e2888004 	add	r8, r8, #4
    b	    l0
 c00040c:	eafffffb 	b	c000400 <l0>

0c000410 <l1>:

l1:
    ldr	    r9,=HandleADC
 c000410:	e59f9200 	ldr	r9, [pc, #512]	; c000618 <U0+0x98>
    add	    r9,r9,r8
 c000414:	e0899008 	add	r9, r9, r8
    ldr	    r9,[r9]
 c000418:	e5999000 	ldr	r9, [r9]
    str	    r9,[sp,#8]
 c00041c:	e58d9008 	str	r9, [sp, #8]
    ldmfd   sp!,{r8-r9,pc}
 c000420:	e8bd8300 	pop	{r8, r9, pc}

0c000424 <l2>:

l2:
	ldmfd	sp!,{r8-r9}
 c000424:	e8bd0300 	pop	{r8, r9}
	add		sp,sp,#4
 c000428:	e28dd004 	add	sp, sp, #4
	subs	pc,lr,#4
 c00042c:	e25ef004 	subs	pc, lr, #4

0c000430 <ResetHandler>:

#****************************************************
#*	START											*
#****************************************************
ResetHandler:
    ldr	    r0,=WTCON	    	/* watch dog disable*/
 c000430:	e59f024c 	ldr	r0, [pc, #588]	; c000684 <U0+0x104>
    ldr	    r1,=0x0 		
 c000434:	e3a01000 	mov	r1, #0
    str	    r1,[r0]
 c000438:	e5801000 	str	r1, [r0]

    ldr	    r0,=INTMSK
 c00043c:	e59f0244 	ldr	r0, [pc, #580]	; c000688 <U0+0x108>
    ldr	    r1,=0x07ffffff  	/* all interrupt disable */
 c000440:	e3e0133e 	mvn	r1, #-134217728	; 0xf8000000
    str	    r1,[r0]
 c000444:	e5801000 	str	r1, [r0]

    #****************************************************
    #*	Set clock control registers						*
    #****************************************************
    ldr		r0,=LOCKTIME
 c000448:	e59f023c 	ldr	r0, [pc, #572]	; c00068c <U0+0x10c>
    ldr		r1,=0xfff
 c00044c:	e59f123c 	ldr	r1, [pc, #572]	; c000690 <U0+0x110>
    str		r1,[r0]
 c000450:	e5801000 	str	r1, [r0]

.if PLLONSTART
	ldr		r0,=PLLCON			/* temporary setting of PLL */
 c000454:	e3a00776 	mov	r0, #30932992	; 0x1d80000
	ldr		r1,=((M_DIV<<12)+(P_DIV<<4)+S_DIV)	/* Fin=8MHz,Fout=64MHz     */
 c000458:	e59f1234 	ldr	r1, [pc, #564]	; c000694 <U0+0x114>
	str		r1,[r0]
 c00045c:	e5801000 	str	r1, [r0]
.endif

    ldr	    r0,=CLKCON		
 c000460:	e59f0230 	ldr	r0, [pc, #560]	; c000698 <U0+0x118>
    ldr	    r1,=0x7ff8	    	/* All unit block CLK enable */
 c000464:	e59f1230 	ldr	r1, [pc, #560]	; c00069c <U0+0x11c>
    str	    r1,[r0]
 c000468:	e5801000 	str	r1, [r0]

    #****************************************
    #*  change BDMACON reset value for BDMA *   
    #****************************************
    ldr     r0,=BDIDES0      
 c00046c:	e59f022c 	ldr	r0, [pc, #556]	; c0006a0 <U0+0x120>
    ldr     r1,=0x40000000   	/* BDIDESn reset value should be 0x40000000 */
 c000470:	e3a01101 	mov	r1, #1073741824	; 0x40000000
    str     r1,[r0]
 c000474:	e5801000 	str	r1, [r0]

    ldr     r0,=BDIDES1      
 c000478:	e59f0224 	ldr	r0, [pc, #548]	; c0006a4 <U0+0x124>
    ldr     r1,=0x40000000   	/* BDIDESn reset value should be 0x40000000 */	 
 c00047c:	e3a01101 	mov	r1, #1073741824	; 0x40000000
    str     r1,[r0]
 c000480:	e5801000 	str	r1, [r0]

    #****************************************************
    #*	Set memory control registers					* 	
    #****************************************************
    ldr	    r0,=SMRDATA
 c000484:	e59f021c 	ldr	r0, [pc, #540]	; c0006a8 <U0+0x128>
    ldmia   r0,{r1-r13}
 c000488:	e8903ffe 	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    ldr	    r0,=0x01c80000  	/* BWSCON Address */
 c00048c:	e3a00772 	mov	r0, #29884416	; 0x1c80000
    stmia   r0,{r1-r13}
 c000490:	e8803ffe 	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}

    #;****************************************************
    #;*	Initialize stacks								* 
    #;****************************************************
    ldr	    sp, =SVCStack		/* Why	*/		
 c000494:	e59fd210 	ldr	sp, [pc, #528]	; c0006ac <U0+0x12c>
    bl	    InitStacks
 c000498:	eb000015 	bl	c0004f4 <InitStacks>

    #;****************************************************
    #;*	Setup IRQ handler								*
    #;****************************************************
    ldr	    r0,=HandleIRQ		/* This routine is needed */
 c00049c:	e59f0160 	ldr	r0, [pc, #352]	; c000604 <U0+0x84>
    ldr	    r1,=IsrIRQ			/* if there is not 'subs pc,lr,#4' at 0x18, 0x1c */
 c0004a0:	e59f1208 	ldr	r1, [pc, #520]	; c0006b0 <U0+0x130>
    str	    r1,[r0]
 c0004a4:	e5801000 	str	r1, [r0]

    #********************************************************
    #*	Copy and paste RW data/zero initialized data	    *
    #********************************************************
    LDR	    r0, =Image_RO_Limit	/* Get pointer to ROM data */
 c0004a8:	e59f0204 	ldr	r0, [pc, #516]	; c0006b4 <U0+0x134>
    LDR	    r1, =Image_RW_Base	/* and RAM copy	*/
 c0004ac:	e59f1204 	ldr	r1, [pc, #516]	; c0006b8 <U0+0x138>
    LDR	    r3, =Image_ZI_Base	
 c0004b0:	e59f3204 	ldr	r3, [pc, #516]	; c0006bc <U0+0x13c>
	/* Zero init base => top of initialised data */
			
    CMP	    r0, r1	    		/* Check that they are different */
 c0004b4:	e1500001 	cmp	r0, r1
    BEQ	    F1
 c0004b8:	0a000003 	beq	c0004cc <F1>

0c0004bc <F0>:
F0:
    CMP	    r1, r3				/* Copy init data                        */
 c0004bc:	e1510003 	cmp	r1, r3
    LDRCC   r2, [r0], #4        /* --> LDRCC r2, [r0] + ADD r0, r0, #4	 */
 c0004c0:	34902004 	ldrcc	r2, [r0], #4
    STRCC   r2, [r1], #4        /* --> STRCC r2, [r1] + ADD r1, r1, #4   */ 
 c0004c4:	34812004 	strcc	r2, [r1], #4
    BCC	    F0
 c0004c8:	3afffffb 	bcc	c0004bc <F0>

0c0004cc <F1>:
F1:
    LDR	    r1, =Image_ZI_Limit	/* Top of zero init segment */
 c0004cc:	e59f11ec 	ldr	r1, [pc, #492]	; c0006c0 <U0+0x140>
    MOV	    r2, #0
 c0004d0:	e3a02000 	mov	r2, #0

0c0004d4 <F2>:
F2:
    CMP	    r3, r1	    		/* Zero init */
 c0004d4:	e1530001 	cmp	r3, r1
    STRCC   r2, [r3], #4
 c0004d8:	34832004 	strcc	r2, [r3], #4
    BCC	    F2
 c0004dc:	3afffffc 	bcc	c0004d4 <F2>

	MRS	r0, CPSR
 c0004e0:	e10f0000 	mrs	r0, CPSR
	BIC	r0, r0, #NOINT /* enable interrupt */
 c0004e4:	e3c000c0 	bic	r0, r0, #192	; 0xc0
	MSR	CPSR_cxsf, r0
 c0004e8:	e12ff000 	msr	CPSR_fsxc, r0
	/* jump to main() */
   	BL	Main
 c0004ec:	eb0002b5 	bl	c000fc8 <Main>
   	B   .	    
 c0004f0:	eafffffe 	b	c0004f0 <F2+0x1c>

0c0004f4 <InitStacks>:
InitStacks:
	# Don't use DRAM,such as stmfd,ldmfd......
	# SVCstack is initialized before
	# Under toolkit ver 2.50, 'msr cpsr,r1' can be used instead of 'msr cpsr_cxsf,r1'

    mrs	    r0,cpsr
 c0004f4:	e10f0000 	mrs	r0, CPSR
    bic	    r0,r0,#MODEMASK
 c0004f8:	e3c0001f 	bic	r0, r0, #31
    orr	    r1,r0,#UNDEFMODE
 c0004fc:	e380101b 	orr	r1, r0, #27
    msr	    cpsr_cxsf,r1		/* UndefMode */
 c000500:	e12ff001 	msr	CPSR_fsxc, r1
    ldr	    sp,=UndefStack
 c000504:	e59fd1b8 	ldr	sp, [pc, #440]	; c0006c4 <U0+0x144>
	
    orr	    r1,r0,#ABORTMODE|NOINT
 c000508:	e38010d7 	orr	r1, r0, #215	; 0xd7
    msr	    cpsr_cxsf,r1 	    /* AbortMode */	
 c00050c:	e12ff001 	msr	CPSR_fsxc, r1
    ldr	    sp,=AbortStack
 c000510:	e59fd1b0 	ldr	sp, [pc, #432]	; c0006c8 <U0+0x148>

    orr	    r1,r0,#IRQMODE|FIQ_MODE
 c000514:	e3801092 	orr	r1, r0, #146	; 0x92
    msr	    cpsr_cxsf,r1 	    /* IRQMode */
 c000518:	e12ff001 	msr	CPSR_fsxc, r1
    ldr	    sp,=IRQStack
 c00051c:	e59fd1a8 	ldr	sp, [pc, #424]	; c0006cc <U0+0x14c>
	
    orr	    r1,r0,#FIQMODE|IRQ_MODE
 c000520:	e3801051 	orr	r1, r0, #81	; 0x51
    msr	    cpsr_cxsf,r1 	    /* FIQMode */
 c000524:	e12ff001 	msr	CPSR_fsxc, r1
    ldr	    sp,=FIQStack
 c000528:	e59fd1a0 	ldr	sp, [pc, #416]	; c0006d0 <U0+0x150>

    bic	    r0,r0,#MODEMASK
 c00052c:	e3c0001f 	bic	r0, r0, #31
    orr	    r1,r0,#SVCMODE
 c000530:	e3801013 	orr	r1, r0, #19
    msr	    cpsr_cxsf,r1 	    /* SVCMode */
 c000534:	e12ff001 	msr	CPSR_fsxc, r1
    ldr	    sp,=SVCStack
 c000538:	e59fd16c 	ldr	sp, [pc, #364]	; c0006ac <U0+0x12c>

	#USER mode is not initialized.
    mov	    pc,lr 				/* The LR register may be not valid for the mode changes. */
 c00053c:	e1a0f00e 	mov	pc, lr

0c000540 <EnterPWDN>:
#****************************************************
#*	The function for entering power down mode		*
#****************************************************
#void EnterPWDN(int CLKCON);
EnterPWDN:
    mov	    r2,r0               /* r0=CLKCON */
 c000540:	e1a02000 	mov	r2, r0
    ldr	    r0,=REFRESH		
 c000544:	e59f0188 	ldr	r0, [pc, #392]	; c0006d4 <U0+0x154>
    ldr	    r3,[r0]
 c000548:	e5903000 	ldr	r3, [r0]
    mov	    r1, r3
 c00054c:	e1a01003 	mov	r1, r3
    orr	    r1, r1, #0x400000   /* self-refresh enable */
 c000550:	e3811501 	orr	r1, r1, #4194304	; 0x400000
    str	    r1, [r0]
 c000554:	e5801000 	str	r1, [r0]

    nop     /* Wait until self-refresh is issued. May not be needed. */
 c000558:	e1a00000 	nop			; (mov r0, r0)
    nop     /* If the other bus master holds the bus, ... */
 c00055c:	e1a00000 	nop			; (mov r0, r0)
    nop	    /* mov r0, r0 */
 c000560:	e1a00000 	nop			; (mov r0, r0)
    nop
 c000564:	e1a00000 	nop			; (mov r0, r0)
    nop
 c000568:	e1a00000 	nop			; (mov r0, r0)
    nop
 c00056c:	e1a00000 	nop			; (mov r0, r0)
    nop
 c000570:	e1a00000 	nop			; (mov r0, r0)

#enter POWERDN mode
    ldr	    r0,=CLKCON
 c000574:	e59f011c 	ldr	r0, [pc, #284]	; c000698 <U0+0x118>
    str	    r2,[r0]
 c000578:	e5802000 	str	r2, [r0]

#wait until enter SL_IDLE,STOP mode and until wake-up
    ldr	    r0,=0x10
 c00057c:	e3a00010 	mov	r0, #16

0c000580 <U0>:
U0: subs    r0,r0,#1
 c000580:	e2500001 	subs	r0, r0, #1
    bne	    U0
 c000584:	1afffffd 	bne	c000580 <U0>

#exit from DRAM/SDRAM self refresh mode.
    ldr	    r0,=REFRESH
 c000588:	e59f0144 	ldr	r0, [pc, #324]	; c0006d4 <U0+0x154>
    str	    r3,[r0]
 c00058c:	e5803000 	str	r3, [r0]
    mov	    pc,lr
 c000590:	e1a0f00e 	mov	pc, lr
 c000594:	0c0003cc 	.word	0x0c0003cc
 c000598:	0c0003b4 	.word	0x0c0003b4
 c00059c:	0c00039c 	.word	0x0c00039c
 c0005a0:	0c000384 	.word	0x0c000384
 c0005a4:	0c00036c 	.word	0x0c00036c
 c0005a8:	0c000354 	.word	0x0c000354
 c0005ac:	0c00033c 	.word	0x0c00033c
 c0005b0:	0c000324 	.word	0x0c000324
 c0005b4:	0c00030c 	.word	0x0c00030c
 c0005b8:	0c0002f4 	.word	0x0c0002f4
 c0005bc:	0c0002dc 	.word	0x0c0002dc
 c0005c0:	0c0002c4 	.word	0x0c0002c4
 c0005c4:	0c0002ac 	.word	0x0c0002ac
 c0005c8:	0c000294 	.word	0x0c000294
 c0005cc:	0c00027c 	.word	0x0c00027c
 c0005d0:	0c000264 	.word	0x0c000264
 c0005d4:	0c00024c 	.word	0x0c00024c
 c0005d8:	0c000234 	.word	0x0c000234
 c0005dc:	0c00021c 	.word	0x0c00021c
 c0005e0:	0c000204 	.word	0x0c000204
 c0005e4:	0c0001ec 	.word	0x0c0001ec
 c0005e8:	0c0001d4 	.word	0x0c0001d4
 c0005ec:	0c0001bc 	.word	0x0c0001bc
 c0005f0:	0c0001a4 	.word	0x0c0001a4
 c0005f4:	0c00018c 	.word	0x0c00018c
 c0005f8:	0c000174 	.word	0x0c000174
 c0005fc:	0c000540 	.word	0x0c000540
 c000600:	0c7fff1c 	.word	0x0c7fff1c
 c000604:	0c7fff18 	.word	0x0c7fff18
 c000608:	0c7fff04 	.word	0x0c7fff04
 c00060c:	0c7fff08 	.word	0x0c7fff08
 c000610:	0c7fff10 	.word	0x0c7fff10
 c000614:	0c7fff0c 	.word	0x0c7fff0c
 c000618:	0c7fff20 	.word	0x0c7fff20
 c00061c:	0c7fff24 	.word	0x0c7fff24
 c000620:	0c7fff28 	.word	0x0c7fff28
 c000624:	0c7fff2c 	.word	0x0c7fff2c
 c000628:	0c7fff30 	.word	0x0c7fff30
 c00062c:	0c7fff34 	.word	0x0c7fff34
 c000630:	0c7fff38 	.word	0x0c7fff38
 c000634:	0c7fff3c 	.word	0x0c7fff3c
 c000638:	0c7fff40 	.word	0x0c7fff40
 c00063c:	0c7fff44 	.word	0x0c7fff44
 c000640:	0c7fff48 	.word	0x0c7fff48
 c000644:	0c7fff4c 	.word	0x0c7fff4c
 c000648:	0c7fff50 	.word	0x0c7fff50
 c00064c:	0c7fff54 	.word	0x0c7fff54
 c000650:	0c7fff58 	.word	0x0c7fff58
 c000654:	0c7fff5c 	.word	0x0c7fff5c
 c000658:	0c7fff60 	.word	0x0c7fff60
 c00065c:	0c7fff64 	.word	0x0c7fff64
 c000660:	0c7fff68 	.word	0x0c7fff68
 c000664:	0c7fff6c 	.word	0x0c7fff6c
 c000668:	0c7fff70 	.word	0x0c7fff70
 c00066c:	0c7fff74 	.word	0x0c7fff74
 c000670:	0c7fff78 	.word	0x0c7fff78
 c000674:	0c7fff7c 	.word	0x0c7fff7c
 c000678:	0c7fff80 	.word	0x0c7fff80
 c00067c:	0c7fff84 	.word	0x0c7fff84
 c000680:	01e00020 	.word	0x01e00020
 c000684:	01d30000 	.word	0x01d30000
 c000688:	01e0000c 	.word	0x01e0000c
 c00068c:	01d8000c 	.word	0x01d8000c
 c000690:	00000fff 	.word	0x00000fff
 c000694:	00038021 	.word	0x00038021
 c000698:	01d80004 	.word	0x01d80004
 c00069c:	00007ff8 	.word	0x00007ff8
 c0006a0:	01f80008 	.word	0x01f80008
 c0006a4:	01f80028 	.word	0x01f80028
 c0006a8:	0c0006d8 	.word	0x0c0006d8
 c0006ac:	0c7ff100 	.word	0x0c7ff100
 c0006b0:	0c0003e4 	.word	0x0c0003e4
 c0006b4:	0c001e68 	.word	0x0c001e68
 c0006b8:	0c001e68 	.word	0x0c001e68
 c0006bc:	0c001ec0 	.word	0x0c001ec0
 c0006c0:	0c001edc 	.word	0x0c001edc
 c0006c4:	0c7ff200 	.word	0x0c7ff200
 c0006c8:	0c7ff300 	.word	0x0c7ff300
 c0006cc:	0c7ff400 	.word	0x0c7ff400
 c0006d0:	0c7ff500 	.word	0x0c7ff500
 c0006d4:	01c80024 	.word	0x01c80024

0c0006d8 <SMRDATA>:
 c0006d8:	11110102 	.word	0x11110102
 c0006dc:	00000600 	.word	0x00000600
 c0006e0:	00007ffc 	.word	0x00007ffc
 c0006e4:	00007ffc 	.word	0x00007ffc
 c0006e8:	00007ffc 	.word	0x00007ffc
 c0006ec:	00007ffc 	.word	0x00007ffc
 c0006f0:	00007ffc 	.word	0x00007ffc
 c0006f4:	00018000 	.word	0x00018000
 c0006f8:	00018000 	.word	0x00018000
 c0006fc:	00860459 	.word	0x00860459
 c000700:	00000010 	.word	0x00000010
 c000704:	00000020 	.word	0x00000020
 c000708:	00000020 	.word	0x00000020

0c00070c <Delay>:
void Delay(int time)
// time=0: adjust the Delay function by WatchDog timer
// time>0: the number of loop time
// 100us resolution
// Delay(10) -> 10*100us resolution
{
 c00070c:	e1a0c00d 	mov	ip, sp
 c000710:	e92dd800 	push	{fp, ip, lr, pc}
 c000714:	e24cb004 	sub	fp, ip, #4
 c000718:	e24dd010 	sub	sp, sp, #16
 c00071c:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
	int i,adjust = 0;
 c000720:	e3a03000 	mov	r3, #0
 c000724:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
	if (time == 0)
 c000728:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c00072c:	e3530000 	cmp	r3, #0
 c000730:	1a000021 	bne	c0007bc <Delay+0xb0>
	{
		time = 200;
 c000734:	e3a030c8 	mov	r3, #200	; 0xc8
 c000738:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
		adjust = 1;
 c00073c:	e3a03001 	mov	r3, #1
 c000740:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
		delayLoopCount = 400;
 c000744:	e59f30d8 	ldr	r3, [pc, #216]	; c000824 <Delay+0x118>
 c000748:	e3a02e19 	mov	r2, #400	; 0x190
 c00074c:	e5832000 	str	r2, [r3]
		rWTCON = ((MCLK/1000000 - 1)<<8) | (2<<3);	// 1M/64,Watch-dog,nRESET,interrupt disable //
 c000750:	e59f30d0 	ldr	r3, [pc, #208]	; c000828 <Delay+0x11c>
 c000754:	e59f20d0 	ldr	r2, [pc, #208]	; c00082c <Delay+0x120>
 c000758:	e5832000 	str	r2, [r3]
		rWTDAT = 0xffff;
 c00075c:	e59f30cc 	ldr	r3, [pc, #204]	; c000830 <Delay+0x124>
 c000760:	e59f20cc 	ldr	r2, [pc, #204]	; c000834 <Delay+0x128>
 c000764:	e5832000 	str	r2, [r3]
		rWTCNT = 0xffff;
 c000768:	e59f30c8 	ldr	r3, [pc, #200]	; c000838 <Delay+0x12c>
 c00076c:	e59f20c0 	ldr	r2, [pc, #192]	; c000834 <Delay+0x128>
 c000770:	e5832000 	str	r2, [r3]
		rWTCON = ((MCLK/1000000 - 1)<<8)|(2<<3)|(1<<5); // 1M/64,Watch-dog enable,nRESET,interrupt disable //
 c000774:	e59f30ac 	ldr	r3, [pc, #172]	; c000828 <Delay+0x11c>
 c000778:	e59f20bc 	ldr	r2, [pc, #188]	; c00083c <Delay+0x130>
 c00077c:	e5832000 	str	r2, [r3]
	}
	for (; time>0; time--)
 c000780:	ea00000d 	b	c0007bc <Delay+0xb0>
		for (i = 0; i < delayLoopCount; i++);
 c000784:	e3a03000 	mov	r3, #0
 c000788:	e50b3010 	str	r3, [fp, #-16]
 c00078c:	ea000002 	b	c00079c <Delay+0x90>
 c000790:	e51b3010 	ldr	r3, [fp, #-16]
 c000794:	e2833001 	add	r3, r3, #1
 c000798:	e50b3010 	str	r3, [fp, #-16]
 c00079c:	e59f3080 	ldr	r3, [pc, #128]	; c000824 <Delay+0x118>
 c0007a0:	e5933000 	ldr	r3, [r3]
 c0007a4:	e51b2010 	ldr	r2, [fp, #-16]
 c0007a8:	e1520003 	cmp	r2, r3
 c0007ac:	bafffff7 	blt	c000790 <Delay+0x84>
		rWTCON = ((MCLK/1000000 - 1)<<8) | (2<<3);	// 1M/64,Watch-dog,nRESET,interrupt disable //
		rWTDAT = 0xffff;
		rWTCNT = 0xffff;
		rWTCON = ((MCLK/1000000 - 1)<<8)|(2<<3)|(1<<5); // 1M/64,Watch-dog enable,nRESET,interrupt disable //
	}
	for (; time>0; time--)
 c0007b0:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c0007b4:	e2433001 	sub	r3, r3, #1
 c0007b8:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
 c0007bc:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c0007c0:	e3530000 	cmp	r3, #0
 c0007c4:	caffffee 	bgt	c000784 <Delay+0x78>
		for (i = 0; i < delayLoopCount; i++);
	if (adjust == 1)
 c0007c8:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c0007cc:	e3530001 	cmp	r3, #1
 c0007d0:	1a000010 	bne	c000818 <Delay+0x10c>
	{
		rWTCON = ((MCLK/1000000 - 1)<<8)|(2<<3);
 c0007d4:	e59f304c 	ldr	r3, [pc, #76]	; c000828 <Delay+0x11c>
 c0007d8:	e59f204c 	ldr	r2, [pc, #76]	; c00082c <Delay+0x120>
 c0007dc:	e5832000 	str	r2, [r3]
		i = 0xffff - rWTCNT;   //  1count/16us?????????//
 c0007e0:	e59f3050 	ldr	r3, [pc, #80]	; c000838 <Delay+0x12c>
 c0007e4:	e5933000 	ldr	r3, [r3]
 c0007e8:	e2633cff 	rsb	r3, r3, #65280	; 0xff00
 c0007ec:	e28330ff 	add	r3, r3, #255	; 0xff
 c0007f0:	e50b3010 	str	r3, [fp, #-16]
		delayLoopCount = 8000000/(i*64);	//400*100/(i*64/200)   //
 c0007f4:	e51b3010 	ldr	r3, [fp, #-16]
 c0007f8:	e1a03303 	lsl	r3, r3, #6
 c0007fc:	e59f003c 	ldr	r0, [pc, #60]	; c000840 <Delay+0x134>
 c000800:	e1a01003 	mov	r1, r3
 c000804:	eb000301 	bl	c001410 <__aeabi_idiv>
 c000808:	e1a03000 	mov	r3, r0
 c00080c:	e1a02003 	mov	r2, r3
 c000810:	e59f300c 	ldr	r3, [pc, #12]	; c000824 <Delay+0x118>
 c000814:	e5832000 	str	r2, [r3]
	}
}
 c000818:	e24bd00c 	sub	sp, fp, #12
 c00081c:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000820:	e12fff1e 	bx	lr
 c000824:	0c001e78 	.word	0x0c001e78
 c000828:	01d30000 	.word	0x01d30000
 c00082c:	00003f10 	.word	0x00003f10
 c000830:	01d30004 	.word	0x01d30004
 c000834:	0000ffff 	.word	0x0000ffff
 c000838:	01d30008 	.word	0x01d30008
 c00083c:	00003f30 	.word	0x00003f30
 c000840:	007a1200 	.word	0x007a1200

0c000844 <DelayMs>:

void DelayMs(int ms_time)
{
 c000844:	e1a0c00d 	mov	ip, sp
 c000848:	e92dd800 	push	{fp, ip, lr, pc}
 c00084c:	e24cb004 	sub	fp, ip, #4
 c000850:	e24dd010 	sub	sp, sp, #16
 c000854:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
	int i;

	for (i = 0; i < 1000*ms_time ; i++)
 c000858:	e3a03000 	mov	r3, #0
 c00085c:	e50b3010 	str	r3, [fp, #-16]
 c000860:	ea000002 	b	c000870 <DelayMs+0x2c>
 c000864:	e51b3010 	ldr	r3, [fp, #-16]
 c000868:	e2833001 	add	r3, r3, #1
 c00086c:	e50b3010 	str	r3, [fp, #-16]
 c000870:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c000874:	e1a03002 	mov	r3, r2
 c000878:	e1a03283 	lsl	r3, r3, #5
 c00087c:	e0623003 	rsb	r3, r2, r3
 c000880:	e1a03103 	lsl	r3, r3, #2
 c000884:	e0833002 	add	r3, r3, r2
 c000888:	e1a03183 	lsl	r3, r3, #3
 c00088c:	e1a02003 	mov	r2, r3
 c000890:	e51b3010 	ldr	r3, [fp, #-16]
 c000894:	e1520003 	cmp	r2, r3
 c000898:	cafffff1 	bgt	c000864 <DelayMs+0x20>
		;
}
 c00089c:	e24bd00c 	sub	sp, fp, #12
 c0008a0:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0008a4:	e12fff1e 	bx	lr

0c0008a8 <Port_Init>:

//------------------------PORTS------------------------------//
void Port_Init(void)
{
 c0008a8:	e1a0c00d 	mov	ip, sp
 c0008ac:	e92dd800 	push	{fp, ip, lr, pc}
 c0008b0:	e24cb004 	sub	fp, ip, #4

	// PORT A GROUP
	// BIT 	9	8	7	6	5	4	3	2	1	0
	// 		A24	A23	A22	A21	A20	A19	A18	A17	A16	A0
	//		0	1	1	1	1	1	1	1	1	1
	rPCONA = 0x1ff;
 c0008b4:	e59f3100 	ldr	r3, [pc, #256]	; c0009bc <Port_Init+0x114>
 c0008b8:	e59f2100 	ldr	r2, [pc, #256]	; c0009c0 <Port_Init+0x118>
 c0008bc:	e5832000 	str	r2, [r3]
	// PORT B GROUP
	// BIT 	10		9		8		7		6		5		4		3		2		1		0
	//		/CS5	/CS4	/CS3	/CS2	/CS1	GPB5	GPB4	/SRAS	/SCAS	SCLK	SCKE
	//		EXT		NIC		USB		IDE		SMC		NC		NC		Sdram	Sdram	Sdram	Sdram
	//      1, 		1,   	1,   	1,    	1,    	0,       0,     1,    	1,    	1,   	1
	rPDATB = 0x7ff;
 c0008c0:	e59f30fc 	ldr	r3, [pc, #252]	; c0009c4 <Port_Init+0x11c>
 c0008c4:	e59f20fc 	ldr	r2, [pc, #252]	; c0009c8 <Port_Init+0x120>
 c0008c8:	e5832000 	str	r2, [r3]
	rPCONB = 0x1cf;			// P9-LED1 P10-LED2
 c0008cc:	e59f30f8 	ldr	r3, [pc, #248]	; c0009cc <Port_Init+0x124>
 c0008d0:	e59f20f8 	ldr	r2, [pc, #248]	; c0009d0 <Port_Init+0x128>
 c0008d4:	e5832000 	str	r2, [r3]

	//  PC7		6		5		4		3		2		1		0
	//   I		I		I		I		I		I		I		I
	//   NC		NC		NC		NC		IISCLK	IISDI	IISDO	IISLRCK
	//   00		00		00		00		11		11		11		11
	rPDATC = 0xff00;
 c0008d8:	e59f30f4 	ldr	r3, [pc, #244]	; c0009d4 <Port_Init+0x12c>
 c0008dc:	e3a02cff 	mov	r2, #65280	; 0xff00
 c0008e0:	e5832000 	str	r2, [r3]
	rPCONC = 0x0ff0ffff;
 c0008e4:	e59f30ec 	ldr	r3, [pc, #236]	; c0009d8 <Port_Init+0x130>
 c0008e8:	e59f20ec 	ldr	r2, [pc, #236]	; c0009dc <Port_Init+0x134>
 c0008ec:	e5832000 	str	r2, [r3]
	rPUPC  = 0x30ff;	//PULL UP RESISTOR should be enabled to I/O
 c0008f0:	e59f30e8 	ldr	r3, [pc, #232]	; c0009e0 <Port_Init+0x138>
 c0008f4:	e59f20e8 	ldr	r2, [pc, #232]	; c0009e4 <Port_Init+0x13c>
 c0008f8:	e5832000 	str	r2, [r3]
	// PORT D GROUP
	// PORT D GROUP(I/O OR LCD)
	// BIT7		6		5		4		3		2		1		0
	//	VF		VM		VLINE	VCLK	VD3		VD2		VD1		VD0
	//	00		00		00		00		00		00		00		00
	rPDATD= 0xff;
 c0008fc:	e59f30e4 	ldr	r3, [pc, #228]	; c0009e8 <Port_Init+0x140>
 c000900:	e3a020ff 	mov	r2, #255	; 0xff
 c000904:	e5832000 	str	r2, [r3]
	rPCOND= 0xaaaa;
 c000908:	e59f30dc 	ldr	r3, [pc, #220]	; c0009ec <Port_Init+0x144>
 c00090c:	e59f20dc 	ldr	r2, [pc, #220]	; c0009f0 <Port_Init+0x148>
 c000910:	e5832000 	str	r2, [r3]
	rPUPD = 0x0;
 c000914:	e59f30d8 	ldr	r3, [pc, #216]	; c0009f4 <Port_Init+0x14c>
 c000918:	e3a02000 	mov	r2, #0
 c00091c:	e5832000 	str	r2, [r3]

	// PORT E GROUP
	// Bit	8		7		6		5		4		3		2		1		0
	//  	CODECLK	LED4	LED5	LED6	LED7	BEEP	RXD0	TXD0	LcdDisp
	//  	10		01		01		01		01		01		10		10		01
	rPDATE	= 0x1ff;
 c000920:	e59f30d0 	ldr	r3, [pc, #208]	; c0009f8 <Port_Init+0x150>
 c000924:	e59f2094 	ldr	r2, [pc, #148]	; c0009c0 <Port_Init+0x118>
 c000928:	e5832000 	str	r2, [r3]
	rPCONE	= 0x25529;
 c00092c:	e59f30c8 	ldr	r3, [pc, #200]	; c0009fc <Port_Init+0x154>
 c000930:	e59f20c8 	ldr	r2, [pc, #200]	; c000a00 <Port_Init+0x158>
 c000934:	e5832000 	str	r2, [r3]
	rPUPE	= 0x6;
 c000938:	e59f30c4 	ldr	r3, [pc, #196]	; c000a04 <Port_Init+0x15c>
 c00093c:	e3a02006 	mov	r2, #6
 c000940:	e5832000 	str	r2, [r3]

	// PORT F GROUP
	// Bit8		7		6		5		 4		3		2		1		0
	// IISCLK	IISDI	IISDO	IISLRCK	Input	Input	Input	IICSDA	IICSCL
	// 100		100		100		100		00		00		00		10		10
	rPDATF = 0x0;
 c000944:	e59f30bc 	ldr	r3, [pc, #188]	; c000a08 <Port_Init+0x160>
 c000948:	e3a02000 	mov	r2, #0
 c00094c:	e5832000 	str	r2, [r3]
	rPCONF = 0x252a;
 c000950:	e59f30b4 	ldr	r3, [pc, #180]	; c000a0c <Port_Init+0x164>
 c000954:	e59f20b4 	ldr	r2, [pc, #180]	; c000a10 <Port_Init+0x168>
 c000958:	e5832000 	str	r2, [r3]
	rPUPF  = 0x0;
 c00095c:	e59f30b0 	ldr	r3, [pc, #176]	; c000a14 <Port_Init+0x16c>
 c000960:	e3a02000 	mov	r2, #0
 c000964:	e5832000 	str	r2, [r3]
	// PORT G GROUP
	// BIT7		6		5		4		3		2		1		0
	// 	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0
	//	S3		S4		S5		S6		NIC		EXT		IDE		USB
	//	11      11      11      11      11      11      11      11
	rPDATG = 0xff;
 c000968:	e59f30a8 	ldr	r3, [pc, #168]	; c000a18 <Port_Init+0x170>
 c00096c:	e3a020ff 	mov	r2, #255	; 0xff
 c000970:	e5832000 	str	r2, [r3]
	rPCONG = 0xffff;
 c000974:	e59f30a0 	ldr	r3, [pc, #160]	; c000a1c <Port_Init+0x174>
 c000978:	e59f20a0 	ldr	r2, [pc, #160]	; c000a20 <Port_Init+0x178>
 c00097c:	e5832000 	str	r2, [r3]
	rPUPG  = 0x0;		//pull-up portG enabled
 c000980:	e59f309c 	ldr	r3, [pc, #156]	; c000a24 <Port_Init+0x17c>
 c000984:	e3a02000 	mov	r2, #0
 c000988:	e5832000 	str	r2, [r3]
	rSPUCR = 0x7;  		//D15-D0 pull-up disable
 c00098c:	e59f3094 	ldr	r3, [pc, #148]	; c000a28 <Port_Init+0x180>
 c000990:	e3a02007 	mov	r2, #7
 c000994:	e5832000 	str	r2, [r3]

	/* Non Cache area */
	rNCACHBE0 = ((Non_Cache_End>>12)<<16) | (Non_Cache_Start>>12);
 c000998:	e59f308c 	ldr	r3, [pc, #140]	; c000a2c <Port_Init+0x184>
 c00099c:	e59f208c 	ldr	r2, [pc, #140]	; c000a30 <Port_Init+0x188>
 c0009a0:	e5832000 	str	r2, [r3]

	/* Low level default */
	rEXTINT = 0x0;
 c0009a4:	e59f3088 	ldr	r3, [pc, #136]	; c000a34 <Port_Init+0x18c>
 c0009a8:	e3a02000 	mov	r2, #0
 c0009ac:	e5832000 	str	r2, [r3]
}
 c0009b0:	e24bd00c 	sub	sp, fp, #12
 c0009b4:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0009b8:	e12fff1e 	bx	lr
 c0009bc:	01d20000 	.word	0x01d20000
 c0009c0:	000001ff 	.word	0x000001ff
 c0009c4:	01d2000c 	.word	0x01d2000c
 c0009c8:	000007ff 	.word	0x000007ff
 c0009cc:	01d20008 	.word	0x01d20008
 c0009d0:	000001cf 	.word	0x000001cf
 c0009d4:	01d20014 	.word	0x01d20014
 c0009d8:	01d20010 	.word	0x01d20010
 c0009dc:	0ff0ffff 	.word	0x0ff0ffff
 c0009e0:	01d20018 	.word	0x01d20018
 c0009e4:	000030ff 	.word	0x000030ff
 c0009e8:	01d20020 	.word	0x01d20020
 c0009ec:	01d2001c 	.word	0x01d2001c
 c0009f0:	0000aaaa 	.word	0x0000aaaa
 c0009f4:	01d20024 	.word	0x01d20024
 c0009f8:	01d2002c 	.word	0x01d2002c
 c0009fc:	01d20028 	.word	0x01d20028
 c000a00:	00025529 	.word	0x00025529
 c000a04:	01d20030 	.word	0x01d20030
 c000a08:	01d20038 	.word	0x01d20038
 c000a0c:	01d20034 	.word	0x01d20034
 c000a10:	0000252a 	.word	0x0000252a
 c000a14:	01d2003c 	.word	0x01d2003c
 c000a18:	01d20044 	.word	0x01d20044
 c000a1c:	01d20040 	.word	0x01d20040
 c000a20:	0000ffff 	.word	0x0000ffff
 c000a24:	01d20048 	.word	0x01d20048
 c000a28:	01d2004c 	.word	0x01d2004c
 c000a2c:	01c00004 	.word	0x01c00004
 c000a30:	c0002000 	.word	0xc0002000
 c000a34:	01d20050 	.word	0x01d20050

0c000a38 <malloc>:

//--------------------------------HEAP---------------------------------//
void *malloc(unsigned nbyte)
/* Very simple; Use malloc() & free() like Stack */
// void *mallocPt=Image$$RW$$Limit;
{
 c000a38:	e1a0c00d 	mov	ip, sp
 c000a3c:	e92dd800 	push	{fp, ip, lr, pc}
 c000a40:	e24cb004 	sub	fp, ip, #4
 c000a44:	e24dd010 	sub	sp, sp, #16
 c000a48:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
	void *returnPt = mallocPt;
 c000a4c:	e59f307c 	ldr	r3, [pc, #124]	; c000ad0 <malloc+0x98>
 c000a50:	e5933000 	ldr	r3, [r3]
 c000a54:	e50b3010 	str	r3, [fp, #-16]

	mallocPt = (int *) mallocPt +nbyte/4 + ((nbyte%4)>0); //to align 4byte
 c000a58:	e59f3070 	ldr	r3, [pc, #112]	; c000ad0 <malloc+0x98>
 c000a5c:	e5932000 	ldr	r2, [r3]
 c000a60:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c000a64:	e1a01123 	lsr	r1, r3, #2
 c000a68:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c000a6c:	e2033003 	and	r3, r3, #3
 c000a70:	e3530000 	cmp	r3, #0
 c000a74:	03a03000 	moveq	r3, #0
 c000a78:	13a03001 	movne	r3, #1
 c000a7c:	e0813003 	add	r3, r1, r3
 c000a80:	e1a03103 	lsl	r3, r3, #2
 c000a84:	e0822003 	add	r2, r2, r3
 c000a88:	e59f3040 	ldr	r3, [pc, #64]	; c000ad0 <malloc+0x98>
 c000a8c:	e5832000 	str	r2, [r3]

	if ((int)mallocPt > HEAPEND)
 c000a90:	e59f3038 	ldr	r3, [pc, #56]	; c000ad0 <malloc+0x98>
 c000a94:	e5933000 	ldr	r3, [r3]
 c000a98:	e1a02003 	mov	r2, r3
 c000a9c:	e59f3030 	ldr	r3, [pc, #48]	; c000ad4 <malloc+0x9c>
 c000aa0:	e1520003 	cmp	r2, r3
 c000aa4:	da000004 	ble	c000abc <malloc+0x84>
	{
		mallocPt = returnPt;
 c000aa8:	e59f3020 	ldr	r3, [pc, #32]	; c000ad0 <malloc+0x98>
 c000aac:	e51b2010 	ldr	r2, [fp, #-16]
 c000ab0:	e5832000 	str	r2, [r3]
		return NULL;
 c000ab4:	e3a03000 	mov	r3, #0
 c000ab8:	ea000000 	b	c000ac0 <malloc+0x88>
	}
	return returnPt;
 c000abc:	e51b3010 	ldr	r3, [fp, #-16]
}
 c000ac0:	e1a00003 	mov	r0, r3
 c000ac4:	e24bd00c 	sub	sp, fp, #12
 c000ac8:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000acc:	e12fff1e 	bx	lr
 c000ad0:	0c001e70 	.word	0x0c001e70
 c000ad4:	0c7ff000 	.word	0x0c7ff000

0c000ad8 <free>:

void free(void *pt)
{
 c000ad8:	e1a0c00d 	mov	ip, sp
 c000adc:	e92dd800 	push	{fp, ip, lr, pc}
 c000ae0:	e24cb004 	sub	fp, ip, #4
 c000ae4:	e24dd008 	sub	sp, sp, #8
 c000ae8:	e50b0010 	str	r0, [fp, #-16]
	mallocPt = pt;
 c000aec:	e59f3010 	ldr	r3, [pc, #16]	; c000b04 <free+0x2c>
 c000af0:	e51b2010 	ldr	r2, [fp, #-16]
 c000af4:	e5832000 	str	r2, [r3]
}
 c000af8:	e24bd00c 	sub	sp, fp, #12
 c000afc:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000b00:	e12fff1e 	bx	lr
 c000b04:	0c001e70 	.word	0x0c001e70

0c000b08 <sys_init>:

//--------------------------------INIT---------------------------------//
void sys_init()// Interrupt & Port
{
 c000b08:	e1a0c00d 	mov	ip, sp
 c000b0c:	e92dd800 	push	{fp, ip, lr, pc}
 c000b10:	e24cb004 	sub	fp, ip, #4
	/* enable interrupt */
	rINTMOD = 0x0;
 c000b14:	e59f304c 	ldr	r3, [pc, #76]	; c000b68 <sys_init+0x60>
 c000b18:	e3a02000 	mov	r2, #0
 c000b1c:	e5832000 	str	r2, [r3]
	rINTCON = 0x1;
 c000b20:	e3a0361e 	mov	r3, #31457280	; 0x1e00000
 c000b24:	e3a02001 	mov	r2, #1
 c000b28:	e5832000 	str	r2, [r3]
	rI_ISPC = 0xffffffff;			// clear all interrupt pend
 c000b2c:	e59f3038 	ldr	r3, [pc, #56]	; c000b6c <sys_init+0x64>
 c000b30:	e3e02000 	mvn	r2, #0
 c000b34:	e5832000 	str	r2, [r3]
	rEXTINTPND = 0xf;			// clear EXTINTPND reg
 c000b38:	e59f3030 	ldr	r3, [pc, #48]	; c000b70 <sys_init+0x68>
 c000b3c:	e3a0200f 	mov	r2, #15
 c000b40:	e5832000 	str	r2, [r3]
	Port_Init();				// Initial 44B0X's I/O port
 c000b44:	ebffff57 	bl	c0008a8 <Port_Init>
	Delay(0);				// delay time				
 c000b48:	e3a00000 	mov	r0, #0
 c000b4c:	ebfffeee 	bl	c00070c <Delay>
	rINTMSK = ~(BIT_GLOBAL);  //enable interrupt mask vector
 c000b50:	e59f301c 	ldr	r3, [pc, #28]	; c000b74 <sys_init+0x6c>
 c000b54:	e3e02301 	mvn	r2, #67108864	; 0x4000000
 c000b58:	e5832000 	str	r2, [r3]
}
 c000b5c:	e24bd00c 	sub	sp, fp, #12
 c000b60:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000b64:	e12fff1e 	bx	lr
 c000b68:	01e00008 	.word	0x01e00008
 c000b6c:	01e00024 	.word	0x01e00024
 c000b70:	01d20054 	.word	0x01d20054
 c000b74:	01e0000c 	.word	0x01e0000c

0c000b78 <D8Led_init>:
static int
Symbol[size_8led] = { cero, uno, dos, tres, cuatro, cinco, seis, siete, ocho, nueve, A, B, C, D, E, F, blank};

/*--- c—digo de las funciones ---*/
void D8Led_init(void)
{
 c000b78:	e1a0c00d 	mov	ip, sp
 c000b7c:	e92dd800 	push	{fp, ip, lr, pc}
 c000b80:	e24cb004 	sub	fp, ip, #4
	/* Estado inicial del display con todos los segmentos iluminados
	   (buscar en los ficheros de cabecera la direccion implicada) */
	LED8ADDR = (unsigned char) cero;
 c000b84:	e3a03785 	mov	r3, #34865152	; 0x2140000
 c000b88:	e3a02012 	mov	r2, #18
 c000b8c:	e5c32000 	strb	r2, [r3]
}
 c000b90:	e24bd00c 	sub	sp, fp, #12
 c000b94:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000b98:	e12fff1e 	bx	lr

0c000b9c <D8Led_symbol>:

void D8Led_symbol(int value)
{
 c000b9c:	e1a0c00d 	mov	ip, sp
 c000ba0:	e92dd800 	push	{fp, ip, lr, pc}
 c000ba4:	e24cb004 	sub	fp, ip, #4
 c000ba8:	e24dd008 	sub	sp, sp, #8
 c000bac:	e50b0010 	str	r0, [fp, #-16]
	/* muestra el Symbol[value] en el display (analogo al caso anterior) */
	if ((value >= 0) && (value < size_8led)) {
 c000bb0:	e51b3010 	ldr	r3, [fp, #-16]
 c000bb4:	e3530000 	cmp	r3, #0
 c000bb8:	ba000008 	blt	c000be0 <D8Led_symbol+0x44>
 c000bbc:	e51b3010 	ldr	r3, [fp, #-16]
 c000bc0:	e3530010 	cmp	r3, #16
 c000bc4:	ca000005 	bgt	c000be0 <D8Led_symbol+0x44>
		LED8ADDR = (unsigned char) Symbol[value];
 c000bc8:	e3a03785 	mov	r3, #34865152	; 0x2140000
 c000bcc:	e59f2018 	ldr	r2, [pc, #24]	; c000bec <D8Led_symbol+0x50>
 c000bd0:	e51b1010 	ldr	r1, [fp, #-16]
 c000bd4:	e7922101 	ldr	r2, [r2, r1, lsl #2]
 c000bd8:	e20220ff 	and	r2, r2, #255	; 0xff
 c000bdc:	e5c32000 	strb	r2, [r3]
	}
}
 c000be0:	e24bd00c 	sub	sp, fp, #12
 c000be4:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000be8:	e12fff1e 	bx	lr
 c000bec:	0c001e7c 	.word	0x0c001e7c

0c000bf0 <Eint4567_ISR>:
 * https://gcc.gnu.org/onlinedocs/gcc/ARM-Function-Attributes.html */
void Eint4567_ISR(void) __attribute__((interrupt("IRQ")));

/*--- c—digo de funciones ---*/
void Eint4567_ISR(void)
{
 c000bf0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
 c000bf4:	e1a0c00d 	mov	ip, sp
 c000bf8:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
 c000bfc:	e24cb004 	sub	fp, ip, #4
 c000c00:	e24dd008 	sub	sp, sp, #8
	/* Identificar la interrupci—n (hay dos pulsadores)*/
	int which_int = rEXTINTPND;
 c000c04:	e59f3090 	ldr	r3, [pc, #144]	; c000c9c <Eint4567_ISR+0xac>
 c000c08:	e5933000 	ldr	r3, [r3]
 c000c0c:	e50b3020 	str	r3, [fp, #-32]	; 0xffffffe0
	switch (which_int)
 c000c10:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c000c14:	e3530004 	cmp	r3, #4
 c000c18:	0a000002 	beq	c000c28 <Eint4567_ISR+0x38>
 c000c1c:	e3530008 	cmp	r3, #8
 c000c20:	0a000006 	beq	c000c40 <Eint4567_ISR+0x50>
			break;
		case 8:
			int_count--; // decrementamos el contador
			break;
		default:
			break;
 c000c24:	ea00000b 	b	c000c58 <Eint4567_ISR+0x68>
	/* Identificar la interrupci—n (hay dos pulsadores)*/
	int which_int = rEXTINTPND;
	switch (which_int)
	{
		case 4:
			int_count++; // incrementamos el contador
 c000c28:	e59f3070 	ldr	r3, [pc, #112]	; c000ca0 <Eint4567_ISR+0xb0>
 c000c2c:	e5933000 	ldr	r3, [r3]
 c000c30:	e2832001 	add	r2, r3, #1
 c000c34:	e59f3064 	ldr	r3, [pc, #100]	; c000ca0 <Eint4567_ISR+0xb0>
 c000c38:	e5832000 	str	r2, [r3]
			break;
 c000c3c:	ea000005 	b	c000c58 <Eint4567_ISR+0x68>
		case 8:
			int_count--; // decrementamos el contador
 c000c40:	e59f3058 	ldr	r3, [pc, #88]	; c000ca0 <Eint4567_ISR+0xb0>
 c000c44:	e5933000 	ldr	r3, [r3]
 c000c48:	e2432001 	sub	r2, r3, #1
 c000c4c:	e59f304c 	ldr	r3, [pc, #76]	; c000ca0 <Eint4567_ISR+0xb0>
 c000c50:	e5832000 	str	r2, [r3]
			break;
 c000c54:	e1a00000 	nop			; (mov r0, r0)
		default:
			break;
	}
	// }
	D8Led_symbol(int_count & 0x000f); // sacamos el valor por pantalla (m—dulo 16)
 c000c58:	e59f3040 	ldr	r3, [pc, #64]	; c000ca0 <Eint4567_ISR+0xb0>
 c000c5c:	e5933000 	ldr	r3, [r3]
 c000c60:	e203300f 	and	r3, r3, #15
 c000c64:	e1a00003 	mov	r0, r3
 c000c68:	ebffffcb 	bl	c000b9c <D8Led_symbol>

	/* Finalizar ISR */
	rEXTINTPND = 0xf;				// borra los bits en EXTINTPND
 c000c6c:	e59f3028 	ldr	r3, [pc, #40]	; c000c9c <Eint4567_ISR+0xac>
 c000c70:	e3a0200f 	mov	r2, #15
 c000c74:	e5832000 	str	r2, [r3]
	rI_ISPC   |= BIT_EINT4567;		// borra el bit pendiente en INTPND
 c000c78:	e59f3024 	ldr	r3, [pc, #36]	; c000ca4 <Eint4567_ISR+0xb4>
 c000c7c:	e59f2020 	ldr	r2, [pc, #32]	; c000ca4 <Eint4567_ISR+0xb4>
 c000c80:	e5922000 	ldr	r2, [r2]
 c000c84:	e3822602 	orr	r2, r2, #2097152	; 0x200000
 c000c88:	e5832000 	str	r2, [r3]
}
 c000c8c:	e24bd01c 	sub	sp, fp, #28
 c000c90:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
 c000c94:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
 c000c98:	e25ef004 	subs	pc, lr, #4
 c000c9c:	01d20054 	.word	0x01d20054
 c000ca0:	0c001ec4 	.word	0x0c001ec4
 c000ca4:	01e00024 	.word	0x01e00024

0c000ca8 <Eint4567_init>:

void Eint4567_init(void)
{
 c000ca8:	e1a0c00d 	mov	ip, sp
 c000cac:	e92dd800 	push	{fp, ip, lr, pc}
 c000cb0:	e24cb004 	sub	fp, ip, #4
	/* Configuracion del controlador de interrupciones. Estos registros est‡n definidos en 44b.h */
	rI_ISPC    = 0x3ffffff;		// Borra INTPND escribiendo 1s en I_ISPC
 c000cb4:	e59f30a4 	ldr	r3, [pc, #164]	; c000d60 <Eint4567_init+0xb8>
 c000cb8:	e3e0233f 	mvn	r2, #-67108864	; 0xfc000000
 c000cbc:	e5832000 	str	r2, [r3]
	rEXTINTPND = 0xf;       	// Borra EXTINTPND escribiendo 1s en el propio registro
 c000cc0:	e59f309c 	ldr	r3, [pc, #156]	; c000d64 <Eint4567_init+0xbc>
 c000cc4:	e3a0200f 	mov	r2, #15
 c000cc8:	e5832000 	str	r2, [r3]
	rINTMOD    = 0x0;		// Configura las lineas como de tipo IRQ
 c000ccc:	e59f3094 	ldr	r3, [pc, #148]	; c000d68 <Eint4567_init+0xc0>
 c000cd0:	e3a02000 	mov	r2, #0
 c000cd4:	e5832000 	str	r2, [r3]
	rINTCON    = 0x1;		// Habilita int. vectorizadas y la linea IRQ (FIQ no)
 c000cd8:	e3a0361e 	mov	r3, #31457280	; 0x1e00000
 c000cdc:	e3a02001 	mov	r2, #1
 c000ce0:	e5832000 	str	r2, [r3]
	rINTMSK    &= ~(BIT_EINT4567);  // habilitamos interrupcion linea eint4567 en vector de mascaras
 c000ce4:	e59f3080 	ldr	r3, [pc, #128]	; c000d6c <Eint4567_init+0xc4>
 c000ce8:	e59f207c 	ldr	r2, [pc, #124]	; c000d6c <Eint4567_init+0xc4>
 c000cec:	e5922000 	ldr	r2, [r2]
 c000cf0:	e3c22602 	bic	r2, r2, #2097152	; 0x200000
 c000cf4:	e5832000 	str	r2, [r3]

	/* Establece la rutina de servicio para Eint4567 */
	pISR_EINT4567 = (int) Eint4567_ISR;
 c000cf8:	e59f3070 	ldr	r3, [pc, #112]	; c000d70 <Eint4567_init+0xc8>
 c000cfc:	e59f2070 	ldr	r2, [pc, #112]	; c000d74 <Eint4567_init+0xcc>
 c000d00:	e5832000 	str	r2, [r3]

	/* Configuracion del puerto G */
	rPCONG  = 0xffff;        		// Establece la funcion de los pines (EINT0-7)
 c000d04:	e59f306c 	ldr	r3, [pc, #108]	; c000d78 <Eint4567_init+0xd0>
 c000d08:	e59f206c 	ldr	r2, [pc, #108]	; c000d7c <Eint4567_init+0xd4>
 c000d0c:	e5832000 	str	r2, [r3]
	rPUPG   = 0x0;                  // Habilita el "pull up" del puerto
 c000d10:	e59f3068 	ldr	r3, [pc, #104]	; c000d80 <Eint4567_init+0xd8>
 c000d14:	e3a02000 	mov	r2, #0
 c000d18:	e5832000 	str	r2, [r3]
	rEXTINT = rEXTINT | 0x22222222;   // Configura las lineas de int. como de flanco de bajada
 c000d1c:	e59f2060 	ldr	r2, [pc, #96]	; c000d84 <Eint4567_init+0xdc>
 c000d20:	e59f305c 	ldr	r3, [pc, #92]	; c000d84 <Eint4567_init+0xdc>
 c000d24:	e5931000 	ldr	r1, [r3]
 c000d28:	e59f3058 	ldr	r3, [pc, #88]	; c000d88 <Eint4567_init+0xe0>
 c000d2c:	e1813003 	orr	r3, r1, r3
 c000d30:	e5823000 	str	r3, [r2]

	/* Por precaucion, se vuelven a borrar los bits de INTPND y EXTINTPND */
	rEXTINTPND = 0xf;				// borra los bits en EXTINTPND
 c000d34:	e59f3028 	ldr	r3, [pc, #40]	; c000d64 <Eint4567_init+0xbc>
 c000d38:	e3a0200f 	mov	r2, #15
 c000d3c:	e5832000 	str	r2, [r3]
	rI_ISPC   |= BIT_EINT4567;		// borra el bit pendiente en INTPND
 c000d40:	e59f3018 	ldr	r3, [pc, #24]	; c000d60 <Eint4567_init+0xb8>
 c000d44:	e59f2014 	ldr	r2, [pc, #20]	; c000d60 <Eint4567_init+0xb8>
 c000d48:	e5922000 	ldr	r2, [r2]
 c000d4c:	e3822602 	orr	r2, r2, #2097152	; 0x200000
 c000d50:	e5832000 	str	r2, [r3]
}
 c000d54:	e24bd00c 	sub	sp, fp, #12
 c000d58:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000d5c:	e12fff1e 	bx	lr
 c000d60:	01e00024 	.word	0x01e00024
 c000d64:	01d20054 	.word	0x01d20054
 c000d68:	01e00008 	.word	0x01e00008
 c000d6c:	01e0000c 	.word	0x01e0000c
 c000d70:	0c7fff74 	.word	0x0c7fff74
 c000d74:	0c000bf0 	.word	0x0c000bf0
 c000d78:	01d20040 	.word	0x01d20040
 c000d7c:	0000ffff 	.word	0x0000ffff
 c000d80:	01d20048 	.word	0x01d20048
 c000d84:	01d20050 	.word	0x01d20050
 c000d88:	22222222 	.word	0x22222222

0c000d8c <leds_on>:
/*--- variables globales del mÃ³dulo ---*/
static int led_state = 0;		/* estado del LED */

/*--- cÃ³digo de las funciones pÃºblicas ---*/
void leds_on()
{
 c000d8c:	e1a0c00d 	mov	ip, sp
 c000d90:	e92dd800 	push	{fp, ip, lr, pc}
 c000d94:	e24cb004 	sub	fp, ip, #4
	Led_Display(0x3);
 c000d98:	e3a00003 	mov	r0, #3
 c000d9c:	eb00005a 	bl	c000f0c <Led_Display>
}
 c000da0:	e24bd00c 	sub	sp, fp, #12
 c000da4:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000da8:	e12fff1e 	bx	lr

0c000dac <leds_off>:

void leds_off()
{
 c000dac:	e1a0c00d 	mov	ip, sp
 c000db0:	e92dd800 	push	{fp, ip, lr, pc}
 c000db4:	e24cb004 	sub	fp, ip, #4
	Led_Display(0x0);
 c000db8:	e3a00000 	mov	r0, #0
 c000dbc:	eb000052 	bl	c000f0c <Led_Display>
}
 c000dc0:	e24bd00c 	sub	sp, fp, #12
 c000dc4:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000dc8:	e12fff1e 	bx	lr

0c000dcc <led1_on>:

void led1_on()
{
 c000dcc:	e1a0c00d 	mov	ip, sp
 c000dd0:	e92dd800 	push	{fp, ip, lr, pc}
 c000dd4:	e24cb004 	sub	fp, ip, #4
	led_state = led_state | 0x1;
 c000dd8:	e59f3028 	ldr	r3, [pc, #40]	; c000e08 <led1_on+0x3c>
 c000ddc:	e5933000 	ldr	r3, [r3]
 c000de0:	e3832001 	orr	r2, r3, #1
 c000de4:	e59f301c 	ldr	r3, [pc, #28]	; c000e08 <led1_on+0x3c>
 c000de8:	e5832000 	str	r2, [r3]
	Led_Display(led_state);
 c000dec:	e59f3014 	ldr	r3, [pc, #20]	; c000e08 <led1_on+0x3c>
 c000df0:	e5933000 	ldr	r3, [r3]
 c000df4:	e1a00003 	mov	r0, r3
 c000df8:	eb000043 	bl	c000f0c <Led_Display>
}
 c000dfc:	e24bd00c 	sub	sp, fp, #12
 c000e00:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000e04:	e12fff1e 	bx	lr
 c000e08:	0c001ec8 	.word	0x0c001ec8

0c000e0c <led1_off>:

void led1_off()
{
 c000e0c:	e1a0c00d 	mov	ip, sp
 c000e10:	e92dd800 	push	{fp, ip, lr, pc}
 c000e14:	e24cb004 	sub	fp, ip, #4
	led_state = led_state & 0xfe;
 c000e18:	e59f3028 	ldr	r3, [pc, #40]	; c000e48 <led1_off+0x3c>
 c000e1c:	e5933000 	ldr	r3, [r3]
 c000e20:	e20320fe 	and	r2, r3, #254	; 0xfe
 c000e24:	e59f301c 	ldr	r3, [pc, #28]	; c000e48 <led1_off+0x3c>
 c000e28:	e5832000 	str	r2, [r3]
	Led_Display(led_state);
 c000e2c:	e59f3014 	ldr	r3, [pc, #20]	; c000e48 <led1_off+0x3c>
 c000e30:	e5933000 	ldr	r3, [r3]
 c000e34:	e1a00003 	mov	r0, r3
 c000e38:	eb000033 	bl	c000f0c <Led_Display>
}
 c000e3c:	e24bd00c 	sub	sp, fp, #12
 c000e40:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000e44:	e12fff1e 	bx	lr
 c000e48:	0c001ec8 	.word	0x0c001ec8

0c000e4c <led2_on>:

void led2_on()
{
 c000e4c:	e1a0c00d 	mov	ip, sp
 c000e50:	e92dd800 	push	{fp, ip, lr, pc}
 c000e54:	e24cb004 	sub	fp, ip, #4
	led_state = led_state | 0x2;
 c000e58:	e59f3028 	ldr	r3, [pc, #40]	; c000e88 <led2_on+0x3c>
 c000e5c:	e5933000 	ldr	r3, [r3]
 c000e60:	e3832002 	orr	r2, r3, #2
 c000e64:	e59f301c 	ldr	r3, [pc, #28]	; c000e88 <led2_on+0x3c>
 c000e68:	e5832000 	str	r2, [r3]
	Led_Display(led_state);
 c000e6c:	e59f3014 	ldr	r3, [pc, #20]	; c000e88 <led2_on+0x3c>
 c000e70:	e5933000 	ldr	r3, [r3]
 c000e74:	e1a00003 	mov	r0, r3
 c000e78:	eb000023 	bl	c000f0c <Led_Display>
}
 c000e7c:	e24bd00c 	sub	sp, fp, #12
 c000e80:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000e84:	e12fff1e 	bx	lr
 c000e88:	0c001ec8 	.word	0x0c001ec8

0c000e8c <led2_off>:

void led2_off()
{
 c000e8c:	e1a0c00d 	mov	ip, sp
 c000e90:	e92dd800 	push	{fp, ip, lr, pc}
 c000e94:	e24cb004 	sub	fp, ip, #4
	led_state = led_state & 0xfd;
 c000e98:	e59f3028 	ldr	r3, [pc, #40]	; c000ec8 <led2_off+0x3c>
 c000e9c:	e5933000 	ldr	r3, [r3]
 c000ea0:	e20320fd 	and	r2, r3, #253	; 0xfd
 c000ea4:	e59f301c 	ldr	r3, [pc, #28]	; c000ec8 <led2_off+0x3c>
 c000ea8:	e5832000 	str	r2, [r3]
	Led_Display(led_state);
 c000eac:	e59f3014 	ldr	r3, [pc, #20]	; c000ec8 <led2_off+0x3c>
 c000eb0:	e5933000 	ldr	r3, [r3]
 c000eb4:	e1a00003 	mov	r0, r3
 c000eb8:	eb000013 	bl	c000f0c <Led_Display>
}
 c000ebc:	e24bd00c 	sub	sp, fp, #12
 c000ec0:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000ec4:	e12fff1e 	bx	lr
 c000ec8:	0c001ec8 	.word	0x0c001ec8

0c000ecc <leds_switch>:

void leds_switch()
{
 c000ecc:	e1a0c00d 	mov	ip, sp
 c000ed0:	e92dd800 	push	{fp, ip, lr, pc}
 c000ed4:	e24cb004 	sub	fp, ip, #4
	led_state ^= 0x03;
 c000ed8:	e59f3028 	ldr	r3, [pc, #40]	; c000f08 <leds_switch+0x3c>
 c000edc:	e5933000 	ldr	r3, [r3]
 c000ee0:	e2232003 	eor	r2, r3, #3
 c000ee4:	e59f301c 	ldr	r3, [pc, #28]	; c000f08 <leds_switch+0x3c>
 c000ee8:	e5832000 	str	r2, [r3]
	Led_Display(led_state);
 c000eec:	e59f3014 	ldr	r3, [pc, #20]	; c000f08 <leds_switch+0x3c>
 c000ef0:	e5933000 	ldr	r3, [r3]
 c000ef4:	e1a00003 	mov	r0, r3
 c000ef8:	eb000003 	bl	c000f0c <Led_Display>

}
 c000efc:	e24bd00c 	sub	sp, fp, #12
 c000f00:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000f04:	e12fff1e 	bx	lr
 c000f08:	0c001ec8 	.word	0x0c001ec8

0c000f0c <Led_Display>:

void Led_Display(int LedStatus)
{
 c000f0c:	e1a0c00d 	mov	ip, sp
 c000f10:	e92dd800 	push	{fp, ip, lr, pc}
 c000f14:	e24cb004 	sub	fp, ip, #4
 c000f18:	e24dd008 	sub	sp, sp, #8
 c000f1c:	e50b0010 	str	r0, [fp, #-16]
	led_state = LedStatus;
 c000f20:	e59f3094 	ldr	r3, [pc, #148]	; c000fbc <Led_Display+0xb0>
 c000f24:	e51b2010 	ldr	r2, [fp, #-16]
 c000f28:	e5832000 	str	r2, [r3]

	if ((LedStatus & 0x01) == 0x01)
 c000f2c:	e51b3010 	ldr	r3, [fp, #-16]
 c000f30:	e2033001 	and	r3, r3, #1
 c000f34:	e20330ff 	and	r3, r3, #255	; 0xff
 c000f38:	e3530000 	cmp	r3, #0
 c000f3c:	0a000006 	beq	c000f5c <Led_Display+0x50>
		rPDATB = rPDATB & 0x5ff; /* poner a 0 el bit 9 del puerto B */
 c000f40:	e59f2078 	ldr	r2, [pc, #120]	; c000fc0 <Led_Display+0xb4>
 c000f44:	e59f3074 	ldr	r3, [pc, #116]	; c000fc0 <Led_Display+0xb4>
 c000f48:	e5931000 	ldr	r1, [r3]
 c000f4c:	e59f3070 	ldr	r3, [pc, #112]	; c000fc4 <Led_Display+0xb8>
 c000f50:	e0013003 	and	r3, r1, r3
 c000f54:	e5823000 	str	r3, [r2]
 c000f58:	ea000004 	b	c000f70 <Led_Display+0x64>
	else
		rPDATB = rPDATB | 0x200; /* poner a 1 el bit 9 del puerto B */
 c000f5c:	e59f305c 	ldr	r3, [pc, #92]	; c000fc0 <Led_Display+0xb4>
 c000f60:	e59f2058 	ldr	r2, [pc, #88]	; c000fc0 <Led_Display+0xb4>
 c000f64:	e5922000 	ldr	r2, [r2]
 c000f68:	e3822c02 	orr	r2, r2, #512	; 0x200
 c000f6c:	e5832000 	str	r2, [r3]

	if ((LedStatus & 0x02) == 0x02)
 c000f70:	e51b3010 	ldr	r3, [fp, #-16]
 c000f74:	e2033002 	and	r3, r3, #2
 c000f78:	e3530000 	cmp	r3, #0
 c000f7c:	0a000006 	beq	c000f9c <Led_Display+0x90>
		rPDATB = rPDATB & 0x3ff; /* poner a 0 el bit 10 del puerto B */
 c000f80:	e59f2038 	ldr	r2, [pc, #56]	; c000fc0 <Led_Display+0xb4>
 c000f84:	e59f3034 	ldr	r3, [pc, #52]	; c000fc0 <Led_Display+0xb4>
 c000f88:	e5933000 	ldr	r3, [r3]
 c000f8c:	e1a03b03 	lsl	r3, r3, #22
 c000f90:	e1a03b23 	lsr	r3, r3, #22
 c000f94:	e5823000 	str	r3, [r2]
 c000f98:	ea000004 	b	c000fb0 <Led_Display+0xa4>
	else
		rPDATB = rPDATB | 0x400; /* poner a 1 el bit 10 del puerto B */
 c000f9c:	e59f301c 	ldr	r3, [pc, #28]	; c000fc0 <Led_Display+0xb4>
 c000fa0:	e59f2018 	ldr	r2, [pc, #24]	; c000fc0 <Led_Display+0xb4>
 c000fa4:	e5922000 	ldr	r2, [r2]
 c000fa8:	e3822b01 	orr	r2, r2, #1024	; 0x400
 c000fac:	e5832000 	str	r2, [r3]
}
 c000fb0:	e24bd00c 	sub	sp, fp, #12
 c000fb4:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000fb8:	e12fff1e 	bx	lr
 c000fbc:	0c001ec8 	.word	0x0c001ec8
 c000fc0:	01d2000c 	.word	0x01d2000c
 c000fc4:	000005ff 	.word	0x000005ff

0c000fc8 <Main>:
/*--- variables globales ---*/


/*--- codigo de funciones ---*/
void Main(void)
{
 c000fc8:	e1a0c00d 	mov	ip, sp
 c000fcc:	e92dd800 	push	{fp, ip, lr, pc}
 c000fd0:	e24cb004 	sub	fp, ip, #4
	/* Inicializa controladores */
	sys_init();         // Inicializacion de la placa, interrupciones y puertos
 c000fd4:	ebfffecb 	bl	c000b08 <sys_init>
	timer_init();	    // Inicializacion del temporizador
 c000fd8:	eb000024 	bl	c001070 <timer_init>
	Eint4567_init();	// inicializamos los pulsadores. Cada vez que se pulse se verï¿½ reflejado en el 8led
 c000fdc:	ebffff31 	bl	c000ca8 <Eint4567_init>
	D8Led_init();       // inicializamos el 8led
 c000fe0:	ebfffee4 	bl	c000b78 <D8Led_init>


	/* Valor inicial de los leds */
	leds_off();
 c000fe4:	ebffff70 	bl	c000dac <leds_off>
	led1_on();
 c000fe8:	ebffff77 	bl	c000dcc <led1_on>

	// Test timer1 calibration
	timer1_test();
 c000fec:	eb0000eb 	bl	c0013a0 <timer1_test>
 c000ff0:	ea000000 	b	c000ff8 <Main+0x30>
		{
			leds_switch();
			switch_leds = 0;
			Eint4567_ISR();
		}
	}
 c000ff4:	e1a00000 	nop			; (mov r0, r0)
	timer1_test();

	while (1)
	{
		/* Cambia los leds con cada interrupcion del temporizador */
		if (switch_leds == 1)
 c000ff8:	e59f3020 	ldr	r3, [pc, #32]	; c001020 <Main+0x58>
 c000ffc:	e5933000 	ldr	r3, [r3]
 c001000:	e3530001 	cmp	r3, #1
 c001004:	1afffffa 	bne	c000ff4 <Main+0x2c>
		{
			leds_switch();
 c001008:	ebffffaf 	bl	c000ecc <leds_switch>
			switch_leds = 0;
 c00100c:	e59f300c 	ldr	r3, [pc, #12]	; c001020 <Main+0x58>
 c001010:	e3a02000 	mov	r2, #0
 c001014:	e5832000 	str	r2, [r3]
			Eint4567_ISR();
 c001018:	ebfffef4 	bl	c000bf0 <Eint4567_ISR>
		}
	}
 c00101c:	eafffff5 	b	c000ff8 <Main+0x30>
 c001020:	0c001ecc 	.word	0x0c001ecc
 c001024:	00000000 	.word	0x00000000

0c001028 <timer_ISR>:
void timer_ISR(void) __attribute__((interrupt("IRQ")));
void timer1_ISR(void) __attribute__((interrupt("IRQ")));

/*--- codigo de las funciones ---*/
void timer_ISR(void)
{
 c001028:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
 c00102c:	e1a0c00d 	mov	ip, sp
 c001030:	e92dd80c 	push	{r2, r3, fp, ip, lr, pc}
 c001034:	e24cb004 	sub	fp, ip, #4
	switch_leds = 1;
 c001038:	e59f3028 	ldr	r3, [pc, #40]	; c001068 <timer_ISR+0x40>
 c00103c:	e3a02001 	mov	r2, #1
 c001040:	e5832000 	str	r2, [r3]

	/* borrar bit en I_ISPC para desactivar la solicitud de interrupciï¿½n*/
	rI_ISPC |= BIT_TIMER0; // BIT_TIMER0 estï¿½ definido en 44b.h y pone un uno en el bit 13 que corresponde al Timer0
 c001044:	e59f3020 	ldr	r3, [pc, #32]	; c00106c <timer_ISR+0x44>
 c001048:	e59f201c 	ldr	r2, [pc, #28]	; c00106c <timer_ISR+0x44>
 c00104c:	e5922000 	ldr	r2, [r2]
 c001050:	e3822a02 	orr	r2, r2, #8192	; 0x2000
 c001054:	e5832000 	str	r2, [r3]
}
 c001058:	e24bd014 	sub	sp, fp, #20
 c00105c:	e89d680c 	ldm	sp, {r2, r3, fp, sp, lr}
 c001060:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
 c001064:	e25ef004 	subs	pc, lr, #4
 c001068:	0c001ecc 	.word	0x0c001ecc
 c00106c:	01e00024 	.word	0x01e00024

0c001070 <timer_init>:

void timer_init(void)
{
 c001070:	e1a0c00d 	mov	ip, sp
 c001074:	e92dd800 	push	{fp, ip, lr, pc}
 c001078:	e24cb004 	sub	fp, ip, #4
	/* Configuracion controlador de interrupciones */
	rINTMOD = 0x0; // Configura las lineas como de tipo IRQ
 c00107c:	e59f3084 	ldr	r3, [pc, #132]	; c001108 <timer_init+0x98>
 c001080:	e3a02000 	mov	r2, #0
 c001084:	e5832000 	str	r2, [r3]
	rINTCON = 0x1; // Habilita int. vectorizadas y la linea IRQ (FIQ no)
 c001088:	e3a0361e 	mov	r3, #31457280	; 0x1e00000
 c00108c:	e3a02001 	mov	r2, #1
 c001090:	e5832000 	str	r2, [r3]
	rINTMSK &= ~(BIT_TIMER0); // habilitamos en vector de mascaras de interrupcion el Timer0 (bits 26 y 13, BIT_GLOBAL y BIT_TIMER0 estï¿½n definidos en 44b.h)
 c001094:	e59f3070 	ldr	r3, [pc, #112]	; c00110c <timer_init+0x9c>
 c001098:	e59f206c 	ldr	r2, [pc, #108]	; c00110c <timer_init+0x9c>
 c00109c:	e5922000 	ldr	r2, [r2]
 c0010a0:	e3c22a02 	bic	r2, r2, #8192	; 0x2000
 c0010a4:	e5832000 	str	r2, [r3]

	/* Establece la rutina de servicio para TIMER0 */
	pISR_TIMER0 = (unsigned) timer_ISR;
 c0010a8:	e59f3060 	ldr	r3, [pc, #96]	; c001110 <timer_init+0xa0>
 c0010ac:	e59f2060 	ldr	r2, [pc, #96]	; c001114 <timer_init+0xa4>
 c0010b0:	e5832000 	str	r2, [r3]

	/* Configura el Timer0 */
	rTCFG0 = 255; // ajusta el preescalado
 c0010b4:	e59f305c 	ldr	r3, [pc, #92]	; c001118 <timer_init+0xa8>
 c0010b8:	e3a020ff 	mov	r2, #255	; 0xff
 c0010bc:	e5832000 	str	r2, [r3]
	rTCFG1 = 0x0; // selecciona la entrada del mux que proporciona el reloj. La 00 corresponde a un divisor de 1/2.
 c0010c0:	e59f3054 	ldr	r3, [pc, #84]	; c00111c <timer_init+0xac>
 c0010c4:	e3a02000 	mov	r2, #0
 c0010c8:	e5832000 	str	r2, [r3]
	rTCNTB0 = 65535;// valor inicial de cuenta (la cuenta es descendente)
 c0010cc:	e59f304c 	ldr	r3, [pc, #76]	; c001120 <timer_init+0xb0>
 c0010d0:	e59f204c 	ldr	r2, [pc, #76]	; c001124 <timer_init+0xb4>
 c0010d4:	e5832000 	str	r2, [r3]
	rTCMPB0 = 12800;// valor de comparaciï¿½n
 c0010d8:	e59f3048 	ldr	r3, [pc, #72]	; c001128 <timer_init+0xb8>
 c0010dc:	e3a02c32 	mov	r2, #12800	; 0x3200
 c0010e0:	e5832000 	str	r2, [r3]
	/* establecer update=manual (bit 1) + inverter=on (ï¿½? serï¿½ inverter off un cero en el bit 2 pone el inverter en off)*/
	rTCON = 0x2;
 c0010e4:	e59f3040 	ldr	r3, [pc, #64]	; c00112c <timer_init+0xbc>
 c0010e8:	e3a02002 	mov	r2, #2
 c0010ec:	e5832000 	str	r2, [r3]
	/* iniciar timer (bit 0) con auto-reload (bit 3)*/
	rTCON = 0x09;
 c0010f0:	e59f3034 	ldr	r3, [pc, #52]	; c00112c <timer_init+0xbc>
 c0010f4:	e3a02009 	mov	r2, #9
 c0010f8:	e5832000 	str	r2, [r3]
}
 c0010fc:	e24bd00c 	sub	sp, fp, #12
 c001100:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001104:	e12fff1e 	bx	lr
 c001108:	01e00008 	.word	0x01e00008
 c00110c:	01e0000c 	.word	0x01e0000c
 c001110:	0c7fff54 	.word	0x0c7fff54
 c001114:	0c001028 	.word	0x0c001028
 c001118:	01d50000 	.word	0x01d50000
 c00111c:	01d50004 	.word	0x01d50004
 c001120:	01d5000c 	.word	0x01d5000c
 c001124:	0000ffff 	.word	0x0000ffff
 c001128:	01d50010 	.word	0x01d50010
 c00112c:	01d50008 	.word	0x01d50008

0c001130 <timer1_inicializar>:

void timer1_inicializar(void)
{
 c001130:	e1a0c00d 	mov	ip, sp
 c001134:	e92dd800 	push	{fp, ip, lr, pc}
 c001138:	e24cb004 	sub	fp, ip, #4
	// No es necesario volver a configurar rINTMOD y rINTCON si ya se han configurado para timer0
	rINTMSK &= ~(BIT_TIMER1);
 c00113c:	e59f307c 	ldr	r3, [pc, #124]	; c0011c0 <timer1_inicializar+0x90>
 c001140:	e59f2078 	ldr	r2, [pc, #120]	; c0011c0 <timer1_inicializar+0x90>
 c001144:	e5922000 	ldr	r2, [r2]
 c001148:	e3c22a01 	bic	r2, r2, #4096	; 0x1000
 c00114c:	e5832000 	str	r2, [r3]

	pISR_TIMER1 = (unsigned) timer1_ISR;
 c001150:	e59f306c 	ldr	r3, [pc, #108]	; c0011c4 <timer1_inicializar+0x94>
 c001154:	e59f206c 	ldr	r2, [pc, #108]	; c0011c8 <timer1_inicializar+0x98>
 c001158:	e5832000 	str	r2, [r3]
	
	// Configuracion del Timer1
	rTCFG0 = 255;
 c00115c:	e59f3068 	ldr	r3, [pc, #104]	; c0011cc <timer1_inicializar+0x9c>
 c001160:	e3a020ff 	mov	r2, #255	; 0xff
 c001164:	e5832000 	str	r2, [r3]
	rTCFG1 = 0x0;
 c001168:	e59f3060 	ldr	r3, [pc, #96]	; c0011d0 <timer1_inicializar+0xa0>
 c00116c:	e3a02000 	mov	r2, #0
 c001170:	e5832000 	str	r2, [r3]

	rTCNTB1 = 64000;
 c001174:	e59f3058 	ldr	r3, [pc, #88]	; c0011d4 <timer1_inicializar+0xa4>
 c001178:	e3a02cfa 	mov	r2, #64000	; 0xfa00
 c00117c:	e5832000 	str	r2, [r3]
	rTCMPB1 = 0x0;
 c001180:	e59f3050 	ldr	r3, [pc, #80]	; c0011d8 <timer1_inicializar+0xa8>
 c001184:	e3a02000 	mov	r2, #0
 c001188:	e5832000 	str	r2, [r3]

	rTCON |= 0x100;	// activar manual del timer 1 (bit 9)
 c00118c:	e59f3048 	ldr	r3, [pc, #72]	; c0011dc <timer1_inicializar+0xac>
 c001190:	e59f2044 	ldr	r2, [pc, #68]	; c0011dc <timer1_inicializar+0xac>
 c001194:	e5922000 	ldr	r2, [r2]
 c001198:	e3822c01 	orr	r2, r2, #256	; 0x100
 c00119c:	e5832000 	str	r2, [r3]
	rTCON |= 0x400; // activar auto-reload del timer 1 (bit 11)
 c0011a0:	e59f3034 	ldr	r3, [pc, #52]	; c0011dc <timer1_inicializar+0xac>
 c0011a4:	e59f2030 	ldr	r2, [pc, #48]	; c0011dc <timer1_inicializar+0xac>
 c0011a8:	e5922000 	ldr	r2, [r2]
 c0011ac:	e3822b01 	orr	r2, r2, #1024	; 0x400
 c0011b0:	e5832000 	str	r2, [r3]
} 
 c0011b4:	e24bd00c 	sub	sp, fp, #12
 c0011b8:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0011bc:	e12fff1e 	bx	lr
 c0011c0:	01e0000c 	.word	0x01e0000c
 c0011c4:	0c7fff50 	.word	0x0c7fff50
 c0011c8:	0c0011e0 	.word	0x0c0011e0
 c0011cc:	01d50000 	.word	0x01d50000
 c0011d0:	01d50004 	.word	0x01d50004
 c0011d4:	01d50018 	.word	0x01d50018
 c0011d8:	01d5001c 	.word	0x01d5001c
 c0011dc:	01d50008 	.word	0x01d50008

0c0011e0 <timer1_ISR>:

void timer1_ISR(void)
{
 c0011e0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
 c0011e4:	e1a0c00d 	mov	ip, sp
 c0011e8:	e92dd80c 	push	{r2, r3, fp, ip, lr, pc}
 c0011ec:	e24cb004 	sub	fp, ip, #4
	timer1_num_int++;  // Aumentar el contador de ciclos completos
 c0011f0:	e59f3030 	ldr	r3, [pc, #48]	; c001228 <timer1_ISR+0x48>
 c0011f4:	e5933000 	ldr	r3, [r3]
 c0011f8:	e2832001 	add	r2, r3, #1
 c0011fc:	e59f3024 	ldr	r3, [pc, #36]	; c001228 <timer1_ISR+0x48>
 c001200:	e5832000 	str	r2, [r3]

	rI_ISPC |= BIT_TIMER1; // Desactivar la solicitud de interrupcion del timer1
 c001204:	e59f3020 	ldr	r3, [pc, #32]	; c00122c <timer1_ISR+0x4c>
 c001208:	e59f201c 	ldr	r2, [pc, #28]	; c00122c <timer1_ISR+0x4c>
 c00120c:	e5922000 	ldr	r2, [r2]
 c001210:	e3822a01 	orr	r2, r2, #4096	; 0x1000
 c001214:	e5832000 	str	r2, [r3]
}
 c001218:	e24bd014 	sub	sp, fp, #20
 c00121c:	e89d680c 	ldm	sp, {r2, r3, fp, sp, lr}
 c001220:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
 c001224:	e25ef004 	subs	pc, lr, #4
 c001228:	0c001ed0 	.word	0x0c001ed0
 c00122c:	01e00024 	.word	0x01e00024

0c001230 <timer1_empezar>:

void timer1_empezar()
{
 c001230:	e1a0c00d 	mov	ip, sp
 c001234:	e92dd800 	push	{fp, ip, lr, pc}
 c001238:	e24cb004 	sub	fp, ip, #4
	// Reiniciar el contador de interrupciones
	timer1_num_int = 0;
 c00123c:	e59f3058 	ldr	r3, [pc, #88]	; c00129c <timer1_empezar+0x6c>
 c001240:	e3a02000 	mov	r2, #0
 c001244:	e5832000 	str	r2, [r3]
	
	// Reiniciar el valor del contador del timer1
	rTCNTB1 = 64000;
 c001248:	e59f3050 	ldr	r3, [pc, #80]	; c0012a0 <timer1_empezar+0x70>
 c00124c:	e3a02cfa 	mov	r2, #64000	; 0xfa00
 c001250:	e5832000 	str	r2, [r3]

	// Establecer update=manual (bit 9) para reiniciar el contador
	rTCON |= 0x100;
 c001254:	e59f3048 	ldr	r3, [pc, #72]	; c0012a4 <timer1_empezar+0x74>
 c001258:	e59f2044 	ldr	r2, [pc, #68]	; c0012a4 <timer1_empezar+0x74>
 c00125c:	e5922000 	ldr	r2, [r2]
 c001260:	e3822c01 	orr	r2, r2, #256	; 0x100
 c001264:	e5832000 	str	r2, [r3]

	// Iniciar el timer1 con auto-reload (bit 11)
	rTCON |= 0x400;
 c001268:	e59f3034 	ldr	r3, [pc, #52]	; c0012a4 <timer1_empezar+0x74>
 c00126c:	e59f2030 	ldr	r2, [pc, #48]	; c0012a4 <timer1_empezar+0x74>
 c001270:	e5922000 	ldr	r2, [r2]
 c001274:	e3822b01 	orr	r2, r2, #1024	; 0x400
 c001278:	e5832000 	str	r2, [r3]

	// Desactivar el bit de update manual para permitir el funcionamiento normal
	rTCON &= ~0x100;
 c00127c:	e59f3020 	ldr	r3, [pc, #32]	; c0012a4 <timer1_empezar+0x74>
 c001280:	e59f201c 	ldr	r2, [pc, #28]	; c0012a4 <timer1_empezar+0x74>
 c001284:	e5922000 	ldr	r2, [r2]
 c001288:	e3c22c01 	bic	r2, r2, #256	; 0x100
 c00128c:	e5832000 	str	r2, [r3]
}
 c001290:	e24bd00c 	sub	sp, fp, #12
 c001294:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001298:	e12fff1e 	bx	lr
 c00129c:	0c001ed0 	.word	0x0c001ed0
 c0012a0:	01d50018 	.word	0x01d50018
 c0012a4:	01d50008 	.word	0x01d50008

0c0012a8 <timer1_leer>:

unsigned int timer1_leer()
{
 c0012a8:	e1a0c00d 	mov	ip, sp
 c0012ac:	e92dd810 	push	{r4, fp, ip, lr, pc}
 c0012b0:	e24cb004 	sub	fp, ip, #4
 c0012b4:	e24dd00c 	sub	sp, sp, #12
	// Calcular el tiempo transcurrido en el timer1
	// timer1_num_int * 64000 es el total de ticks de los ciclos completos
	// 64000 - rTCNTO1 es el valor de ticks restantes en el ciclo actual
	// (2.0 / 33.0) es el factor de conversion de ticks a microsegundos
	unsigned int total_time = ((timer1_num_int * 64000) + (64000 - rTCNTO1)) * (2.0 / 33.0);
 c0012b8:	e59f3088 	ldr	r3, [pc, #136]	; c001348 <timer1_leer+0xa0>
 c0012bc:	e5932000 	ldr	r2, [r3]
 c0012c0:	e1a03002 	mov	r3, r2
 c0012c4:	e1a03283 	lsl	r3, r3, #5
 c0012c8:	e0623003 	rsb	r3, r2, r3
 c0012cc:	e1a03103 	lsl	r3, r3, #2
 c0012d0:	e0833002 	add	r3, r3, r2
 c0012d4:	e1a03483 	lsl	r3, r3, #9
 c0012d8:	e1a02003 	mov	r2, r3
 c0012dc:	e59f3068 	ldr	r3, [pc, #104]	; c00134c <timer1_leer+0xa4>
 c0012e0:	e5933000 	ldr	r3, [r3]
 c0012e4:	e0633002 	rsb	r3, r3, r2
 c0012e8:	e2833cfa 	add	r3, r3, #64000	; 0xfa00
 c0012ec:	e1a00003 	mov	r0, r3
 c0012f0:	eb000160 	bl	c001878 <__aeabi_ui2d>
 c0012f4:	e1a03000 	mov	r3, r0
 c0012f8:	e1a04001 	mov	r4, r1
 c0012fc:	e1a00003 	mov	r0, r3
 c001300:	e1a01004 	mov	r1, r4
 c001304:	e28f3034 	add	r3, pc, #52	; 0x34
 c001308:	e893000c 	ldm	r3, {r2, r3}
 c00130c:	eb000199 	bl	c001978 <__aeabi_dmul>
 c001310:	e1a03000 	mov	r3, r0
 c001314:	e1a04001 	mov	r4, r1
 c001318:	e1a00003 	mov	r0, r3
 c00131c:	e1a01004 	mov	r1, r4
 c001320:	eb0002bb 	bl	c001e14 <__aeabi_d2uiz>
 c001324:	e1a03000 	mov	r3, r0
 c001328:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8

	return total_time;
 c00132c:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
}
 c001330:	e1a00003 	mov	r0, r3
 c001334:	e24bd010 	sub	sp, fp, #16
 c001338:	e89d6810 	ldm	sp, {r4, fp, sp, lr}
 c00133c:	e12fff1e 	bx	lr
 c001340:	f07c1f08 	.word	0xf07c1f08
 c001344:	3faf07c1 	.word	0x3faf07c1
 c001348:	0c001ed0 	.word	0x0c001ed0
 c00134c:	01d50020 	.word	0x01d50020

0c001350 <timer1_parar>:

unsigned int timer1_parar(){
 c001350:	e1a0c00d 	mov	ip, sp
 c001354:	e92dd800 	push	{fp, ip, lr, pc}
 c001358:	e24cb004 	sub	fp, ip, #4
	// Parar el timer1
	rTCON &= ~0x100; // Desactivar manual update del timer 1 (bit 9)
 c00135c:	e59f3038 	ldr	r3, [pc, #56]	; c00139c <timer1_parar+0x4c>
 c001360:	e59f2034 	ldr	r2, [pc, #52]	; c00139c <timer1_parar+0x4c>
 c001364:	e5922000 	ldr	r2, [r2]
 c001368:	e3c22c01 	bic	r2, r2, #256	; 0x100
 c00136c:	e5832000 	str	r2, [r3]
	rTCON &= ~0x400; // Desactivar auto-reload del timer 1 (bit 11)
 c001370:	e59f3024 	ldr	r3, [pc, #36]	; c00139c <timer1_parar+0x4c>
 c001374:	e59f2020 	ldr	r2, [pc, #32]	; c00139c <timer1_parar+0x4c>
 c001378:	e5922000 	ldr	r2, [r2]
 c00137c:	e3c22b01 	bic	r2, r2, #1024	; 0x400
 c001380:	e5832000 	str	r2, [r3]

	return timer1_leer();
 c001384:	ebffffc7 	bl	c0012a8 <timer1_leer>
 c001388:	e1a03000 	mov	r3, r0
}
 c00138c:	e1a00003 	mov	r0, r3
 c001390:	e24bd00c 	sub	sp, fp, #12
 c001394:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001398:	e12fff1e 	bx	lr
 c00139c:	01d50008 	.word	0x01d50008

0c0013a0 <timer1_test>:

void timer1_test()
{
 c0013a0:	e1a0c00d 	mov	ip, sp
 c0013a4:	e92dd800 	push	{fp, ip, lr, pc}
 c0013a8:	e24cb004 	sub	fp, ip, #4
 c0013ac:	e24dd008 	sub	sp, sp, #8
	unsigned int time_measured;

	// Test 1ms delay
	Delay(1);
 c0013b0:	e3a00001 	mov	r0, #1
 c0013b4:	ebfffcd4 	bl	c00070c <Delay>
	timer1_empezar();
 c0013b8:	ebffff9c 	bl	c001230 <timer1_empezar>
	Delay(1);
 c0013bc:	e3a00001 	mov	r0, #1
 c0013c0:	ebfffcd1 	bl	c00070c <Delay>
	time_measured = timer1_parar();
 c0013c4:	ebffffe1 	bl	c001350 <timer1_parar>
 c0013c8:	e50b0010 	str	r0, [fp, #-16]
	
	// Test 10ms delay
	Delay(10);
 c0013cc:	e3a0000a 	mov	r0, #10
 c0013d0:	ebfffccd 	bl	c00070c <Delay>
	timer1_empezar();
 c0013d4:	ebffff95 	bl	c001230 <timer1_empezar>
	Delay(10);
 c0013d8:	e3a0000a 	mov	r0, #10
 c0013dc:	ebfffcca 	bl	c00070c <Delay>
	time_measured = timer1_parar();
 c0013e0:	ebffffda 	bl	c001350 <timer1_parar>
 c0013e4:	e50b0010 	str	r0, [fp, #-16]
	
	// Test 1s delay
	Delay(1000);
 c0013e8:	e3a00ffa 	mov	r0, #1000	; 0x3e8
 c0013ec:	ebfffcc6 	bl	c00070c <Delay>
	timer1_empezar();
 c0013f0:	ebffff8e 	bl	c001230 <timer1_empezar>
	Delay(1000);
 c0013f4:	e3a00ffa 	mov	r0, #1000	; 0x3e8
 c0013f8:	ebfffcc3 	bl	c00070c <Delay>
	time_measured = timer1_parar();
 c0013fc:	ebffffd3 	bl	c001350 <timer1_parar>
 c001400:	e50b0010 	str	r0, [fp, #-16]
}
 c001404:	e24bd00c 	sub	sp, fp, #12
 c001408:	e89d6800 	ldm	sp, {fp, sp, lr}
 c00140c:	e12fff1e 	bx	lr

0c001410 <__aeabi_idiv>:
 c001410:	e3510000 	cmp	r1, #0
 c001414:	0a000043 	beq	c001528 <.divsi3_skip_div0_test+0x110>

0c001418 <.divsi3_skip_div0_test>:
 c001418:	e020c001 	eor	ip, r0, r1
 c00141c:	42611000 	rsbmi	r1, r1, #0
 c001420:	e2512001 	subs	r2, r1, #1
 c001424:	0a000027 	beq	c0014c8 <.divsi3_skip_div0_test+0xb0>
 c001428:	e1b03000 	movs	r3, r0
 c00142c:	42603000 	rsbmi	r3, r0, #0
 c001430:	e1530001 	cmp	r3, r1
 c001434:	9a000026 	bls	c0014d4 <.divsi3_skip_div0_test+0xbc>
 c001438:	e1110002 	tst	r1, r2
 c00143c:	0a000028 	beq	c0014e4 <.divsi3_skip_div0_test+0xcc>
 c001440:	e311020e 	tst	r1, #-536870912	; 0xe0000000
 c001444:	01a01181 	lsleq	r1, r1, #3
 c001448:	03a02008 	moveq	r2, #8
 c00144c:	13a02001 	movne	r2, #1
 c001450:	e3510201 	cmp	r1, #268435456	; 0x10000000
 c001454:	31510003 	cmpcc	r1, r3
 c001458:	31a01201 	lslcc	r1, r1, #4
 c00145c:	31a02202 	lslcc	r2, r2, #4
 c001460:	3afffffa 	bcc	c001450 <.divsi3_skip_div0_test+0x38>
 c001464:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
 c001468:	31510003 	cmpcc	r1, r3
 c00146c:	31a01081 	lslcc	r1, r1, #1
 c001470:	31a02082 	lslcc	r2, r2, #1
 c001474:	3afffffa 	bcc	c001464 <.divsi3_skip_div0_test+0x4c>
 c001478:	e3a00000 	mov	r0, #0
 c00147c:	e1530001 	cmp	r3, r1
 c001480:	20433001 	subcs	r3, r3, r1
 c001484:	21800002 	orrcs	r0, r0, r2
 c001488:	e15300a1 	cmp	r3, r1, lsr #1
 c00148c:	204330a1 	subcs	r3, r3, r1, lsr #1
 c001490:	218000a2 	orrcs	r0, r0, r2, lsr #1
 c001494:	e1530121 	cmp	r3, r1, lsr #2
 c001498:	20433121 	subcs	r3, r3, r1, lsr #2
 c00149c:	21800122 	orrcs	r0, r0, r2, lsr #2
 c0014a0:	e15301a1 	cmp	r3, r1, lsr #3
 c0014a4:	204331a1 	subcs	r3, r3, r1, lsr #3
 c0014a8:	218001a2 	orrcs	r0, r0, r2, lsr #3
 c0014ac:	e3530000 	cmp	r3, #0
 c0014b0:	11b02222 	lsrsne	r2, r2, #4
 c0014b4:	11a01221 	lsrne	r1, r1, #4
 c0014b8:	1affffef 	bne	c00147c <.divsi3_skip_div0_test+0x64>
 c0014bc:	e35c0000 	cmp	ip, #0
 c0014c0:	42600000 	rsbmi	r0, r0, #0
 c0014c4:	e12fff1e 	bx	lr
 c0014c8:	e13c0000 	teq	ip, r0
 c0014cc:	42600000 	rsbmi	r0, r0, #0
 c0014d0:	e12fff1e 	bx	lr
 c0014d4:	33a00000 	movcc	r0, #0
 c0014d8:	01a00fcc 	asreq	r0, ip, #31
 c0014dc:	03800001 	orreq	r0, r0, #1
 c0014e0:	e12fff1e 	bx	lr
 c0014e4:	e3510801 	cmp	r1, #65536	; 0x10000
 c0014e8:	21a01821 	lsrcs	r1, r1, #16
 c0014ec:	23a02010 	movcs	r2, #16
 c0014f0:	33a02000 	movcc	r2, #0
 c0014f4:	e3510c01 	cmp	r1, #256	; 0x100
 c0014f8:	21a01421 	lsrcs	r1, r1, #8
 c0014fc:	22822008 	addcs	r2, r2, #8
 c001500:	e3510010 	cmp	r1, #16
 c001504:	21a01221 	lsrcs	r1, r1, #4
 c001508:	22822004 	addcs	r2, r2, #4
 c00150c:	e3510004 	cmp	r1, #4
 c001510:	82822003 	addhi	r2, r2, #3
 c001514:	908220a1 	addls	r2, r2, r1, lsr #1
 c001518:	e35c0000 	cmp	ip, #0
 c00151c:	e1a00233 	lsr	r0, r3, r2
 c001520:	42600000 	rsbmi	r0, r0, #0
 c001524:	e12fff1e 	bx	lr
 c001528:	e3500000 	cmp	r0, #0
 c00152c:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
 c001530:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
 c001534:	ea000007 	b	c001558 <__aeabi_idiv0>

0c001538 <__aeabi_idivmod>:
 c001538:	e3510000 	cmp	r1, #0
 c00153c:	0afffff9 	beq	c001528 <.divsi3_skip_div0_test+0x110>
 c001540:	e92d4003 	push	{r0, r1, lr}
 c001544:	ebffffb3 	bl	c001418 <.divsi3_skip_div0_test>
 c001548:	e8bd4006 	pop	{r1, r2, lr}
 c00154c:	e0030092 	mul	r3, r2, r0
 c001550:	e0411003 	sub	r1, r1, r3
 c001554:	e12fff1e 	bx	lr

0c001558 <__aeabi_idiv0>:
 c001558:	e12fff1e 	bx	lr

0c00155c <__aeabi_drsub>:
 c00155c:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
 c001560:	ea000000 	b	c001568 <__adddf3>

0c001564 <__aeabi_dsub>:
 c001564:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

0c001568 <__adddf3>:
 c001568:	e92d4030 	push	{r4, r5, lr}
 c00156c:	e1a04081 	lsl	r4, r1, #1
 c001570:	e1a05083 	lsl	r5, r3, #1
 c001574:	e1340005 	teq	r4, r5
 c001578:	01300002 	teqeq	r0, r2
 c00157c:	1194c000 	orrsne	ip, r4, r0
 c001580:	1195c002 	orrsne	ip, r5, r2
 c001584:	11f0cac4 	mvnsne	ip, r4, asr #21
 c001588:	11f0cac5 	mvnsne	ip, r5, asr #21
 c00158c:	0a00008c 	beq	c0017c4 <__adddf3+0x25c>
 c001590:	e1a04aa4 	lsr	r4, r4, #21
 c001594:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
 c001598:	b2655000 	rsblt	r5, r5, #0
 c00159c:	da000006 	ble	c0015bc <__adddf3+0x54>
 c0015a0:	e0844005 	add	r4, r4, r5
 c0015a4:	e0202002 	eor	r2, r0, r2
 c0015a8:	e0213003 	eor	r3, r1, r3
 c0015ac:	e0220000 	eor	r0, r2, r0
 c0015b0:	e0231001 	eor	r1, r3, r1
 c0015b4:	e0202002 	eor	r2, r0, r2
 c0015b8:	e0213003 	eor	r3, r1, r3
 c0015bc:	e3550036 	cmp	r5, #54	; 0x36
 c0015c0:	88bd4030 	pophi	{r4, r5, lr}
 c0015c4:	812fff1e 	bxhi	lr
 c0015c8:	e3110102 	tst	r1, #-2147483648	; 0x80000000
 c0015cc:	e1a01601 	lsl	r1, r1, #12
 c0015d0:	e3a0c601 	mov	ip, #1048576	; 0x100000
 c0015d4:	e18c1621 	orr	r1, ip, r1, lsr #12
 c0015d8:	0a000001 	beq	c0015e4 <__adddf3+0x7c>
 c0015dc:	e2700000 	rsbs	r0, r0, #0
 c0015e0:	e2e11000 	rsc	r1, r1, #0
 c0015e4:	e3130102 	tst	r3, #-2147483648	; 0x80000000
 c0015e8:	e1a03603 	lsl	r3, r3, #12
 c0015ec:	e18c3623 	orr	r3, ip, r3, lsr #12
 c0015f0:	0a000001 	beq	c0015fc <__adddf3+0x94>
 c0015f4:	e2722000 	rsbs	r2, r2, #0
 c0015f8:	e2e33000 	rsc	r3, r3, #0
 c0015fc:	e1340005 	teq	r4, r5
 c001600:	0a000069 	beq	c0017ac <__adddf3+0x244>
 c001604:	e2444001 	sub	r4, r4, #1
 c001608:	e275e020 	rsbs	lr, r5, #32
 c00160c:	ba000005 	blt	c001628 <__adddf3+0xc0>
 c001610:	e1a0ce12 	lsl	ip, r2, lr
 c001614:	e0900532 	adds	r0, r0, r2, lsr r5
 c001618:	e2a11000 	adc	r1, r1, #0
 c00161c:	e0900e13 	adds	r0, r0, r3, lsl lr
 c001620:	e0b11553 	adcs	r1, r1, r3, asr r5
 c001624:	ea000006 	b	c001644 <__adddf3+0xdc>
 c001628:	e2455020 	sub	r5, r5, #32
 c00162c:	e28ee020 	add	lr, lr, #32
 c001630:	e3520001 	cmp	r2, #1
 c001634:	e1a0ce13 	lsl	ip, r3, lr
 c001638:	238cc002 	orrcs	ip, ip, #2
 c00163c:	e0900553 	adds	r0, r0, r3, asr r5
 c001640:	e0b11fc3 	adcs	r1, r1, r3, asr #31
 c001644:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
 c001648:	5a000002 	bpl	c001658 <__adddf3+0xf0>
 c00164c:	e27cc000 	rsbs	ip, ip, #0
 c001650:	e2f00000 	rscs	r0, r0, #0
 c001654:	e2e11000 	rsc	r1, r1, #0
 c001658:	e3510601 	cmp	r1, #1048576	; 0x100000
 c00165c:	3a00000f 	bcc	c0016a0 <__adddf3+0x138>
 c001660:	e3510602 	cmp	r1, #2097152	; 0x200000
 c001664:	3a000006 	bcc	c001684 <__adddf3+0x11c>
 c001668:	e1b010a1 	lsrs	r1, r1, #1
 c00166c:	e1b00060 	rrxs	r0, r0
 c001670:	e1a0c06c 	rrx	ip, ip
 c001674:	e2844001 	add	r4, r4, #1
 c001678:	e1a02a84 	lsl	r2, r4, #21
 c00167c:	e3720501 	cmn	r2, #4194304	; 0x400000
 c001680:	2a00006b 	bcs	c001834 <__adddf3+0x2cc>
 c001684:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
 c001688:	01b0c0a0 	lsrseq	ip, r0, #1
 c00168c:	e2b00000 	adcs	r0, r0, #0
 c001690:	e0a11a04 	adc	r1, r1, r4, lsl #20
 c001694:	e1811005 	orr	r1, r1, r5
 c001698:	e8bd4030 	pop	{r4, r5, lr}
 c00169c:	e12fff1e 	bx	lr
 c0016a0:	e1b0c08c 	lsls	ip, ip, #1
 c0016a4:	e0b00000 	adcs	r0, r0, r0
 c0016a8:	e0a11001 	adc	r1, r1, r1
 c0016ac:	e3110601 	tst	r1, #1048576	; 0x100000
 c0016b0:	e2444001 	sub	r4, r4, #1
 c0016b4:	1afffff2 	bne	c001684 <__adddf3+0x11c>
 c0016b8:	e3310000 	teq	r1, #0
 c0016bc:	13a03014 	movne	r3, #20
 c0016c0:	03a03034 	moveq	r3, #52	; 0x34
 c0016c4:	01a01000 	moveq	r1, r0
 c0016c8:	03a00000 	moveq	r0, #0
 c0016cc:	e1a02001 	mov	r2, r1
 c0016d0:	e3520801 	cmp	r2, #65536	; 0x10000
 c0016d4:	21a02822 	lsrcs	r2, r2, #16
 c0016d8:	22433010 	subcs	r3, r3, #16
 c0016dc:	e3520c01 	cmp	r2, #256	; 0x100
 c0016e0:	21a02422 	lsrcs	r2, r2, #8
 c0016e4:	22433008 	subcs	r3, r3, #8
 c0016e8:	e3520010 	cmp	r2, #16
 c0016ec:	21a02222 	lsrcs	r2, r2, #4
 c0016f0:	22433004 	subcs	r3, r3, #4
 c0016f4:	e3520004 	cmp	r2, #4
 c0016f8:	22433002 	subcs	r3, r3, #2
 c0016fc:	304330a2 	subcc	r3, r3, r2, lsr #1
 c001700:	e04331a2 	sub	r3, r3, r2, lsr #3
 c001704:	e2532020 	subs	r2, r3, #32
 c001708:	aa000007 	bge	c00172c <__adddf3+0x1c4>
 c00170c:	e292200c 	adds	r2, r2, #12
 c001710:	da000004 	ble	c001728 <__adddf3+0x1c0>
 c001714:	e282c014 	add	ip, r2, #20
 c001718:	e262200c 	rsb	r2, r2, #12
 c00171c:	e1a00c11 	lsl	r0, r1, ip
 c001720:	e1a01231 	lsr	r1, r1, r2
 c001724:	ea000004 	b	c00173c <__adddf3+0x1d4>
 c001728:	e2822014 	add	r2, r2, #20
 c00172c:	d262c020 	rsble	ip, r2, #32
 c001730:	e1a01211 	lsl	r1, r1, r2
 c001734:	d1811c30 	orrle	r1, r1, r0, lsr ip
 c001738:	d1a00210 	lslle	r0, r0, r2
 c00173c:	e0544003 	subs	r4, r4, r3
 c001740:	a0811a04 	addge	r1, r1, r4, lsl #20
 c001744:	a1811005 	orrge	r1, r1, r5
 c001748:	a8bd4030 	popge	{r4, r5, lr}
 c00174c:	a12fff1e 	bxge	lr
 c001750:	e1e04004 	mvn	r4, r4
 c001754:	e254401f 	subs	r4, r4, #31
 c001758:	aa00000f 	bge	c00179c <__adddf3+0x234>
 c00175c:	e294400c 	adds	r4, r4, #12
 c001760:	ca000006 	bgt	c001780 <__adddf3+0x218>
 c001764:	e2844014 	add	r4, r4, #20
 c001768:	e2642020 	rsb	r2, r4, #32
 c00176c:	e1a00430 	lsr	r0, r0, r4
 c001770:	e1800211 	orr	r0, r0, r1, lsl r2
 c001774:	e1851431 	orr	r1, r5, r1, lsr r4
 c001778:	e8bd4030 	pop	{r4, r5, lr}
 c00177c:	e12fff1e 	bx	lr
 c001780:	e264400c 	rsb	r4, r4, #12
 c001784:	e2642020 	rsb	r2, r4, #32
 c001788:	e1a00230 	lsr	r0, r0, r2
 c00178c:	e1800411 	orr	r0, r0, r1, lsl r4
 c001790:	e1a01005 	mov	r1, r5
 c001794:	e8bd4030 	pop	{r4, r5, lr}
 c001798:	e12fff1e 	bx	lr
 c00179c:	e1a00431 	lsr	r0, r1, r4
 c0017a0:	e1a01005 	mov	r1, r5
 c0017a4:	e8bd4030 	pop	{r4, r5, lr}
 c0017a8:	e12fff1e 	bx	lr
 c0017ac:	e3340000 	teq	r4, #0
 c0017b0:	e2233601 	eor	r3, r3, #1048576	; 0x100000
 c0017b4:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
 c0017b8:	02844001 	addeq	r4, r4, #1
 c0017bc:	12455001 	subne	r5, r5, #1
 c0017c0:	eaffff8f 	b	c001604 <__adddf3+0x9c>
 c0017c4:	e1f0cac4 	mvns	ip, r4, asr #21
 c0017c8:	11f0cac5 	mvnsne	ip, r5, asr #21
 c0017cc:	0a00001d 	beq	c001848 <__adddf3+0x2e0>
 c0017d0:	e1340005 	teq	r4, r5
 c0017d4:	01300002 	teqeq	r0, r2
 c0017d8:	0a000004 	beq	c0017f0 <__adddf3+0x288>
 c0017dc:	e194c000 	orrs	ip, r4, r0
 c0017e0:	01a01003 	moveq	r1, r3
 c0017e4:	01a00002 	moveq	r0, r2
 c0017e8:	e8bd4030 	pop	{r4, r5, lr}
 c0017ec:	e12fff1e 	bx	lr
 c0017f0:	e1310003 	teq	r1, r3
 c0017f4:	13a01000 	movne	r1, #0
 c0017f8:	13a00000 	movne	r0, #0
 c0017fc:	18bd4030 	popne	{r4, r5, lr}
 c001800:	112fff1e 	bxne	lr
 c001804:	e1b0caa4 	lsrs	ip, r4, #21
 c001808:	1a000004 	bne	c001820 <__adddf3+0x2b8>
 c00180c:	e1b00080 	lsls	r0, r0, #1
 c001810:	e0b11001 	adcs	r1, r1, r1
 c001814:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
 c001818:	e8bd4030 	pop	{r4, r5, lr}
 c00181c:	e12fff1e 	bx	lr
 c001820:	e2944501 	adds	r4, r4, #4194304	; 0x400000
 c001824:	32811601 	addcc	r1, r1, #1048576	; 0x100000
 c001828:	38bd4030 	popcc	{r4, r5, lr}
 c00182c:	312fff1e 	bxcc	lr
 c001830:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
 c001834:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
 c001838:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
 c00183c:	e3a00000 	mov	r0, #0
 c001840:	e8bd4030 	pop	{r4, r5, lr}
 c001844:	e12fff1e 	bx	lr
 c001848:	e1f0cac4 	mvns	ip, r4, asr #21
 c00184c:	11a01003 	movne	r1, r3
 c001850:	11a00002 	movne	r0, r2
 c001854:	01f0cac5 	mvnseq	ip, r5, asr #21
 c001858:	11a03001 	movne	r3, r1
 c00185c:	11a02000 	movne	r2, r0
 c001860:	e1904601 	orrs	r4, r0, r1, lsl #12
 c001864:	01925603 	orrseq	r5, r2, r3, lsl #12
 c001868:	01310003 	teqeq	r1, r3
 c00186c:	13811702 	orrne	r1, r1, #524288	; 0x80000
 c001870:	e8bd4030 	pop	{r4, r5, lr}
 c001874:	e12fff1e 	bx	lr

0c001878 <__aeabi_ui2d>:
 c001878:	e3300000 	teq	r0, #0
 c00187c:	03a01000 	moveq	r1, #0
 c001880:	012fff1e 	bxeq	lr
 c001884:	e92d4030 	push	{r4, r5, lr}
 c001888:	e3a04b01 	mov	r4, #1024	; 0x400
 c00188c:	e2844032 	add	r4, r4, #50	; 0x32
 c001890:	e3a05000 	mov	r5, #0
 c001894:	e3a01000 	mov	r1, #0
 c001898:	eaffff86 	b	c0016b8 <__adddf3+0x150>

0c00189c <__aeabi_i2d>:
 c00189c:	e3300000 	teq	r0, #0
 c0018a0:	03a01000 	moveq	r1, #0
 c0018a4:	012fff1e 	bxeq	lr
 c0018a8:	e92d4030 	push	{r4, r5, lr}
 c0018ac:	e3a04b01 	mov	r4, #1024	; 0x400
 c0018b0:	e2844032 	add	r4, r4, #50	; 0x32
 c0018b4:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
 c0018b8:	42600000 	rsbmi	r0, r0, #0
 c0018bc:	e3a01000 	mov	r1, #0
 c0018c0:	eaffff7c 	b	c0016b8 <__adddf3+0x150>

0c0018c4 <__aeabi_f2d>:
 c0018c4:	e1b02080 	lsls	r2, r0, #1
 c0018c8:	e1a011c2 	asr	r1, r2, #3
 c0018cc:	e1a01061 	rrx	r1, r1
 c0018d0:	e1a00e02 	lsl	r0, r2, #28
 c0018d4:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
 c0018d8:	133304ff 	teqne	r3, #-16777216	; 0xff000000
 c0018dc:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
 c0018e0:	112fff1e 	bxne	lr
 c0018e4:	e3320000 	teq	r2, #0
 c0018e8:	133304ff 	teqne	r3, #-16777216	; 0xff000000
 c0018ec:	012fff1e 	bxeq	lr
 c0018f0:	e92d4030 	push	{r4, r5, lr}
 c0018f4:	e3a04d0e 	mov	r4, #896	; 0x380
 c0018f8:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
 c0018fc:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
 c001900:	eaffff6c 	b	c0016b8 <__adddf3+0x150>

0c001904 <__aeabi_ul2d>:
 c001904:	e1902001 	orrs	r2, r0, r1
 c001908:	012fff1e 	bxeq	lr
 c00190c:	e92d4030 	push	{r4, r5, lr}
 c001910:	e3a05000 	mov	r5, #0
 c001914:	ea000006 	b	c001934 <__aeabi_l2d+0x1c>

0c001918 <__aeabi_l2d>:
 c001918:	e1902001 	orrs	r2, r0, r1
 c00191c:	012fff1e 	bxeq	lr
 c001920:	e92d4030 	push	{r4, r5, lr}
 c001924:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
 c001928:	5a000001 	bpl	c001934 <__aeabi_l2d+0x1c>
 c00192c:	e2700000 	rsbs	r0, r0, #0
 c001930:	e2e11000 	rsc	r1, r1, #0
 c001934:	e3a04b01 	mov	r4, #1024	; 0x400
 c001938:	e2844032 	add	r4, r4, #50	; 0x32
 c00193c:	e1b0cb21 	lsrs	ip, r1, #22
 c001940:	0affff44 	beq	c001658 <__adddf3+0xf0>
 c001944:	e3a02003 	mov	r2, #3
 c001948:	e1b0c1ac 	lsrs	ip, ip, #3
 c00194c:	12822003 	addne	r2, r2, #3
 c001950:	e1b0c1ac 	lsrs	ip, ip, #3
 c001954:	12822003 	addne	r2, r2, #3
 c001958:	e08221ac 	add	r2, r2, ip, lsr #3
 c00195c:	e2623020 	rsb	r3, r2, #32
 c001960:	e1a0c310 	lsl	ip, r0, r3
 c001964:	e1a00230 	lsr	r0, r0, r2
 c001968:	e1800311 	orr	r0, r0, r1, lsl r3
 c00196c:	e1a01231 	lsr	r1, r1, r2
 c001970:	e0844002 	add	r4, r4, r2
 c001974:	eaffff37 	b	c001658 <__adddf3+0xf0>

0c001978 <__aeabi_dmul>:
 c001978:	e92d4070 	push	{r4, r5, r6, lr}
 c00197c:	e3a0c0ff 	mov	ip, #255	; 0xff
 c001980:	e38ccc07 	orr	ip, ip, #1792	; 0x700
 c001984:	e01c4a21 	ands	r4, ip, r1, lsr #20
 c001988:	101c5a23 	andsne	r5, ip, r3, lsr #20
 c00198c:	1134000c 	teqne	r4, ip
 c001990:	1135000c 	teqne	r5, ip
 c001994:	0b000075 	bleq	c001b70 <__aeabi_dmul+0x1f8>
 c001998:	e0844005 	add	r4, r4, r5
 c00199c:	e0216003 	eor	r6, r1, r3
 c0019a0:	e1c11a8c 	bic	r1, r1, ip, lsl #21
 c0019a4:	e1c33a8c 	bic	r3, r3, ip, lsl #21
 c0019a8:	e1905601 	orrs	r5, r0, r1, lsl #12
 c0019ac:	11925603 	orrsne	r5, r2, r3, lsl #12
 c0019b0:	e3811601 	orr	r1, r1, #1048576	; 0x100000
 c0019b4:	e3833601 	orr	r3, r3, #1048576	; 0x100000
 c0019b8:	0a00001d 	beq	c001a34 <__aeabi_dmul+0xbc>
 c0019bc:	e08ec290 	umull	ip, lr, r0, r2
 c0019c0:	e3a05000 	mov	r5, #0
 c0019c4:	e0a5e291 	umlal	lr, r5, r1, r2
 c0019c8:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
 c0019cc:	e0a5e390 	umlal	lr, r5, r0, r3
 c0019d0:	e3a06000 	mov	r6, #0
 c0019d4:	e0a65391 	umlal	r5, r6, r1, r3
 c0019d8:	e33c0000 	teq	ip, #0
 c0019dc:	138ee001 	orrne	lr, lr, #1
 c0019e0:	e24440ff 	sub	r4, r4, #255	; 0xff
 c0019e4:	e3560c02 	cmp	r6, #512	; 0x200
 c0019e8:	e2c44c03 	sbc	r4, r4, #768	; 0x300
 c0019ec:	2a000002 	bcs	c0019fc <__aeabi_dmul+0x84>
 c0019f0:	e1b0e08e 	lsls	lr, lr, #1
 c0019f4:	e0b55005 	adcs	r5, r5, r5
 c0019f8:	e0a66006 	adc	r6, r6, r6
 c0019fc:	e1821586 	orr	r1, r2, r6, lsl #11
 c001a00:	e1811aa5 	orr	r1, r1, r5, lsr #21
 c001a04:	e1a00585 	lsl	r0, r5, #11
 c001a08:	e1800aae 	orr	r0, r0, lr, lsr #21
 c001a0c:	e1a0e58e 	lsl	lr, lr, #11
 c001a10:	e254c0fd 	subs	ip, r4, #253	; 0xfd
 c001a14:	835c0c07 	cmphi	ip, #1792	; 0x700
 c001a18:	8a000011 	bhi	c001a64 <__aeabi_dmul+0xec>
 c001a1c:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
 c001a20:	01b0e0a0 	lsrseq	lr, r0, #1
 c001a24:	e2b00000 	adcs	r0, r0, #0
 c001a28:	e0a11a04 	adc	r1, r1, r4, lsl #20
 c001a2c:	e8bd4070 	pop	{r4, r5, r6, lr}
 c001a30:	e12fff1e 	bx	lr
 c001a34:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
 c001a38:	e1861001 	orr	r1, r6, r1
 c001a3c:	e1800002 	orr	r0, r0, r2
 c001a40:	e0211003 	eor	r1, r1, r3
 c001a44:	e05440ac 	subs	r4, r4, ip, lsr #1
 c001a48:	c074500c 	rsbsgt	r5, r4, ip
 c001a4c:	c1811a04 	orrgt	r1, r1, r4, lsl #20
 c001a50:	c8bd4070 	popgt	{r4, r5, r6, lr}
 c001a54:	c12fff1e 	bxgt	lr
 c001a58:	e3811601 	orr	r1, r1, #1048576	; 0x100000
 c001a5c:	e3a0e000 	mov	lr, #0
 c001a60:	e2544001 	subs	r4, r4, #1
 c001a64:	ca00005d 	bgt	c001be0 <__aeabi_dmul+0x268>
 c001a68:	e3740036 	cmn	r4, #54	; 0x36
 c001a6c:	d3a00000 	movle	r0, #0
 c001a70:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
 c001a74:	d8bd4070 	pople	{r4, r5, r6, lr}
 c001a78:	d12fff1e 	bxle	lr
 c001a7c:	e2644000 	rsb	r4, r4, #0
 c001a80:	e2544020 	subs	r4, r4, #32
 c001a84:	aa00001a 	bge	c001af4 <__aeabi_dmul+0x17c>
 c001a88:	e294400c 	adds	r4, r4, #12
 c001a8c:	ca00000c 	bgt	c001ac4 <__aeabi_dmul+0x14c>
 c001a90:	e2844014 	add	r4, r4, #20
 c001a94:	e2645020 	rsb	r5, r4, #32
 c001a98:	e1a03510 	lsl	r3, r0, r5
 c001a9c:	e1a00430 	lsr	r0, r0, r4
 c001aa0:	e1800511 	orr	r0, r0, r1, lsl r5
 c001aa4:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
 c001aa8:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
 c001aac:	e0900fa3 	adds	r0, r0, r3, lsr #31
 c001ab0:	e0a21431 	adc	r1, r2, r1, lsr r4
 c001ab4:	e19ee083 	orrs	lr, lr, r3, lsl #1
 c001ab8:	01c00fa3 	biceq	r0, r0, r3, lsr #31
 c001abc:	e8bd4070 	pop	{r4, r5, r6, lr}
 c001ac0:	e12fff1e 	bx	lr
 c001ac4:	e264400c 	rsb	r4, r4, #12
 c001ac8:	e2645020 	rsb	r5, r4, #32
 c001acc:	e1a03410 	lsl	r3, r0, r4
 c001ad0:	e1a00530 	lsr	r0, r0, r5
 c001ad4:	e1800411 	orr	r0, r0, r1, lsl r4
 c001ad8:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
 c001adc:	e0900fa3 	adds	r0, r0, r3, lsr #31
 c001ae0:	e2a11000 	adc	r1, r1, #0
 c001ae4:	e19ee083 	orrs	lr, lr, r3, lsl #1
 c001ae8:	01c00fa3 	biceq	r0, r0, r3, lsr #31
 c001aec:	e8bd4070 	pop	{r4, r5, r6, lr}
 c001af0:	e12fff1e 	bx	lr
 c001af4:	e2645020 	rsb	r5, r4, #32
 c001af8:	e18ee510 	orr	lr, lr, r0, lsl r5
 c001afc:	e1a03430 	lsr	r3, r0, r4
 c001b00:	e1833511 	orr	r3, r3, r1, lsl r5
 c001b04:	e1a00431 	lsr	r0, r1, r4
 c001b08:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
 c001b0c:	e1c00431 	bic	r0, r0, r1, lsr r4
 c001b10:	e0800fa3 	add	r0, r0, r3, lsr #31
 c001b14:	e19ee083 	orrs	lr, lr, r3, lsl #1
 c001b18:	01c00fa3 	biceq	r0, r0, r3, lsr #31
 c001b1c:	e8bd4070 	pop	{r4, r5, r6, lr}
 c001b20:	e12fff1e 	bx	lr
 c001b24:	e3340000 	teq	r4, #0
 c001b28:	1a000008 	bne	c001b50 <__aeabi_dmul+0x1d8>
 c001b2c:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
 c001b30:	e1b00080 	lsls	r0, r0, #1
 c001b34:	e0a11001 	adc	r1, r1, r1
 c001b38:	e3110601 	tst	r1, #1048576	; 0x100000
 c001b3c:	02444001 	subeq	r4, r4, #1
 c001b40:	0afffffa 	beq	c001b30 <__aeabi_dmul+0x1b8>
 c001b44:	e1811006 	orr	r1, r1, r6
 c001b48:	e3350000 	teq	r5, #0
 c001b4c:	112fff1e 	bxne	lr
 c001b50:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
 c001b54:	e1b02082 	lsls	r2, r2, #1
 c001b58:	e0a33003 	adc	r3, r3, r3
 c001b5c:	e3130601 	tst	r3, #1048576	; 0x100000
 c001b60:	02455001 	subeq	r5, r5, #1
 c001b64:	0afffffa 	beq	c001b54 <__aeabi_dmul+0x1dc>
 c001b68:	e1833006 	orr	r3, r3, r6
 c001b6c:	e12fff1e 	bx	lr
 c001b70:	e134000c 	teq	r4, ip
 c001b74:	e00c5a23 	and	r5, ip, r3, lsr #20
 c001b78:	1135000c 	teqne	r5, ip
 c001b7c:	0a000007 	beq	c001ba0 <__aeabi_dmul+0x228>
 c001b80:	e1906081 	orrs	r6, r0, r1, lsl #1
 c001b84:	11926083 	orrsne	r6, r2, r3, lsl #1
 c001b88:	1affffe5 	bne	c001b24 <__aeabi_dmul+0x1ac>
 c001b8c:	e0211003 	eor	r1, r1, r3
 c001b90:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
 c001b94:	e3a00000 	mov	r0, #0
 c001b98:	e8bd4070 	pop	{r4, r5, r6, lr}
 c001b9c:	e12fff1e 	bx	lr
 c001ba0:	e1906081 	orrs	r6, r0, r1, lsl #1
 c001ba4:	01a00002 	moveq	r0, r2
 c001ba8:	01a01003 	moveq	r1, r3
 c001bac:	11926083 	orrsne	r6, r2, r3, lsl #1
 c001bb0:	0a000010 	beq	c001bf8 <__aeabi_dmul+0x280>
 c001bb4:	e134000c 	teq	r4, ip
 c001bb8:	1a000001 	bne	c001bc4 <__aeabi_dmul+0x24c>
 c001bbc:	e1906601 	orrs	r6, r0, r1, lsl #12
 c001bc0:	1a00000c 	bne	c001bf8 <__aeabi_dmul+0x280>
 c001bc4:	e135000c 	teq	r5, ip
 c001bc8:	1a000003 	bne	c001bdc <__aeabi_dmul+0x264>
 c001bcc:	e1926603 	orrs	r6, r2, r3, lsl #12
 c001bd0:	11a00002 	movne	r0, r2
 c001bd4:	11a01003 	movne	r1, r3
 c001bd8:	1a000006 	bne	c001bf8 <__aeabi_dmul+0x280>
 c001bdc:	e0211003 	eor	r1, r1, r3
 c001be0:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
 c001be4:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
 c001be8:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
 c001bec:	e3a00000 	mov	r0, #0
 c001bf0:	e8bd4070 	pop	{r4, r5, r6, lr}
 c001bf4:	e12fff1e 	bx	lr
 c001bf8:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
 c001bfc:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
 c001c00:	e8bd4070 	pop	{r4, r5, r6, lr}
 c001c04:	e12fff1e 	bx	lr

0c001c08 <__aeabi_ddiv>:
 c001c08:	e92d4070 	push	{r4, r5, r6, lr}
 c001c0c:	e3a0c0ff 	mov	ip, #255	; 0xff
 c001c10:	e38ccc07 	orr	ip, ip, #1792	; 0x700
 c001c14:	e01c4a21 	ands	r4, ip, r1, lsr #20
 c001c18:	101c5a23 	andsne	r5, ip, r3, lsr #20
 c001c1c:	1134000c 	teqne	r4, ip
 c001c20:	1135000c 	teqne	r5, ip
 c001c24:	0b00005e 	bleq	c001da4 <__aeabi_ddiv+0x19c>
 c001c28:	e0444005 	sub	r4, r4, r5
 c001c2c:	e021e003 	eor	lr, r1, r3
 c001c30:	e1925603 	orrs	r5, r2, r3, lsl #12
 c001c34:	e1a01601 	lsl	r1, r1, #12
 c001c38:	0a00004c 	beq	c001d70 <__aeabi_ddiv+0x168>
 c001c3c:	e1a03603 	lsl	r3, r3, #12
 c001c40:	e3a05201 	mov	r5, #268435456	; 0x10000000
 c001c44:	e1853223 	orr	r3, r5, r3, lsr #4
 c001c48:	e1833c22 	orr	r3, r3, r2, lsr #24
 c001c4c:	e1a02402 	lsl	r2, r2, #8
 c001c50:	e1855221 	orr	r5, r5, r1, lsr #4
 c001c54:	e1855c20 	orr	r5, r5, r0, lsr #24
 c001c58:	e1a06400 	lsl	r6, r0, #8
 c001c5c:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
 c001c60:	e1550003 	cmp	r5, r3
 c001c64:	01560002 	cmpeq	r6, r2
 c001c68:	e2a440fd 	adc	r4, r4, #253	; 0xfd
 c001c6c:	e2844c03 	add	r4, r4, #768	; 0x300
 c001c70:	2a000001 	bcs	c001c7c <__aeabi_ddiv+0x74>
 c001c74:	e1b030a3 	lsrs	r3, r3, #1
 c001c78:	e1a02062 	rrx	r2, r2
 c001c7c:	e0566002 	subs	r6, r6, r2
 c001c80:	e0c55003 	sbc	r5, r5, r3
 c001c84:	e1b030a3 	lsrs	r3, r3, #1
 c001c88:	e1a02062 	rrx	r2, r2
 c001c8c:	e3a00601 	mov	r0, #1048576	; 0x100000
 c001c90:	e3a0c702 	mov	ip, #524288	; 0x80000
 c001c94:	e056e002 	subs	lr, r6, r2
 c001c98:	e0d5e003 	sbcs	lr, r5, r3
 c001c9c:	20466002 	subcs	r6, r6, r2
 c001ca0:	21a0500e 	movcs	r5, lr
 c001ca4:	2180000c 	orrcs	r0, r0, ip
 c001ca8:	e1b030a3 	lsrs	r3, r3, #1
 c001cac:	e1a02062 	rrx	r2, r2
 c001cb0:	e056e002 	subs	lr, r6, r2
 c001cb4:	e0d5e003 	sbcs	lr, r5, r3
 c001cb8:	20466002 	subcs	r6, r6, r2
 c001cbc:	21a0500e 	movcs	r5, lr
 c001cc0:	218000ac 	orrcs	r0, r0, ip, lsr #1
 c001cc4:	e1b030a3 	lsrs	r3, r3, #1
 c001cc8:	e1a02062 	rrx	r2, r2
 c001ccc:	e056e002 	subs	lr, r6, r2
 c001cd0:	e0d5e003 	sbcs	lr, r5, r3
 c001cd4:	20466002 	subcs	r6, r6, r2
 c001cd8:	21a0500e 	movcs	r5, lr
 c001cdc:	2180012c 	orrcs	r0, r0, ip, lsr #2
 c001ce0:	e1b030a3 	lsrs	r3, r3, #1
 c001ce4:	e1a02062 	rrx	r2, r2
 c001ce8:	e056e002 	subs	lr, r6, r2
 c001cec:	e0d5e003 	sbcs	lr, r5, r3
 c001cf0:	20466002 	subcs	r6, r6, r2
 c001cf4:	21a0500e 	movcs	r5, lr
 c001cf8:	218001ac 	orrcs	r0, r0, ip, lsr #3
 c001cfc:	e195e006 	orrs	lr, r5, r6
 c001d00:	0a00000d 	beq	c001d3c <__aeabi_ddiv+0x134>
 c001d04:	e1a05205 	lsl	r5, r5, #4
 c001d08:	e1855e26 	orr	r5, r5, r6, lsr #28
 c001d0c:	e1a06206 	lsl	r6, r6, #4
 c001d10:	e1a03183 	lsl	r3, r3, #3
 c001d14:	e1833ea2 	orr	r3, r3, r2, lsr #29
 c001d18:	e1a02182 	lsl	r2, r2, #3
 c001d1c:	e1b0c22c 	lsrs	ip, ip, #4
 c001d20:	1affffdb 	bne	c001c94 <__aeabi_ddiv+0x8c>
 c001d24:	e3110601 	tst	r1, #1048576	; 0x100000
 c001d28:	1a000006 	bne	c001d48 <__aeabi_ddiv+0x140>
 c001d2c:	e1811000 	orr	r1, r1, r0
 c001d30:	e3a00000 	mov	r0, #0
 c001d34:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
 c001d38:	eaffffd5 	b	c001c94 <__aeabi_ddiv+0x8c>
 c001d3c:	e3110601 	tst	r1, #1048576	; 0x100000
 c001d40:	01811000 	orreq	r1, r1, r0
 c001d44:	03a00000 	moveq	r0, #0
 c001d48:	e254c0fd 	subs	ip, r4, #253	; 0xfd
 c001d4c:	835c0c07 	cmphi	ip, #1792	; 0x700
 c001d50:	8affff43 	bhi	c001a64 <__aeabi_dmul+0xec>
 c001d54:	e055c003 	subs	ip, r5, r3
 c001d58:	0056c002 	subseq	ip, r6, r2
 c001d5c:	01b0c0a0 	lsrseq	ip, r0, #1
 c001d60:	e2b00000 	adcs	r0, r0, #0
 c001d64:	e0a11a04 	adc	r1, r1, r4, lsl #20
 c001d68:	e8bd4070 	pop	{r4, r5, r6, lr}
 c001d6c:	e12fff1e 	bx	lr
 c001d70:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
 c001d74:	e18e1621 	orr	r1, lr, r1, lsr #12
 c001d78:	e09440ac 	adds	r4, r4, ip, lsr #1
 c001d7c:	c074500c 	rsbsgt	r5, r4, ip
 c001d80:	c1811a04 	orrgt	r1, r1, r4, lsl #20
 c001d84:	c8bd4070 	popgt	{r4, r5, r6, lr}
 c001d88:	c12fff1e 	bxgt	lr
 c001d8c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
 c001d90:	e3a0e000 	mov	lr, #0
 c001d94:	e2544001 	subs	r4, r4, #1
 c001d98:	eaffff31 	b	c001a64 <__aeabi_dmul+0xec>
 c001d9c:	e185e006 	orr	lr, r5, r6
 c001da0:	eaffff2f 	b	c001a64 <__aeabi_dmul+0xec>
 c001da4:	e00c5a23 	and	r5, ip, r3, lsr #20
 c001da8:	e134000c 	teq	r4, ip
 c001dac:	0135000c 	teqeq	r5, ip
 c001db0:	0affff90 	beq	c001bf8 <__aeabi_dmul+0x280>
 c001db4:	e134000c 	teq	r4, ip
 c001db8:	1a000006 	bne	c001dd8 <__aeabi_ddiv+0x1d0>
 c001dbc:	e1904601 	orrs	r4, r0, r1, lsl #12
 c001dc0:	1affff8c 	bne	c001bf8 <__aeabi_dmul+0x280>
 c001dc4:	e135000c 	teq	r5, ip
 c001dc8:	1affff83 	bne	c001bdc <__aeabi_dmul+0x264>
 c001dcc:	e1a00002 	mov	r0, r2
 c001dd0:	e1a01003 	mov	r1, r3
 c001dd4:	eaffff87 	b	c001bf8 <__aeabi_dmul+0x280>
 c001dd8:	e135000c 	teq	r5, ip
 c001ddc:	1a000004 	bne	c001df4 <__aeabi_ddiv+0x1ec>
 c001de0:	e1925603 	orrs	r5, r2, r3, lsl #12
 c001de4:	0affff68 	beq	c001b8c <__aeabi_dmul+0x214>
 c001de8:	e1a00002 	mov	r0, r2
 c001dec:	e1a01003 	mov	r1, r3
 c001df0:	eaffff80 	b	c001bf8 <__aeabi_dmul+0x280>
 c001df4:	e1906081 	orrs	r6, r0, r1, lsl #1
 c001df8:	11926083 	orrsne	r6, r2, r3, lsl #1
 c001dfc:	1affff48 	bne	c001b24 <__aeabi_dmul+0x1ac>
 c001e00:	e1904081 	orrs	r4, r0, r1, lsl #1
 c001e04:	1affff74 	bne	c001bdc <__aeabi_dmul+0x264>
 c001e08:	e1925083 	orrs	r5, r2, r3, lsl #1
 c001e0c:	1affff5e 	bne	c001b8c <__aeabi_dmul+0x214>
 c001e10:	eaffff78 	b	c001bf8 <__aeabi_dmul+0x280>

0c001e14 <__aeabi_d2uiz>:
 c001e14:	e1b02081 	lsls	r2, r1, #1
 c001e18:	2a00000a 	bcs	c001e48 <__aeabi_d2uiz+0x34>
 c001e1c:	e2922602 	adds	r2, r2, #2097152	; 0x200000
 c001e20:	2a00000a 	bcs	c001e50 <__aeabi_d2uiz+0x3c>
 c001e24:	5a000007 	bpl	c001e48 <__aeabi_d2uiz+0x34>
 c001e28:	e3e03e3e 	mvn	r3, #992	; 0x3e0
 c001e2c:	e0532ac2 	subs	r2, r3, r2, asr #21
 c001e30:	4a000008 	bmi	c001e58 <__aeabi_d2uiz+0x44>
 c001e34:	e1a03581 	lsl	r3, r1, #11
 c001e38:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
 c001e3c:	e1833aa0 	orr	r3, r3, r0, lsr #21
 c001e40:	e1a00233 	lsr	r0, r3, r2
 c001e44:	e12fff1e 	bx	lr
 c001e48:	e3a00000 	mov	r0, #0
 c001e4c:	e12fff1e 	bx	lr
 c001e50:	e1900601 	orrs	r0, r0, r1, lsl #12
 c001e54:	1a000001 	bne	c001e60 <__aeabi_d2uiz+0x4c>
 c001e58:	e3e00000 	mvn	r0, #0
 c001e5c:	e12fff1e 	bx	lr
 c001e60:	e3a00000 	mov	r0, #0
 c001e64:	e12fff1e 	bx	lr
