{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719040206172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719040206172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 00:10:06 2024 " "Processing started: Sat Jun 22 00:10:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719040206172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719040206172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70_VGA -c DE2_70_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_VGA -c DE2_70_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719040206173 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719040206408 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "VGA_Draw VGA_Draw.v(61) " "Verilog Module Declaration warning at VGA_Draw.v(61): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"VGA_Draw\"" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 61 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719040206444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Draw " "Found entity 1: VGA_Draw" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719040206445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719040206445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719040206446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719040206446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719040206448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719040206448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Draw " "Elaborating entity \"VGA_Draw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719040206475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "VGA_Draw.v" "r0" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719040206488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719040206489 "|VGA_Draw|Reset_Delay:reset"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_25.v 1 1 " "Using design file clock_25.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25 " "Found entity 1: clock_25" {  } { { "clock_25.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/clock_25.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719040206498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719040206498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25 clock_25:vga_clock " "Elaborating entity \"clock_25\" for hierarchy \"clock_25:vga_clock\"" {  } { { "VGA_Draw.v" "vga_clock" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719040206499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "VGA_Draw.v" "u1" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719040206500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(116) " "Verilog HDL assignment warning at VGA_Controller.v(116): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719040206503 "|VGA_Draw|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(117) " "Verilog HDL assignment warning at VGA_Controller.v(117): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719040206503 "|VGA_Draw|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(118) " "Verilog HDL assignment warning at VGA_Controller.v(118): truncated value with size 32 to match size of target (20)" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719040206503 "|VGA_Draw|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(177) " "Verilog HDL assignment warning at VGA_Controller.v(177): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719040206503 "|VGA_Draw|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(203) " "Verilog HDL assignment warning at VGA_Controller.v(203): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719040206503 "|VGA_Draw|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(219) " "Verilog HDL assignment warning at VGA_Controller.v(219): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719040206503 "|VGA_Draw|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(222) " "Verilog HDL assignment warning at VGA_Controller.v(222): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719040206504 "|VGA_Draw|VGA_Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(225) " "Verilog HDL assignment warning at VGA_Controller.v(225): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719040206504 "|VGA_Draw|VGA_Controller:controller"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1719040206710 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "clock_25.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/clock_25.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1719040206719 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1719040206720 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Pin \"oVGA_SYNC_N\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[0\] GND " "Pin \"oVGA_R\[0\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[1\] GND " "Pin \"oVGA_R\[1\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[2\] GND " "Pin \"oVGA_R\[2\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[3\] GND " "Pin \"oVGA_R\[3\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[4\] GND " "Pin \"oVGA_R\[4\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[5\] GND " "Pin \"oVGA_R\[5\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[6\] GND " "Pin \"oVGA_R\[6\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[7\] GND " "Pin \"oVGA_R\[7\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[8\] GND " "Pin \"oVGA_R\[8\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[9\] GND " "Pin \"oVGA_R\[9\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[0\] GND " "Pin \"oVGA_G\[0\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[1\] GND " "Pin \"oVGA_G\[1\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[2\] GND " "Pin \"oVGA_G\[2\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[3\] GND " "Pin \"oVGA_G\[3\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[4\] GND " "Pin \"oVGA_G\[4\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[5\] GND " "Pin \"oVGA_G\[5\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[6\] GND " "Pin \"oVGA_G\[6\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[8\] GND " "Pin \"oVGA_G\[8\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[9\] GND " "Pin \"oVGA_G\[9\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[0\] GND " "Pin \"oVGA_B\[0\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[1\] GND " "Pin \"oVGA_B\[1\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[2\] GND " "Pin \"oVGA_B\[2\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[3\] GND " "Pin \"oVGA_B\[3\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[4\] GND " "Pin \"oVGA_B\[4\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[5\] GND " "Pin \"oVGA_B\[5\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[6\] GND " "Pin \"oVGA_B\[6\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[7\] GND " "Pin \"oVGA_B\[7\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[8\] GND " "Pin \"oVGA_B\[8\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[9\] GND " "Pin \"oVGA_B\[9\]\" is stuck at GND" {  } { { "VGA_Draw.v" "" { Text "D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719040206736 "|VGA_Draw|oVGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719040206736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719040206866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719040206866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719040206893 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719040206893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719040206893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719040206893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719040206913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 00:10:06 2024 " "Processing ended: Sat Jun 22 00:10:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719040206913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719040206913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719040206913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719040206913 ""}
