ISim log file
Running: /afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/Engine_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/Engine_tb_isim_beh.wdb 
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module Engine_tb.uut.ec.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_tb.uut.ec.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Finished circuit initialization process.
@580ns so_valid_out error
@580ns so_data_out ref_block_cnt error
@580ns so_data_out query_id error
@590ns so_valid_out error
@590ns so_data_out ref_block_cnt error
@590ns so_data_out query_id error
@600ns so_valid_out error
@600ns so_data_out ref_block_cnt error
@600ns so_data_out query_id error
@610ns so_valid_out error
@610ns so_data_out ref_block_cnt error
@610ns so_data_out query_id error
@620ns so_valid_out error
@620ns so_data_out ref_block_cnt error
@620ns so_data_out query_id error
@630ns so_valid_out error
@630ns so_data_out ref_block_cnt error
@630ns so_data_out query_id error
@640ns so_valid_out error
@640ns so_data_out ref_block_cnt error
@640ns so_data_out query_id error
@650ns so_valid_out error
@650ns so_data_out ref_block_cnt error
@650ns so_data_out query_id error
@660ns so_valid_out error
@660ns so_data_out ref_block_cnt error
@660ns so_data_out query_id error
@670ns so_valid_out error
@670ns so_data_out ref_block_cnt error
@670ns so_data_out query_id error
@680ns so_valid_out error
@680ns so_data_out ref_block_cnt error
@680ns so_data_out query_id error
@690ns so_valid_out error
@690ns so_data_out ref_block_cnt error
@690ns so_data_out query_id error
@700ns so_valid_out error
@700ns so_data_out ref_block_cnt error
@700ns so_data_out query_id error
@710ns so_valid_out error
@710ns so_data_out ref_block_cnt error
@710ns so_data_out query_id error
@720ns so_valid_out error
@720ns so_data_out query_id error
@730ns so_valid_out error
@730ns so_data_out ref_block_cnt error
@730ns so_data_out query_id error
@740ns so_valid_out error
@740ns so_data_out ref_block_cnt error
@740ns so_data_out query_id error
Tests complete!
Stopped at time : 860 ns : File "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/Engine_tb.v" Line 805
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module Engine_tb.uut.ec.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_tb.uut.ec.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Finished circuit initialization process.
@710ns so_data_out ref_block_cnt error
@740ns so_data_out ref_block_cnt error
Tests complete!
Stopped at time : 860 ns : File "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/Engine_tb.v" Line 806
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module Engine_tb.uut.ec.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_tb.uut.ec.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Finished circuit initialization process.
Tests complete!
Stopped at time : 860 ns : File "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/Engine_tb.v" Line 806
# exit 0
