question,A,B,C,D,E,answer,explanation
<p>Octal number 12 is equal to decimal number</p>,8,9,10,11,,C," <p>12 in octal = 8 + 2, i.e., 10 in decimal.</p> "
<p>Hexadecimal number E is equal to binary number</p>,1110,1101,1001,1111,,A, <p>E = 14 in decimal or 1110 (8 + 4 + 2 + 0 = 14) is binary.</p> 
<p>Decimal number 46 in excess 3 code =</p>,1000 1001,0111 1001,0111 1111,1000 1111,,B, <p>Decimal 46 in excess 3 code = 46 + 33 = 79 in decimal = 0111 1001 in 4 bit binary.</p> 
<p>Logic hardware is available only in NAND and NOR.</p>,True,False,,,,B, <p>Other gates are also available.</p> 
<p>A 4 input AND gate is equivalent to</p>,4 switches in parallel,2 switches in series and 2 in parallel,three switches in parallel and one in series,4 switches in series,,D, <p>All the switches have to be closed so that the circuit can be made. In AND gate all the inputs have to be high for output to be high.</p> 
"<p>The circuit of the given figure is <br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/30-412.png""/></p>",full adder,full subtractor,shift register,decade counter,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-304.png""/></p> "
<p>A half adder adds</p>,2 bits,3 bits,4 bits,2 or 3 bits,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-123.png""/></p> "
<p>The no. of comparators required in a 3 bit comparator type ADC is</p>,2,3,7,8,,C, <p>Number of comparators = 2<sup><i>n</i></sup> - 1 = 2<sup>3</sup> - 1 = 7.</p> 
"<p>If the ladder reference voltage is 2 V, then minimum comparator resolution required is</p>",0.125 V,1.25 V,12.5 V,0,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-566.png""/>.</p> "
"<p>In a 7 segment LED display, the minimum number of segments is activated when the input decimal number is</p>",0,1,2,3,,B," <p>Only 2 segments are lit as seen in</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-131.png""/></p> "
<p>A 4 bit down counter starts counting from 1111 irrespective of modulus.</p>,True,False,,,,B, <p>The starting count depends on modulus. 4 bit decade down counter starts counting from 1010.</p> 
<p>The number of counter states which an 8 bit stair step A/D converter has to pass through before conversion takes place is equal to</p>,1,8,255,256,,D, <p>2<sup>8</sup> = 256.</p> 
<p>74 HC series can sink upto 4 mA. The 74 LS series has I<sub>IL(max)</sub> - 0.4 mA. How many 74 LS inputs be driven by 74 HC output?</p>,100,none,8,10,,D," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-301.png""/>.</p> "
<p>An 8 bit transistor register has output voltage of low-high-low-high-low-high-low-high. The decimal number stored is</p>,105,95,85,75,,C, <p>01010101 in binary and 64 + 16 + 4 + 1 = 85 in decimal.</p> 
<p>The number of cells in a 4 variable K map is</p>,16,8,4,32,,A, <p>2<sup>4</sup> = 16.</p> 
<p>Find the FSV (full scale voltage) in a 6 bit R<i></i>-2<i>R</i> ladder D/A converter has a reference voltage of 6.5 V.</p>,6.4 V,0.1 V,7 V,8 V,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-552.png""/>.</p> "
<p>Parallel adder is</p>,sequential circuit,combinational circuit,either sequential or combinational circuit,none of the above,,B, <p>Adder is a combinational circuit.</p> 
<p>An 8 bit binary number is to be entered into an 8 bit serial shift register. The number of clock pulses required is</p>,1,2,4,8,,D, <p>In serial shift register one pulse is needed to store each bit.</p> 
"<p>In the given figure, A = B = 1 and C = D = 0. Then Y =<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/24-286.png""/></p>",1,0 ,either 1 or 0,indeterminate,,B," <p>The CD inputs when fed to NOR gate give output 1. Therefore Y = <span style=""text-decoration:overline;"">1.1.1</span> = 0.</p> "
<p><p><b>Assertion (A):</b>  CMOS devices have very high speed.</p><p><b>Reason (R):</b> CMOS devices have very small physical size and simple geometry.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,D, <p>CMOS has high packing density but low speed.</p> 
<p>Binary number 11001 is equivalent to decimal number</p>,35,15,105,25,,D, <p>11001 = 16 + 8 + 1 = 25 in decimal.</p> 
"<p>Which of the following are included in the architecture of computer? <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;"">Addressing mode, design of CPU</li><li style=""padding-top:10px;"">Instruction set, data format</li><li style=""padding-top:10px;"">Secondary memory, operating system</li></ol> Select the correct answer using the codes given below:</p>",1 and 2,2 and 3,1 and 3,"1, 2 and 3",,A," <p>Addressing mode, CPU design, Data formats, instruction set are part of Computer Architecture.</p> "
"<p><p><b>Assertion (A):</b>  Tristate logic is used for bus oriented systems </p><p><b>Reason (R):</b> The outputs of a tristate logic are 0, 1 and indeterminant.</p></p>",Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,C," <p>Outputs of tristate logic are 0, 1 and high impedance state.</p> "
<p>The value of 2<sup>5</sup> in octal system is</p>,40,20,100,200,,A," <p>2<sup>5</sup> in decimal = 32</p>
<p>(32)<sub>10</sub> = (100000)<sub>2</sub>= <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-520.png""/> .</p> "
<p><p><b>Assertion (A):</b>  ECL gate has very high speed of operation.</p><p><b>Reason (R):</b> Transistors in ECL do not go into saturation region.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,A," <p>Since transistors in ECL do not enter saturation state, switching is fast.</p> "
<p><p><b>Assertion (A):</b>  TTL is a very popular logic in SSI and MSI category.</p><p><b>Reason (R):</b> In Schottky TTL the power dissipation is less than in ordinary TTL.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,C, <p>In Schottky TTL storage time is reduced.</p> 
<p>FF<sub>16</sub> when converted to 8421BCD =</p>,0000 0101 0101,0010 0101 0101,1111 0101 0101,1000 0101 0101,,B, <p>FF in hexadecimal = 15 x 16 + 15 = 255 in decimal = 0010 0101 0101 in BCD.</p> 
<p>ECL has high switching speed because the transistors are</p>,switching between cutoff and saturation regions,switching between cutoff and active regions,switching between active and saturation regions,none of the above,,B, <p>High speed is obtained because saturation state is avoided.</p> 
<p>Karnaugh map can not be drawn when the number of variables is more than 4</p>,True,False,,,,B, <p>K map can be drawn for more than 4 variables.</p> 
"<p>A dynamic RAM cell which holds 5 V has to be refreshed every 20 ms so that the stored voltage does not fall by more than 0.5 V. If the cell has a constant discharge current of 0.1 pA, the storage capacitance of cell is</p>",4 x 10<sup>-6</sup> F,4 x 10<sup>-9</sup> F,4 x 10<sup>-12</sup> F,4 x 10<sup>-15</sup> F,,D," <p>Q = 20 x 10<sup>-3</sup> x 0.1 x 10<sup>-12</sup> = 2 x 10<sup>-15</sup> C and <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-451.png""/>.</p> "
<p>In which counter does the maximum frequency depend on the modulus?</p>,Synchronous,Ripple,Both synchronous and ripple,Neither synchronous nor ripple,,B," <p>Since propagation delays of all flip-flops are added in ripple counter, the maximum frequency depends on the number of flip-flops which depends on modulus.</p> "
<p>A current tracer responds to</p>,steady current only,pulsating current only,both pulsating and steady current,none of the above,,B, <p>The indicator of current tracer glows when its tip is held over a pulsating current path.</p> 
<p>A presettable counter with 4 flip flops can start counting from</p>,0000,1000,any number from 0000 to 1000,any number from 0000 to 1111,,D, <p>Since 4 flip-flops are used it can count from 0000 to 1111. By presetting it can start from any number.</p> 
"<p>A logical expression Y = A + <span style=""text-decoration:overline;"">A</span>B is equal to</p>",Y = AB,"Y = <span style=""text-decoration:overline;"">A</span>B","Y = <span style=""text-decoration:overline;"">A</span> + B",Y = A + B,,D," <p>Y = A + <span style=""text-decoration:overline;"">A</span> B = (A + <span style=""text-decoration:overline;"">A</span>) (A + B) = (A + B).</p> "
<p>Using the same flip flops</p>,a synchronous flip flop can operate at higher frequency than ripple counter,a ripple counter can operate at higher frequency than synchronous counter,both ripple and synchronous counter can operate at the same frequency,can not determine,,A, <p>In a synchronous counter clock pulses are applied to all flip-flops simultaneously. Hence minimum time delay and high frequency.</p> 
"<p>A 10 bit ADC with a full scale output voltage of 10.24 V is to be designed to have ± LSB/2 accuracy. If ADC is calibrated at 25°C, the maximum net temperature coefficient of ADC should not exceed</p>",± 200 μV/°C,± 400 μV/°C,± 600 μV/°C,± 800 μV/°C,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-452.png""/>, accuracy = 5 mV, temp, <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-452-1.png""/>.</p> "
"<p>If all the LEDs in a seven segment display are turned on, the number displayed is</p>",1,3,0,8,,D," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-131.png""/></p> "
"<p>In a three input AND gate A = 1, B = 1, C = 0 The output Y =</p>",ABC,"<span style=""text-decoration:overline;"">A</span>BC","AB<span style=""text-decoration:overline;"">C</span>","A<span style=""text-decoration:overline;"">B</span>C",,C," <p>Since C = 0 </p>
<p>we get <span style=""text-decoration:overline;"">C</span> </p>
<p>Therefore Y = A B <span style=""text-decoration:overline;"">C</span> .</p> "
<p>DeMorgan's first theorem shows the equivalence of</p>,OR gate and Exclusive OR gate,NOR gate and Bubbled AND gate,NOR gate and NAND gate,NAND gate and NOT gate,,B," <p>First theorem <span style=""text-decoration:overline;"">A + B</span> = <span style=""text-decoration:overline;"">A</span> . <span style=""text-decoration:overline;"">B</span>.</p> "
<p>0.1011<sub>2</sub> = __________ .</p>,0.6875<sub>10</sub>,0.6800<sub>10</sub>,0.0100<sub>10</sub>,0.5000<sub>10</sub>,,A, <p>0.5 + 0 + 0.125 + 0.0625 = 0.6875.</p> 
"<p>If memory chip size is 256 x 1 bits, the number of chips required to make 1 k byte memory is</p>",8,12,24,32,,D, <p>(1024 x 8)/(256 x 1 ) = 32.</p> 
<p>Computers use RC circuit for edge triggering.</p>,True,False,,,,B," <p>No, gates are used for edge triggering.</p> "
<p>The function Y = AC + BD + EF is</p>,POS,SOP,Hybrid,none of the above,,B, <p>It is sum of products.</p> 
<p><p><b>Assertion (A):</b>  A multiplexer can be used for data routing.</p><p><b>Reason (R):</b> A multiplexer has one input and many outputs.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,C, <p>Multiplexer has many inputs but one output.</p> 
"<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/24-289.png""/></p>",A + B + C,ABC,"<span style=""text-decoration:overline;"">A</span>BC","<span style=""text-decoration:overline;"">A + B + C</span>",,B," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-289u.png""/>.</p> "
<p>A 3 bit up-down counter can count from</p>,000 to 111,111 to 000,000 to 111 and also from 111 to 000,none of the above,,C, <p>Since it is an up-down counter it can count upwards or downwards.</p> 
<p>The density of dynamic RAM is</p>,the same as static RAM,less than that of static RAM,more than that of static RAM,either equal or less than that of static RAM,,C, <p>Dynamic RAM has higher packing density and requires lesser space.</p> 
"<p>The gates G<sub>1</sub> and G<sub>2</sub> in the figure have propagation delays of 10 n sec. and 20 n sec. respectively. If the input V<i><sub>i</sub></i> makes an output change from logic 0 to 1 at time <i>t</i> = <i>t<sub>0</sub></i> then the output wavefrom V<sub>0</sub> is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/39-580.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/39-580-1.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/39-580-2.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/40-580-3.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/40-580-4.png""/>",,D," <p>Truth table are as follows.</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/71-580.png""/></p> "
<p>A 3 input NAND gate is to be used as inverter. Which of the following will give better results?</p>,The two unused inputs are left open,The two unused inputs are connected to 0,The two unused inputs are connected to 1,None of the above,,C, <p>Unused inputs should be given high input.</p> 
<p>The maximum counting range of a four stage counter using IC 74193 is</p>,0 to 1023,0 to 4093,0 to 65535,0 to 131071,,C," <p>IC 74193 is a divide by 16 counter. </p>
<p>Since 4 stages are used, counting range = 16<sup>4</sup> = 65536.</p> "
