$date
	Thu Mar 16 11:49:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module single_port_memory_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 5 " addr_a [4:0] $end
$var reg 5 # addr_b [4:0] $end
$var reg 1 $ clk $end
$var reg 32 % data_in [31:0] $end
$var reg 1 & mode $end
$var reg 1 ' rst $end
$var reg 1 ( we $end
$scope module spm $end
$var wire 5 ) addr_a [4:0] $end
$var wire 5 * addr_b [4:0] $end
$var wire 1 $ clk $end
$var wire 32 + data_in [31:0] $end
$var wire 1 & mode $end
$var wire 1 ' rst $end
$var wire 1 ( we $end
$var reg 32 , data_out [31:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 -
b0 ,
b0 +
b10 *
b1 )
0(
1'
0&
b0 %
0$
b10 #
b1 "
b0 !
$end
#5
b100000 -
1$
#10
0$
#15
b100000 -
1$
#20
0$
0'
#25
1$
#30
0$
#35
1$
#40
0$
1(
b1010 %
b1010 +
b100 #
b100 *
b11 "
b11 )
#45
b1010 !
b1010 ,
1$
#50
0$
#55
1$
#60
0$
b1011 %
b1011 +
#65
b1011 !
b1011 ,
1$
#70
0$
#75
1$
#80
0$
1&
0(
b1010 %
b1010 +
#85
b0 !
b0 ,
1$
#90
0$
#95
1$
#100
0$
b1011 %
b1011 +
#105
1$
#110
0$
#115
1$
#120
0$
