Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun 25 21:35:34 2023
| Host         : DESKTOP-ATCH8V2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 89 register/latch pins with no clock driven by root clock pin: cam_pclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cam_vs (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: capture (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PLL/inst/plle2_adv_inst/LOCKED (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: VGA/VGA_CLK_GEN/counter_reg[0]/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: VGA/VGA_CLK_GEN/counter_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 407 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.699        0.000                      0                  187        0.163        0.000                      0                  187        3.000        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_in            {0.000 5.000}      10.000          100.000         
  clk_100M_pll_clock  {0.000 5.000}      10.000          100.000         
  clkfbout_pll_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_in                                                                                                                                                              3.000        0.000                       0                     1  
  clk_100M_pll_clock        5.699        0.000                      0                  187        0.163        0.000                      0                  187        4.500        0.000                       0                    96  
  clkfbout_pll_clock                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_in
  To Clock:  sys_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_pll_clock
  To Clock:  clk_100M_pll_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.854ns (22.389%)  route 2.960ns (77.611%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.622    -2.376    CAM_INIT/INIT/clk_100M
    SLICE_X5Y58          FDCE                                         r  CAM_INIT/INIT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456    -1.920 f  CAM_INIT/INIT/count_reg[0]/Q
                         net (fo=9, routed)           0.858    -1.062    CAM_INIT/INIT/count_reg[0]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    -0.938 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.435    -0.502    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.124    -0.378 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.845     0.467    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X2Y61          LUT5 (Prop_lut5_I0_O)        0.150     0.617 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=20, routed)          0.821     1.438    CAM_INIT/INIT/E[0]
    SLICE_X5Y58          FDCE                                         r  CAM_INIT/INIT/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.506     8.014    CAM_INIT/INIT/clk_100M
    SLICE_X5Y58          FDCE                                         r  CAM_INIT/INIT/count_reg[0]/C
                         clock pessimism             -0.390     7.624    
                         clock uncertainty           -0.077     7.547    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.409     7.138    CAM_INIT/INIT/count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.854ns (22.389%)  route 2.960ns (77.611%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.622    -2.376    CAM_INIT/INIT/clk_100M
    SLICE_X5Y58          FDCE                                         r  CAM_INIT/INIT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456    -1.920 f  CAM_INIT/INIT/count_reg[0]/Q
                         net (fo=9, routed)           0.858    -1.062    CAM_INIT/INIT/count_reg[0]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    -0.938 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.435    -0.502    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.124    -0.378 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.845     0.467    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X2Y61          LUT5 (Prop_lut5_I0_O)        0.150     0.617 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=20, routed)          0.821     1.438    CAM_INIT/INIT/E[0]
    SLICE_X5Y58          FDCE                                         r  CAM_INIT/INIT/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.506     8.014    CAM_INIT/INIT/clk_100M
    SLICE_X5Y58          FDCE                                         r  CAM_INIT/INIT/count_reg[1]/C
                         clock pessimism             -0.390     7.624    
                         clock uncertainty           -0.077     7.547    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.409     7.138    CAM_INIT/INIT/count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg_rep[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.854ns (23.248%)  route 2.819ns (76.752%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 8.013 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.622    -2.376    CAM_INIT/INIT/clk_100M
    SLICE_X5Y58          FDCE                                         r  CAM_INIT/INIT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456    -1.920 f  CAM_INIT/INIT/count_reg[0]/Q
                         net (fo=9, routed)           0.858    -1.062    CAM_INIT/INIT/count_reg[0]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    -0.938 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.435    -0.502    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.124    -0.378 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.845     0.467    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X2Y61          LUT5 (Prop_lut5_I0_O)        0.150     0.617 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=20, routed)          0.680     1.297    CAM_INIT/INIT/E[0]
    SLICE_X7Y59          FDCE                                         r  CAM_INIT/INIT/count_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.505     8.013    CAM_INIT/INIT/clk_100M
    SLICE_X7Y59          FDCE                                         r  CAM_INIT/INIT/count_reg_rep[0]/C
                         clock pessimism             -0.415     7.598    
                         clock uncertainty           -0.077     7.521    
    SLICE_X7Y59          FDCE (Setup_fdce_C_CE)      -0.409     7.112    CAM_INIT/INIT/count_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg_rep[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.854ns (23.248%)  route 2.819ns (76.752%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 8.013 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.622    -2.376    CAM_INIT/INIT/clk_100M
    SLICE_X5Y58          FDCE                                         r  CAM_INIT/INIT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456    -1.920 f  CAM_INIT/INIT/count_reg[0]/Q
                         net (fo=9, routed)           0.858    -1.062    CAM_INIT/INIT/count_reg[0]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    -0.938 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.435    -0.502    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.124    -0.378 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.845     0.467    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X2Y61          LUT5 (Prop_lut5_I0_O)        0.150     0.617 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=20, routed)          0.680     1.297    CAM_INIT/INIT/E[0]
    SLICE_X7Y59          FDCE                                         r  CAM_INIT/INIT/count_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.505     8.013    CAM_INIT/INIT/clk_100M
    SLICE_X7Y59          FDCE                                         r  CAM_INIT/INIT/count_reg_rep[1]/C
                         clock pessimism             -0.415     7.598    
                         clock uncertainty           -0.077     7.521    
    SLICE_X7Y59          FDCE (Setup_fdce_C_CE)      -0.409     7.112    CAM_INIT/INIT/count_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 CAM_INIT/INIT/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg_rep[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.854ns (23.248%)  route 2.819ns (76.752%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 8.013 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.622    -2.376    CAM_INIT/INIT/clk_100M
    SLICE_X5Y58          FDCE                                         r  CAM_INIT/INIT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456    -1.920 f  CAM_INIT/INIT/count_reg[0]/Q
                         net (fo=9, routed)           0.858    -1.062    CAM_INIT/INIT/count_reg[0]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    -0.938 f  CAM_INIT/INIT/data_out_reg_i_2/O
                         net (fo=1, routed)           0.435    -0.502    CAM_INIT/INIT/data_out_reg_i_2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.124    -0.378 r  CAM_INIT/INIT/data_out_reg_i_1/O
                         net (fo=5, routed)           0.845     0.467    CAM_INIT/SCCB_WRITE/count_reg[0]
    SLICE_X2Y61          LUT5 (Prop_lut5_I0_O)        0.150     0.617 r  CAM_INIT/SCCB_WRITE/count_rep[7]_i_1/O
                         net (fo=20, routed)          0.680     1.297    CAM_INIT/INIT/E[0]
    SLICE_X7Y59          FDCE                                         r  CAM_INIT/INIT/count_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.505     8.013    CAM_INIT/INIT/clk_100M
    SLICE_X7Y59          FDCE                                         r  CAM_INIT/INIT/count_reg_rep[3]/C
                         clock pessimism             -0.415     7.598    
                         clock uncertainty           -0.077     7.521    
    SLICE_X7Y59          FDCE (Setup_fdce_C_CE)      -0.409     7.112    CAM_INIT/INIT/count_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 CAM_INIT/SCCB_WRITE/wait_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/stat_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.027ns (26.909%)  route 2.790ns (73.091%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.621    -2.377    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X6Y60          FDCE                                         r  CAM_INIT/SCCB_WRITE/wait_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.478    -1.899 f  CAM_INIT/SCCB_WRITE/wait_time_reg[6]/Q
                         net (fo=3, routed)           1.125    -0.774    CAM_INIT/SCCB_WRITE/sel0[6]
    SLICE_X6Y58          LUT4 (Prop_lut4_I1_O)        0.301    -0.473 f  CAM_INIT/SCCB_WRITE/stat[3]_i_5/O
                         net (fo=1, routed)           0.590     0.117    CAM_INIT/SCCB_WRITE/stat[3]_i_5_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.124     0.241 r  CAM_INIT/SCCB_WRITE/stat[3]_i_3/O
                         net (fo=2, routed)           0.696     0.937    CAM_INIT/SCCB_WRITE/stat[3]_i_3_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.124     1.061 r  CAM_INIT/SCCB_WRITE/stat[3]_i_1/O
                         net (fo=4, routed)           0.379     1.440    CAM_INIT/SCCB_WRITE/stat0
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.506     8.014    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[0]/C
                         clock pessimism             -0.428     7.586    
                         clock uncertainty           -0.077     7.509    
    SLICE_X3Y61          FDCE (Setup_fdce_C_CE)      -0.205     7.304    CAM_INIT/SCCB_WRITE/stat_reg[0]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 CAM_INIT/SCCB_WRITE/wait_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/stat_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.027ns (26.909%)  route 2.790ns (73.091%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.621    -2.377    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X6Y60          FDCE                                         r  CAM_INIT/SCCB_WRITE/wait_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.478    -1.899 f  CAM_INIT/SCCB_WRITE/wait_time_reg[6]/Q
                         net (fo=3, routed)           1.125    -0.774    CAM_INIT/SCCB_WRITE/sel0[6]
    SLICE_X6Y58          LUT4 (Prop_lut4_I1_O)        0.301    -0.473 f  CAM_INIT/SCCB_WRITE/stat[3]_i_5/O
                         net (fo=1, routed)           0.590     0.117    CAM_INIT/SCCB_WRITE/stat[3]_i_5_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.124     0.241 r  CAM_INIT/SCCB_WRITE/stat[3]_i_3/O
                         net (fo=2, routed)           0.696     0.937    CAM_INIT/SCCB_WRITE/stat[3]_i_3_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.124     1.061 r  CAM_INIT/SCCB_WRITE/stat[3]_i_1/O
                         net (fo=4, routed)           0.379     1.440    CAM_INIT/SCCB_WRITE/stat0
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.506     8.014    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[1]/C
                         clock pessimism             -0.428     7.586    
                         clock uncertainty           -0.077     7.509    
    SLICE_X3Y61          FDCE (Setup_fdce_C_CE)      -0.205     7.304    CAM_INIT/SCCB_WRITE/stat_reg[1]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 CAM_INIT/SCCB_WRITE/wait_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/stat_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.027ns (26.909%)  route 2.790ns (73.091%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.621    -2.377    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X6Y60          FDCE                                         r  CAM_INIT/SCCB_WRITE/wait_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.478    -1.899 f  CAM_INIT/SCCB_WRITE/wait_time_reg[6]/Q
                         net (fo=3, routed)           1.125    -0.774    CAM_INIT/SCCB_WRITE/sel0[6]
    SLICE_X6Y58          LUT4 (Prop_lut4_I1_O)        0.301    -0.473 f  CAM_INIT/SCCB_WRITE/stat[3]_i_5/O
                         net (fo=1, routed)           0.590     0.117    CAM_INIT/SCCB_WRITE/stat[3]_i_5_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.124     0.241 r  CAM_INIT/SCCB_WRITE/stat[3]_i_3/O
                         net (fo=2, routed)           0.696     0.937    CAM_INIT/SCCB_WRITE/stat[3]_i_3_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.124     1.061 r  CAM_INIT/SCCB_WRITE/stat[3]_i_1/O
                         net (fo=4, routed)           0.379     1.440    CAM_INIT/SCCB_WRITE/stat0
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.506     8.014    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[2]/C
                         clock pessimism             -0.428     7.586    
                         clock uncertainty           -0.077     7.509    
    SLICE_X3Y61          FDCE (Setup_fdce_C_CE)      -0.205     7.304    CAM_INIT/SCCB_WRITE/stat_reg[2]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 CAM_INIT/SCCB_WRITE/wait_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/stat_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.027ns (26.909%)  route 2.790ns (73.091%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.621    -2.377    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X6Y60          FDCE                                         r  CAM_INIT/SCCB_WRITE/wait_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.478    -1.899 f  CAM_INIT/SCCB_WRITE/wait_time_reg[6]/Q
                         net (fo=3, routed)           1.125    -0.774    CAM_INIT/SCCB_WRITE/sel0[6]
    SLICE_X6Y58          LUT4 (Prop_lut4_I1_O)        0.301    -0.473 f  CAM_INIT/SCCB_WRITE/stat[3]_i_5/O
                         net (fo=1, routed)           0.590     0.117    CAM_INIT/SCCB_WRITE/stat[3]_i_5_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.124     0.241 r  CAM_INIT/SCCB_WRITE/stat[3]_i_3/O
                         net (fo=2, routed)           0.696     0.937    CAM_INIT/SCCB_WRITE/stat[3]_i_3_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.124     1.061 r  CAM_INIT/SCCB_WRITE/stat[3]_i_1/O
                         net (fo=4, routed)           0.379     1.440    CAM_INIT/SCCB_WRITE/stat0
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.506     8.014    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[3]/C
                         clock pessimism             -0.428     7.586    
                         clock uncertainty           -0.077     7.509    
    SLICE_X3Y61          FDCE (Setup_fdce_C_CE)      -0.205     7.304    CAM_INIT/SCCB_WRITE/stat_reg[3]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 CAM_INIT/SCCB_WRITE/wait_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/wait_time_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_pll_clock rise@10.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.027ns (26.739%)  route 2.814ns (73.261%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.621    -2.377    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X6Y60          FDCE                                         r  CAM_INIT/SCCB_WRITE/wait_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.478    -1.899 r  CAM_INIT/SCCB_WRITE/wait_time_reg[6]/Q
                         net (fo=3, routed)           1.125    -0.774    CAM_INIT/SCCB_WRITE/sel0[6]
    SLICE_X6Y58          LUT4 (Prop_lut4_I1_O)        0.301    -0.473 r  CAM_INIT/SCCB_WRITE/stat[3]_i_5/O
                         net (fo=1, routed)           0.590     0.117    CAM_INIT/SCCB_WRITE/stat[3]_i_5_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.124     0.241 f  CAM_INIT/SCCB_WRITE/stat[3]_i_3/O
                         net (fo=2, routed)           0.437     0.678    CAM_INIT/SCCB_WRITE/stat[3]_i_3_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.124     0.802 r  CAM_INIT/SCCB_WRITE/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.662     1.464    CAM_INIT/SCCB_WRITE/wait_time[16]_i_1_n_0
    SLICE_X6Y58          FDCE                                         r  CAM_INIT/SCCB_WRITE/wait_time_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          1.506     8.014    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X6Y58          FDCE                                         r  CAM_INIT/SCCB_WRITE/wait_time_reg[10]/C
                         clock pessimism             -0.415     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X6Y58          FDCE (Setup_fdce_C_CE)      -0.169     7.353    CAM_INIT/SCCB_WRITE/wait_time_reg[10]
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                  5.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CAM_INIT/INIT/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.592    -0.517    CAM_INIT/INIT/clk_100M
    SLICE_X3Y59          FDCE                                         r  CAM_INIT/INIT/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  CAM_INIT/INIT/count_reg[4]/Q
                         net (fo=7, routed)           0.110    -0.266    CAM_INIT/INIT/count_reg[4]
    SLICE_X2Y59          LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  CAM_INIT/INIT/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    CAM_INIT/INIT/p_0_in__0[8]
    SLICE_X2Y59          FDCE                                         r  CAM_INIT/INIT/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.285    CAM_INIT/INIT/clk_100M
    SLICE_X2Y59          FDCE                                         r  CAM_INIT/INIT/count_reg[8]/C
                         clock pessimism             -0.220    -0.504    
    SLICE_X2Y59          FDCE (Hold_fdce_C_D)         0.120    -0.384    CAM_INIT/INIT/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/stat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/next_stat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.512%)  route 0.112ns (37.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.591    -0.518    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  CAM_INIT/SCCB_WRITE/stat_reg[0]/Q
                         net (fo=34, routed)          0.112    -0.266    CAM_INIT/SCCB_WRITE/stat[0]
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.221 r  CAM_INIT/SCCB_WRITE/next_stat[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    CAM_INIT/SCCB_WRITE/next_stat[3]_i_2_n_0
    SLICE_X2Y61          FDRE                                         r  CAM_INIT/SCCB_WRITE/next_stat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.286    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X2Y61          FDRE                                         r  CAM_INIT/SCCB_WRITE/next_stat_reg[3]/C
                         clock pessimism             -0.220    -0.505    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.121    -0.384    CAM_INIT/SCCB_WRITE/next_stat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/next_stat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/stat_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.591    -0.518    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X2Y61          FDRE                                         r  CAM_INIT/SCCB_WRITE/next_stat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  CAM_INIT/SCCB_WRITE/next_stat_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.272    CAM_INIT/SCCB_WRITE/next_stat_reg_n_0_[2]
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.048    -0.224 r  CAM_INIT/SCCB_WRITE/stat[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    CAM_INIT/SCCB_WRITE/stat[2]_i_1_n_0
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.286    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[2]/C
                         clock pessimism             -0.220    -0.505    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.107    -0.398    CAM_INIT/SCCB_WRITE/stat_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/data_temp_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/data_temp_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.215ns (72.365%)  route 0.082ns (27.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.562    -0.547    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X8Y60          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDPE (Prop_fdpe_C_Q)         0.164    -0.383 r  CAM_INIT/SCCB_WRITE/data_temp_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.301    CAM_INIT/SCCB_WRITE/p_0_in[5]
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.051    -0.250 r  CAM_INIT/SCCB_WRITE/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    CAM_INIT/SCCB_WRITE/data_temp[5]_i_1_n_0
    SLICE_X9Y60          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.831    -0.316    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X9Y60          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[5]/C
                         clock pessimism             -0.219    -0.534    
    SLICE_X9Y60          FDPE (Hold_fdpe_C_D)         0.107    -0.427    CAM_INIT/SCCB_WRITE/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CAM_INIT/INIT/count_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/data_out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.962%)  route 0.300ns (68.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.590    -0.519    CAM_INIT/INIT/clk_100M
    SLICE_X7Y59          FDCE                                         r  CAM_INIT/INIT/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  CAM_INIT/INIT/count_reg_rep[3]/Q
                         net (fo=1, routed)           0.300    -0.078    CAM_INIT/INIT/count[3]
    RAMB18_X0Y24         RAMB18E1                                     r  CAM_INIT/INIT/data_out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.871    -0.276    CAM_INIT/INIT/clk_100M
    RAMB18_X0Y24         RAMB18E1                                     r  CAM_INIT/INIT/data_out_reg/CLKARDCLK
                         clock pessimism             -0.196    -0.472    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.289    CAM_INIT/INIT/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/stat_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/next_stat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.093%)  route 0.158ns (45.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.591    -0.518    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y61          FDCE                                         r  CAM_INIT/SCCB_WRITE/stat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  CAM_INIT/SCCB_WRITE/stat_reg[1]/Q
                         net (fo=48, routed)          0.158    -0.220    CAM_INIT/SCCB_WRITE/stat[1]
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.175 r  CAM_INIT/SCCB_WRITE/next_stat[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    CAM_INIT/SCCB_WRITE/next_stat[2]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  CAM_INIT/SCCB_WRITE/next_stat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.286    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X2Y61          FDRE                                         r  CAM_INIT/SCCB_WRITE/next_stat_reg[2]/C
                         clock pessimism             -0.220    -0.505    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.120    -0.385    CAM_INIT/SCCB_WRITE/next_stat_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CAM_INIT/INIT/count_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/INIT/data_out_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.839%)  route 0.302ns (68.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.589    -0.520    CAM_INIT/INIT/clk_100M
    SLICE_X7Y60          FDCE                                         r  CAM_INIT/INIT/count_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  CAM_INIT/INIT/count_reg_rep[2]/Q
                         net (fo=1, routed)           0.302    -0.078    CAM_INIT/INIT/count[2]
    RAMB18_X0Y24         RAMB18E1                                     r  CAM_INIT/INIT/data_out_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.871    -0.276    CAM_INIT/INIT/clk_100M
    RAMB18_X0Y24         RAMB18E1                                     r  CAM_INIT/INIT/data_out_reg/CLKARDCLK
                         clock pessimism             -0.196    -0.472    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.289    CAM_INIT/INIT/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/data_temp_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/data_temp_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.562    -0.547    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X8Y60          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDPE (Prop_fdpe_C_Q)         0.148    -0.399 r  CAM_INIT/SCCB_WRITE/data_temp_reg[23]/Q
                         net (fo=1, routed)           0.094    -0.305    CAM_INIT/SCCB_WRITE/p_0_in[24]
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.101    -0.204 r  CAM_INIT/SCCB_WRITE/data_temp[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    CAM_INIT/SCCB_WRITE/data_temp[24]_i_1_n_0
    SLICE_X8Y60          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.831    -0.316    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X8Y60          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[24]/C
                         clock pessimism             -0.232    -0.547    
    SLICE_X8Y60          FDPE (Hold_fdpe_C_D)         0.131    -0.416    CAM_INIT/SCCB_WRITE/data_temp_reg[24]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/data_temp_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/data_temp_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.589    -0.520    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X5Y60          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDPE (Prop_fdpe_C_Q)         0.128    -0.392 r  CAM_INIT/SCCB_WRITE/data_temp_reg[7]/Q
                         net (fo=1, routed)           0.086    -0.307    CAM_INIT/SCCB_WRITE/p_0_in[8]
    SLICE_X5Y60          LUT4 (Prop_lut4_I3_O)        0.098    -0.209 r  CAM_INIT/SCCB_WRITE/data_temp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    CAM_INIT/SCCB_WRITE/data_temp[8]_i_1_n_0
    SLICE_X5Y60          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.860    -0.288    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X5Y60          FDPE                                         r  CAM_INIT/SCCB_WRITE/data_temp_reg[8]/C
                         clock pessimism             -0.233    -0.520    
    SLICE_X5Y60          FDPE (Hold_fdpe_C_D)         0.092    -0.428    CAM_INIT/SCCB_WRITE/data_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CAM_INIT/SCCB_WRITE/change_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAM_INIT/SCCB_WRITE/change_time_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_pll_clock rise@0.000ns - clk_100M_pll_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.739%)  route 0.167ns (47.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.587    -0.522    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X4Y63          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  CAM_INIT/SCCB_WRITE/change_time_reg[3]/Q
                         net (fo=6, routed)           0.167    -0.215    CAM_INIT/SCCB_WRITE/change_time[3]
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.045    -0.170 r  CAM_INIT/SCCB_WRITE/change_time[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    CAM_INIT/SCCB_WRITE/change_time[5]_i_1_n_0
    SLICE_X3Y63          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_pll_clock rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/sys_clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    PLL/inst/sys_clk_in_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    PLL/inst/clk_100M_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  PLL/inst/clkout1_buf/O
                         net (fo=94, routed)          0.858    -0.289    CAM_INIT/SCCB_WRITE/clk_100M
    SLICE_X3Y63          FDRE                                         r  CAM_INIT/SCCB_WRITE/change_time_reg[5]/C
                         clock pessimism             -0.196    -0.484    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.091    -0.393    CAM_INIT/SCCB_WRITE/change_time_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_pll_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24    CAM_INIT/INIT/data_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y60     CAM_INIT/INIT/CAM_INIT/INIT/data_out_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y60     CAM_INIT/INIT/CAM_INIT/INIT/data_out_reg_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y58     CAM_INIT/INIT/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y59     CAM_INIT/INIT/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y58     CAM_INIT/INIT/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y59     CAM_INIT/INIT/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y59     CAM_INIT/INIT/count_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y58     CAM_INIT/INIT/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y58     CAM_INIT/INIT/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59     CAM_INIT/INIT/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59     CAM_INIT/INIT/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59     CAM_INIT/INIT/count_reg[5]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y60     CAM_INIT/SCCB_WRITE/data_temp_reg[29]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y60     CAM_INIT/SCCB_WRITE/data_temp_reg[30]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y61     CAM_INIT/SCCB_WRITE/data_temp_reg[31]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y60     CAM_INIT/SCCB_WRITE/data_temp_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y60     CAM_INIT/SCCB_WRITE/data_temp_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y60     CAM_INIT/INIT/CAM_INIT/INIT/data_out_reg_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y60     CAM_INIT/INIT/CAM_INIT/INIT/data_out_reg_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y60     CAM_INIT/INIT/CAM_INIT/INIT/data_out_reg_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y60     CAM_INIT/INIT/CAM_INIT/INIT/data_out_reg_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y58     CAM_INIT/INIT/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59     CAM_INIT/INIT/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y58     CAM_INIT/INIT/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59     CAM_INIT/INIT/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59     CAM_INIT/INIT/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59     CAM_INIT/INIT/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_clock
  To Clock:  clkfbout_pll_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLL/inst/plle2_adv_inst/CLKFBOUT



