<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_TX_Q2/PMA_TX_regs</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_TX_Q2/PMA_TX_regs</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_TX_Q2/PMA_TX_regs</h2>

    <!-- Registers for AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_TX_Q2/PMA_TX_regs -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BB6652C077E6887E">tx_car_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Tx clock and reset config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_78E9BA1829A9B3DE">tx_car_cfg_ro</a>  </b></td>
        <td class="unboxed sdescmap">Tx clock and reset config readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A45A280BC3343645">tx_scratch_pad_0</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D3DC5C0619CF071">tx_scratch_pad_1</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C9957AFCBA0F257">tx_scratch_pad_2</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_34D957A18C085161">tx_scratch_pad_3</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_917AB1F9A1E953DF">tx_scratch_pad_4</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C381E40EC990B6D5">tx_scratch_pad_5</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A62A525DFB0DD093">tx_scratch_pad_6</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7725E798D9773657">tx_scratch_pad_7</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA8136FCD4C5BC68">tx_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Tx Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_083018B5B5388AA6">tx_ctrl_ro</a>  </b></td>
        <td class="unboxed sdescmap">Tx Control Readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ADDA99402F902974">tx_power_mng_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Tx power management control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B857895787DEA11">tx_power_mng_status</a>  </b></td>
        <td class="unboxed sdescmap">Tx power management status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_48357A8242704382">txfsm_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Tx Main FSM control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BBCE18BCD053C5F6">tx_mem_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Tx soft control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BBC3A5F4BC27A213">tx_mem_req_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Tx soft control Clear</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3EC90C2F07251407">tx_status_0</a>  </b></td>
        <td class="unboxed sdescmap">Tx status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F515E2E0B0E0FBC1">tx_status_1</a>  </b></td>
        <td class="unboxed sdescmap">Tx status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93DB2B4D2F2536B8">tx_status_2</a>  </b></td>
        <td class="unboxed sdescmap">Tx status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22BB2D9654C31410">txpcs_pcie_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Tx control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E9DCB6050F047E9">txpcs_pcie_ctrl_ro</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Tx control Readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D9502FD426955A00">txfsm_ratewidth_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Tx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6BC1BB7E7326439B">txfsm_ratewidth_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Tx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E40A8E9D23965BB">txfsm_ratewidth_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">Tx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_31FC81327D7EE30B">txfsm_ratewidth_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">Tx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_777DCA548FA7D91B">txfsm_ratewidth_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">Tx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C52BCC22317EB15B">txfsm_ratewidth_cfg_5</a>  </b></td>
        <td class="unboxed sdescmap">Tx Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F58C8105FA159771">txfsm_calmaster_pstate_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Tx Calibration Master config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_303C37E4E3213FC2">txfsm_calmaster_quad_cfg</a>  </b></td>
        <td class="unboxed sdescmap">Tx Calibration Master config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D3621981EA8C3E30">txrpu_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Tx RPU control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C29A491CA0CD43D1">txrpu_lut_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Tx RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_184B4F552967A376">txrpu_lut_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Tx RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CFEBF4794D5C3AC0">txrpu_lut_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">Tx RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A22F89F455B429B">txrpu_lut_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">Tx RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_735EA35C317B7D3A">txrpu_lut_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">Tx RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C241E9DC1E81A8B9">txrpu_evup_delay_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Tx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EBB437EEB1D5485B">txrpu_evup_delay_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Tx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_716D8843A92FAD2D">txrpu_evup_delay_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">Tx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A669D421AEBDFF60">txrpu_evup_delay_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">Tx power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5BA83B2CFAE2F61B">txrpu_evdn_delay_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Tx power down event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ABF50547641BEDD1">txrpu_evdn_delay_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Tx power down event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_42DB11E9FCA7F7D9">txrpu_evdn_delay_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">Tx power down event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E55B58DDEB82434">tx_rpu_event_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">TX  event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86851D62BFA6BD56">tx_rpu_event_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">TX  event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_163C8860D6D546C6">tx_rpu_event_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">TX  event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8450EAC6D3021D53">tx_rpu_event_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">TX  event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A5DFEDF72EE90F2">tx_rpu_event_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">TX  event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93CFC9396AF8E28C">tx_rpu_event_cfg_5</a>  </b></td>
        <td class="unboxed sdescmap">Tx RPU event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_508E0FC7ED4E28BC">tx_ctrl_out_0</a>  </b></td>
        <td class="unboxed sdescmap">Tx Control Output</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_659052A1BB8901D4">tx_ctrl_out_1</a>  </b></td>
        <td class="unboxed sdescmap">Tx Control Output</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A0691667C88E25C">tx_output_pin_override</a>  </b></td>
        <td class="unboxed sdescmap">Tx output pin override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_924E872C396E7D4C">tx_output_pin_preoverride</a>  </b></td>
        <td class="unboxed sdescmap">Tx output pin pre-override value</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D56CE7AE66FC0235">tx_brkpt_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">Tx break point control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C6AACA6ED50E57C8">tx_brkpt_status</a>  </b></td>
        <td class="unboxed sdescmap">Tx break point control status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E60EC2EBB219E8F9">tx_brkpt_clear</a>  </b></td>
        <td class="unboxed sdescmap">Tx break point control clear</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4FA1F4A3BBA3A40A">tx_datapath_status</a>  </b></td>
        <td class="unboxed sdescmap">Tx Datapath Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_82B60EB13924BBF3">tx_ckm_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Ctrl </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E16497A28146C802">tx_ckm_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Ctrl </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DEC10404E25A33F7">tx_ckm_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Ctrl </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_154773E9A6F1D677">tx_ckm_status</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0E2E3DAC8311FA8">txword_clk_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">TX word divider control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B577C8E29C7F077">txword_clk_obs</a>  </b></td>
        <td class="unboxed sdescmap">TX word divider observability </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DAD8F0D4ABB2B2E5">txelecidle_pin_override</a>  </b></td>
        <td class="unboxed sdescmap">Tx ElecIdle Override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62D18FD7EF8A5674">txdrv_txffe_coeff_pin_override_0</a>  </b></td>
        <td class="unboxed sdescmap">TxFFE Coefficient Pin Overrice</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_903B1C02AF0D2FB4">txdrv_txffe_coeff_pin_override_1</a>  </b></td>
        <td class="unboxed sdescmap">TxFFE Coefficient Pin Overrice</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr">0x000003ef</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D904FB2CF6FD7A5">txbist_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">Tx Bist Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B9DA6880A95F51B2">txbist_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">Tx Bist Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD59A404F600BE6F">txbist_seed</a>  </b></td>
        <td class="unboxed sdescmap">Tx Bist Seed</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD18D2C5E875403D">txbist_udp_vf00</a>  </b></td>
        <td class="unboxed sdescmap">TxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000400</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD5CA44BAA3A20D3">txbist_udp_vf01</a>  </b></td>
        <td class="unboxed sdescmap">TxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000404</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75D4F32558205740">txbist_udp_vf02</a>  </b></td>
        <td class="unboxed sdescmap">TxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000408</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_37B796D99B5B632E">txbist_udp_vf03</a>  </b></td>
        <td class="unboxed sdescmap">TxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000040c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0F6AA4533CAAFE0">txbist_udp_vf04</a>  </b></td>
        <td class="unboxed sdescmap">TxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000410</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F50783ABD80A391">txbist_udp_vf05</a>  </b></td>
        <td class="unboxed sdescmap">TxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000414</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0E28657FB3D0CE3">txbist_udp_vf06</a>  </b></td>
        <td class="unboxed sdescmap">TxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000418</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_981FAEC4B8F4EA2E">txbist_udp_vf07</a>  </b></td>
        <td class="unboxed sdescmap">TxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000041c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_285DEFDA2416FBCA">txbist_udp_vf08</a>  </b></td>
        <td class="unboxed sdescmap">TxBist UDP patern</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000420</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_363F898A3EC5BE26">txbist_udp_vf09</a>  </b></td>
        <td class="unboxed sdescmap">TxBist UDP patern</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000424</td>
        <td class="unboxed addr">0x000004ef</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3D06A928FF550FDB">txfifo_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">TX FIFO Controls</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_88951C4BC5EB726D">txfifo_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">TX FIFO Controls</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_27B7294A7EA8938B">txfifo_txbti_0</a>  </b></td>
        <td class="unboxed sdescmap">TXBTI Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_909AD9A95A8D3EE9">txworderr_0</a>  </b></td>
        <td class="unboxed sdescmap">TX word data error injection</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000500</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95D48846881FF30A">txworderr_1</a>  </b></td>
        <td class="unboxed sdescmap">TX word data error injection</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000504</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_008A66E193D00397">txworderr_2</a>  </b></td>
        <td class="unboxed sdescmap">TX word data error injection mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000508</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1438F18DAE6152C8">txworderr_3</a>  </b></td>
        <td class="unboxed sdescmap">TX word data error injection mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000050c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_77114D7A1747981D">txworderr_4</a>  </b></td>
        <td class="unboxed sdescmap">TX word data error injection mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000510</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_737046394B1E93A2">txworderr_5</a>  </b></td>
        <td class="unboxed sdescmap">TX word data error injection mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000514</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_63A394A6326FE21E">txfifo_kill__0</a>  </b></td>
        <td class="unboxed sdescmap">Delay TX enable for the TX FIFO</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000518</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3DC5C314DAD451A">txfifo_kill__1</a>  </b></td>
        <td class="unboxed sdescmap">Delay TX enable for the TX FIFO</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000051c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17D1D800B2A18970">txfifo_status_0</a>  </b></td>
        <td class="unboxed sdescmap">TX FIFO status </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000520</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A2F6A45150C3661">txffe_enc0_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">TX FIFO status </td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000524</td>
        <td class="unboxed addr">0x00000fd3</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10C92FC6EE96377C">tx_rw_spare_0</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_596E7DB480860F41">tx_rw_spare_1</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fdc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_766E3EA332A9E812">tx_rw_spare_2</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F49CAF421AA104B">tx_rw_spare_3</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_38B3F44D74AC860A">tx_ro_spare_0</a>  </b></td>
        <td class="unboxed sdescmap">Spare RO register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2BFBE9A3F5053F96">tx_ro_spare_1</a>  </b></td>
        <td class="unboxed sdescmap">Spare RO register</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_TX_Q2/PMA_TX_regs</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_BB6652C077E6887E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) tx_car_cfg</span><br/>
      <span class="sdescdet">Tx clock and reset config</span><br/>
      <span class="ldescdet">Tx clock and reset config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030000</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="2">txcomp_clkdiv_ratio</td>
        <td class="fldnorm" colspan="1">txdat_p2s_div2p_rst_b_ovr</td>
        <td class="fldnorm" colspan="1">txdat_p2s_div2p_rst_b_ovren</td>
        <td class="fldnorm" colspan="1">txdat_p2s_div1_rst_b_ovr</td>
        <td class="fldnorm" colspan="1">txdat_p2s_div1_rst_b_ovren</td>
        <td class="fldnorm" colspan="1">txdat_p2s_div_rst_demux_sel</td>
        <td class="fldnorm" colspan="1">pcs2pmatxword_keepalive_fast_sel</td>
        <td class="fldnorm" colspan="3">txbeacon_div</td>
        <td class="fldnorm" colspan="1">txbeacon_sel</td>
        <td class="fldnorm" colspan="1">txclk_keepalive_en_b_locovr</td>
        <td class="fldnorm" colspan="1">txclk_locovren</td>
        <td class="fldnorm" colspan="1">lb_rxwordck2pcstxwordcken</td>
        <td class="fldnorm" colspan="1">txbeaconclk_ref_sel</td>
        <td class="fldnorm" colspan="1">txclkgenmuxsel_txinternal</td>
        <td class="fldnorm" colspan="1">txfsm_cken_ovr</td>
        <td class="fldnorm" colspan="1">txfsm_cken_ovren</td>
        <td class="fldnorm" colspan="1">laneclk_ctrl_mux</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcomp_clkdiv_ratio</span><br/>
          <span class="sdescdet">txcomp_clkdiv_ratio[19:18]</span><br/>
          <span class="ldescdet">Tx calibration comparator sample clock divider.  It steps down the main clock to be used for calibration comparator in APMA\n0: div1; 1: div2; 2 div 4; 3; div 8</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdat_p2s_div2p_rst_b_ovr</span><br/>
          <span class="sdescdet">txdat_p2s_div2p_rst_b_ovr[17:17]</span><br/>
          <span class="ldescdet">Tx Data  P2S Div2p Reset Override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdat_p2s_div2p_rst_b_ovren</span><br/>
          <span class="sdescdet">txdat_p2s_div2p_rst_b_ovren[16:16]</span><br/>
          <span class="ldescdet">Tx Data  P2S Div2p Reset Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdat_p2s_div1_rst_b_ovr</span><br/>
          <span class="sdescdet">txdat_p2s_div1_rst_b_ovr[15:15]</span><br/>
          <span class="ldescdet">Tx Data  P2S Div1 Reset Override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdat_p2s_div1_rst_b_ovren</span><br/>
          <span class="sdescdet">txdat_p2s_div1_rst_b_ovren[14:14]</span><br/>
          <span class="ldescdet">Tx Data  P2S Div1 Reset Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdat_p2s_div_rst_demux_sel</span><br/>
          <span class="sdescdet">txdat_p2s_div_rst_demux_sel[13:13]</span><br/>
          <span class="ldescdet">Tx Data  P2S Reset Demux Select. 0 will select div1. 1 will select div2p. The one that is not selected will be set to 0. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs2pmatxword_keepalive_fast_sel</span><br/>
          <span class="sdescdet">pcs2pmatxword_keepalive_fast_sel[12:12]</span><br/>
          <span class="ldescdet">Select keepalive clock source for pcs2pma txword clock. 0 - keepalive slow; 1 - keepalive fast</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbeacon_div</span><br/>
          <span class="sdescdet">txbeacon_div[11:9]</span><br/>
          <span class="ldescdet">Clock divided for TxBeacon clock when its source is reference clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbeacon_sel</span><br/>
          <span class="sdescdet">txbeacon_sel[8:8]</span><br/>
          <span class="ldescdet">Select clock source for TxBeacon.  0 - keepalive clock; 1 - Selected Reference clock from CMNPLL A or CMNPLL B</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txclk_keepalive_en_b_locovr</span><br/>
          <span class="sdescdet">txclk_keepalive_en_b_locovr[7:7]</span><br/>
          <span class="ldescdet">Tx Word Clock - keepalive clock enable override.  When this is set to '0' the Tx Word clock will be forced to run in keepalive clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txclk_locovren</span><br/>
          <span class="sdescdet">txclk_locovren[6:6]</span><br/>
          <span class="ldescdet">Tx Word clock select ovrride enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lb_rxwordck2pcstxwordcken</span><br/>
          <span class="sdescdet">lb_rxwordck2pcstxwordcken[5:5]</span><br/>
          <span class="ldescdet">Select rxword clock from Rx CDR  as o_ck_txdat_word_l[x]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbeaconclk_ref_sel</span><br/>
          <span class="sdescdet">txbeaconclk_ref_sel[4:4]</span><br/>
          <span class="ldescdet">TxBeacon reference clock source.  0 - CMN PLL A Ref Clock; 1 - CMN PLL B Ref Clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txclkgenmuxsel_txinternal</span><br/>
          <span class="sdescdet">txclkgenmuxsel_txinternal[3:3]</span><br/>
          <span class="ldescdet">Select the tx datapath word clock.  0 - pin - i_ck_txdat_word_l0; 1 - from TxPLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_cken_ovr</span><br/>
          <span class="sdescdet">txfsm_cken_ovr[2:2]</span><br/>
          <span class="ldescdet">FSM clock enable override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_cken_ovren</span><br/>
          <span class="sdescdet">txfsm_cken_ovren[1:1]</span><br/>
          <span class="ldescdet">FSM clock enable override enable.  When this is set, the FSM main clock can be disable/enable by cmn_fsm_cken_ovr.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">laneclk_ctrl_mux</span><br/>
          <span class="sdescdet">laneclk_ctrl_mux[0:0]</span><br/>
          <span class="ldescdet">Lane Ctrl clock source.  0 - i_ck_ctrl_lane_lx; 1 - ck_main</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_78E9BA1829A9B3DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) tx_car_cfg_ro</span><br/>
      <span class="sdescdet">Tx clock and reset config readback</span><br/>
      <span class="ldescdet">Tx clock and reset config readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030004</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="2">txclk_pcs2pma_keepalive_stat</td>
        <td class="fldnorm" colspan="1">txclk_keepalive_en_b_loc</td>
        <td class="fldnorm" colspan="2">txclk_pcs2pma_stat</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txclk_pcs2pma_keepalive_stat</span><br/>
          <span class="sdescdet">txclk_pcs2pma_keepalive_stat[4:3]</span><br/>
          <span class="ldescdet">Selected keepalive clock source for pcs2pma txword clock. 2'b01 - keepalive slow; 2'b10 - keepalive fast</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txclk_keepalive_en_b_loc</span><br/>
          <span class="sdescdet">txclk_keepalive_en_b_loc[2:2]</span><br/>
          <span class="ldescdet">Tx Word Clock - keepalive clock enable.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txclk_pcs2pma_stat</span><br/>
          <span class="sdescdet">txclk_pcs2pma_stat[1:0]</span><br/>
          <span class="ldescdet">Tx Clock state.  2'b01: keepalive clock, 2'b10: Tx Word clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A45A280BC3343645" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) tx_scratch_pad_0</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030008</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_scratch_pad_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_scratch_pad_0</span><br/>
          <span class="sdescdet">tx_scratch_pad_0[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 0</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D3DC5C0619CF071" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) tx_scratch_pad_1</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703000c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_scratch_pad_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_scratch_pad_1</span><br/>
          <span class="sdescdet">tx_scratch_pad_1[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 1</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C9957AFCBA0F257" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) tx_scratch_pad_2</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030010</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_scratch_pad_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_scratch_pad_2</span><br/>
          <span class="sdescdet">tx_scratch_pad_2[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 2</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_34D957A18C085161" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) tx_scratch_pad_3</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030014</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_scratch_pad_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_scratch_pad_3</span><br/>
          <span class="sdescdet">tx_scratch_pad_3[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 3</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_917AB1F9A1E953DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) tx_scratch_pad_4</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030018</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_scratch_pad_4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_scratch_pad_4</span><br/>
          <span class="sdescdet">tx_scratch_pad_4[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 4</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C381E40EC990B6D5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) tx_scratch_pad_5</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703001c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_scratch_pad_5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_scratch_pad_5</span><br/>
          <span class="sdescdet">tx_scratch_pad_5[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 5</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A62A525DFB0DD093" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) tx_scratch_pad_6</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030020</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_scratch_pad_6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_scratch_pad_6</span><br/>
          <span class="sdescdet">tx_scratch_pad_6[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 6</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7725E798D9773657" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) tx_scratch_pad_7</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030024</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_scratch_pad_7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_scratch_pad_7</span><br/>
          <span class="sdescdet">tx_scratch_pad_7[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 7</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA8136FCD4C5BC68" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) tx_ctrl</span><br/>
      <span class="sdescdet">Tx Control</span><br/>
      <span class="ldescdet">Tx Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030028</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000410</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff00000c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff00000c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">tx_pam_precode_en_locovr</td>
        <td class="fldnorm" colspan="1">tx_pam_precode_en_locovren</td>
        <td class="fldnorm" colspan="1">tx_pam_gray_en_locovr</td>
        <td class="fldnorm" colspan="1">tx_pam_gray_en_locovren</td>
        <td class="fldnorm" colspan="1">txffe_coeff_in_sync_bypass_en</td>
        <td class="fldnorm" colspan="1">txdetectrxmeaspcs_req_locovr</td>
        <td class="fldnorm" colspan="1">txdetectrxmeaspcs_locovren</td>
        <td class="fldnorm" colspan="2">txdatsymbol_width_sel_locovr</td>
        <td class="fldnorm" colspan="1">txdatsymbol_locovren</td>
        <td class="fldnorm" colspan="2">txsig_modulation_scheme_locovr</td>
        <td class="fldnorm" colspan="1">txsig_modulation_scheme_locovren</td>
        <td class="fldnorm" colspan="2">tx2rxlbfifo_init_offset</td>
        <td class="fldnorm" colspan="1">tx2rxlb_en</td>
        <td class="fldnorm" colspan="1">tx_polarity</td>
        <td class="fldnorm" colspan="3">tx_pam_bitorder</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">txenable_locovr</td>
        <td class="fldnorm" colspan="1">txenable_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_pam_precode_en_locovr</span><br/>
          <span class="sdescdet">tx_pam_precode_en_locovr[23:23]</span><br/>
          <span class="ldescdet">Tx Precode enable override value. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_pam_precode_en_locovren</span><br/>
          <span class="sdescdet">tx_pam_precode_en_locovren[22:22]</span><br/>
          <span class="ldescdet">Tx  Precode enable override enable.  When this is set to '1'. Tx enable will be controlled by tx_pam_precode_en_locovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_pam_gray_en_locovr</span><br/>
          <span class="sdescdet">tx_pam_gray_en_locovr[21:21]</span><br/>
          <span class="ldescdet">Tx  Gray enable override value. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_pam_gray_en_locovren</span><br/>
          <span class="sdescdet">tx_pam_gray_en_locovren[20:20]</span><br/>
          <span class="ldescdet">TX Gray Enable override enable.  When this is set to '1'. Tx Gray Enable will be controlled by tx_pam_gray_en_locovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txffe_coeff_in_sync_bypass_en</span><br/>
          <span class="sdescdet">txffe_coeff_in_sync_bypass_en[19:19]</span><br/>
          <span class="ldescdet">TxFFE Coefficient input synchronization bypass enable.  When this is set to '1', pins i_txdrv_txffe_coeff_c* will bypass the synchronization from i_ck_pcs_ctrl to i_ck_p2sword clock.   </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdetectrxmeaspcs_req_locovr</span><br/>
          <span class="sdescdet">txdetectrxmeaspcs_req_locovr[18:18]</span><br/>
          <span class="ldescdet">Tx detect Rx measurment request override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdetectrxmeaspcs_locovren</span><br/>
          <span class="sdescdet">txdetectrxmeaspcs_locovren[17:17]</span><br/>
          <span class="ldescdet">Tx detect Rx measurment request override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdatsymbol_width_sel_locovr</span><br/>
          <span class="sdescdet">txdatsymbol_width_sel_locovr[16:15]</span><br/>
          <span class="ldescdet">Tx Data Symbol width override: \n0: 8 bits symbo\n1: 16 bits symbol\n2: 32 bits symbol\n3: 64 bits symbol</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdatsymbol_locovren</span><br/>
          <span class="sdescdet">txdatsymbol_locovren[14:14]</span><br/>
          <span class="ldescdet">Tx Data Symbol width override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txsig_modulation_scheme_locovr</span><br/>
          <span class="sdescdet">txsig_modulation_scheme_locovr[13:12]</span><br/>
          <span class="ldescdet">Tx signal modulation schcme override value.  0 - NRZ; 1 - PAM4; 2/3 - Not used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txsig_modulation_scheme_locovren</span><br/>
          <span class="sdescdet">txsig_modulation_scheme_locovren[11:11]</span><br/>
          <span class="ldescdet">Tx signal modulation schcme override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx2rxlbfifo_init_offset</span><br/>
          <span class="sdescdet">tx2rxlbfifo_init_offset[10:9]</span><br/>
          <span class="ldescdet">Tx-to-Rx parallel loopback fifo pointer offset.  Set the distance between wptr and rptr at the iniital state</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx2rxlb_en</span><br/>
          <span class="sdescdet">tx2rxlb_en[8:8]</span><br/>
          <span class="ldescdet">Enable for Tx-to-Rx parallel loopback inside DPMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_polarity</span><br/>
          <span class="sdescdet">tx_polarity[7:7]</span><br/>
          <span class="ldescdet">Tx data polarity.  Tx data will be inverted when this bit is set to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_pam_bitorder</span><br/>
          <span class="sdescdet">tx_pam_bitorder[6:4]</span><br/>
          <span class="ldescdet">Tx PAM encoding bit order. Bit 0 - Flips input data bits, Bit - 1 - Flips Gray coded bits, Bit 2 - Flips precoded bits</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txenable_locovr</span><br/>
          <span class="sdescdet">txenable_locovr[1:1]</span><br/>
          <span class="ldescdet">Tx enable override value. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txenable_locovren</span><br/>
          <span class="sdescdet">txenable_locovren[0:0]</span><br/>
          <span class="ldescdet">Tx enable override enable.  When this is set to '1'. Tx enable will be controlled by tx_enable_locovr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_083018B5B5388AA6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) tx_ctrl_ro</span><br/>
      <span class="sdescdet">Tx Control Readback</span><br/>
      <span class="ldescdet">Tx Control Readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703002c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">tx_pam_precode_en_loc</td>
        <td class="fldnorm" colspan="1">tx_pam_gray_en_loc</td>
        <td class="fldnorm" colspan="1">txdetectrxmeaspcs_req</td>
        <td class="fldnorm" colspan="2">txdatsymbol_width_sel_loc</td>
        <td class="fldnorm" colspan="2">txsig_modulation_scheme_loc</td>
        <td class="fldnorm" colspan="1">txenable_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_pam_precode_en_loc</span><br/>
          <span class="sdescdet">tx_pam_precode_en_loc[7:7]</span><br/>
          <span class="ldescdet">Tx Precode enable pre-override value.  This is from the pin, i_tx_pam_precode_en_l[x]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_pam_gray_en_loc</span><br/>
          <span class="sdescdet">tx_pam_gray_en_loc[6:6]</span><br/>
          <span class="ldescdet">Tx Gray enable pre-override value.  This is from the pin, i_tx_pam_gray_en_l[x]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdetectrxmeaspcs_req</span><br/>
          <span class="sdescdet">txdetectrxmeaspcs_req[5:5]</span><br/>
          <span class="ldescdet">Tx detect Rx measurment request </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdatsymbol_width_sel_loc</span><br/>
          <span class="sdescdet">txdatsymbol_width_sel_loc[4:3]</span><br/>
          <span class="ldescdet">Tx Data Symbol width pre-override \n0: 8 bits symbol\n1: 16 bits symbol\n2: 32 bits symbol\n3: 64 bits symbol</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txsig_modulation_scheme_loc</span><br/>
          <span class="sdescdet">txsig_modulation_scheme_loc[2:1]</span><br/>
          <span class="ldescdet">Tx signal modulation schcme pre-override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txenable_loc</span><br/>
          <span class="sdescdet">txenable_loc[0:0]</span><br/>
          <span class="ldescdet">Tx enable pre-override value.  This is from the pin, i_tx_enable_l[x]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ADDA99402F902974" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) tx_power_mng_ctrl</span><br/>
      <span class="sdescdet">Tx power management control</span><br/>
      <span class="ldescdet">Tx power management control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030030</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">txfsm_pmu_req</td>
        <td class="fldnorm" colspan="1">txfsm_pmu_req_en</td>
        <td class="fldnorm" colspan="4">txpmu_rst_off_delay</td>
        <td class="fldnorm" colspan="4">txpmu_restore_off_delay</td>
        <td class="fldnorm" colspan="4">txpmu_restore_iso_on_delay</td>
        <td class="fldnorm" colspan="4">txpmu_iso_off_delay</td>
        <td class="fldnorm" colspan="4">txpmu_h8_rst_on_delay</td>
        <td class="fldnorm" colspan="4">txpmu_h8_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_pmu_req</span><br/>
          <span class="sdescdet">txfsm_pmu_req[25:25]</span><br/>
          <span class="ldescdet">PMU request override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_pmu_req_en</span><br/>
          <span class="sdescdet">txfsm_pmu_req_en[24:24]</span><br/>
          <span class="ldescdet">PMU request override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpmu_rst_off_delay</span><br/>
          <span class="sdescdet">txpmu_rst_off_delay[23:20]</span><br/>
          <span class="ldescdet">PMU reset off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpmu_restore_off_delay</span><br/>
          <span class="sdescdet">txpmu_restore_off_delay[19:16]</span><br/>
          <span class="ldescdet">PMU restore isolation off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpmu_restore_iso_on_delay</span><br/>
          <span class="sdescdet">txpmu_restore_iso_on_delay[15:12]</span><br/>
          <span class="ldescdet">PMU restore isolation on delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpmu_iso_off_delay</span><br/>
          <span class="sdescdet">txpmu_iso_off_delay[11:8]</span><br/>
          <span class="ldescdet">PMU islolation off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpmu_h8_rst_on_delay</span><br/>
          <span class="sdescdet">txpmu_h8_rst_on_delay[7:4]</span><br/>
          <span class="ldescdet">PMU hibrate rest on delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpmu_h8_off_delay</span><br/>
          <span class="sdescdet">txpmu_h8_off_delay[3:0]</span><br/>
          <span class="ldescdet">PMU hibrate off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B857895787DEA11" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) tx_power_mng_status</span><br/>
      <span class="sdescdet">Tx power management status</span><br/>
      <span class="ldescdet">Tx power management status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030034</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff808</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff808</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="3">txfsm_pmuif_state</td>
        <td class="fldnorm" colspan="4">txfsm_pmu_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">txfsm_pmu_stat</td>
        <td class="fldnorm" colspan="1">txfsm_pmu_pstate</td>
        <td class="fldnorm" colspan="1">txfsm_pmu_ack</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_pmuif_state</span><br/>
          <span class="sdescdet">txfsm_pmuif_state[10:8]</span><br/>
          <span class="ldescdet">PMU I/F FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_pmu_state</span><br/>
          <span class="sdescdet">txfsm_pmu_state[7:4]</span><br/>
          <span class="ldescdet">PMU FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_pmu_stat</span><br/>
          <span class="sdescdet">txfsm_pmu_stat[2:2]</span><br/>
          <span class="ldescdet">PMU status.  0 - Idle; 1 - Isolation On</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_pmu_pstate</span><br/>
          <span class="sdescdet">txfsm_pmu_pstate[1:1]</span><br/>
          <span class="ldescdet">PMU current Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_pmu_ack</span><br/>
          <span class="sdescdet">txfsm_pmu_ack[0:0]</span><br/>
          <span class="ldescdet">PMU ack</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_48357A8242704382" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) txfsm_cfg</span><br/>
      <span class="sdescdet">Tx Main FSM control</span><br/>
      <span class="ldescdet">Tx Main FSM control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030038</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00035310</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff88888e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff88888e</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="3">txfsm_calabort_pulse_width</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">tx_synth_on_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txfsm_main_on_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">tx_on_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">tx_cmn_on_state</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">tx_pg_disable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_calabort_pulse_width</span><br/>
          <span class="sdescdet">txfsm_calabort_pulse_width[22:20]</span><br/>
          <span class="ldescdet">Main FSM calibration abort pulse width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_synth_on_state</span><br/>
          <span class="sdescdet">tx_synth_on_state[18:16]</span><br/>
          <span class="ldescdet">Main FSM Synth (PLL) ON State</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_on_state</span><br/>
          <span class="sdescdet">txfsm_main_on_state[14:12]</span><br/>
          <span class="ldescdet">Main FSM ON State</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_on_state</span><br/>
          <span class="sdescdet">tx_on_state[10:8]</span><br/>
          <span class="ldescdet">Main FSM READY State</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_cmn_on_state</span><br/>
          <span class="sdescdet">tx_cmn_on_state[6:4]</span><br/>
          <span class="ldescdet">Main FSM CMN ON State</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_pg_disable</span><br/>
          <span class="sdescdet">tx_pg_disable[0:0]</span><br/>
          <span class="ldescdet">Main FSM power gated disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BBCE18BCD053C5F6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) tx_mem_ctrl</span><br/>
      <span class="sdescdet">Tx soft control</span><br/>
      <span class="ldescdet">Tx soft control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703003c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="4">txmem_width</td>
        <td class="fldnorm" colspan="4">txmem_rate_div</td>
        <td class="fldnorm" colspan="3">txmem_rate_freq</td>
        <td class="fldnorm" colspan="3">txmem_pstate</td>
        <td class="fldnorm" colspan="1">txmem_rst_b</td>
        <td class="fldnorm" colspan="1">txmem_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txmem_width</span><br/>
          <span class="sdescdet">txmem_width[15:12]</span><br/>
          <span class="ldescdet">Soft Tx Lane data width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txmem_rate_div</span><br/>
          <span class="sdescdet">txmem_rate_div[11:8]</span><br/>
          <span class="ldescdet">Soft Tx Lane rate div rate\n0 - div1; 1 - div2; 2 - div4; 3 - div8 4 - div16; 5 - div32; 6/7 - reserved\n8 - div1.5; 9 - div3; 10 - div6; 11 - div12; 12 - div24; 13 - div48; 14/15 - reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txmem_rate_freq</span><br/>
          <span class="sdescdet">txmem_rate_freq[7:5]</span><br/>
          <span class="ldescdet">Soft Tx Lane rate freq (Mode)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txmem_pstate</span><br/>
          <span class="sdescdet">txmem_pstate[4:2]</span><br/>
          <span class="ldescdet">Soft Tx Lane Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txmem_rst_b</span><br/>
          <span class="sdescdet">txmem_rst_b[1:1]</span><br/>
          <span class="ldescdet">Soft Tx Lane reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txmem_en</span><br/>
          <span class="sdescdet">txmem_en[0:0]</span><br/>
          <span class="ldescdet">Soft control enable.  To allow using register to power up/down OR  Tx Lane reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BBC3A5F4BC27A213" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) tx_mem_req_ctrl</span><br/>
      <span class="sdescdet">Tx soft control Clear</span><br/>
      <span class="ldescdet">Tx soft control Clear
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030040</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">txmem_req</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txmem_req</span><br/>
          <span class="sdescdet">txmem_req[0:0]</span><br/>
          <span class="ldescdet">Soft control request to initiate the power up/down OR Tx Lane reset by register.  A return value of 0 when the request has completed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3EC90C2F07251407" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) tx_status_0</span><br/>
      <span class="sdescdet">Tx status</span><br/>
      <span class="ldescdet">Tx status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030044</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x08008808</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x08008808</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">txfsm_cal_is_ratewidthfsm_req</td>
        <td class="fldnorm" colspan="3">txfsm_main_targ_rate_freq</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txfsm_main_targ_pstate</td>
        <td class="fldnorm" colspan="4">txfsm_main_cur_width</td>
        <td class="fldnorm" colspan="4">txfsm_main_cur_rate_div</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txfsm_main_cur_rate_freq</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txfsm_main_cur_pstate</td>
        <td class="fldnorm" colspan="4">txfsm_main_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">txfsm_main_ifcmn_state</td>
        <td class="fldnorm" colspan="1">txfsm_main_cken_stat</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_cal_is_ratewidthfsm_req</span><br/>
          <span class="sdescdet">txfsm_cal_is_ratewidthfsm_req[31:31]</span><br/>
          <span class="ldescdet">CalMaster FSM request source.  This shows which FSM requests for CalMaster to start calibration/rpu sequence.  0 - From MainFSM; 1 - from Ratewidth FSM</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_targ_rate_freq</span><br/>
          <span class="sdescdet">txfsm_main_targ_rate_freq[30:28]</span><br/>
          <span class="ldescdet">Tx Main FSM target Rate Frequency (Mode)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_targ_pstate</span><br/>
          <span class="sdescdet">txfsm_main_targ_pstate[26:24]</span><br/>
          <span class="ldescdet">Tx Main FSM target Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_cur_width</span><br/>
          <span class="sdescdet">txfsm_main_cur_width[23:20]</span><br/>
          <span class="ldescdet">Tx Main FSM current Rate Width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_cur_rate_div</span><br/>
          <span class="sdescdet">txfsm_main_cur_rate_div[19:16]</span><br/>
          <span class="ldescdet">Tx Main FSM current Rate Div\n0 - div1; 1 - div2; 2 - div4; 3 - div8 4 - div16; 5 - div32; 6/7 - reserved\n8 - div1.5; 9 - div3; 10 - div6; 11 - div12; 12 - div24; 13 - div48; 14/15 - reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_cur_rate_freq</span><br/>
          <span class="sdescdet">txfsm_main_cur_rate_freq[14:12]</span><br/>
          <span class="ldescdet">Tx Main FSM current Rate Frequency (Mode)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_cur_pstate</span><br/>
          <span class="sdescdet">txfsm_main_cur_pstate[10:8]</span><br/>
          <span class="ldescdet">Tx Main FSM current Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_state</span><br/>
          <span class="sdescdet">txfsm_main_state[7:4]</span><br/>
          <span class="ldescdet">Tx Main FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_ifcmn_state</span><br/>
          <span class="sdescdet">txfsm_main_ifcmn_state[2:1]</span><br/>
          <span class="ldescdet">Tx Main-to-CMN I/F state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_cken_stat</span><br/>
          <span class="sdescdet">txfsm_main_cken_stat[0:0]</span><br/>
          <span class="ldescdet">Tx main clock stat</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F515E2E0B0E0FBC1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) tx_status_1</span><br/>
      <span class="sdescdet">Tx status</span><br/>
      <span class="ldescdet">Tx status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030048</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00808800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00808800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">txfsm_main_ready</td>
        <td class="fldnorm" colspan="1">txfsm_main_status</td>
        <td class="fldnorm" colspan="2">txfsm_main_iftxpll_state</td>
        <td class="fldnorm" colspan="4">txratewidth_width</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txfsm_rpu_state</td>
        <td class="fldnorm" colspan="4">txfsm_cal_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txfsm_cal_cur_quad</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txfsm_cal_cur_pstate</td>
        <td class="fldnorm" colspan="4">txfsm_main_targ_width</td>
        <td class="fldnorm" colspan="4">txfsm_main_targ_rate_div</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_ready</span><br/>
          <span class="sdescdet">txfsm_main_ready[31:31]</span><br/>
          <span class="ldescdet">Main FSM ready  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_status</span><br/>
          <span class="sdescdet">txfsm_main_status[30:30]</span><br/>
          <span class="ldescdet">Main FSM status.  This bit be set to 1 if FSM is in IDLE/PG/RST/PG_EXIT state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_iftxpll_state</span><br/>
          <span class="sdescdet">txfsm_main_iftxpll_state[29:28]</span><br/>
          <span class="ldescdet">Tx Main-to-Tx PLL I/F state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txratewidth_width</span><br/>
          <span class="sdescdet">txratewidth_width[27:24]</span><br/>
          <span class="ldescdet">Tx Ratwidth width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_rpu_state</span><br/>
          <span class="sdescdet">txfsm_rpu_state[22:20]</span><br/>
          <span class="ldescdet">Tx RPU FSM State</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_cal_state</span><br/>
          <span class="sdescdet">txfsm_cal_state[19:16]</span><br/>
          <span class="ldescdet">Tx CalMaster FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_cal_cur_quad</span><br/>
          <span class="sdescdet">txfsm_cal_cur_quad[14:12]</span><br/>
          <span class="ldescdet">Tx CalMaster current Qaud</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_cal_cur_pstate</span><br/>
          <span class="sdescdet">txfsm_cal_cur_pstate[10:8]</span><br/>
          <span class="ldescdet">Tx CalMaster current Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_targ_width</span><br/>
          <span class="sdescdet">txfsm_main_targ_width[7:4]</span><br/>
          <span class="ldescdet">Tx Main FSM target Rate Width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_main_targ_rate_div</span><br/>
          <span class="sdescdet">txfsm_main_targ_rate_div[3:0]</span><br/>
          <span class="ldescdet">Tx Main FSM target Rate Div\n0 - div1; 1 - div2; 2 - div4; 3 - div8 4 - div16; 5 - div32; 6/7 - reserved\n8 - div1.5; 9 - div3; 10 - div6; 11 - div12; 12 - div24; 13 - div48; 14/15 - reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93DB2B4D2F2536B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) tx_status_2</span><br/>
      <span class="sdescdet">Tx status</span><br/>
      <span class="ldescdet">Tx status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703004c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">txcaldutybg_abort</td>
        <td class="fldnorm" colspan="3">txratewidth_mode</td>
        <td class="fldnorm" colspan="1">txratewidth_is_ratefreq</td>
        <td class="fldnorm" colspan="1">txratewidth_is_width_only</td>
        <td class="fldnorm" colspan="1">txratewidth_is_ratewidth</td>
        <td class="fldnorm" colspan="1">txrpu_stepdir</td>
        <td class="fldnorm" colspan="3">txrpu_state_quad</td>
        <td class="fldnorm" colspan="3">txrpu_state_pstate</td>
        <td class="fldnorm" colspan="6">txfsm_ratewidth_state</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="6">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcaldutybg_abort</span><br/>
          <span class="sdescdet">txcaldutybg_abort[19:19]</span><br/>
          <span class="ldescdet">Tx background duty cycle calibration abort</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txratewidth_mode</span><br/>
          <span class="sdescdet">txratewidth_mode[18:16]</span><br/>
          <span class="ldescdet">Tx current ratewidth mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txratewidth_is_ratefreq</span><br/>
          <span class="sdescdet">txratewidth_is_ratefreq[15:15]</span><br/>
          <span class="ldescdet">Ratewidth FSM rate freq change status.  This bit will be set to '1' when ratewidth fsm detect a change in rate_freq only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txratewidth_is_width_only</span><br/>
          <span class="sdescdet">txratewidth_is_width_only[14:14]</span><br/>
          <span class="ldescdet">Ratewidth FSM width change status.  This bit will be set to '1' when ratewidth fsm detect a change in width only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txratewidth_is_ratewidth</span><br/>
          <span class="sdescdet">txratewidth_is_ratewidth[13:13]</span><br/>
          <span class="ldescdet">Ratewidth FSM ratewidth change status.  This bit will be set to '1' when ratewidth fsm detect a change in rate_div, rate_freq or width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_stepdir</span><br/>
          <span class="sdescdet">txrpu_stepdir[12:12]</span><br/>
          <span class="ldescdet">RPU power up/down status.  0 - power down ; 1 - power up</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_state_quad</span><br/>
          <span class="sdescdet">txrpu_state_quad[11:9]</span><br/>
          <span class="ldescdet">RPU curent Quad</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_state_pstate</span><br/>
          <span class="sdescdet">txrpu_state_pstate[8:6]</span><br/>
          <span class="ldescdet">RPU curent Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_ratewidth_state</span><br/>
          <span class="sdescdet">txfsm_ratewidth_state[5:0]</span><br/>
          <span class="ldescdet">Tx Ratwidth FSM state</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22BB2D9654C31410" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) txpcs_pcie_ctrl</span><br/>
      <span class="sdescdet">PCIE Tx control</span><br/>
      <span class="ldescdet">PCIE Tx control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030050</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">pipepcs_l1ss_txcmnmode_en_ovr</td>
        <td class="fldnorm" colspan="1">pipepcs_l1ss_txcmnmode_en_ovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcs_l1ss_txcmnmode_en_ovr</span><br/>
          <span class="sdescdet">pipepcs_l1ss_txcmnmode_en_ovr[1:1]</span><br/>
          <span class="ldescdet">PCIE control Tx CMN mode override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcs_l1ss_txcmnmode_en_ovren</span><br/>
          <span class="sdescdet">pipepcs_l1ss_txcmnmode_en_ovren[0:0]</span><br/>
          <span class="ldescdet">PCIE control Tx CMN mode override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E9DCB6050F047E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) txpcs_pcie_ctrl_ro</span><br/>
      <span class="sdescdet">PCIE Tx control Readback</span><br/>
      <span class="ldescdet">PCIE Tx control Readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030054</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">pipepcs_l1ss_txcmnmode_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pipepcs_l1ss_txcmnmode_en</span><br/>
          <span class="sdescdet">pipepcs_l1ss_txcmnmode_en[0:0]</span><br/>
          <span class="ldescdet">PCIE control Tx CMN mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D9502FD426955A00" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) txfsm_ratewidth_cfg_0</span><br/>
      <span class="sdescdet">Tx Ratewidth Config</span><br/>
      <span class="ldescdet">Tx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030058</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00008050</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="5">tx_ratewidth_int_recal_en</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_delay</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_clk_delay</td>
        <td class="fldnorm" colspan="1">tx_ratewidth_fastregpwrup_en</td>
        <td class="fldnorm" colspan="1">tx_ratewidth_clk_chk_disable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_int_recal_en</span><br/>
          <span class="sdescdet">tx_ratewidth_int_recal_en[30:26]</span><br/>
          <span class="ldescdet">Ratewidth FSM restart calibration when rate change in integer mode</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_delay[25:14]</span><br/>
          <span class="ldescdet">Ratewidth FSM delay </span></p>
          <p><b>Reset: </b>hex:0x002;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_clk_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_clk_delay[13:2]</span><br/>
          <span class="ldescdet">Ratewidth FSM clock delay interval</span></p>
          <p><b>Reset: </b>hex:0x014;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_fastregpwrup_en</span><br/>
          <span class="sdescdet">tx_ratewidth_fastregpwrup_en[1:1]</span><br/>
          <span class="ldescdet">Ratewidth FSM fast power acc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_clk_chk_disable</span><br/>
          <span class="sdescdet">tx_ratewidth_clk_chk_disable[0:0]</span><br/>
          <span class="ldescdet">Disable clock check in Ratewidth FSM </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6BC1BB7E7326439B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) txfsm_ratewidth_cfg_1</span><br/>
      <span class="sdescdet">Tx Ratewidth Config</span><br/>
      <span class="ldescdet">Tx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703005c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00028005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_etr_on_delay</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_etr_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_etr_on_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_etr_on_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM ETR on delay</span></p>
          <p><b>Reset: </b>hex:0x028;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_etr_off_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_etr_off_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM ETR off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E40A8E9D23965BB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) txfsm_ratewidth_cfg_2</span><br/>
      <span class="sdescdet">Tx Ratewidth Config</span><br/>
      <span class="ldescdet">Tx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030060</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00005005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_pd_off_delay</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_pd_on_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_pd_off_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_pd_off_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM power down off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_pd_on_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_pd_on_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM power down on delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_31FC81327D7EE30B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) txfsm_ratewidth_cfg_3</span><br/>
      <span class="sdescdet">Tx Ratewidth Config</span><br/>
      <span class="ldescdet">Tx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030064</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00005005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_rst_b0_off_delay</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_rst_a_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_rst_b0_off_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_rst_b0_off_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-B0 off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_rst_a_off_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_rst_a_off_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-A off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_777DCA548FA7D91B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) txfsm_ratewidth_cfg_4</span><br/>
      <span class="sdescdet">Tx Ratewidth Config</span><br/>
      <span class="ldescdet">Tx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030068</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00005005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_rst_b2_off_delay</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_rst_b1_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_rst_b2_off_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_rst_b2_off_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-B2 off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_rst_b1_off_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_rst_b1_off_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-B1 off delay</span></p>
          <p><b>Reset: </b>hex:0x005;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C52BCC22317EB15B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) txfsm_ratewidth_cfg_5</span><br/>
      <span class="sdescdet">Tx Ratewidth Config</span><br/>
      <span class="ldescdet">Tx Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703006c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000002</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="12">tx_ratewidth_cal_clear_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ratewidth_cal_clear_delay</span><br/>
          <span class="sdescdet">tx_ratewidth_cal_clear_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth calibration clear delay</span></p>
          <p><b>Reset: </b>hex:0x002;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F58C8105FA159771" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) txfsm_calmaster_pstate_cfg</span><br/>
      <span class="sdescdet">Tx Calibration Master config</span><br/>
      <span class="ldescdet">Tx Calibration Master config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030070</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff88888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff88888</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="3">txcalptr_pstate_calmasterbrkpt_event4</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txcalptr_pstate_calmasterbrkpt_event3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txcalptr_pstate_calmasterbrkpt_event2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txcalptr_pstate_calmasterbrkpt_event1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txcalptr_pstate_calmasterbrkpt_event0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalptr_pstate_calmasterbrkpt_event4</span><br/>
          <span class="sdescdet">txcalptr_pstate_calmasterbrkpt_event4[18:16]</span><br/>
          <span class="ldescdet">CalMaster break point 4 Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalptr_pstate_calmasterbrkpt_event3</span><br/>
          <span class="sdescdet">txcalptr_pstate_calmasterbrkpt_event3[14:12]</span><br/>
          <span class="ldescdet">CalMaster break point 3 Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalptr_pstate_calmasterbrkpt_event2</span><br/>
          <span class="sdescdet">txcalptr_pstate_calmasterbrkpt_event2[10:8]</span><br/>
          <span class="ldescdet">CalMaster break point 2 Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalptr_pstate_calmasterbrkpt_event1</span><br/>
          <span class="sdescdet">txcalptr_pstate_calmasterbrkpt_event1[6:4]</span><br/>
          <span class="ldescdet">CalMaster break point 1 Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalptr_pstate_calmasterbrkpt_event0</span><br/>
          <span class="sdescdet">txcalptr_pstate_calmasterbrkpt_event0[2:0]</span><br/>
          <span class="ldescdet">CalMaster break point 0 Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_303C37E4E3213FC2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) txfsm_calmaster_quad_cfg</span><br/>
      <span class="sdescdet">Tx Calibration Master config</span><br/>
      <span class="ldescdet">Tx Calibration Master config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030074</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff88888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff88888</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="3">txcalptr_quad_calmasterbrkpt_event4</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txcalptr_quad_calmasterbrkpt_event3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txcalptr_quad_calmasterbrkpt_event2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txcalptr_quad_calmasterbrkpt_event1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">txcalptr_quad_calmasterbrkpt_event0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalptr_quad_calmasterbrkpt_event4</span><br/>
          <span class="sdescdet">txcalptr_quad_calmasterbrkpt_event4[18:16]</span><br/>
          <span class="ldescdet">CalMaster break point 4 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalptr_quad_calmasterbrkpt_event3</span><br/>
          <span class="sdescdet">txcalptr_quad_calmasterbrkpt_event3[14:12]</span><br/>
          <span class="ldescdet">CalMaster break point 3 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalptr_quad_calmasterbrkpt_event2</span><br/>
          <span class="sdescdet">txcalptr_quad_calmasterbrkpt_event2[10:8]</span><br/>
          <span class="ldescdet">CalMaster break point 2 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalptr_quad_calmasterbrkpt_event1</span><br/>
          <span class="sdescdet">txcalptr_quad_calmasterbrkpt_event1[6:4]</span><br/>
          <span class="ldescdet">CalMaster break point 1 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalptr_quad_calmasterbrkpt_event0</span><br/>
          <span class="sdescdet">txcalptr_quad_calmasterbrkpt_event0[2:0]</span><br/>
          <span class="ldescdet">CalMaster break point 0 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D3621981EA8C3E30" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) txrpu_ctrl</span><br/>
      <span class="sdescdet">Tx RPU control</span><br/>
      <span class="ldescdet">Tx RPU control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030078</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">txrpu_en_b</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_en_b</span><br/>
          <span class="sdescdet">txrpu_en_b[0:0]</span><br/>
          <span class="ldescdet">RPU enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C29A491CA0CD43D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) txrpu_lut_cfg_0</span><br/>
      <span class="sdescdet">Tx RPU LUT </span><br/>
      <span class="ldescdet">Tx RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703007c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">txrpu_evup_delay_lut_entry2</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">txrpu_evup_delay_lut_entry1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_entry2</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_entry2[28:16]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 2.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_entry1</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_entry1[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 1.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_184B4F552967A376" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) txrpu_lut_cfg_1</span><br/>
      <span class="sdescdet">Tx RPU LUT </span><br/>
      <span class="ldescdet">Tx RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030080</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">txrpu_evup_delay_lut_entry4</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">txrpu_evup_delay_lut_entry3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_entry4</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_entry4[28:16]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 4.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_entry3</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_entry3[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 3.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CFEBF4794D5C3AC0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) txrpu_lut_cfg_2</span><br/>
      <span class="sdescdet">Tx RPU LUT </span><br/>
      <span class="ldescdet">Tx RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030084</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">txrpu_evup_delay_lut_entry6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">txrpu_evup_delay_lut_entry5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_entry6</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_entry6[28:16]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 6.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_entry5</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_entry5[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 5.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A22F89F455B429B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) txrpu_lut_cfg_3</span><br/>
      <span class="sdescdet">Tx RPU LUT </span><br/>
      <span class="ldescdet">Tx RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030088</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">txrpu_evdn_delay_lut_entry1</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">txrpu_evup_delay_lut_entry7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_entry1</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_entry1[28:16]</span><br/>
          <span class="ldescdet">RPU power down timer LUT - entry 1.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_entry7</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_entry7[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 7.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_735EA35C317B7D3A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) txrpu_lut_cfg_4</span><br/>
      <span class="sdescdet">Tx RPU LUT </span><br/>
      <span class="ldescdet">Tx RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703008c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">txrpu_evdn_delay_lut_entry3</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">txrpu_evdn_delay_lut_entry2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_entry3</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_entry3[28:16]</span><br/>
          <span class="ldescdet">RPU power down timer LUT - entry 3.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_entry2</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_entry2[12:0]</span><br/>
          <span class="ldescdet">RPU power down timer LUT - entry 2.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C241E9DC1E81A8B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) txrpu_evup_delay_cfg_0</span><br/>
      <span class="sdescdet">Tx power up event config</span><br/>
      <span class="ldescdet">Tx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030090</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s1q1</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s1q0</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s0q7</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s0q6</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s0q5</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s0q4</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s0q3</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s0q2</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s0q1</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s0q0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s1q1</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s1q1[29:27]</span><br/>
          <span class="ldescdet">RPU power up event S1Q1 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s1q0</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s1q0[26:24]</span><br/>
          <span class="ldescdet">RPU power up event S1Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s0q7</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s0q7[23:21]</span><br/>
          <span class="ldescdet">RPU power up event S0Q7 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s0q6</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s0q6[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S0Q6 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s0q5</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s0q5[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S0Q5 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s0q4</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s0q4[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S0Q4 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s0q3</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s0q3[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S0Q3 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s0q2</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s0q2[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S0Q2 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s0q1</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s0q1[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S0Q1 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s0q0</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s0q0[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S0Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EBB437EEB1D5485B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) txrpu_evup_delay_cfg_1</span><br/>
      <span class="sdescdet">Tx power up event config</span><br/>
      <span class="ldescdet">Tx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030094</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s2q3</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s2q2</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s2q1</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s2q0</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s1q7</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s1q6</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s1q5</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s1q4</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s1q3</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s1q2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s2q3</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s2q3[29:27]</span><br/>
          <span class="ldescdet">RPU power up event S2Q3 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s2q2</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s2q2[26:24]</span><br/>
          <span class="ldescdet">RPU power up event S2Q2 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s2q1</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s2q1[23:21]</span><br/>
          <span class="ldescdet">RPU power up event S2Q1 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s2q0</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s2q0[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S2Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s1q7</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s1q7[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S1Q7 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s1q6</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s1q6[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S1Q6 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s1q5</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s1q5[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S1Q5 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s1q4</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s1q4[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S1Q4 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s1q3</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s1q3[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S1Q3 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s1q2</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s1q2[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S1Q2 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_716D8843A92FAD2D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) txrpu_evup_delay_cfg_2</span><br/>
      <span class="sdescdet">Tx power up event config</span><br/>
      <span class="ldescdet">Tx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030098</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s3q5</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s3q4</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s3q3</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s3q2</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s3q1</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s3q0</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s2q7</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s2q6</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s2q5</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s2q4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s3q5</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s3q5[29:27]</span><br/>
          <span class="ldescdet">RPU power up event S3Q5 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s3q4</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s3q4[26:24]</span><br/>
          <span class="ldescdet">RPU power up event S3Q4 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s3q3</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s3q3[23:21]</span><br/>
          <span class="ldescdet">RPU power up event S3Q3 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s3q2</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s3q2[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S3Q2 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s3q1</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s3q1[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S3Q1 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s3q0</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s3q0[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S3Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s2q7</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s2q7[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S2Q7 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s2q6</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s2q6[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S2Q6 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s2q5</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s2q5[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S2Q5 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s2q4</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s2q4[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S2Q4 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A669D421AEBDFF60" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) txrpu_evup_delay_cfg_3</span><br/>
      <span class="sdescdet">Tx power up event config</span><br/>
      <span class="ldescdet">Tx power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703009c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00001249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s5q0</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s4q1</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s4q0</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s3q7</td>
        <td class="fldnorm" colspan="3">txrpu_evup_delay_lut_sel_s3q6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s5q0</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s5q0[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S5Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s4q1</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s4q1[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S4Q1 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s4q0</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s4q0[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S4Q0 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s3q7</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s3q7[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S3Q7 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evup_delay_lut_sel_s3q6</span><br/>
          <span class="sdescdet">txrpu_evup_delay_lut_sel_s3q6[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S3Q6 time index.  Select the entry index from the RPU power up LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5BA83B2CFAE2F61B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) txrpu_evdn_delay_cfg_0</span><br/>
      <span class="sdescdet">Tx power down event config</span><br/>
      <span class="ldescdet">Tx power down event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x15555555</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s1q6</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s1q5</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s1q4</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s1q3</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s1q2</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s1q1</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s1q0</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s0q7</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s0q6</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s0q5</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s0q4</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s0q3</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s0q2</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s0q1</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s0q0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s1q6</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s1q6[29:28]</span><br/>
          <span class="ldescdet">RPU power down event S1Q6 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s1q5</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s1q5[27:26]</span><br/>
          <span class="ldescdet">RPU power down event S1Q5 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s1q4</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s1q4[25:24]</span><br/>
          <span class="ldescdet">RPU power down event S1Q4 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s1q3</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s1q3[23:22]</span><br/>
          <span class="ldescdet">RPU power down event S1Q3 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s1q2</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s1q2[21:20]</span><br/>
          <span class="ldescdet">RPU power down event S1Q2 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s1q1</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s1q1[19:18]</span><br/>
          <span class="ldescdet">RPU power down event S1Q1 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s1q0</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s1q0[17:16]</span><br/>
          <span class="ldescdet">RPU power down event S1Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s0q7</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s0q7[15:14]</span><br/>
          <span class="ldescdet">RPU power down event S0Q7 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s0q6</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s0q6[13:12]</span><br/>
          <span class="ldescdet">RPU power down event S0Q6 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s0q5</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s0q5[11:10]</span><br/>
          <span class="ldescdet">RPU power down event S0Q5 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s0q4</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s0q4[9:8]</span><br/>
          <span class="ldescdet">RPU power down event S0Q4 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s0q3</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s0q3[7:6]</span><br/>
          <span class="ldescdet">RPU power down event S0Q3 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s0q2</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s0q2[5:4]</span><br/>
          <span class="ldescdet">RPU power down event S0Q2 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s0q1</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s0q1[3:2]</span><br/>
          <span class="ldescdet">RPU power down event S0Q1 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s0q0</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s0q0[1:0]</span><br/>
          <span class="ldescdet">RPU power down event S0Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ABF50547641BEDD1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) txrpu_evdn_delay_cfg_1</span><br/>
      <span class="sdescdet">Tx power down event config</span><br/>
      <span class="ldescdet">Tx power down event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x15555555</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s3q5</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s3q4</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s3q3</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s3q2</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s3q1</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s3q0</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s2q7</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s2q6</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s2q5</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s2q4</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s2q3</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s2q2</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s2q1</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s2q0</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s1q7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s3q5</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s3q5[29:28]</span><br/>
          <span class="ldescdet">RPU power down event S3Q5 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s3q4</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s3q4[27:26]</span><br/>
          <span class="ldescdet">RPU power down event S3Q4 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s3q3</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s3q3[25:24]</span><br/>
          <span class="ldescdet">RPU power down event S3Q3 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s3q2</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s3q2[23:22]</span><br/>
          <span class="ldescdet">RPU power down event S3Q2 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s3q1</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s3q1[21:20]</span><br/>
          <span class="ldescdet">RPU power down event S3Q1 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s3q0</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s3q0[19:18]</span><br/>
          <span class="ldescdet">RPU power down event S3Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s2q7</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s2q7[17:16]</span><br/>
          <span class="ldescdet">RPU power down event S2Q7 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s2q6</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s2q6[15:14]</span><br/>
          <span class="ldescdet">RPU power down event S2Q6 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s2q5</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s2q5[13:12]</span><br/>
          <span class="ldescdet">RPU power down event S2Q5 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s2q4</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s2q4[11:10]</span><br/>
          <span class="ldescdet">RPU power down event S2Q4 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s2q3</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s2q3[9:8]</span><br/>
          <span class="ldescdet">RPU power down event S2Q3 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s2q2</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s2q2[7:6]</span><br/>
          <span class="ldescdet">RPU power down event S2Q2 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s2q1</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s2q1[5:4]</span><br/>
          <span class="ldescdet">RPU power down event S2Q1 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s2q0</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s2q0[3:2]</span><br/>
          <span class="ldescdet">RPU power down event S2Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s1q7</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s1q7[1:0]</span><br/>
          <span class="ldescdet">RPU power down event S1Q7 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_42DB11E9FCA7F7D9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) txrpu_evdn_delay_cfg_2</span><br/>
      <span class="sdescdet">Tx power down event config</span><br/>
      <span class="ldescdet">Tx power down event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000155</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s5q0</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s4q1</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s4q0</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s3q7</td>
        <td class="fldnorm" colspan="2">txrpu_evdn_delay_lut_sel_s3q6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s5q0</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s5q0[9:8]</span><br/>
          <span class="ldescdet">RPU power down event S5Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s4q1</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s4q1[7:6]</span><br/>
          <span class="ldescdet">RPU power down event S4Q1 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s4q0</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s4q0[5:4]</span><br/>
          <span class="ldescdet">RPU power down event S4Q0 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s3q7</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s3q7[3:2]</span><br/>
          <span class="ldescdet">RPU power down event S3Q7 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpu_evdn_delay_lut_sel_s3q6</span><br/>
          <span class="sdescdet">txrpu_evdn_delay_lut_sel_s3q6[1:0]</span><br/>
          <span class="ldescdet">RPU power down event S3Q6 time index.  Select the entry index from the RPU power down LUT for the time duration.  Note: value 0 means disable this RPU state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E55B58DDEB82434" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) tx_rpu_event_cfg_0</span><br/>
      <span class="sdescdet">TX  event config</span><br/>
      <span class="ldescdet">TX  event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event0_up_ptr_s</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event0_up_ptr_q</td>
        <td class="fldnorm" colspan="2">txrpubrkpt_event0_up_cfg</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event0_dn_ptr_s</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event0_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">txrpubrkpt_event0_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event0_up_ptr_s</span><br/>
          <span class="sdescdet">txrpubrkpt_event0_up_ptr_s[15:13]</span><br/>
          <span class="ldescdet">RPU break point 0 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event0_up_ptr_q</span><br/>
          <span class="sdescdet">txrpubrkpt_event0_up_ptr_q[12:10]</span><br/>
          <span class="ldescdet">RPU break point 0 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event0_up_cfg</span><br/>
          <span class="sdescdet">txrpubrkpt_event0_up_cfg[9:8]</span><br/>
          <span class="ldescdet">RPU break point 0 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event0_dn_ptr_s</span><br/>
          <span class="sdescdet">txrpubrkpt_event0_dn_ptr_s[7:5]</span><br/>
          <span class="ldescdet">RPU break point 0 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event0_dn_ptr_q</span><br/>
          <span class="sdescdet">txrpubrkpt_event0_dn_ptr_q[4:2]</span><br/>
          <span class="ldescdet">RPU break point 0 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event0_dn_cfg</span><br/>
          <span class="sdescdet">txrpubrkpt_event0_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 0 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86851D62BFA6BD56" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) tx_rpu_event_cfg_1</span><br/>
      <span class="sdescdet">TX  event config</span><br/>
      <span class="ldescdet">TX  event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event1_up_ptr_s</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event1_up_ptr_q</td>
        <td class="fldnorm" colspan="2">txrpubrkpt_event1_up_cfg</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event1_dn_ptr_s</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event1_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">txrpubrkpt_event1_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event1_up_ptr_s</span><br/>
          <span class="sdescdet">txrpubrkpt_event1_up_ptr_s[15:13]</span><br/>
          <span class="ldescdet">RPU break point 1 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event1_up_ptr_q</span><br/>
          <span class="sdescdet">txrpubrkpt_event1_up_ptr_q[12:10]</span><br/>
          <span class="ldescdet">RPU break point 1 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event1_up_cfg</span><br/>
          <span class="sdescdet">txrpubrkpt_event1_up_cfg[9:8]</span><br/>
          <span class="ldescdet">RPU break point 1 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event1_dn_ptr_s</span><br/>
          <span class="sdescdet">txrpubrkpt_event1_dn_ptr_s[7:5]</span><br/>
          <span class="ldescdet">RPU break point 1 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event1_dn_ptr_q</span><br/>
          <span class="sdescdet">txrpubrkpt_event1_dn_ptr_q[4:2]</span><br/>
          <span class="ldescdet">RPU break point 1 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event1_dn_cfg</span><br/>
          <span class="sdescdet">txrpubrkpt_event1_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 1 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_163C8860D6D546C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) tx_rpu_event_cfg_2</span><br/>
      <span class="sdescdet">TX  event config</span><br/>
      <span class="ldescdet">TX  event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event2_up_ptr_s</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event2_up_ptr_q</td>
        <td class="fldnorm" colspan="2">txrpubrkpt_event2_up_cfg</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event2_dn_ptr_s</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event2_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">txrpubrkpt_event2_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event2_up_ptr_s</span><br/>
          <span class="sdescdet">txrpubrkpt_event2_up_ptr_s[15:13]</span><br/>
          <span class="ldescdet">RPU break point 2 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event2_up_ptr_q</span><br/>
          <span class="sdescdet">txrpubrkpt_event2_up_ptr_q[12:10]</span><br/>
          <span class="ldescdet">RPU break point 2 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event2_up_cfg</span><br/>
          <span class="sdescdet">txrpubrkpt_event2_up_cfg[9:8]</span><br/>
          <span class="ldescdet">RPU break point 2 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event2_dn_ptr_s</span><br/>
          <span class="sdescdet">txrpubrkpt_event2_dn_ptr_s[7:5]</span><br/>
          <span class="ldescdet">RPU break point 2 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event2_dn_ptr_q</span><br/>
          <span class="sdescdet">txrpubrkpt_event2_dn_ptr_q[4:2]</span><br/>
          <span class="ldescdet">RPU break point 2 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event2_dn_cfg</span><br/>
          <span class="sdescdet">txrpubrkpt_event2_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 2 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8450EAC6D3021D53" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) tx_rpu_event_cfg_3</span><br/>
      <span class="sdescdet">TX  event config</span><br/>
      <span class="ldescdet">TX  event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event3_up_ptr_s</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event3_up_ptr_q</td>
        <td class="fldnorm" colspan="2">txrpubrkpt_event3_up_cfg</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event3_dn_ptr_s</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event3_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">txrpubrkpt_event3_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event3_up_ptr_s</span><br/>
          <span class="sdescdet">txrpubrkpt_event3_up_ptr_s[15:13]</span><br/>
          <span class="ldescdet">RPU break point 3 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event3_up_ptr_q</span><br/>
          <span class="sdescdet">txrpubrkpt_event3_up_ptr_q[12:10]</span><br/>
          <span class="ldescdet">RPU break point 3 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event3_up_cfg</span><br/>
          <span class="sdescdet">txrpubrkpt_event3_up_cfg[9:8]</span><br/>
          <span class="ldescdet">RPU break point 3 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event3_dn_ptr_s</span><br/>
          <span class="sdescdet">txrpubrkpt_event3_dn_ptr_s[7:5]</span><br/>
          <span class="ldescdet">RPU break point 3 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event3_dn_ptr_q</span><br/>
          <span class="sdescdet">txrpubrkpt_event3_dn_ptr_q[4:2]</span><br/>
          <span class="ldescdet">RPU break point 3 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event3_dn_cfg</span><br/>
          <span class="sdescdet">txrpubrkpt_event3_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 3 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A5DFEDF72EE90F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) tx_rpu_event_cfg_4</span><br/>
      <span class="sdescdet">TX  event config</span><br/>
      <span class="ldescdet">TX  event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event4_up_ptr_s</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event4_up_ptr_q</td>
        <td class="fldnorm" colspan="2">txrpubrkpt_event4_up_cfg</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event4_dn_ptr_s</td>
        <td class="fldnorm" colspan="3">txrpubrkpt_event4_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">txrpubrkpt_event4_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event4_up_ptr_s</span><br/>
          <span class="sdescdet">txrpubrkpt_event4_up_ptr_s[15:13]</span><br/>
          <span class="ldescdet">RPU break point 4 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event4_up_ptr_q</span><br/>
          <span class="sdescdet">txrpubrkpt_event4_up_ptr_q[12:10]</span><br/>
          <span class="ldescdet">RPU break point 4 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event4_up_cfg</span><br/>
          <span class="sdescdet">txrpubrkpt_event4_up_cfg[9:8]</span><br/>
          <span class="ldescdet">RPU break point 4 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event4_dn_ptr_s</span><br/>
          <span class="sdescdet">txrpubrkpt_event4_dn_ptr_s[7:5]</span><br/>
          <span class="ldescdet">RPU break point 4 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event4_dn_ptr_q</span><br/>
          <span class="sdescdet">txrpubrkpt_event4_dn_ptr_q[4:2]</span><br/>
          <span class="ldescdet">RPU break point 4 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_event4_dn_cfg</span><br/>
          <span class="sdescdet">txrpubrkpt_event4_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 4 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93CFC9396AF8E28C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) tx_rpu_event_cfg_5</span><br/>
      <span class="sdescdet">Tx RPU event config</span><br/>
      <span class="ldescdet">Tx RPU event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x4f5b535f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">txrpuctl_txworddiv_rst_up_ptr0_s</td>
        <td class="fldnorm" colspan="3">txrpuctl_txworddiv_rst_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">txrpuctl_txworddiv_up_cfg</td>
        <td class="fldnorm" colspan="3">txrpuctl_txworddiv_rst_dn_ptr0_s</td>
        <td class="fldnorm" colspan="3">txrpuctl_txworddiv_rst_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">txrpuctl_txworddiv_dn_cfg</td>
        <td class="fldnorm" colspan="3">txrpuctl_keepalive_up_ptr0_s</td>
        <td class="fldnorm" colspan="3">txrpuctl_keepalive_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">txrpuctl_keepalive_up_cfg</td>
        <td class="fldnorm" colspan="3">txrpuctl_keepalive_dn_ptr0_s</td>
        <td class="fldnorm" colspan="3">txrpuctl_keepalive_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">txrpuctl_keepalive_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_txworddiv_rst_up_ptr0_s</span><br/>
          <span class="sdescdet">txrpuctl_txworddiv_rst_up_ptr0_s[31:29]</span><br/>
          <span class="ldescdet">RPU timer for txword div clockclock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_txworddiv_rst_up_ptr0_q</span><br/>
          <span class="sdescdet">txrpuctl_txworddiv_rst_up_ptr0_q[28:26]</span><br/>
          <span class="ldescdet">RPU timer for txword div clockclock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_txworddiv_up_cfg</span><br/>
          <span class="sdescdet">txrpuctl_txworddiv_up_cfg[25:24]</span><br/>
          <span class="ldescdet">RPU timer for txword div clockclock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_txworddiv_rst_dn_ptr0_s</span><br/>
          <span class="sdescdet">txrpuctl_txworddiv_rst_dn_ptr0_s[23:21]</span><br/>
          <span class="ldescdet">RPU timer for txword div clockclock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_txworddiv_rst_dn_ptr0_q</span><br/>
          <span class="sdescdet">txrpuctl_txworddiv_rst_dn_ptr0_q[20:18]</span><br/>
          <span class="ldescdet">RPU timer for txword div clockclock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_txworddiv_dn_cfg</span><br/>
          <span class="sdescdet">txrpuctl_txworddiv_dn_cfg[17:16]</span><br/>
          <span class="ldescdet">RPU timer for txword div clockclock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_keepalive_up_ptr0_s</span><br/>
          <span class="sdescdet">txrpuctl_keepalive_up_ptr0_s[15:13]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_keepalive_up_ptr0_q</span><br/>
          <span class="sdescdet">txrpuctl_keepalive_up_ptr0_q[12:10]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_keepalive_up_cfg</span><br/>
          <span class="sdescdet">txrpuctl_keepalive_up_cfg[9:8]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_keepalive_dn_ptr0_s</span><br/>
          <span class="sdescdet">txrpuctl_keepalive_dn_ptr0_s[7:5]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_keepalive_dn_ptr0_q</span><br/>
          <span class="sdescdet">txrpuctl_keepalive_dn_ptr0_q[4:2]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpuctl_keepalive_dn_cfg</span><br/>
          <span class="sdescdet">txrpuctl_keepalive_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU timer for keepalive clock select in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_508E0FC7ED4E28BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) tx_ctrl_out_0</span><br/>
      <span class="sdescdet">Tx Control Output</span><br/>
      <span class="ldescdet">Tx Control Output
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="7">txdrv_txdetrx_slc_en</td>
        <td class="fldnorm" colspan="7">txdrv_txdetrx_slc_en_ovr</td>
        <td class="fldnorm" colspan="1">txdrv_txdetrx_slc_en_ovren</td>
        <td class="fldnorm" colspan="1">txbeacon_en_ovr</td>
        <td class="fldnorm" colspan="1">txbeacon_en_ovren</td>
        <td class="fldnorm" colspan="1">txdrv_dozecm_en</td>
        <td class="fldnorm" colspan="1">txdrv_dozecm_en_ovr</td>
        <td class="fldnorm" colspan="1">txdrv_dozecm_en_ovren</td>
        <td class="fldnorm" colspan="1">txpd_txdrv_dat_b</td>
        <td class="fldnorm" colspan="1">txpd_txdrv_dat_b_ovr</td>
        <td class="fldnorm" colspan="1">txpd_txdrv_dat_b_ovren</td>
        <td class="fldnorm" colspan="3">txdrv_c0_trim</td>
        <td class="fldnorm" colspan="3">txdrv_c0_trim_ovr</td>
        <td class="fldnorm" colspan="1">txdrv_c0_trim_ovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_txdetrx_slc_en</span><br/>
          <span class="sdescdet">txdrv_txdetrx_slc_en[29:23]</span><br/>
          <span class="ldescdet">Ana Tx Driver Tx-detect-Rx Slice Enable</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_txdetrx_slc_en_ovr</span><br/>
          <span class="sdescdet">txdrv_txdetrx_slc_en_ovr[22:16]</span><br/>
          <span class="ldescdet">Ana Tx Driver Tx-detect-Rx Slice Enable Override</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_txdetrx_slc_en_ovren</span><br/>
          <span class="sdescdet">txdrv_txdetrx_slc_en_ovren[15:15]</span><br/>
          <span class="ldescdet">Ana Tx Driver Tx-detect-Rx Slice Enable Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbeacon_en_ovr</span><br/>
          <span class="sdescdet">txbeacon_en_ovr[14:14]</span><br/>
          <span class="ldescdet">Tx Beacon Enable Override  to Ana</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbeacon_en_ovren</span><br/>
          <span class="sdescdet">txbeacon_en_ovren[13:13]</span><br/>
          <span class="ldescdet">Tx Beacon Enable Override Enable to Ana</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_dozecm_en</span><br/>
          <span class="sdescdet">txdrv_dozecm_en[12:12]</span><br/>
          <span class="ldescdet">Ana Tx Driver Doze Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_dozecm_en_ovr</span><br/>
          <span class="sdescdet">txdrv_dozecm_en_ovr[11:11]</span><br/>
          <span class="ldescdet">Ana Tx Driver Doze Enable Override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_dozecm_en_ovren</span><br/>
          <span class="sdescdet">txdrv_dozecm_en_ovren[10:10]</span><br/>
          <span class="ldescdet">Ana Tx Driver Doze Enable Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpd_txdrv_dat_b</span><br/>
          <span class="sdescdet">txpd_txdrv_dat_b[9:9]</span><br/>
          <span class="ldescdet">Ana Tx Driver Data Power Down</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpd_txdrv_dat_b_ovr</span><br/>
          <span class="sdescdet">txpd_txdrv_dat_b_ovr[8:8]</span><br/>
          <span class="ldescdet">Ana Tx Driver Data Power Down Override (Acitve LOW)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpd_txdrv_dat_b_ovren</span><br/>
          <span class="sdescdet">txpd_txdrv_dat_b_ovren[7:7]</span><br/>
          <span class="ldescdet">Ana Tx Driver Data Power Down Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_c0_trim</span><br/>
          <span class="sdescdet">txdrv_c0_trim[6:4]</span><br/>
          <span class="ldescdet">Ana Tx Driver C0 Trim</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_c0_trim_ovr</span><br/>
          <span class="sdescdet">txdrv_c0_trim_ovr[3:1]</span><br/>
          <span class="ldescdet">Ana Tx Driver C0 Trim Override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_c0_trim_ovren</span><br/>
          <span class="sdescdet">txdrv_c0_trim_ovren[0:0]</span><br/>
          <span class="ldescdet">Ana Tx Driver C0 Trim Override Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_659052A1BB8901D4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) tx_ctrl_out_1</span><br/>
      <span class="sdescdet">Tx Control Output</span><br/>
      <span class="ldescdet">Tx Control Output
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="10">txffe_spare_ovr</td>
        <td class="fldnorm" colspan="1">txffe_spare_ovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txffe_spare_ovr</span><br/>
          <span class="sdescdet">txffe_spare_ovr[10:1]</span><br/>
          <span class="ldescdet">TxFFE spare override</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txffe_spare_ovren</span><br/>
          <span class="sdescdet">txffe_spare_ovren[0:0]</span><br/>
          <span class="ldescdet">TxFFE spare enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A0691667C88E25C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) tx_output_pin_override</span><br/>
      <span class="sdescdet">Tx output pin override</span><br/>
      <span class="ldescdet">Tx output pin override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">txpin_status_locovr</td>
        <td class="fldnorm" colspan="1">txpin_status_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpin_status_locovr</span><br/>
          <span class="sdescdet">txpin_status_locovr[1:1]</span><br/>
          <span class="ldescdet">o_tx_status_l[x]_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpin_status_locovren</span><br/>
          <span class="sdescdet">txpin_status_locovren[0:0]</span><br/>
          <span class="ldescdet">o_tx_status_l[x]_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_924E872C396E7D4C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) tx_output_pin_preoverride</span><br/>
      <span class="sdescdet">Tx output pin pre-override value</span><br/>
      <span class="ldescdet">Tx output pin pre-override value
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">txpin_status_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpin_status_loc</span><br/>
          <span class="sdescdet">txpin_status_loc[0:0]</span><br/>
          <span class="ldescdet">o_tx_status_l[x]_a output pin pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D56CE7AE66FC0235" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) tx_brkpt_ctrl</span><br/>
      <span class="sdescdet">Tx break point control</span><br/>
      <span class="ldescdet">Tx break point control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">txfsm_rst_brkpt_en_mask</td>
        <td class="fldnorm" colspan="1">txfsm_rst_notify_en</td>
        <td class="fldnorm" colspan="5">txratewidthbrkpt_en</td>
        <td class="fldnorm" colspan="1">txcalmasterbrkpt_en</td>
        <td class="fldnorm" colspan="1">txrpubrkpt_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_rst_brkpt_en_mask</span><br/>
          <span class="sdescdet">txfsm_rst_brkpt_en_mask[8:8]</span><br/>
          <span class="ldescdet">Main FSM reset break point enable.  This bit can be enable only when txfsm_rst_notify_en is HIGH</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_rst_notify_en</span><br/>
          <span class="sdescdet">txfsm_rst_notify_en[7:7]</span><br/>
          <span class="ldescdet">Main FSM reset notify enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txratewidthbrkpt_en</span><br/>
          <span class="sdescdet">txratewidthbrkpt_en[6:2]</span><br/>
          <span class="ldescdet">RateWidth break point enable</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalmasterbrkpt_en</span><br/>
          <span class="sdescdet">txcalmasterbrkpt_en[1:1]</span><br/>
          <span class="ldescdet">CalMaster break point enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_en</span><br/>
          <span class="sdescdet">txrpubrkpt_en[0:0]</span><br/>
          <span class="ldescdet">RPU break point enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C6AACA6ED50E57C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) tx_brkpt_status</span><br/>
      <span class="sdescdet">Tx break point control status</span><br/>
      <span class="ldescdet">Tx break point control status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">txfsm_rst_notify_hit</td>
        <td class="fldnorm" colspan="1">txratewidthbrkpt_hit</td>
        <td class="fldnorm" colspan="1">txcalmasterbrkpt_hit</td>
        <td class="fldnorm" colspan="1">txrpubrkpt_hit</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_rst_notify_hit</span><br/>
          <span class="sdescdet">txfsm_rst_notify_hit[3:3]</span><br/>
          <span class="ldescdet">Main FSM reset notify status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txratewidthbrkpt_hit</span><br/>
          <span class="sdescdet">txratewidthbrkpt_hit[2:2]</span><br/>
          <span class="ldescdet">RateWidth break point status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalmasterbrkpt_hit</span><br/>
          <span class="sdescdet">txcalmasterbrkpt_hit[1:1]</span><br/>
          <span class="ldescdet">CalMaster break point status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_hit</span><br/>
          <span class="sdescdet">txrpubrkpt_hit[0:0]</span><br/>
          <span class="ldescdet">RPU break point status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E60EC2EBB219E8F9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) tx_brkpt_clear</span><br/>
      <span class="sdescdet">Tx break point control clear</span><br/>
      <span class="ldescdet">Tx break point control clear
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">txfsm_rst_notify_hit_clr</td>
        <td class="fldnorm" colspan="1">txratewidthbrkpt_hit_clr</td>
        <td class="fldnorm" colspan="1">txcalmasterbrkpt_hit_clr</td>
        <td class="fldnorm" colspan="1">txrpubrkpt_hit_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfsm_rst_notify_hit_clr</span><br/>
          <span class="sdescdet">txfsm_rst_notify_hit_clr[3:3]</span><br/>
          <span class="ldescdet">Main FSM reset notify break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point when txfsm_rst_brkpt_en_mask is HIGH.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txratewidthbrkpt_hit_clr</span><br/>
          <span class="sdescdet">txratewidthbrkpt_hit_clr[2:2]</span><br/>
          <span class="ldescdet">RateWidth break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txcalmasterbrkpt_hit_clr</span><br/>
          <span class="sdescdet">txcalmasterbrkpt_hit_clr[1:1]</span><br/>
          <span class="ldescdet">CalMaster break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txrpubrkpt_hit_clr</span><br/>
          <span class="sdescdet">txrpubrkpt_hit_clr[0:0]</span><br/>
          <span class="ldescdet">RPU break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4FA1F4A3BBA3A40A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) tx_datapath_status</span><br/>
      <span class="sdescdet">Tx Datapath Status</span><br/>
      <span class="ldescdet">Tx Datapath Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">txfifo_mon_fifo_full</td>
        <td class="fldnorm" colspan="3">txfifo_mon_full_flag_count</td>
        <td class="fldnorm" colspan="1">txfifo_mon_fifo_empty</td>
        <td class="fldnorm" colspan="3">txfifo_mon_empty_flag_count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_mon_fifo_full</span><br/>
          <span class="sdescdet">txfifo_mon_fifo_full[7:7]</span><br/>
          <span class="ldescdet">Tx Datapath Phase FIFO overflow counter. To monitor how many times does the Phase FIFO went into overflow state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_mon_full_flag_count</span><br/>
          <span class="sdescdet">txfifo_mon_full_flag_count[6:4]</span><br/>
          <span class="ldescdet">Tx Datapath Phase FIFO overrflow counter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_mon_fifo_empty</span><br/>
          <span class="sdescdet">txfifo_mon_fifo_empty[3:3]</span><br/>
          <span class="ldescdet">Tx Datapath Phase FIFO underflow </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_mon_empty_flag_count</span><br/>
          <span class="sdescdet">txfifo_mon_empty_flag_count[2:0]</span><br/>
          <span class="ldescdet">Tx Datapath Phase FIFO underflow counter. To monitor how many times does the Phase FIFO went into underflow state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_82B60EB13924BBF3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) tx_ckm_ctrl_0</span><br/>
      <span class="sdescdet">Clock Measurment Ctrl </span><br/>
      <span class="ldescdet">Clock Measurment Ctrl 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="2">ckm_meas_ck_sel</td>
        <td class="fldnorm" colspan="1">ckm_en</td>
        <td class="fldnorm" colspan="1">ckm_dig_meas_err_clr</td>
        <td class="fldnorm" colspan="1">ckm_dig_meas_en</td>
        <td class="fldnorm" colspan="1">ckm_continuous</td>
        <td class="fldnorm" colspan="1">ckm_clk_en</td>
        <td class="fldnorm" colspan="1">ckm_avg_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_meas_ck_sel</span><br/>
          <span class="sdescdet">ckm_meas_ck_sel[7:6]</span><br/>
          <span class="ldescdet">Clock measurment input clock select.\nSelection TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_en</span><br/>
          <span class="sdescdet">ckm_en[5:5]</span><br/>
          <span class="ldescdet">Clock measurment enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_dig_meas_err_clr</span><br/>
          <span class="sdescdet">ckm_dig_meas_err_clr[4:4]</span><br/>
          <span class="ldescdet">Clock measurment error clear.  To clear the error status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_dig_meas_en</span><br/>
          <span class="sdescdet">ckm_dig_meas_en[3:3]</span><br/>
          <span class="ldescdet">Clock measurment in digital domain.  Perform the clock measuement that the clocks are in the digital domain. Always set to 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_continuous</span><br/>
          <span class="sdescdet">ckm_continuous[2:2]</span><br/>
          <span class="ldescdet">Clock measurment continous mode.  When this is set.  The measurment block will continue take the clock measurment, until ckm_clk_en set to 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_clk_en</span><br/>
          <span class="sdescdet">ckm_clk_en[1:1]</span><br/>
          <span class="ldescdet"> Clock measurment clock enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_avg_en</span><br/>
          <span class="sdescdet">ckm_avg_en[0:0]</span><br/>
          <span class="ldescdet">Clock measurment averager enable.  When this is 1, the clock measurment will an average of 4 measurments.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E16497A28146C802" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) tx_ckm_ctrl_1</span><br/>
      <span class="sdescdet">Clock Measurment Ctrl </span><br/>
      <span class="ldescdet">Clock Measurment Ctrl 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="25">ckm_win_thr_ref</td>
        <td class="fldnorm" colspan="2">ckm_wdt_interval</td>
        <td class="fldnorm" colspan="3">ckm_ref_ck_div_ratio</td>
        <td class="fldnorm" colspan="1">ckm_start</td>
        <td class="fldnorm" colspan="1">ckm_result_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="25">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_win_thr_ref</span><br/>
          <span class="sdescdet">ckm_win_thr_ref[31:7]</span><br/>
          <span class="ldescdet">Clock measurment window threshold</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_wdt_interval</span><br/>
          <span class="sdescdet">ckm_wdt_interval[6:5]</span><br/>
          <span class="ldescdet">Clock measurment watch dog timer interval.  Time before report the block is not able to take any clock measumrent.  For example, the measured clock is not toggled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_ref_ck_div_ratio</span><br/>
          <span class="sdescdet">ckm_ref_ck_div_ratio[4:2]</span><br/>
          <span class="ldescdet">Clock measurment sample clock divider.\nClock divider ration = 2 ^ cmnckm_ref_ck_div_ratio</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_start</span><br/>
          <span class="sdescdet">ckm_start[1:1]</span><br/>
          <span class="ldescdet">Clock measurment start.  To start the clock measurment.  All clock measurment configuration must be set prior to this register is set to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_result_clr</span><br/>
          <span class="sdescdet">ckm_result_clr[0:0]</span><br/>
          <span class="ldescdet">Clock measurment clear.  Set this to 1 to clear all the measurment history</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DEC10404E25A33F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) tx_ckm_ctrl_2</span><br/>
      <span class="sdescdet">Clock Measurment Ctrl </span><br/>
      <span class="ldescdet">Clock Measurment Ctrl 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="25">ckm_max_thr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="25">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[24:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_max_thr</span><br/>
          <span class="sdescdet">ckm_max_thr[24:0]</span><br/>
          <span class="ldescdet">Clock measurment windows</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_154773E9A6F1D677" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) tx_ckm_status</span><br/>
      <span class="sdescdet">Clock Measurment Status</span><br/>
      <span class="ldescdet">Clock Measurment Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">ckm_valid_meas</td>
        <td class="fldnorm" colspan="1">ckm_status</td>
        <td class="fldnorm" colspan="25">ckm_result_meas</td>
        <td class="fldnorm" colspan="1">ckm_dig_meas_err</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="25">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_valid_meas</span><br/>
          <span class="sdescdet">ckm_valid_meas[27:27]</span><br/>
          <span class="ldescdet">This indicates the measured result (ckm_result_meas) is valid to be read</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_status</span><br/>
          <span class="sdescdet">ckm_status[26:26]</span><br/>
          <span class="ldescdet">This is a status indicates the CKM is in the progress taking clock clock meaurement.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_result_meas</span><br/>
          <span class="sdescdet">ckm_result_meas[25:1]</span><br/>
          <span class="ldescdet">Measured clock result.   This value represents how many measured clock has counted during measuring window.  When Averager is OFF, this value in this register represents the instantanous result from the last run.  If Averager is ON.  This value from this register represents the average value from the last 4 measured result.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_dig_meas_err</span><br/>
          <span class="sdescdet">ckm_dig_meas_err[0:0]</span><br/>
          <span class="ldescdet">CKM error status.  This signal will be asserted to HIGH, if the measured counter is overflow.  This signal will remain HIGH until laneckm_dig_masur_err_clr is HIGH</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0E2E3DAC8311FA8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) txword_clk_ctrl</span><br/>
      <span class="sdescdet">TX word divider control</span><br/>
      <span class="ldescdet">TX word divider control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">txworddiv_rst_b_a_locovr</td>
        <td class="fldnorm" colspan="1">txworddiv_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworddiv_rst_b_a_locovr</span><br/>
          <span class="sdescdet">txworddiv_rst_b_a_locovr[1:1]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworddiv_locovren</span><br/>
          <span class="sdescdet">txworddiv_locovren[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B577C8E29C7F077" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) txword_clk_obs</span><br/>
      <span class="sdescdet">TX word divider observability </span><br/>
      <span class="ldescdet">TX word divider observability 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">txworddiv_rst_b_a_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworddiv_rst_b_a_loc</span><br/>
          <span class="sdescdet">txworddiv_rst_b_a_loc[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DAD8F0D4ABB2B2E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) txelecidle_pin_override</span><br/>
      <span class="sdescdet">Tx ElecIdle Override</span><br/>
      <span class="ldescdet">Tx ElecIdle Override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070300fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff0e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff0e</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="4">txelecidle_ovr</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">txelecidle_ovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txelecidle_ovr</span><br/>
          <span class="sdescdet">txelecidle_ovr[7:4]</span><br/>
          <span class="ldescdet">Tx Electrical Idle (Txelecidle) pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txelecidle_ovren</span><br/>
          <span class="sdescdet">txelecidle_ovren[0:0]</span><br/>
          <span class="ldescdet">Tx Electrical Idle (Txelecidle) pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62D18FD7EF8A5674" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) txdrv_txffe_coeff_pin_override_0</span><br/>
      <span class="sdescdet">TxFFE Coefficient Pin Overrice</span><br/>
      <span class="ldescdet">TxFFE Coefficient Pin Overrice
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030100</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80f80c0e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80f80c0e</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">txdrv_txffe_coeff_cm1_ovr</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="7">txdrv_txffe_coeff_cm2_ovr</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">txdrv_txffe_coeff_cm3_ovr</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">txdrv_txffe_coeff_ovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_txffe_coeff_cm1_ovr</span><br/>
          <span class="sdescdet">txdrv_txffe_coeff_cm1_ovr[30:24]</span><br/>
          <span class="ldescdet">Tx Drive TxFFE coefficient CM1 pin override</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_txffe_coeff_cm2_ovr</span><br/>
          <span class="sdescdet">txdrv_txffe_coeff_cm2_ovr[18:12]</span><br/>
          <span class="ldescdet">Tx Drive TxFFE coefficient CM2 pin override</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_txffe_coeff_cm3_ovr</span><br/>
          <span class="sdescdet">txdrv_txffe_coeff_cm3_ovr[9:4]</span><br/>
          <span class="ldescdet">Tx Drive TxFFE coefficient CM3 pin override</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_txffe_coeff_ovren</span><br/>
          <span class="sdescdet">txdrv_txffe_coeff_ovren[0:0]</span><br/>
          <span class="ldescdet">Tx Drive TxFFE coefficient pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_903B1C02AF0D2FB4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) txdrv_txffe_coeff_pin_override_1</span><br/>
      <span class="sdescdet">TxFFE Coefficient Pin Overrice</span><br/>
      <span class="ldescdet">TxFFE Coefficient Pin Overrice
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030104</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="7">txdrv_txffe_coeff_cp1_ovr</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">txdrv_txffe_coeff_c0_ovr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_txffe_coeff_cp1_ovr</span><br/>
          <span class="sdescdet">txdrv_txffe_coeff_cp1_ovr[14:8]</span><br/>
          <span class="ldescdet">Tx Drive TxFFE coefficient CP1 pin override</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txdrv_txffe_coeff_c0_ovr</span><br/>
          <span class="sdescdet">txdrv_txffe_coeff_c0_ovr[6:0]</span><br/>
          <span class="ldescdet">Tx Drive TxFFE coefficient C0 pin override</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D904FB2CF6FD7A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f0</span> Register(32 bit) txbist_cfg_0</span><br/>
      <span class="sdescdet">Tx Bist Config</span><br/>
      <span class="ldescdet">Tx Bist Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070303f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff0000c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff0000c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="2">txbist_oobmode</td>
        <td class="fldnorm" colspan="4">txbist_modesel</td>
        <td class="fldnorm" colspan="1">txbist_en</td>
        <td class="fldnorm" colspan="9">txbist_udp_size</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">txbist_rxbisterr_en</td>
        <td class="fldnorm" colspan="1">txbist_biterror_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_oobmode</span><br/>
          <span class="sdescdet">txbist_oobmode[19:18]</span><br/>
          <span class="ldescdet">TxBist OOB mode select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_modesel</span><br/>
          <span class="sdescdet">txbist_modesel[17:14]</span><br/>
          <span class="ldescdet">TxBist mode select</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_en</span><br/>
          <span class="sdescdet">txbist_en[13:13]</span><br/>
          <span class="ldescdet">TxBist enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_size</span><br/>
          <span class="sdescdet">txbist_udp_size[12:4]</span><br/>
          <span class="ldescdet">TxBist Bit UDP data size. It should be at least equal to the TX parallel word width. </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_rxbisterr_en</span><br/>
          <span class="sdescdet">txbist_rxbisterr_en[1:1]</span><br/>
          <span class="ldescdet">TxBist Bit error feedback from Rx</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_biterror_en</span><br/>
          <span class="sdescdet">txbist_biterror_en[0:0]</span><br/>
          <span class="ldescdet">TxBist Bit Error Insertion enable </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B9DA6880A95F51B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f4</span> Register(32 bit) txbist_cfg_1</span><br/>
      <span class="sdescdet">Tx Bist Config</span><br/>
      <span class="ldescdet">Tx Bist Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070303f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">txbist_oobtcomwake</td>
        <td class="fldnorm" colspan="8">txbist_oobtcomsas</td>
        <td class="fldnorm" colspan="8">txbist_oobtcomrstinit</td>
        <td class="fldnorm" colspan="8">txbist_oobtburst</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_oobtcomwake</span><br/>
          <span class="sdescdet">txbist_oobtcomwake[31:24]</span><br/>
          <span class="ldescdet">TxBist Comwake idle time (num of word clocks)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_oobtcomsas</span><br/>
          <span class="sdescdet">txbist_oobtcomsas[23:16]</span><br/>
          <span class="ldescdet">TxBist Comsas idle time (num of word clocks)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_oobtcomrstinit</span><br/>
          <span class="sdescdet">txbist_oobtcomrstinit[15:8]</span><br/>
          <span class="ldescdet">TxBist Comreset/Cominit idle time (num of word clock)s</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_oobtburst</span><br/>
          <span class="sdescdet">txbist_oobtburst[7:0]</span><br/>
          <span class="ldescdet">TxBist OOB Burst time (num of word clocks)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD59A404F600BE6F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f8</span> Register(32 bit) txbist_seed</span><br/>
      <span class="sdescdet">Tx Bist Seed</span><br/>
      <span class="ldescdet">Tx Bist Seed
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070303f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x7fffffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="31">txbist_seed</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="31">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_seed</span><br/>
          <span class="sdescdet">txbist_seed[30:0]</span><br/>
          <span class="ldescdet">TxBist Initial Seed</span></p>
          <p><b>Reset: </b>hex:0x7fffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD18D2C5E875403D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003fc</span> Register(32 bit) txbist_udp_vf00</span><br/>
      <span class="sdescdet">TxBist UDP patern</span><br/>
      <span class="ldescdet">TxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070303fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbist_udp_vf00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_vf00</span><br/>
          <span class="sdescdet">txbist_udp_vf00[31:0]</span><br/>
          <span class="ldescdet">TxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD5CA44BAA3A20D3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000400</span> Register(32 bit) txbist_udp_vf01</span><br/>
      <span class="sdescdet">TxBist UDP patern</span><br/>
      <span class="ldescdet">TxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030400</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbist_udp_vf01</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_vf01</span><br/>
          <span class="sdescdet">txbist_udp_vf01[31:0]</span><br/>
          <span class="ldescdet">TxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75D4F32558205740" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000404</span> Register(32 bit) txbist_udp_vf02</span><br/>
      <span class="sdescdet">TxBist UDP patern</span><br/>
      <span class="ldescdet">TxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030404</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbist_udp_vf02</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_vf02</span><br/>
          <span class="sdescdet">txbist_udp_vf02[31:0]</span><br/>
          <span class="ldescdet">TxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_37B796D99B5B632E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000408</span> Register(32 bit) txbist_udp_vf03</span><br/>
      <span class="sdescdet">TxBist UDP patern</span><br/>
      <span class="ldescdet">TxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030408</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbist_udp_vf03</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_vf03</span><br/>
          <span class="sdescdet">txbist_udp_vf03[31:0]</span><br/>
          <span class="ldescdet">TxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0F6AA4533CAAFE0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000040c</span> Register(32 bit) txbist_udp_vf04</span><br/>
      <span class="sdescdet">TxBist UDP patern</span><br/>
      <span class="ldescdet">TxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703040c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbist_udp_vf04</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_vf04</span><br/>
          <span class="sdescdet">txbist_udp_vf04[31:0]</span><br/>
          <span class="ldescdet">TxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F50783ABD80A391" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000410</span> Register(32 bit) txbist_udp_vf05</span><br/>
      <span class="sdescdet">TxBist UDP patern</span><br/>
      <span class="ldescdet">TxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030410</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbist_udp_vf05</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_vf05</span><br/>
          <span class="sdescdet">txbist_udp_vf05[31:0]</span><br/>
          <span class="ldescdet">TxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0E28657FB3D0CE3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000414</span> Register(32 bit) txbist_udp_vf06</span><br/>
      <span class="sdescdet">TxBist UDP patern</span><br/>
      <span class="ldescdet">TxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030414</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbist_udp_vf06</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_vf06</span><br/>
          <span class="sdescdet">txbist_udp_vf06[31:0]</span><br/>
          <span class="ldescdet">TxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_981FAEC4B8F4EA2E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000418</span> Register(32 bit) txbist_udp_vf07</span><br/>
      <span class="sdescdet">TxBist UDP patern</span><br/>
      <span class="ldescdet">TxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030418</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbist_udp_vf07</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_vf07</span><br/>
          <span class="sdescdet">txbist_udp_vf07[31:0]</span><br/>
          <span class="ldescdet">TxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_285DEFDA2416FBCA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000041c</span> Register(32 bit) txbist_udp_vf08</span><br/>
      <span class="sdescdet">TxBist UDP patern</span><br/>
      <span class="ldescdet">TxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703041c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbist_udp_vf08</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_vf08</span><br/>
          <span class="sdescdet">txbist_udp_vf08[31:0]</span><br/>
          <span class="ldescdet">TxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_363F898A3EC5BE26" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000420</span> Register(32 bit) txbist_udp_vf09</span><br/>
      <span class="sdescdet">TxBist UDP patern</span><br/>
      <span class="ldescdet">TxBist UDP patern
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030420</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbist_udp_vf09</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbist_udp_vf09</span><br/>
          <span class="sdescdet">txbist_udp_vf09[31:0]</span><br/>
          <span class="ldescdet">TxBist UDP pattern</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3D06A928FF550FDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f0</span> Register(32 bit) txfifo_ctrl_0</span><br/>
      <span class="sdescdet">TX FIFO Controls</span><br/>
      <span class="ldescdet">TX FIFO Controls
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070304f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00030001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">tx_datapath_sel_sync_bypass_en</td>
        <td class="fldnorm" colspan="2">tx_datapath_sel</td>
        <td class="fldnorm" colspan="4">txfifo_mute_delay</td>
        <td class="fldnorm" colspan="5">txfifo_wrptrinit_rx2txlb</td>
        <td class="fldnorm" colspan="5">txfifo_wrptrinit</td>
        <td class="fldnorm" colspan="3">txpiso_datawidth</td>
        <td class="fldnorm" colspan="1">txfifo_mon_no_delay_en_a</td>
        <td class="fldnorm" colspan="1">txfifo_mon_clear_a</td>
        <td class="fldnorm" colspan="3">txfifo_wrclk_div</td>
        <td class="fldnorm" colspan="1">txwclk_div_smpl_a</td>
        <td class="fldnorm" colspan="1">txwclk_div_en_a</td>
        <td class="fldnorm" colspan="1">txelecidle_deskew_en_a</td>
        <td class="fldnorm" colspan="1">pcsmeaslatovrhd_meas_sel_a</td>
        <td class="fldnorm" colspan="1">txfifo_rx2txtimeden_a</td>
        <td class="fldnorm" colspan="1">txfifo_rx2txuntimeden_a</td>
        <td class="fldnorm" colspan="1">txfifo_multibit_elecidle_en_a</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_datapath_sel_sync_bypass_en</span><br/>
          <span class="sdescdet">tx_datapath_sel_sync_bypass_en[31:31]</span><br/>
          <span class="ldescdet">Bypasses the mutibit synchronizer for debugging.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_datapath_sel</span><br/>
          <span class="sdescdet">tx_datapath_sel[30:29]</span><br/>
          <span class="ldescdet">Select between different TX datapth modes:\n- Set to 2'b00 for normal (PCS) mode (default). \n- Set to 2'b01 for BIST mode. \n- 2'b10 is reserved for Auto-neg. \n- 2'b11 is reserved.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_mute_delay</span><br/>
          <span class="sdescdet">txfifo_mute_delay[28:25]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_wrptrinit_rx2txlb</span><br/>
          <span class="sdescdet">txfifo_wrptrinit_rx2txlb[24:20]</span><br/>
          <span class="ldescdet">Initial value for wr pointer in RX to TX loopback datapath</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_wrptrinit</span><br/>
          <span class="sdescdet">txfifo_wrptrinit[19:15]</span><br/>
          <span class="ldescdet">Initial value for wr pointer</span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txpiso_datawidth</span><br/>
          <span class="sdescdet">txpiso_datawidth[14:12]</span><br/>
          <span class="ldescdet">Register control for PISO Data Width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_mon_no_delay_en_a</span><br/>
          <span class="sdescdet">txfifo_mon_no_delay_en_a[11:11]</span><br/>
          <span class="ldescdet">0: Delayed version of pointer for comparison is used \n1: Use pointer without delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_mon_clear_a</span><br/>
          <span class="sdescdet">txfifo_mon_clear_a[10:10]</span><br/>
          <span class="ldescdet">Clear TXFIFO monitor in case full or empty flags are asserted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_wrclk_div</span><br/>
          <span class="sdescdet">txfifo_wrclk_div[9:7]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txwclk_div_smpl_a</span><br/>
          <span class="sdescdet">txwclk_div_smpl_a[6:6]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txwclk_div_en_a</span><br/>
          <span class="sdescdet">txwclk_div_en_a[5:5]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txelecidle_deskew_en_a</span><br/>
          <span class="sdescdet">txelecidle_deskew_en_a[4:4]</span><br/>
          <span class="ldescdet">Keep txen de-asserted until the first de-assertion of elecidl</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmeaslatovrhd_meas_sel_a</span><br/>
          <span class="sdescdet">pcsmeaslatovrhd_meas_sel_a[3:3]</span><br/>
          <span class="ldescdet">Select the latency measurment path</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_rx2txtimeden_a</span><br/>
          <span class="sdescdet">txfifo_rx2txtimeden_a[2:2]</span><br/>
          <span class="ldescdet">Select datapath for rx2tx loopback</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_rx2txuntimeden_a</span><br/>
          <span class="sdescdet">txfifo_rx2txuntimeden_a[1:1]</span><br/>
          <span class="ldescdet">Select rx2tx loopback</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_multibit_elecidle_en_a</span><br/>
          <span class="sdescdet">txfifo_multibit_elecidle_en_a[0:0]</span><br/>
          <span class="ldescdet">Enable multibit elecidle: 0 : Single bit Elecodle 1: Multibit Electidle</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_88951C4BC5EB726D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f4</span> Register(32 bit) txfifo_ctrl_1</span><br/>
      <span class="sdescdet">TX FIFO Controls</span><br/>
      <span class="ldescdet">TX FIFO Controls
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070304f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x003cf24f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="6">txfifo_16x_rd_ptr_max</td>
        <td class="fldnorm" colspan="6">txfifo_16x_wr_ptr_max</td>
        <td class="fldnorm" colspan="6">txfifo_10x_rd_ptr_max</td>
        <td class="fldnorm" colspan="6">txfifo_10x_wr_ptr_max</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_16x_rd_ptr_max</span><br/>
          <span class="sdescdet">txfifo_16x_rd_ptr_max[23:18]</span><br/>
          <span class="ldescdet">The maximum value of read pointer in 16x datawidth:\n- Set to 7 for the optimized buffer depth (default).\n- Set to 15 for the maximum buffer depth.</span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_16x_wr_ptr_max</span><br/>
          <span class="sdescdet">txfifo_16x_wr_ptr_max[17:12]</span><br/>
          <span class="ldescdet">The maximum value of write pointer in 16x datawidth:\n- Set to 7 for the optimized buffer depth (default).\n- Set to 15 for the maximum buffer depth.</span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_10x_rd_ptr_max</span><br/>
          <span class="sdescdet">txfifo_10x_rd_ptr_max[11:6]</span><br/>
          <span class="ldescdet">The maximum value of read pointer in 10x datawidth:\n- Set to 4 for the optimized buffer depth (default).\n- Set to 9 for the maximum buffer depth.</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_10x_wr_ptr_max</span><br/>
          <span class="sdescdet">txfifo_10x_wr_ptr_max[5:0]</span><br/>
          <span class="ldescdet">The maximum value of write pointer in 10x datawidth:\n- Set to 7 for the optimized buffer depth (default).\n- Set to 15 for the maximum buffer depth.</span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_27B7294A7EA8938B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f8</span> Register(32 bit) txfifo_txbti_0</span><br/>
      <span class="sdescdet">TXBTI Control</span><br/>
      <span class="ldescdet">TXBTI Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070304f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txbti_tx_idle_data_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txbti_tx_idle_data_en</span><br/>
          <span class="sdescdet">txbti_tx_idle_data_en[31:0]</span><br/>
          <span class="ldescdet">Bit 0: to enable txidle data override. When this bit is set, the p2sword output will be bti_clock\nBit 1: Selected value if override is not selected \nBit 2-31: Reserved for future used</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_909AD9A95A8D3EE9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004fc</span> Register(32 bit) txworderr_0</span><br/>
      <span class="sdescdet">TX word data error injection</span><br/>
      <span class="ldescdet">TX word data error injection
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x070304fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="8">txworderr_per_event</td>
        <td class="fldnorm" colspan="1">txworderr_injection_en_a</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworderr_per_event</span><br/>
          <span class="sdescdet">txworderr_per_event[8:1]</span><br/>
          <span class="ldescdet">Number of error injections per event</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworderr_injection_en_a</span><br/>
          <span class="sdescdet">txworderr_injection_en_a[0:0]</span><br/>
          <span class="ldescdet">Enable TX data error injection</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95D48846881FF30A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000500</span> Register(32 bit) txworderr_1</span><br/>
      <span class="sdescdet">TX word data error injection</span><br/>
      <span class="ldescdet">TX word data error injection
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030500</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">txworderr_event_interval_word_count</td>
        <td class="fldnorm" colspan="16">txworderr_event_num</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworderr_event_interval_word_count</span><br/>
          <span class="sdescdet">txworderr_event_interval_word_count[31:16]</span><br/>
          <span class="ldescdet">Interval between error injection events</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworderr_event_num</span><br/>
          <span class="sdescdet">txworderr_event_num[15:0]</span><br/>
          <span class="ldescdet">Number of error injection events</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_008A66E193D00397" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000504</span> Register(32 bit) txworderr_2</span><br/>
      <span class="sdescdet">TX word data error injection mask</span><br/>
      <span class="ldescdet">TX word data error injection mask
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030504</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txworderr_xor_mask_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworderr_xor_mask_0</span><br/>
          <span class="sdescdet">txworderr_xor_mask_0[31:0]</span><br/>
          <span class="ldescdet">Mask for the first 32-bit of data word</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1438F18DAE6152C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000508</span> Register(32 bit) txworderr_3</span><br/>
      <span class="sdescdet">TX word data error injection mask</span><br/>
      <span class="ldescdet">TX word data error injection mask
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030508</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txworderr_xor_mask_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworderr_xor_mask_1</span><br/>
          <span class="sdescdet">txworderr_xor_mask_1[31:0]</span><br/>
          <span class="ldescdet">Mask for the second 32-bit of data word</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_77114D7A1747981D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000050c</span> Register(32 bit) txworderr_4</span><br/>
      <span class="sdescdet">TX word data error injection mask</span><br/>
      <span class="ldescdet">TX word data error injection mask
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703050c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txworderr_xor_mask_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworderr_xor_mask_2</span><br/>
          <span class="sdescdet">txworderr_xor_mask_2[31:0]</span><br/>
          <span class="ldescdet">Mask for the third 32-bit of data word</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_737046394B1E93A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000510</span> Register(32 bit) txworderr_5</span><br/>
      <span class="sdescdet">TX word data error injection mask</span><br/>
      <span class="ldescdet">TX word data error injection mask
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030510</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">txworderr_xor_mask_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworderr_xor_mask_3</span><br/>
          <span class="sdescdet">txworderr_xor_mask_3[31:0]</span><br/>
          <span class="ldescdet">Mask for the last 32-bit of data word</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_63A394A6326FE21E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000514</span> Register(32 bit) txfifo_kill__0</span><br/>
      <span class="sdescdet">Delay TX enable for the TX FIFO</span><br/>
      <span class="ldescdet">Delay TX enable for the TX FIFO
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030514</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_pam128b</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_pam80b</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_pam64b</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_pam40b</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_pam32b</td>
        <td class="fldnorm" colspan="1">txfifo_kill_en_a</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_pam128b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_pam128b[20:17]</span><br/>
          <span class="ldescdet">Counter value for the PAM 128b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_pam80b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_pam80b[16:13]</span><br/>
          <span class="ldescdet">Counter value for the PAM 80b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_pam64b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_pam64b[12:9]</span><br/>
          <span class="ldescdet">Counter value for the PAM 64b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_pam40b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_pam40b[8:5]</span><br/>
          <span class="ldescdet">Counter value for the PAM 40b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_pam32b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_pam32b[4:1]</span><br/>
          <span class="ldescdet">Counter value for the PAM 32b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_en_a</span><br/>
          <span class="sdescdet">txfifo_kill_en_a[0:0]</span><br/>
          <span class="ldescdet">Enable the counter delaying TX enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3DC5C314DAD451A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000518</span> Register(32 bit) txfifo_kill__1</span><br/>
      <span class="sdescdet">Delay TX enable for the TX FIFO</span><br/>
      <span class="ldescdet">Delay TX enable for the TX FIFO
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030518</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_nrz64b</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_nrz40b</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_nrz32b</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_nrz20b</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_nrz16b</td>
        <td class="fldnorm" colspan="4">txfifo_kill_dly_nrz10b</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_nrz64b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_nrz64b[23:20]</span><br/>
          <span class="ldescdet">Counter value for the NRZ 64b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_nrz40b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_nrz40b[19:16]</span><br/>
          <span class="ldescdet">Counter value for the NRZ 40b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_nrz32b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_nrz32b[15:12]</span><br/>
          <span class="ldescdet">Counter value for the NRZ 32b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_nrz20b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_nrz20b[11:8]</span><br/>
          <span class="ldescdet">Counter value for the NRZ 20b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_nrz16b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_nrz16b[7:4]</span><br/>
          <span class="ldescdet">Counter value for the NRZ 16b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_kill_dly_nrz10b</span><br/>
          <span class="sdescdet">txfifo_kill_dly_nrz10b[3:0]</span><br/>
          <span class="ldescdet">Counter value for the NRZ 10b datawidth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17D1D800B2A18970" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000051c</span> Register(32 bit) txfifo_status_0</span><br/>
      <span class="sdescdet">TX FIFO status </span><br/>
      <span class="ldescdet">TX FIFO status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0703051c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="19">txfifo_ptrs</td>
        <td class="fldnorm" colspan="1">txworderr_done</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="19">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txfifo_ptrs</span><br/>
          <span class="sdescdet">txfifo_ptrs[19:1]</span><br/>
          <span class="ldescdet">This is concatinated pointers output {read ptr, RX write ptr, TX write ptr}</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">txworderr_done</span><br/>
          <span class="sdescdet">txworderr_done[0:0]</span><br/>
          <span class="ldescdet">Asserted when the TX error injection is complete.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A2F6A45150C3661" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000520</span> Register(32 bit) txffe_enc0_ctrl</span><br/>
      <span class="sdescdet">TX FIFO status </span><br/>
      <span class="ldescdet">TXFFE ENC0 Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030520</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="3">enc0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enc0</span><br/>
          <span class="sdescdet">enc0[2:0]</span><br/>
          <span class="ldescdet">Txffe ceoff ENC0 control knob. Used for LUT mapping from 6b weidhted code to final txffe coefficients</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10C92FC6EE96377C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd4</span> Register(32 bit) tx_rw_spare_0</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030fd4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_rw_spare_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_rw_spare_0</span><br/>
          <span class="sdescdet">tx_rw_spare_0[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_596E7DB480860F41" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd8</span> Register(32 bit) tx_rw_spare_1</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030fd8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_rw_spare_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_rw_spare_1</span><br/>
          <span class="sdescdet">tx_rw_spare_1[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_766E3EA332A9E812" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fdc</span> Register(32 bit) tx_rw_spare_2</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030fdc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_rw_spare_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_rw_spare_2</span><br/>
          <span class="sdescdet">tx_rw_spare_2[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F49CAF421AA104B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe0</span> Register(32 bit) tx_rw_spare_3</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030fe0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_rw_spare_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_rw_spare_3</span><br/>
          <span class="sdescdet">tx_rw_spare_3[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_38B3F44D74AC860A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe4</span> Register(32 bit) tx_ro_spare_0</span><br/>
      <span class="sdescdet">Spare RO register</span><br/>
      <span class="ldescdet">Spare RO register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030fe4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_ro_spare_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ro_spare_0</span><br/>
          <span class="sdescdet">tx_ro_spare_0[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2BFBE9A3F5053F96" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe8</span> Register(32 bit) tx_ro_spare_1</span><br/>
      <span class="sdescdet">Spare RO register</span><br/>
      <span class="ldescdet">Spare RO register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07030fe8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tx_ro_spare_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_ro_spare_1</span><br/>
          <span class="sdescdet">tx_ro_spare_1[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_TX_Q2_PMA_TX_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
