[13:52:33.781] <TB0>     INFO: *** Welcome to pxar ***
[13:52:33.781] <TB0>     INFO: *** Today: 2016/04/07
[13:52:33.787] <TB0>     INFO: *** Version: b2a7-dirty
[13:52:33.787] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:33.788] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:33.788] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//defaultMaskFile.dat
[13:52:33.788] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters_C15.dat
[13:52:33.865] <TB0>     INFO:         clk: 4
[13:52:33.865] <TB0>     INFO:         ctr: 4
[13:52:33.865] <TB0>     INFO:         sda: 19
[13:52:33.865] <TB0>     INFO:         tin: 9
[13:52:33.865] <TB0>     INFO:         level: 15
[13:52:33.865] <TB0>     INFO:         triggerdelay: 0
[13:52:33.865] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:52:33.865] <TB0>     INFO: Log level: DEBUG
[13:52:33.874] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:52:33.884] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:52:33.887] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:52:33.890] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:52:35.442] <TB0>     INFO: DUT info: 
[13:52:35.442] <TB0>     INFO: The DUT currently contains the following objects:
[13:52:35.442] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:52:35.442] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:52:35.442] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:52:35.442] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:52:35.442] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.442] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.442] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:35.443] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:52:35.444] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:35.445] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:35.447] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30896128
[13:52:35.447] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x26c68d0
[13:52:35.447] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x249b770
[13:52:35.447] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4d55d94010
[13:52:35.447] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4d5bfff510
[13:52:35.447] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30961664 fPxarMemory = 0x7f4d55d94010
[13:52:35.448] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[13:52:35.449] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[13:52:35.449] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[13:52:35.449] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:52:35.849] <TB0>     INFO: enter 'restricted' command line mode
[13:52:35.850] <TB0>     INFO: enter test to run
[13:52:35.850] <TB0>     INFO:   test: FPIXTest no parameter change
[13:52:35.850] <TB0>     INFO:   running: fpixtest
[13:52:35.850] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:52:35.853] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:52:35.853] <TB0>     INFO: ######################################################################
[13:52:35.853] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:52:35.853] <TB0>     INFO: ######################################################################
[13:52:35.856] <TB0>     INFO: ######################################################################
[13:52:35.856] <TB0>     INFO: PixTestPretest::doTest()
[13:52:35.856] <TB0>     INFO: ######################################################################
[13:52:35.859] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:35.859] <TB0>     INFO:    PixTestPretest::programROC() 
[13:52:35.859] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:53.876] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:52:53.876] <TB0>     INFO: IA differences per ROC:  20.1 19.3 18.5 18.5 19.3 18.5 17.7 16.1 18.5 19.3 19.3 18.5 20.9 19.3 17.7 17.7
[13:52:53.943] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:53.944] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:52:53.944] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:54.046] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[13:52:54.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 25.4188 mA
[13:52:54.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  71 Ia 23.8187 mA
[13:52:54.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  72 Ia 23.8187 mA
[13:52:54.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  73 Ia 23.8187 mA
[13:52:54.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  74 Ia 23.8187 mA
[13:52:54.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  75 Ia 24.6187 mA
[13:52:54.752] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  72 Ia 23.8187 mA
[13:52:54.852] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  73 Ia 23.8187 mA
[13:52:54.953] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  74 Ia 23.8187 mA
[13:52:55.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  75 Ia 23.8187 mA
[13:52:55.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  76 Ia 24.6187 mA
[13:52:55.255] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  73 Ia 23.8187 mA
[13:52:55.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[13:52:55.457] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[13:52:55.562] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.6187 mA
[13:52:55.663] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  77 Ia 23.8187 mA
[13:52:55.764] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[13:52:55.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[13:52:55.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 24.6187 mA
[13:52:56.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  77 Ia 23.8187 mA
[13:52:56.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  78 Ia 23.8187 mA
[13:52:56.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  79 Ia 24.6187 mA
[13:52:56.369] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  76 Ia 23.8187 mA
[13:52:56.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  77 Ia 23.8187 mA
[13:52:56.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[13:52:56.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[13:52:56.773] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.8187 mA
[13:52:56.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  81 Ia 24.6187 mA
[13:52:56.975] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 23.0188 mA
[13:52:57.076] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  84 Ia 24.6187 mA
[13:52:57.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  81 Ia 24.6187 mA
[13:52:57.277] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  78 Ia 23.0188 mA
[13:52:57.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 24.6187 mA
[13:52:57.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  81 Ia 23.8187 mA
[13:52:57.579] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  82 Ia 24.6187 mA
[13:52:57.680] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  79 Ia 23.0188 mA
[13:52:57.782] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.8187 mA
[13:52:57.882] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  79 Ia 23.8187 mA
[13:52:57.983] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 23.8187 mA
[13:52:58.084] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  81 Ia 24.6187 mA
[13:52:58.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 23.8187 mA
[13:52:58.286] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  79 Ia 23.8187 mA
[13:52:58.387] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  80 Ia 23.8187 mA
[13:52:58.488] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  81 Ia 24.6187 mA
[13:52:58.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 23.0188 mA
[13:52:58.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  84 Ia 24.6187 mA
[13:52:58.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 23.8187 mA
[13:52:58.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 24.6187 mA
[13:52:58.993] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[13:52:59.093] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 24.6187 mA
[13:52:59.194] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  76 Ia 23.8187 mA
[13:52:59.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  77 Ia 23.8187 mA
[13:52:59.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[13:52:59.496] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[13:52:59.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 24.6187 mA
[13:52:59.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  77 Ia 23.8187 mA
[13:52:59.798] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  78 Ia 23.8187 mA
[13:52:59.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  79 Ia 23.8187 mA
[13:52:59.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  80 Ia 24.6187 mA
[13:53:00.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  77 Ia 23.8187 mA
[13:53:00.202] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[13:53:00.303] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.6187 mA
[13:53:00.404] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  81 Ia 23.8187 mA
[13:53:00.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  82 Ia 23.8187 mA
[13:53:00.606] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.8187 mA
[13:53:00.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  84 Ia 24.6187 mA
[13:53:00.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  81 Ia 23.8187 mA
[13:53:00.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  82 Ia 23.8187 mA
[13:53:01.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 24.6187 mA
[13:53:01.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  80 Ia 23.8187 mA
[13:53:01.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  81 Ia 23.8187 mA
[13:53:01.310] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  82 Ia 23.8187 mA
[13:53:01.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.2188 mA
[13:53:01.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 25.4188 mA
[13:53:01.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  82 Ia 23.8187 mA
[13:53:01.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  83 Ia 23.8187 mA
[13:53:01.814] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  84 Ia 23.8187 mA
[13:53:01.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 23.8187 mA
[13:53:02.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  86 Ia 24.6187 mA
[13:53:02.116] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 23.8187 mA
[13:53:02.217] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 23.8187 mA
[13:53:02.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 23.8187 mA
[13:53:02.419] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  86 Ia 24.6187 mA
[13:53:02.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  83 Ia 23.8187 mA
[13:53:02.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.4188 mA
[13:53:02.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  94 Ia 24.6187 mA
[13:53:02.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  91 Ia 23.8187 mA
[13:53:02.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  92 Ia 24.6187 mA
[13:53:03.025] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  89 Ia 23.8187 mA
[13:53:03.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  90 Ia 23.8187 mA
[13:53:03.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  91 Ia 24.6187 mA
[13:53:03.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  88 Ia 23.8187 mA
[13:53:03.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  89 Ia 23.8187 mA
[13:53:03.529] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  90 Ia 23.8187 mA
[13:53:03.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  91 Ia 23.8187 mA
[13:53:03.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  92 Ia 24.6187 mA
[13:53:03.831] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[13:53:03.932] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[13:53:04.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  81 Ia 24.6187 mA
[13:53:04.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  78 Ia 23.0188 mA
[13:53:04.234] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  84 Ia 25.4188 mA
[13:53:04.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  77 Ia 23.0188 mA
[13:53:04.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 24.6187 mA
[13:53:04.537] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  80 Ia 23.8187 mA
[13:53:04.638] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  81 Ia 23.8187 mA
[13:53:04.738] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  82 Ia 24.6187 mA
[13:53:04.839] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  79 Ia 23.0188 mA
[13:53:04.940] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  85 Ia 25.4188 mA
[13:53:05.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[13:53:05.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[13:53:05.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[13:53:05.343] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[13:53:05.444] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[13:53:05.545] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:53:05.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 24.6187 mA
[13:53:05.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[13:53:05.847] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[13:53:05.947] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 23.8187 mA
[13:53:06.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  80 Ia 24.6187 mA
[13:53:06.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[13:53:06.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[13:53:06.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[13:53:06.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[13:53:06.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 23.0188 mA
[13:53:06.652] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 24.6187 mA
[13:53:06.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  80 Ia 24.6187 mA
[13:53:06.853] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  77 Ia 23.0188 mA
[13:53:06.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  83 Ia 25.4188 mA
[13:53:07.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  76 Ia 23.0188 mA
[13:53:07.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  82 Ia 24.6187 mA
[13:53:07.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  79 Ia 23.8187 mA
[13:53:07.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  80 Ia 23.8187 mA
[13:53:07.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[13:53:07.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[13:53:07.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[13:53:07.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 23.8187 mA
[13:53:07.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 23.8187 mA
[13:53:07.962] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 23.8187 mA
[13:53:08.063] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  85 Ia 24.6187 mA
[13:53:08.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  82 Ia 23.8187 mA
[13:53:08.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 24.6187 mA
[13:53:08.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  80 Ia 23.8187 mA
[13:53:08.466] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  81 Ia 23.8187 mA
[13:53:08.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  82 Ia 24.6187 mA
[13:53:08.669] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 25.4188 mA
[13:53:08.770] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  71 Ia 24.6187 mA
[13:53:08.871] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  68 Ia 23.8187 mA
[13:53:08.972] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  69 Ia 23.8187 mA
[13:53:09.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  70 Ia 23.8187 mA
[13:53:09.173] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  71 Ia 23.8187 mA
[13:53:09.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  72 Ia 24.6187 mA
[13:53:09.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  69 Ia 23.8187 mA
[13:53:09.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  70 Ia 23.8187 mA
[13:53:09.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  71 Ia 24.6187 mA
[13:53:09.676] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  68 Ia 23.8187 mA
[13:53:09.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  69 Ia 23.8187 mA
[13:53:09.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[13:53:09.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 24.6187 mA
[13:53:10.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  76 Ia 23.0188 mA
[13:53:10.181] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  82 Ia 25.4188 mA
[13:53:10.282] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  75 Ia 23.8187 mA
[13:53:10.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  76 Ia 23.0188 mA
[13:53:10.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  82 Ia 25.4188 mA
[13:53:10.584] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  75 Ia 22.2188 mA
[13:53:10.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  86 Ia 25.4188 mA
[13:53:10.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  79 Ia 23.8187 mA
[13:53:10.886] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  80 Ia 24.6187 mA
[13:53:10.986] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.0188 mA
[13:53:11.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0188 mA
[13:53:11.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.6187 mA
[13:53:11.290] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  81 Ia 23.0188 mA
[13:53:11.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  87 Ia 24.6187 mA
[13:53:11.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  84 Ia 23.8187 mA
[13:53:11.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 24.6187 mA
[13:53:11.692] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  82 Ia 23.8187 mA
[13:53:11.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  83 Ia 23.8187 mA
[13:53:11.893] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  84 Ia 23.8187 mA
[13:53:11.993] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 24.6187 mA
[13:53:12.094] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  82 Ia 23.8187 mA
[13:53:12.195] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  83 Ia 23.8187 mA
[13:53:12.297] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.2188 mA
[13:53:12.398] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.6187 mA
[13:53:12.499] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  86 Ia 23.8187 mA
[13:53:12.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  87 Ia 24.6187 mA
[13:53:12.701] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  84 Ia 23.8187 mA
[13:53:12.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 24.6187 mA
[13:53:12.902] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  82 Ia 23.8187 mA
[13:53:12.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  83 Ia 23.8187 mA
[13:53:13.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  84 Ia 23.8187 mA
[13:53:13.204] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 23.8187 mA
[13:53:13.305] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  86 Ia 23.8187 mA
[13:53:13.406] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  87 Ia 24.6187 mA
[13:53:13.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  73
[13:53:13.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  77
[13:53:13.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  79
[13:53:13.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[13:53:13.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  77
[13:53:13.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  82
[13:53:13.435] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  83
[13:53:13.435] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  92
[13:53:13.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  85
[13:53:13.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[13:53:13.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[13:53:13.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[13:53:13.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  69
[13:53:13.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[13:53:13.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  83
[13:53:13.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  87
[13:53:15.264] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[13:53:15.264] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  20.1  19.3  19.3  19.3  20.1  20.1  18.5  20.1  19.3  19.3  18.5  19.3  20.1
[13:53:15.299] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:15.299] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:53:15.299] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:15.434] <TB0>     INFO: Expecting 231680 events.
[13:53:23.494] <TB0>     INFO: 231680 events read in total (7343ms).
[13:53:23.648] <TB0>     INFO: Test took 8347ms.
[13:53:23.850] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:53:23.854] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 58
[13:53:23.858] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:53:23.862] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:53:23.866] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 62 and Delta(CalDel) = 63
[13:53:23.870] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 59
[13:53:23.873] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:53:23.877] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 74 and Delta(CalDel) = 64
[13:53:23.881] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:53:23.885] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 81 and Delta(CalDel) = 65
[13:53:23.888] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 122 and Delta(CalDel) = 57
[13:53:23.892] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 65 and Delta(CalDel) = 60
[13:53:23.895] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:53:23.899] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:53:23.902] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 103 and Delta(CalDel) = 56
[13:53:23.906] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 59
[13:53:23.947] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:53:23.984] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:23.984] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:53:23.984] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:24.121] <TB0>     INFO: Expecting 231680 events.
[13:53:32.182] <TB0>     INFO: 231680 events read in total (7346ms).
[13:53:32.188] <TB0>     INFO: Test took 8199ms.
[13:53:32.212] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:53:32.527] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[13:53:32.531] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 31
[13:53:32.535] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[13:53:32.539] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[13:53:32.543] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[13:53:32.547] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:53:32.551] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 33
[13:53:32.554] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30
[13:53:32.558] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 31.5
[13:53:32.561] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 98 +/- 28
[13:53:32.565] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[13:53:32.568] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:53:32.572] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29
[13:53:32.575] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 30
[13:53:32.579] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[13:53:32.614] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:53:32.614] <TB0>     INFO: CalDel:      143   120   125   136   146   127   128   151   123   154    98   134   143   125   113   130
[13:53:32.614] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:53:32.619] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C0.dat
[13:53:32.619] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C1.dat
[13:53:32.619] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C2.dat
[13:53:32.619] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C3.dat
[13:53:32.620] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C4.dat
[13:53:32.620] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C5.dat
[13:53:32.620] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C6.dat
[13:53:32.620] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C7.dat
[13:53:32.620] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C8.dat
[13:53:32.621] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C9.dat
[13:53:32.621] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C10.dat
[13:53:32.621] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C11.dat
[13:53:32.621] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C12.dat
[13:53:32.621] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C13.dat
[13:53:32.621] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C14.dat
[13:53:32.621] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C15.dat
[13:53:32.621] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:53:32.622] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:53:32.622] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[13:53:32.622] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:53:32.707] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:53:32.707] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:53:32.707] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:53:32.708] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:53:32.710] <TB0>     INFO: ######################################################################
[13:53:32.710] <TB0>     INFO: PixTestTiming::doTest()
[13:53:32.710] <TB0>     INFO: ######################################################################
[13:53:32.710] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:32.710] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:53:32.711] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:32.711] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:53:34.607] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:53:36.880] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:53:39.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:53:41.426] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:53:43.699] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:53:45.972] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:53:48.245] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:53:50.518] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:53:52.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:53:55.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:53:57.338] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:53:59.611] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:54:01.885] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:54:04.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:54:06.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:54:08.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:54:10.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:54:12.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:54:13.640] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:54:26.251] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:54:28.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:54:30.043] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:54:31.563] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:54:33.082] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:54:45.562] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:54:49.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:54:52.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:54:56.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:55:00.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:55:03.859] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:55:07.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:55:11.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:55:23.641] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:55:35.292] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:55:47.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:00.146] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:06.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:19.286] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:31.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:44.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:46.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:48.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:50.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:53.273] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:55.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:57.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:57:00.098] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:57:02.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:57:04.644] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:57:06.920] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:57:09.201] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:57:11.474] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:57:13.746] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:57:16.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:57:18.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:20.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:22.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:25.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:27.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:29.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:31.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:34.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:36.482] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:38.756] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:57:41.034] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:43.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:55.771] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:58.044] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:58:00.317] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:58:02.591] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:58:04.864] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:58:07.138] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:58:09.411] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:58:11.685] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:58:13.959] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:58:16.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:58:18.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:58:20.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:58:23.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:58:25.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:58:30.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:58:31.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:58:33.269] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:58:36.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:58:37.624] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:58:39.144] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:58:40.664] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:58:42.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:58:43.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:58:45.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:58:46.746] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:58:48.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:58:49.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:58:51.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:58:53.020] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:58:54.729] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:58:56.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:58:57.770] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:58:59.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:59:00.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:59:14.970] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:59:16.492] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:59:18.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:59:19.534] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:59:21.807] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:59:24.080] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:59:26.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:59:28.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:59:30.902] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:59:33.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:59:35.448] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:59:37.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:59:39.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:59:42.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:59:44.543] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:59:46.815] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:59:49.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:59:51.362] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:53.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:55.909] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:58.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:00:00.457] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:00:02.731] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:00:04.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:00:07.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:00:09.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:00:11.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:00:14.481] <TB0>     INFO: TBM Phase Settings: 248
[14:00:14.481] <TB0>     INFO: 400MHz Phase: 6
[14:00:14.481] <TB0>     INFO: 160MHz Phase: 7
[14:00:14.481] <TB0>     INFO: Functional Phase Area: 5
[14:00:14.485] <TB0>     INFO: Test took 401775 ms.
[14:00:14.485] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:00:14.485] <TB0>     INFO:    ----------------------------------------------------------------------
[14:00:14.485] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:00:14.485] <TB0>     INFO:    ----------------------------------------------------------------------
[14:00:14.485] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:00:15.626] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:00:17.334] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:00:19.605] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:00:21.877] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:00:24.149] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:00:26.420] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:00:28.692] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:00:32.467] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:00:33.987] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:00:35.882] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:00:37.402] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:00:39.110] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:00:40.630] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:00:42.150] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:00:43.671] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:00:45.190] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:00:46.709] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:00:48.981] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:00:51.256] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:00:53.531] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:00:55.805] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:00:58.079] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:01:00.352] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:01:01.872] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:01:03.393] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:01:04.913] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:01:07.186] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:01:09.461] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:01:11.734] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:01:14.008] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:01:16.281] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:01:17.801] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:01:19.320] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:01:20.840] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:01:23.113] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:01:25.386] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:01:27.661] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:01:29.934] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:01:32.208] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:01:33.727] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:01:35.246] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:01:36.766] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:01:39.039] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:01:41.312] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:01:43.587] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:01:45.863] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:01:48.136] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:01:49.656] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:01:51.176] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:01:52.696] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:01:54.969] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:01:57.242] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:01:59.517] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:02:01.789] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:02:04.062] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:02:05.584] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:02:07.103] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:02:08.622] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:02:10.895] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:02:13.168] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:02:15.442] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:02:17.717] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:02:19.990] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:02:22.268] <TB0>     INFO: ROC Delay Settings: 228
[14:02:22.268] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:02:22.268] <TB0>     INFO: ROC Port 0 Delay: 4
[14:02:22.268] <TB0>     INFO: ROC Port 1 Delay: 4
[14:02:22.268] <TB0>     INFO: Functional ROC Area: 5
[14:02:22.270] <TB0>     INFO: Test took 127785 ms.
[14:02:22.271] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:02:22.271] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:22.271] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:02:22.271] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:23.410] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e062 c000 a101 8000 4028 4028 4029 4029 4028 4028 4028 4029 e062 c000 
[14:02:23.410] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4028 4029 4028 4028 4029 4029 4029 4029 e022 c000 a102 8040 4028 4029 4028 4029 4028 4029 4028 4028 e022 c000 
[14:02:23.410] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4029 402b 4029 4029 4028 402b 402b 402b e022 c000 a103 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[14:02:23.410] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:02:37.496] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:37.496] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:02:51.578] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:51.578] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:03:05.694] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:05.694] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:03:19.802] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:19.802] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:03:33.910] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:33.910] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:03:47.926] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:47.926] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:04:02.179] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:02.179] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:04:16.396] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:16.398] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:04:30.461] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:30.461] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:04:44.757] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:45.138] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:45.151] <TB0>     INFO: Decoding statistics:
[14:04:45.151] <TB0>     INFO:   General information:
[14:04:45.151] <TB0>     INFO: 	 16bit words read:         240000000
[14:04:45.151] <TB0>     INFO: 	 valid events total:       20000000
[14:04:45.151] <TB0>     INFO: 	 empty events:             20000000
[14:04:45.151] <TB0>     INFO: 	 valid events with pixels: 0
[14:04:45.151] <TB0>     INFO: 	 valid pixel hits:         0
[14:04:45.151] <TB0>     INFO:   Event errors: 	           0
[14:04:45.151] <TB0>     INFO: 	 start marker:             0
[14:04:45.151] <TB0>     INFO: 	 stop marker:              0
[14:04:45.151] <TB0>     INFO: 	 overflow:                 0
[14:04:45.151] <TB0>     INFO: 	 invalid 5bit words:       0
[14:04:45.151] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:04:45.151] <TB0>     INFO:   TBM errors: 		           0
[14:04:45.151] <TB0>     INFO: 	 flawed TBM headers:       0
[14:04:45.151] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:04:45.151] <TB0>     INFO: 	 event ID mismatches:      0
[14:04:45.151] <TB0>     INFO:   ROC errors: 		           0
[14:04:45.151] <TB0>     INFO: 	 missing ROC header(s):    0
[14:04:45.151] <TB0>     INFO: 	 misplaced readback start: 0
[14:04:45.151] <TB0>     INFO:   Pixel decoding errors:	   0
[14:04:45.151] <TB0>     INFO: 	 pixel data incomplete:    0
[14:04:45.151] <TB0>     INFO: 	 pixel address:            0
[14:04:45.151] <TB0>     INFO: 	 pulse height fill bit:    0
[14:04:45.151] <TB0>     INFO: 	 buffer corruption:        0
[14:04:45.151] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:45.151] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:04:45.151] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:45.151] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:45.151] <TB0>     INFO:    Read back bit status: 1
[14:04:45.151] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:45.151] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:45.151] <TB0>     INFO:    Timings are good!
[14:04:45.151] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:45.151] <TB0>     INFO: Test took 142880 ms.
[14:04:45.151] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:04:45.152] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:04:45.152] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:04:45.152] <TB0>     INFO: PixTestTiming::doTest took 672444 ms.
[14:04:45.152] <TB0>     INFO: PixTestTiming::doTest() done
[14:04:45.152] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:04:45.152] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:04:45.152] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:04:45.152] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:04:45.152] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:04:45.153] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:04:45.153] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:04:45.504] <TB0>     INFO: ######################################################################
[14:04:45.504] <TB0>     INFO: PixTestAlive::doTest()
[14:04:45.504] <TB0>     INFO: ######################################################################
[14:04:45.507] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:45.507] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:45.507] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:45.508] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:45.852] <TB0>     INFO: Expecting 41600 events.
[14:04:49.961] <TB0>     INFO: 41600 events read in total (3395ms).
[14:04:49.962] <TB0>     INFO: Test took 4454ms.
[14:04:49.970] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:49.970] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:04:49.970] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:04:50.349] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:04:50.349] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[14:04:50.349] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[14:04:50.353] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:50.353] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:50.353] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:50.354] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:50.699] <TB0>     INFO: Expecting 41600 events.
[14:04:53.673] <TB0>     INFO: 41600 events read in total (2259ms).
[14:04:53.673] <TB0>     INFO: Test took 3319ms.
[14:04:53.673] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:53.673] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:04:53.673] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:04:53.674] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:04:54.079] <TB0>     INFO: PixTestAlive::maskTest() done
[14:04:54.079] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:54.082] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:54.082] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:54.082] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:54.084] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:54.427] <TB0>     INFO: Expecting 41600 events.
[14:04:58.517] <TB0>     INFO: 41600 events read in total (3375ms).
[14:04:58.518] <TB0>     INFO: Test took 4434ms.
[14:04:58.526] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:58.526] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:04:58.526] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:58.902] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:58.902] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:58.902] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:58.902] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:04:58.910] <TB0>     INFO: ######################################################################
[14:04:58.910] <TB0>     INFO: PixTestTrim::doTest()
[14:04:58.910] <TB0>     INFO: ######################################################################
[14:04:58.913] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:58.913] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:58.913] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:58.992] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:58.992] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:59.005] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:59.005] <TB0>     INFO:     run 1 of 1
[14:04:59.005] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:59.354] <TB0>     INFO: Expecting 5025280 events.
[14:05:44.840] <TB0>     INFO: 1412864 events read in total (44771ms).
[14:06:29.081] <TB0>     INFO: 2809592 events read in total (89012ms).
[14:07:13.111] <TB0>     INFO: 4214200 events read in total (133042ms).
[14:07:39.128] <TB0>     INFO: 5025280 events read in total (159059ms).
[14:07:39.166] <TB0>     INFO: Test took 160160ms.
[14:07:39.221] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:39.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:40.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:42.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:43.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:44.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:45.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:47.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:48.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:49.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:51.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:52.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:53.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:55.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:56.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:57.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:59.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:00.586] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238678016
[14:08:00.590] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9716 minThrLimit = 96.9573 minThrNLimit = 119.458 -> result = 96.9716 -> 96
[14:08:00.590] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0521 minThrLimit = 96.9884 minThrNLimit = 119.259 -> result = 97.0521 -> 97
[14:08:00.590] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3813 minThrLimit = 90.3608 minThrNLimit = 111.154 -> result = 90.3813 -> 90
[14:08:00.591] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6415 minThrLimit = 95.622 minThrNLimit = 122.161 -> result = 95.6415 -> 95
[14:08:00.591] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.6564 minThrLimit = 83.6486 minThrNLimit = 102.427 -> result = 83.6564 -> 83
[14:08:00.592] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.088 minThrLimit = 94.0559 minThrNLimit = 114.953 -> result = 94.088 -> 94
[14:08:00.592] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.31 minThrLimit = 91.3068 minThrNLimit = 115.738 -> result = 91.31 -> 91
[14:08:00.592] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8176 minThrLimit = 92.7886 minThrNLimit = 111.38 -> result = 92.8176 -> 92
[14:08:00.593] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7477 minThrLimit = 94.7438 minThrNLimit = 117.621 -> result = 94.7477 -> 94
[14:08:00.593] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.7666 minThrLimit = 81.7347 minThrNLimit = 102.698 -> result = 81.7666 -> 81
[14:08:00.594] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.027 minThrLimit = 103.995 minThrNLimit = 129.249 -> result = 104.027 -> 104
[14:08:00.594] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.6055 minThrLimit = 82.5653 minThrNLimit = 104.504 -> result = 82.6055 -> 82
[14:08:00.594] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.7671 minThrLimit = 83.7586 minThrNLimit = 105.588 -> result = 83.7671 -> 83
[14:08:00.595] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.7604 minThrLimit = 76.7522 minThrNLimit = 101.503 -> result = 76.7604 -> 76
[14:08:00.595] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5914 minThrLimit = 97.5857 minThrNLimit = 122.006 -> result = 97.5914 -> 97
[14:08:00.596] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8199 minThrLimit = 94.7945 minThrNLimit = 117.967 -> result = 94.8199 -> 94
[14:08:00.596] <TB0>     INFO: ROC 0 VthrComp = 96
[14:08:00.596] <TB0>     INFO: ROC 1 VthrComp = 97
[14:08:00.596] <TB0>     INFO: ROC 2 VthrComp = 90
[14:08:00.596] <TB0>     INFO: ROC 3 VthrComp = 95
[14:08:00.596] <TB0>     INFO: ROC 4 VthrComp = 83
[14:08:00.596] <TB0>     INFO: ROC 5 VthrComp = 94
[14:08:00.596] <TB0>     INFO: ROC 6 VthrComp = 91
[14:08:00.596] <TB0>     INFO: ROC 7 VthrComp = 92
[14:08:00.596] <TB0>     INFO: ROC 8 VthrComp = 94
[14:08:00.596] <TB0>     INFO: ROC 9 VthrComp = 81
[14:08:00.597] <TB0>     INFO: ROC 10 VthrComp = 104
[14:08:00.597] <TB0>     INFO: ROC 11 VthrComp = 82
[14:08:00.597] <TB0>     INFO: ROC 12 VthrComp = 83
[14:08:00.598] <TB0>     INFO: ROC 13 VthrComp = 76
[14:08:00.598] <TB0>     INFO: ROC 14 VthrComp = 97
[14:08:00.598] <TB0>     INFO: ROC 15 VthrComp = 94
[14:08:00.598] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:08:00.598] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:08:00.611] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:00.611] <TB0>     INFO:     run 1 of 1
[14:08:00.611] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:00.957] <TB0>     INFO: Expecting 5025280 events.
[14:08:36.839] <TB0>     INFO: 883816 events read in total (35167ms).
[14:09:12.125] <TB0>     INFO: 1766568 events read in total (70453ms).
[14:09:47.402] <TB0>     INFO: 2649432 events read in total (105730ms).
[14:10:21.767] <TB0>     INFO: 3523696 events read in total (140095ms).
[14:10:56.692] <TB0>     INFO: 4394088 events read in total (175020ms).
[14:11:22.342] <TB0>     INFO: 5025280 events read in total (200670ms).
[14:11:22.405] <TB0>     INFO: Test took 201795ms.
[14:11:22.577] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:22.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:24.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:25.992] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:27.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:29.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:30.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:32.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:33.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:35.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:36.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:38.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:40.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:41.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:43.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:44.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:46.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:47.866] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290500608
[14:11:47.869] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.6249 for pixel 18/75 mean/min/max = 44.3026/33.0536/55.5516
[14:11:47.870] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.399 for pixel 4/0 mean/min/max = 44.0322/31.6308/56.4335
[14:11:47.870] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1078 for pixel 15/31 mean/min/max = 45.3428/33.4146/57.271
[14:11:47.870] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.0831 for pixel 0/48 mean/min/max = 43.672/33.1339/54.2102
[14:11:47.871] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.2982 for pixel 51/59 mean/min/max = 44.0685/32.8219/55.3151
[14:11:47.871] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.2373 for pixel 8/0 mean/min/max = 45.3126/32.2932/58.3319
[14:11:47.871] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.7305 for pixel 1/3 mean/min/max = 45.2455/32.6843/57.8068
[14:11:47.872] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.831 for pixel 24/6 mean/min/max = 46.1837/33.428/58.9394
[14:11:47.872] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.6718 for pixel 12/15 mean/min/max = 45.089/33.4653/56.7127
[14:11:47.873] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.7037 for pixel 14/10 mean/min/max = 45.9898/33.1467/58.8329
[14:11:47.873] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.3762 for pixel 6/11 mean/min/max = 45.9235/33.3771/58.4699
[14:11:47.873] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.1483 for pixel 1/28 mean/min/max = 44.0023/32.7743/55.2303
[14:11:47.874] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.4573 for pixel 0/25 mean/min/max = 44.1727/32.6836/55.6617
[14:11:47.874] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.4455 for pixel 2/79 mean/min/max = 46.5497/36.6342/56.4653
[14:11:47.874] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.2828 for pixel 3/16 mean/min/max = 44.8457/32.282/57.4093
[14:11:47.875] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.5445 for pixel 25/14 mean/min/max = 44.61/33.5491/55.6708
[14:11:47.875] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:48.007] <TB0>     INFO: Expecting 411648 events.
[14:11:55.675] <TB0>     INFO: 411648 events read in total (6948ms).
[14:11:55.681] <TB0>     INFO: Expecting 411648 events.
[14:12:03.301] <TB0>     INFO: 411648 events read in total (6954ms).
[14:12:03.310] <TB0>     INFO: Expecting 411648 events.
[14:12:10.968] <TB0>     INFO: 411648 events read in total (6993ms).
[14:12:10.979] <TB0>     INFO: Expecting 411648 events.
[14:12:18.539] <TB0>     INFO: 411648 events read in total (6900ms).
[14:12:18.552] <TB0>     INFO: Expecting 411648 events.
[14:12:26.113] <TB0>     INFO: 411648 events read in total (6900ms).
[14:12:26.128] <TB0>     INFO: Expecting 411648 events.
[14:12:33.695] <TB0>     INFO: 411648 events read in total (6906ms).
[14:12:33.713] <TB0>     INFO: Expecting 411648 events.
[14:12:41.368] <TB0>     INFO: 411648 events read in total (6998ms).
[14:12:41.388] <TB0>     INFO: Expecting 411648 events.
[14:12:49.057] <TB0>     INFO: 411648 events read in total (7018ms).
[14:12:49.079] <TB0>     INFO: Expecting 411648 events.
[14:12:56.836] <TB0>     INFO: 411648 events read in total (7105ms).
[14:12:56.861] <TB0>     INFO: Expecting 411648 events.
[14:13:04.458] <TB0>     INFO: 411648 events read in total (6952ms).
[14:13:04.485] <TB0>     INFO: Expecting 411648 events.
[14:13:12.086] <TB0>     INFO: 411648 events read in total (6952ms).
[14:13:12.116] <TB0>     INFO: Expecting 411648 events.
[14:13:19.704] <TB0>     INFO: 411648 events read in total (6947ms).
[14:13:19.738] <TB0>     INFO: Expecting 411648 events.
[14:13:27.409] <TB0>     INFO: 411648 events read in total (7028ms).
[14:13:27.443] <TB0>     INFO: Expecting 411648 events.
[14:13:35.083] <TB0>     INFO: 411648 events read in total (6994ms).
[14:13:35.120] <TB0>     INFO: Expecting 411648 events.
[14:13:42.721] <TB0>     INFO: 411648 events read in total (6960ms).
[14:13:42.765] <TB0>     INFO: Expecting 411648 events.
[14:13:50.347] <TB0>     INFO: 411648 events read in total (6956ms).
[14:13:50.389] <TB0>     INFO: Test took 122514ms.
[14:13:50.879] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3067 < 35 for itrim = 94; old thr = 34.3452 ... break
[14:13:50.910] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2044 < 35 for itrim = 95; old thr = 34.6622 ... break
[14:13:50.947] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8738 < 35 for itrim+1 = 101; old thr = 34.7938 ... break
[14:13:50.982] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1388 < 35 for itrim = 95; old thr = 33.8491 ... break
[14:13:51.012] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0307 < 35 for itrim+1 = 90; old thr = 34.3706 ... break
[14:13:51.040] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7285 < 35 for itrim+1 = 98; old thr = 34.8841 ... break
[14:13:51.079] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2104 < 35 for itrim = 103; old thr = 34.6345 ... break
[14:13:51.111] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2731 < 35 for itrim = 96; old thr = 34.6592 ... break
[14:13:51.149] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1433 < 35 for itrim = 111; old thr = 33.5148 ... break
[14:13:51.178] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2272 < 35 for itrim+1 = 99; old thr = 34.9192 ... break
[14:13:51.212] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1237 < 35 for itrim = 113; old thr = 33.3737 ... break
[14:13:51.246] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2808 < 35 for itrim+1 = 92; old thr = 34.8012 ... break
[14:13:51.274] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3312 < 35 for itrim = 89; old thr = 34.13 ... break
[14:13:51.304] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1073 < 35 for itrim = 94; old thr = 34.6537 ... break
[14:13:51.336] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0077 < 35 for itrim = 111; old thr = 33.5633 ... break
[14:13:51.373] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6409 < 35 for itrim = 102; old thr = 34.2196 ... break
[14:13:51.451] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:13:51.461] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:51.461] <TB0>     INFO:     run 1 of 1
[14:13:51.461] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:51.803] <TB0>     INFO: Expecting 5025280 events.
[14:14:27.387] <TB0>     INFO: 869184 events read in total (34869ms).
[14:15:02.431] <TB0>     INFO: 1737624 events read in total (69913ms).
[14:15:37.283] <TB0>     INFO: 2606312 events read in total (104765ms).
[14:16:11.596] <TB0>     INFO: 3465152 events read in total (139078ms).
[14:16:46.187] <TB0>     INFO: 4319656 events read in total (173669ms).
[14:17:14.950] <TB0>     INFO: 5025280 events read in total (202432ms).
[14:17:15.017] <TB0>     INFO: Test took 203556ms.
[14:17:15.187] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:15.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:16.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:18.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:20.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:21.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:23.046] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:24.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:26.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:27.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:29.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:30.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:32.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:33.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:35.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:36.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:38.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:39.703] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403275776
[14:17:39.705] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.941576 .. 89.398098
[14:17:39.779] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 99 (-1/-1) hits flags = 528 (plus default)
[14:17:39.789] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:39.789] <TB0>     INFO:     run 1 of 1
[14:17:39.789] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:40.132] <TB0>     INFO: Expecting 3328000 events.
[14:18:17.302] <TB0>     INFO: 961920 events read in total (36444ms).
[14:18:53.944] <TB0>     INFO: 1924704 events read in total (73087ms).
[14:19:30.298] <TB0>     INFO: 2879712 events read in total (109440ms).
[14:19:47.673] <TB0>     INFO: 3328000 events read in total (126815ms).
[14:19:47.716] <TB0>     INFO: Test took 127928ms.
[14:19:47.813] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:47.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:49.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:50.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:51.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:53.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:54.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:55.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:57.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:58.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:59.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:00.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:02.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:03.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:04.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:06.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:07.480] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:08.781] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356286464
[14:20:08.863] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.623968 .. 69.866761
[14:20:08.937] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 79 (-1/-1) hits flags = 528 (plus default)
[14:20:08.948] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:08.948] <TB0>     INFO:     run 1 of 1
[14:20:08.948] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:09.293] <TB0>     INFO: Expecting 2429440 events.
[14:20:46.250] <TB0>     INFO: 983104 events read in total (36242ms).
[14:21:23.287] <TB0>     INFO: 1965552 events read in total (73280ms).
[14:21:41.018] <TB0>     INFO: 2429440 events read in total (91011ms).
[14:21:41.051] <TB0>     INFO: Test took 92104ms.
[14:21:41.122] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:41.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:42.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:43.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:44.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:46.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:47.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:48.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:49.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:50.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:52.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:53.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:54.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:55.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:56.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:58.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:59.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:00.421] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414134272
[14:22:00.502] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.552436 .. 57.069671
[14:22:00.579] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 67 (-1/-1) hits flags = 528 (plus default)
[14:22:00.589] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:00.589] <TB0>     INFO:     run 1 of 1
[14:22:00.589] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:00.934] <TB0>     INFO: Expecting 1830400 events.
[14:22:39.459] <TB0>     INFO: 998992 events read in total (37810ms).
[14:23:10.004] <TB0>     INFO: 1830400 events read in total (69356ms).
[14:23:11.031] <TB0>     INFO: Test took 70443ms.
[14:23:11.087] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:11.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:12.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:13.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:14.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:15.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:16.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:17.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:18.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:19.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:20.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:22.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:23.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:24.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:25.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:26.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:27.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:28.450] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414208000
[14:23:28.531] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.072214 .. 57.069671
[14:23:28.605] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 67 (-1/-1) hits flags = 528 (plus default)
[14:23:28.615] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:28.615] <TB0>     INFO:     run 1 of 1
[14:23:28.615] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:28.957] <TB0>     INFO: Expecting 1763840 events.
[14:24:07.299] <TB0>     INFO: 984904 events read in total (37627ms).
[14:24:36.988] <TB0>     INFO: 1763840 events read in total (67316ms).
[14:24:37.018] <TB0>     INFO: Test took 68404ms.
[14:24:37.071] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:37.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:38.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:39.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:40.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:41.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:42.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:43.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:44.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:45.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:46.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:47.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:48.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:49.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:51.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:52.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:53.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:54.254] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414208000
[14:24:54.337] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:24:54.337] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:24:54.348] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:54.348] <TB0>     INFO:     run 1 of 1
[14:24:54.348] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:54.692] <TB0>     INFO: Expecting 1364480 events.
[14:25:34.782] <TB0>     INFO: 1074576 events read in total (39376ms).
[14:25:45.584] <TB0>     INFO: 1364480 events read in total (50178ms).
[14:25:45.598] <TB0>     INFO: Test took 51250ms.
[14:25:45.631] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:45.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:46.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:47.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:48.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:49.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:50.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:51.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:52.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:53.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:54.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:55.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:56.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:57.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:58.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:59.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:00.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:01.705] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424747008
[14:26:01.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C0.dat
[14:26:01.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C1.dat
[14:26:01.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C2.dat
[14:26:01.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C3.dat
[14:26:01.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C4.dat
[14:26:01.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C5.dat
[14:26:01.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C6.dat
[14:26:01.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C7.dat
[14:26:01.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C8.dat
[14:26:01.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C9.dat
[14:26:01.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C10.dat
[14:26:01.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C11.dat
[14:26:01.740] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C12.dat
[14:26:01.740] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C13.dat
[14:26:01.740] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C14.dat
[14:26:01.740] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C15.dat
[14:26:01.740] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C0.dat
[14:26:01.748] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C1.dat
[14:26:01.755] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C2.dat
[14:26:01.762] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C3.dat
[14:26:01.769] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C4.dat
[14:26:01.776] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C5.dat
[14:26:01.783] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C6.dat
[14:26:01.790] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C7.dat
[14:26:01.797] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C8.dat
[14:26:01.804] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C9.dat
[14:26:01.810] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C10.dat
[14:26:01.817] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C11.dat
[14:26:01.824] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C12.dat
[14:26:01.831] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C13.dat
[14:26:01.838] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C14.dat
[14:26:01.844] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C15.dat
[14:26:01.851] <TB0>     INFO: PixTestTrim::trimTest() done
[14:26:01.851] <TB0>     INFO: vtrim:      94  95 101  95  90  98 103  96 111  99 113  92  89  94 111 102 
[14:26:01.851] <TB0>     INFO: vthrcomp:   96  97  90  95  83  94  91  92  94  81 104  82  83  76  97  94 
[14:26:01.851] <TB0>     INFO: vcal mean:  34.91  34.91  34.94  34.95  34.96  34.94  34.99  34.92  34.96  34.92  34.98  34.92  34.94  34.96  34.98  34.99 
[14:26:01.851] <TB0>     INFO: vcal RMS:    0.78   0.85   0.81   0.76   0.75   0.84   0.81   0.83   0.82   0.84   0.83   0.80   0.78   0.73   0.87   0.83 
[14:26:01.851] <TB0>     INFO: bits mean:   9.81   9.80   9.28  10.05   9.85   9.42   9.84   9.21   9.67   9.43   9.43  10.01   9.82   8.19  10.20   9.90 
[14:26:01.851] <TB0>     INFO: bits RMS:    2.52   2.69   2.62   2.42   2.56   2.71   2.55   2.53   2.53   2.64   2.50   2.49   2.55   2.61   2.44   2.40 
[14:26:01.862] <TB0>     INFO:    ----------------------------------------------------------------------
[14:26:01.862] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:26:01.862] <TB0>     INFO:    ----------------------------------------------------------------------
[14:26:01.864] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:26:01.864] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:26:01.874] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:01.874] <TB0>     INFO:     run 1 of 1
[14:26:01.874] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:02.218] <TB0>     INFO: Expecting 4160000 events.
[14:26:48.211] <TB0>     INFO: 1121395 events read in total (45278ms).
[14:27:32.907] <TB0>     INFO: 2231840 events read in total (89974ms).
[14:28:17.846] <TB0>     INFO: 3328995 events read in total (134913ms).
[14:28:50.570] <TB0>     INFO: 4160000 events read in total (167637ms).
[14:28:50.622] <TB0>     INFO: Test took 168748ms.
[14:28:50.750] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:51.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:52.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:54.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:56.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:58.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:00.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:02.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:04.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:06.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:08.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:10.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:12.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:14.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:16.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:18.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:20.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:21.875] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437551104
[14:29:21.875] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:29:21.949] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:29:21.949] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:29:21.959] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:21.959] <TB0>     INFO:     run 1 of 1
[14:29:21.959] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:22.302] <TB0>     INFO: Expecting 3348800 events.
[14:30:10.386] <TB0>     INFO: 1200440 events read in total (47370ms).
[14:30:57.810] <TB0>     INFO: 2380645 events read in total (94794ms).
[14:31:36.433] <TB0>     INFO: 3348800 events read in total (133417ms).
[14:31:36.472] <TB0>     INFO: Test took 134513ms.
[14:31:36.559] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:36.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:38.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:40.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:41.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:43.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:45.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:46.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:48.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:50.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:51.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:53.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:55.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:56.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:58.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:00.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:01.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:03.705] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437551104
[14:32:03.706] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:32:03.779] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:32:03.779] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:32:03.789] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:03.789] <TB0>     INFO:     run 1 of 1
[14:32:03.789] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:04.138] <TB0>     INFO: Expecting 3161600 events.
[14:32:53.154] <TB0>     INFO: 1242480 events read in total (48301ms).
[14:33:41.074] <TB0>     INFO: 2459435 events read in total (96222ms).
[14:34:08.924] <TB0>     INFO: 3161600 events read in total (124071ms).
[14:34:08.960] <TB0>     INFO: Test took 125171ms.
[14:34:09.034] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:09.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:10.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:12.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:13.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:15.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:17.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:18.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:20.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:22.060] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:23.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:25.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:26.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:28.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:30.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:31.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:33.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:35.100] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437551104
[14:34:35.101] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:34:35.178] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:34:35.178] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:34:35.188] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:35.188] <TB0>     INFO:     run 1 of 1
[14:34:35.188] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:35.531] <TB0>     INFO: Expecting 3161600 events.
[14:35:22.923] <TB0>     INFO: 1241875 events read in total (46677ms).
[14:36:10.866] <TB0>     INFO: 2458205 events read in total (94620ms).
[14:36:38.917] <TB0>     INFO: 3161600 events read in total (122671ms).
[14:36:38.954] <TB0>     INFO: Test took 123767ms.
[14:36:39.031] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:39.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:40.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:42.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:43.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:45.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:47.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:48.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:50.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:52.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:53.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:55.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:56.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:58.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:00.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:01.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:03.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:05.226] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437551104
[14:37:05.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:37:05.301] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:37:05.301] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:37:05.311] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:05.311] <TB0>     INFO:     run 1 of 1
[14:37:05.311] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:05.657] <TB0>     INFO: Expecting 3161600 events.
[14:37:54.687] <TB0>     INFO: 1241460 events read in total (48314ms).
[14:38:42.195] <TB0>     INFO: 2456720 events read in total (95822ms).
[14:39:10.098] <TB0>     INFO: 3161600 events read in total (123725ms).
[14:39:10.134] <TB0>     INFO: Test took 124823ms.
[14:39:10.208] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:10.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:11.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:13.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:15.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:16.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:18.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:20.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:21.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:23.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:25.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:26.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:28.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:30.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:31.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:33.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:35.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:36.908] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437551104
[14:39:36.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.60423, thr difference RMS: 1.69053
[14:39:36.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.17556, thr difference RMS: 1.60456
[14:39:36.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.1645, thr difference RMS: 1.57715
[14:39:36.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.12624, thr difference RMS: 1.50914
[14:39:36.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.61266, thr difference RMS: 1.2936
[14:39:36.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.78007, thr difference RMS: 1.6837
[14:39:36.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.29171, thr difference RMS: 1.56789
[14:39:36.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.78676, thr difference RMS: 1.84954
[14:39:36.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.40178, thr difference RMS: 1.68813
[14:39:36.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.40604, thr difference RMS: 1.59972
[14:39:36.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.65352, thr difference RMS: 1.30748
[14:39:36.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.59387, thr difference RMS: 1.38036
[14:39:36.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.85089, thr difference RMS: 1.22671
[14:39:36.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.63553, thr difference RMS: 1.42466
[14:39:36.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.78719, thr difference RMS: 1.90131
[14:39:36.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.89306, thr difference RMS: 1.64768
[14:39:36.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.57582, thr difference RMS: 1.68598
[14:39:36.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.09569, thr difference RMS: 1.61479
[14:39:36.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.13746, thr difference RMS: 1.56699
[14:39:36.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.12026, thr difference RMS: 1.47853
[14:39:36.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.53122, thr difference RMS: 1.29367
[14:39:36.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.71384, thr difference RMS: 1.68004
[14:39:36.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.33314, thr difference RMS: 1.56615
[14:39:36.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.72021, thr difference RMS: 1.83346
[14:39:36.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.41585, thr difference RMS: 1.6751
[14:39:36.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.31563, thr difference RMS: 1.62026
[14:39:36.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.71282, thr difference RMS: 1.2905
[14:39:36.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.60291, thr difference RMS: 1.37111
[14:39:36.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.90237, thr difference RMS: 1.24344
[14:39:36.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.55778, thr difference RMS: 1.41016
[14:39:36.916] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.77075, thr difference RMS: 1.88155
[14:39:36.916] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.92432, thr difference RMS: 1.63288
[14:39:36.916] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.63292, thr difference RMS: 1.68811
[14:39:36.916] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.06059, thr difference RMS: 1.62852
[14:39:36.916] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.14262, thr difference RMS: 1.56724
[14:39:36.917] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.18456, thr difference RMS: 1.4997
[14:39:36.917] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.54852, thr difference RMS: 1.29043
[14:39:36.917] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.74083, thr difference RMS: 1.68716
[14:39:36.917] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.49892, thr difference RMS: 1.55653
[14:39:36.917] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.82407, thr difference RMS: 1.85163
[14:39:36.918] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.54833, thr difference RMS: 1.69754
[14:39:36.918] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.26116, thr difference RMS: 1.62151
[14:39:36.918] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.83581, thr difference RMS: 1.291
[14:39:36.918] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.79172, thr difference RMS: 1.34056
[14:39:36.918] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.01368, thr difference RMS: 1.22965
[14:39:36.919] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.62033, thr difference RMS: 1.38226
[14:39:36.919] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.87622, thr difference RMS: 1.87907
[14:39:36.919] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.97782, thr difference RMS: 1.63135
[14:39:36.919] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.69599, thr difference RMS: 1.66257
[14:39:36.919] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.1517, thr difference RMS: 1.61818
[14:39:36.920] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.18479, thr difference RMS: 1.56202
[14:39:36.920] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.19008, thr difference RMS: 1.49282
[14:39:36.920] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.5914, thr difference RMS: 1.30216
[14:39:36.920] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.72519, thr difference RMS: 1.69625
[14:39:36.921] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.57249, thr difference RMS: 1.53459
[14:39:36.921] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.88735, thr difference RMS: 1.83336
[14:39:36.921] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.53848, thr difference RMS: 1.69347
[14:39:36.921] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.2623, thr difference RMS: 1.62345
[14:39:36.921] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.0467, thr difference RMS: 1.30496
[14:39:36.922] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.0048, thr difference RMS: 1.32999
[14:39:36.922] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.13663, thr difference RMS: 1.22581
[14:39:36.922] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.61436, thr difference RMS: 1.39593
[14:39:36.922] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.03488, thr difference RMS: 1.86583
[14:39:36.923] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.13421, thr difference RMS: 1.63011
[14:39:37.025] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:39:37.027] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2078 seconds
[14:39:37.027] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:39:37.732] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:39:37.732] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:39:37.735] <TB0>     INFO: ######################################################################
[14:39:37.735] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:39:37.735] <TB0>     INFO: ######################################################################
[14:39:37.735] <TB0>     INFO:    ----------------------------------------------------------------------
[14:39:37.735] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:39:37.735] <TB0>     INFO:    ----------------------------------------------------------------------
[14:39:37.735] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:39:37.745] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:39:37.745] <TB0>     INFO:     run 1 of 1
[14:39:37.745] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:38.091] <TB0>     INFO: Expecting 59072000 events.
[14:40:07.030] <TB0>     INFO: 1072600 events read in total (28224ms).
[14:40:35.241] <TB0>     INFO: 2141200 events read in total (56435ms).
[14:41:02.894] <TB0>     INFO: 3210800 events read in total (84088ms).
[14:41:29.866] <TB0>     INFO: 4282000 events read in total (111060ms).
[14:41:58.372] <TB0>     INFO: 5350000 events read in total (139566ms).
[14:42:26.890] <TB0>     INFO: 6419200 events read in total (168084ms).
[14:42:55.127] <TB0>     INFO: 7490800 events read in total (196321ms).
[14:43:23.774] <TB0>     INFO: 8559400 events read in total (224968ms).
[14:43:52.139] <TB0>     INFO: 9627600 events read in total (253333ms).
[14:44:18.852] <TB0>     INFO: 10699600 events read in total (280046ms).
[14:44:47.067] <TB0>     INFO: 11768000 events read in total (308261ms).
[14:45:15.328] <TB0>     INFO: 12836400 events read in total (336522ms).
[14:45:43.653] <TB0>     INFO: 13908200 events read in total (364847ms).
[14:46:12.035] <TB0>     INFO: 14976600 events read in total (393229ms).
[14:46:41.078] <TB0>     INFO: 16045200 events read in total (422272ms).
[14:47:09.555] <TB0>     INFO: 17116600 events read in total (450749ms).
[14:47:37.848] <TB0>     INFO: 18186400 events read in total (479042ms).
[14:48:06.353] <TB0>     INFO: 19254600 events read in total (507547ms).
[14:48:34.567] <TB0>     INFO: 20325600 events read in total (535761ms).
[14:49:02.689] <TB0>     INFO: 21394400 events read in total (563883ms).
[14:49:30.813] <TB0>     INFO: 22462600 events read in total (592007ms).
[14:49:59.026] <TB0>     INFO: 23533200 events read in total (620220ms).
[14:50:27.371] <TB0>     INFO: 24603400 events read in total (648565ms).
[14:50:55.788] <TB0>     INFO: 25671400 events read in total (676982ms).
[14:51:24.129] <TB0>     INFO: 26740600 events read in total (705323ms).
[14:51:52.476] <TB0>     INFO: 27811800 events read in total (733670ms).
[14:52:20.678] <TB0>     INFO: 28880400 events read in total (761872ms).
[14:52:48.921] <TB0>     INFO: 29949000 events read in total (790115ms).
[14:53:17.174] <TB0>     INFO: 31020400 events read in total (818368ms).
[14:53:45.400] <TB0>     INFO: 32088200 events read in total (846594ms).
[14:54:13.428] <TB0>     INFO: 33156600 events read in total (874622ms).
[14:54:41.911] <TB0>     INFO: 34228800 events read in total (903105ms).
[14:55:09.977] <TB0>     INFO: 35297200 events read in total (931171ms).
[14:55:38.097] <TB0>     INFO: 36364800 events read in total (959291ms).
[14:56:06.427] <TB0>     INFO: 37434200 events read in total (987621ms).
[14:56:34.853] <TB0>     INFO: 38504800 events read in total (1016047ms).
[14:57:03.066] <TB0>     INFO: 39572600 events read in total (1044260ms).
[14:57:31.222] <TB0>     INFO: 40640800 events read in total (1072416ms).
[14:57:59.542] <TB0>     INFO: 41711000 events read in total (1100736ms).
[14:58:27.914] <TB0>     INFO: 42779600 events read in total (1129108ms).
[14:58:56.354] <TB0>     INFO: 43847400 events read in total (1157548ms).
[14:59:24.766] <TB0>     INFO: 44915600 events read in total (1185960ms).
[14:59:53.097] <TB0>     INFO: 45987000 events read in total (1214291ms).
[15:00:21.320] <TB0>     INFO: 47054400 events read in total (1242514ms).
[15:00:49.578] <TB0>     INFO: 48122200 events read in total (1270772ms).
[15:01:17.777] <TB0>     INFO: 49192000 events read in total (1298971ms).
[15:01:45.890] <TB0>     INFO: 50261600 events read in total (1327084ms).
[15:02:14.141] <TB0>     INFO: 51329200 events read in total (1355335ms).
[15:02:42.225] <TB0>     INFO: 52396600 events read in total (1383419ms).
[15:03:10.414] <TB0>     INFO: 53465600 events read in total (1411608ms).
[15:03:38.599] <TB0>     INFO: 54536000 events read in total (1439793ms).
[15:04:06.001] <TB0>     INFO: 55604200 events read in total (1468195ms).
[15:04:35.329] <TB0>     INFO: 56671800 events read in total (1496523ms).
[15:05:03.785] <TB0>     INFO: 57741600 events read in total (1524979ms).
[15:05:32.230] <TB0>     INFO: 58811400 events read in total (1553424ms).
[15:05:39.431] <TB0>     INFO: 59072000 events read in total (1560625ms).
[15:05:39.450] <TB0>     INFO: Test took 1561705ms.
[15:05:39.507] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:39.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:39.629] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:40.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:40.827] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:42.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:42.010] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:43.212] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:43.212] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:44.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:44.417] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:45.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:45.593] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:46.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:46.749] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:47.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:47.897] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:49.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:49.053] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:50.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:50.219] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:51.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:51.381] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:52.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:52.529] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:53.689] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:53.689] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:54.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:54.832] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:55.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:55.003] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:57.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:57.154] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:58.319] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 530513920
[15:05:58.353] <TB0>     INFO: PixTestScurves::scurves() done 
[15:05:58.353] <TB0>     INFO: Vcal mean:  35.01  35.07  35.01  35.04  35.03  35.08  35.10  34.99  35.09  35.08  35.05  35.09  35.07  35.12  35.07  35.08 
[15:05:58.353] <TB0>     INFO: Vcal RMS:    0.68   0.71   0.70   0.63   0.63   0.71   0.69   0.81   0.70   0.74   0.68   0.68   0.66   0.61   0.74   0.69 
[15:05:58.354] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:05:58.426] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:05:58.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:05:58.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:05:58.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:05:58.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:05:58.426] <TB0>     INFO: ######################################################################
[15:05:58.426] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:05:58.426] <TB0>     INFO: ######################################################################
[15:05:58.429] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:05:58.771] <TB0>     INFO: Expecting 41600 events.
[15:06:02.843] <TB0>     INFO: 41600 events read in total (3345ms).
[15:06:02.844] <TB0>     INFO: Test took 4415ms.
[15:06:02.852] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:02.852] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:06:02.852] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:06:02.861] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:06:02.861] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:06:02.861] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:06:02.861] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:06:03.200] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:06:03.543] <TB0>     INFO: Expecting 41600 events.
[15:06:07.648] <TB0>     INFO: 41600 events read in total (3390ms).
[15:06:07.649] <TB0>     INFO: Test took 4449ms.
[15:06:07.657] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:07.657] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:06:07.657] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:06:07.662] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.072
[15:06:07.662] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:06:07.662] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.165
[15:06:07.662] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[15:06:07.662] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.7
[15:06:07.662] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 169
[15:06:07.662] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.893
[15:06:07.662] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[15:06:07.662] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.685
[15:06:07.662] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.572
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 186
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.237
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.084
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.471
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.826
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 175
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.749
[15:06:07.663] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 174
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.268
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,5] phvalue 183
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.237
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.217
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 171
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.477
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.54
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:06:07.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:06:07.752] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:06:08.095] <TB0>     INFO: Expecting 41600 events.
[15:06:12.231] <TB0>     INFO: 41600 events read in total (3421ms).
[15:06:12.232] <TB0>     INFO: Test took 4480ms.
[15:06:12.239] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:12.239] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:06:12.239] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:06:12.243] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:06:12.244] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 7
[15:06:12.244] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5943
[15:06:12.244] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 71
[15:06:12.244] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.139
[15:06:12.244] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 72
[15:06:12.244] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0266
[15:06:12.244] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 62
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9261
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [13 ,44] phvalue 79
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6004
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 80
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.2718
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 82
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6405
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 67
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.2597
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 62
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8723
[15:06:12.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 65
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0591
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 72
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8817
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.0506
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 81
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1408
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,12] phvalue 68
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.2089
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 68
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2171
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,62] phvalue 81
[15:06:12.246] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5922
[15:06:12.247] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,25] phvalue 83
[15:06:12.248] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[15:06:12.655] <TB0>     INFO: Expecting 2560 events.
[15:06:13.614] <TB0>     INFO: 2560 events read in total (245ms).
[15:06:13.615] <TB0>     INFO: Test took 1367ms.
[15:06:13.615] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:13.615] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 1 1
[15:06:14.123] <TB0>     INFO: Expecting 2560 events.
[15:06:15.082] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:15.082] <TB0>     INFO: Test took 1467ms.
[15:06:15.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:15.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 2 2
[15:06:15.590] <TB0>     INFO: Expecting 2560 events.
[15:06:16.548] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:16.548] <TB0>     INFO: Test took 1466ms.
[15:06:16.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:16.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 13, 44, 3 3
[15:06:17.056] <TB0>     INFO: Expecting 2560 events.
[15:06:18.014] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:18.014] <TB0>     INFO: Test took 1465ms.
[15:06:18.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:18.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 4 4
[15:06:18.522] <TB0>     INFO: Expecting 2560 events.
[15:06:19.480] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:19.480] <TB0>     INFO: Test took 1465ms.
[15:06:19.481] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:19.481] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 5 5
[15:06:19.988] <TB0>     INFO: Expecting 2560 events.
[15:06:20.946] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:20.947] <TB0>     INFO: Test took 1466ms.
[15:06:20.947] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:20.947] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 6 6
[15:06:21.454] <TB0>     INFO: Expecting 2560 events.
[15:06:22.412] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:22.412] <TB0>     INFO: Test took 1465ms.
[15:06:22.412] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:22.412] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 7 7
[15:06:22.920] <TB0>     INFO: Expecting 2560 events.
[15:06:23.878] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:23.878] <TB0>     INFO: Test took 1466ms.
[15:06:23.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:23.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 8 8
[15:06:24.385] <TB0>     INFO: Expecting 2560 events.
[15:06:25.343] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:25.344] <TB0>     INFO: Test took 1465ms.
[15:06:25.345] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:25.345] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[15:06:25.851] <TB0>     INFO: Expecting 2560 events.
[15:06:26.809] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:26.809] <TB0>     INFO: Test took 1464ms.
[15:06:26.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:26.810] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[15:06:27.317] <TB0>     INFO: Expecting 2560 events.
[15:06:28.274] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:28.274] <TB0>     INFO: Test took 1464ms.
[15:06:28.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:28.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 11 11
[15:06:28.782] <TB0>     INFO: Expecting 2560 events.
[15:06:29.740] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:29.741] <TB0>     INFO: Test took 1466ms.
[15:06:29.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:29.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 12, 12 12
[15:06:30.248] <TB0>     INFO: Expecting 2560 events.
[15:06:31.206] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:31.206] <TB0>     INFO: Test took 1464ms.
[15:06:31.207] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:31.207] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 13 13
[15:06:31.714] <TB0>     INFO: Expecting 2560 events.
[15:06:32.671] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:32.672] <TB0>     INFO: Test took 1465ms.
[15:06:32.672] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:32.672] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 62, 14 14
[15:06:33.179] <TB0>     INFO: Expecting 2560 events.
[15:06:34.136] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:34.136] <TB0>     INFO: Test took 1464ms.
[15:06:34.137] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:34.137] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 25, 15 15
[15:06:34.644] <TB0>     INFO: Expecting 2560 events.
[15:06:35.602] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:35.602] <TB0>     INFO: Test took 1465ms.
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:06:35.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:06:35.608] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:36.112] <TB0>     INFO: Expecting 655360 events.
[15:06:47.840] <TB0>     INFO: 655360 events read in total (11013ms).
[15:06:47.851] <TB0>     INFO: Expecting 655360 events.
[15:06:59.451] <TB0>     INFO: 655360 events read in total (11034ms).
[15:06:59.466] <TB0>     INFO: Expecting 655360 events.
[15:07:11.056] <TB0>     INFO: 655360 events read in total (11024ms).
[15:07:11.076] <TB0>     INFO: Expecting 655360 events.
[15:07:22.611] <TB0>     INFO: 655360 events read in total (10974ms).
[15:07:22.635] <TB0>     INFO: Expecting 655360 events.
[15:07:34.193] <TB0>     INFO: 655360 events read in total (11005ms).
[15:07:34.220] <TB0>     INFO: Expecting 655360 events.
[15:07:45.839] <TB0>     INFO: 655360 events read in total (11065ms).
[15:07:45.871] <TB0>     INFO: Expecting 655360 events.
[15:07:57.470] <TB0>     INFO: 655360 events read in total (11053ms).
[15:07:57.506] <TB0>     INFO: Expecting 655360 events.
[15:08:09.100] <TB0>     INFO: 655360 events read in total (11053ms).
[15:08:09.140] <TB0>     INFO: Expecting 655360 events.
[15:08:20.752] <TB0>     INFO: 655360 events read in total (11068ms).
[15:08:20.796] <TB0>     INFO: Expecting 655360 events.
[15:08:32.425] <TB0>     INFO: 655360 events read in total (11093ms).
[15:08:32.480] <TB0>     INFO: Expecting 655360 events.
[15:08:44.145] <TB0>     INFO: 655360 events read in total (11139ms).
[15:08:44.199] <TB0>     INFO: Expecting 655360 events.
[15:08:55.811] <TB0>     INFO: 655360 events read in total (11085ms).
[15:08:55.869] <TB0>     INFO: Expecting 655360 events.
[15:09:07.503] <TB0>     INFO: 655360 events read in total (11108ms).
[15:09:07.564] <TB0>     INFO: Expecting 655360 events.
[15:09:19.160] <TB0>     INFO: 655360 events read in total (11069ms).
[15:09:19.225] <TB0>     INFO: Expecting 655360 events.
[15:09:30.923] <TB0>     INFO: 655360 events read in total (11172ms).
[15:09:30.993] <TB0>     INFO: Expecting 655360 events.
[15:09:42.606] <TB0>     INFO: 655360 events read in total (11086ms).
[15:09:42.680] <TB0>     INFO: Test took 187072ms.
[15:09:42.774] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:43.081] <TB0>     INFO: Expecting 655360 events.
[15:09:54.848] <TB0>     INFO: 655360 events read in total (11052ms).
[15:09:54.858] <TB0>     INFO: Expecting 655360 events.
[15:10:06.504] <TB0>     INFO: 655360 events read in total (11075ms).
[15:10:06.520] <TB0>     INFO: Expecting 655360 events.
[15:10:18.090] <TB0>     INFO: 655360 events read in total (11004ms).
[15:10:18.111] <TB0>     INFO: Expecting 655360 events.
[15:10:29.726] <TB0>     INFO: 655360 events read in total (11056ms).
[15:10:29.750] <TB0>     INFO: Expecting 655360 events.
[15:10:41.030] <TB0>     INFO: 655360 events read in total (10727ms).
[15:10:41.058] <TB0>     INFO: Expecting 655360 events.
[15:10:52.486] <TB0>     INFO: 655360 events read in total (10874ms).
[15:10:52.518] <TB0>     INFO: Expecting 655360 events.
[15:11:04.200] <TB0>     INFO: 655360 events read in total (11132ms).
[15:11:04.238] <TB0>     INFO: Expecting 655360 events.
[15:11:15.779] <TB0>     INFO: 655360 events read in total (11003ms).
[15:11:15.821] <TB0>     INFO: Expecting 655360 events.
[15:11:27.492] <TB0>     INFO: 655360 events read in total (11135ms).
[15:11:27.537] <TB0>     INFO: Expecting 655360 events.
[15:11:39.171] <TB0>     INFO: 655360 events read in total (11104ms).
[15:11:39.221] <TB0>     INFO: Expecting 655360 events.
[15:11:50.798] <TB0>     INFO: 655360 events read in total (11047ms).
[15:11:50.852] <TB0>     INFO: Expecting 655360 events.
[15:12:02.450] <TB0>     INFO: 655360 events read in total (11071ms).
[15:12:02.508] <TB0>     INFO: Expecting 655360 events.
[15:12:14.108] <TB0>     INFO: 655360 events read in total (11073ms).
[15:12:14.171] <TB0>     INFO: Expecting 655360 events.
[15:12:25.746] <TB0>     INFO: 655360 events read in total (11047ms).
[15:12:25.812] <TB0>     INFO: Expecting 655360 events.
[15:12:37.444] <TB0>     INFO: 655360 events read in total (11106ms).
[15:12:37.516] <TB0>     INFO: Expecting 655360 events.
[15:12:49.156] <TB0>     INFO: 655360 events read in total (11113ms).
[15:12:49.239] <TB0>     INFO: Test took 186465ms.
[15:12:49.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.419] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:12:49.419] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.419] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:12:49.419] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.420] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:12:49.420] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.420] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:12:49.420] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:12:49.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:12:49.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:12:49.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:12:49.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:12:49.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:12:49.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:12:49.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:12:49.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:12:49.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:12:49.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:12:49.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:49.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:12:49.425] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.433] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.441] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.448] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.455] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.462] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.469] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.477] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.484] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.491] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.498] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.505] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.512] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.519] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.527] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:12:49.534] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:12:49.541] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:12:49.548] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:12:49.555] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:12:49.562] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:12:49.569] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.576] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:49.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:12:49.611] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C0.dat
[15:12:49.612] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C1.dat
[15:12:49.612] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C2.dat
[15:12:49.612] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C3.dat
[15:12:49.612] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C4.dat
[15:12:49.612] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C5.dat
[15:12:49.612] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C6.dat
[15:12:49.612] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C7.dat
[15:12:49.612] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C8.dat
[15:12:49.613] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C9.dat
[15:12:49.613] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C10.dat
[15:12:49.613] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C11.dat
[15:12:49.613] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C12.dat
[15:12:49.613] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C13.dat
[15:12:49.613] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C14.dat
[15:12:49.613] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C15.dat
[15:12:49.959] <TB0>     INFO: Expecting 41600 events.
[15:12:53.816] <TB0>     INFO: 41600 events read in total (3142ms).
[15:12:53.817] <TB0>     INFO: Test took 4201ms.
[15:12:54.470] <TB0>     INFO: Expecting 41600 events.
[15:12:58.290] <TB0>     INFO: 41600 events read in total (3105ms).
[15:12:58.291] <TB0>     INFO: Test took 4165ms.
[15:12:58.945] <TB0>     INFO: Expecting 41600 events.
[15:13:02.777] <TB0>     INFO: 41600 events read in total (3117ms).
[15:13:02.778] <TB0>     INFO: Test took 4179ms.
[15:13:03.081] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:03.214] <TB0>     INFO: Expecting 2560 events.
[15:13:04.172] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:04.173] <TB0>     INFO: Test took 1093ms.
[15:13:04.176] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:04.681] <TB0>     INFO: Expecting 2560 events.
[15:13:05.638] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:05.638] <TB0>     INFO: Test took 1462ms.
[15:13:05.641] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:06.147] <TB0>     INFO: Expecting 2560 events.
[15:13:07.105] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:07.106] <TB0>     INFO: Test took 1465ms.
[15:13:07.108] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:07.617] <TB0>     INFO: Expecting 2560 events.
[15:13:08.575] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:08.575] <TB0>     INFO: Test took 1467ms.
[15:13:08.578] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:09.084] <TB0>     INFO: Expecting 2560 events.
[15:13:10.044] <TB0>     INFO: 2560 events read in total (246ms).
[15:13:10.044] <TB0>     INFO: Test took 1466ms.
[15:13:10.046] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:10.552] <TB0>     INFO: Expecting 2560 events.
[15:13:11.510] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:11.511] <TB0>     INFO: Test took 1465ms.
[15:13:11.512] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:12.019] <TB0>     INFO: Expecting 2560 events.
[15:13:12.978] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:12.978] <TB0>     INFO: Test took 1466ms.
[15:13:12.981] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:13.487] <TB0>     INFO: Expecting 2560 events.
[15:13:14.446] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:14.447] <TB0>     INFO: Test took 1466ms.
[15:13:14.449] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:14.955] <TB0>     INFO: Expecting 2560 events.
[15:13:15.915] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:15.916] <TB0>     INFO: Test took 1467ms.
[15:13:15.918] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:16.424] <TB0>     INFO: Expecting 2560 events.
[15:13:17.381] <TB0>     INFO: 2560 events read in total (242ms).
[15:13:17.381] <TB0>     INFO: Test took 1463ms.
[15:13:17.384] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:17.890] <TB0>     INFO: Expecting 2560 events.
[15:13:18.849] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:18.849] <TB0>     INFO: Test took 1465ms.
[15:13:18.851] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:19.358] <TB0>     INFO: Expecting 2560 events.
[15:13:20.317] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:20.317] <TB0>     INFO: Test took 1466ms.
[15:13:20.319] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:20.826] <TB0>     INFO: Expecting 2560 events.
[15:13:21.784] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:21.785] <TB0>     INFO: Test took 1466ms.
[15:13:21.787] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:22.293] <TB0>     INFO: Expecting 2560 events.
[15:13:23.253] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:23.253] <TB0>     INFO: Test took 1466ms.
[15:13:23.256] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:23.762] <TB0>     INFO: Expecting 2560 events.
[15:13:24.721] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:24.722] <TB0>     INFO: Test took 1466ms.
[15:13:24.724] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:25.230] <TB0>     INFO: Expecting 2560 events.
[15:13:26.189] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:26.189] <TB0>     INFO: Test took 1466ms.
[15:13:26.191] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:26.697] <TB0>     INFO: Expecting 2560 events.
[15:13:27.656] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:27.656] <TB0>     INFO: Test took 1465ms.
[15:13:27.658] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:28.165] <TB0>     INFO: Expecting 2560 events.
[15:13:29.124] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:29.124] <TB0>     INFO: Test took 1466ms.
[15:13:29.127] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:29.632] <TB0>     INFO: Expecting 2560 events.
[15:13:30.591] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:30.591] <TB0>     INFO: Test took 1464ms.
[15:13:30.593] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:31.099] <TB0>     INFO: Expecting 2560 events.
[15:13:32.059] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:32.060] <TB0>     INFO: Test took 1467ms.
[15:13:32.062] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:32.568] <TB0>     INFO: Expecting 2560 events.
[15:13:33.528] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:33.528] <TB0>     INFO: Test took 1466ms.
[15:13:33.531] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:34.037] <TB0>     INFO: Expecting 2560 events.
[15:13:34.994] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:34.996] <TB0>     INFO: Test took 1465ms.
[15:13:34.998] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:35.503] <TB0>     INFO: Expecting 2560 events.
[15:13:36.462] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:36.463] <TB0>     INFO: Test took 1465ms.
[15:13:36.466] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:36.971] <TB0>     INFO: Expecting 2560 events.
[15:13:37.929] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:37.930] <TB0>     INFO: Test took 1464ms.
[15:13:37.932] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:38.439] <TB0>     INFO: Expecting 2560 events.
[15:13:39.397] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:39.397] <TB0>     INFO: Test took 1466ms.
[15:13:39.399] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:39.906] <TB0>     INFO: Expecting 2560 events.
[15:13:40.865] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:40.865] <TB0>     INFO: Test took 1466ms.
[15:13:40.867] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:41.374] <TB0>     INFO: Expecting 2560 events.
[15:13:42.331] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:42.332] <TB0>     INFO: Test took 1465ms.
[15:13:42.334] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:42.840] <TB0>     INFO: Expecting 2560 events.
[15:13:43.797] <TB0>     INFO: 2560 events read in total (242ms).
[15:13:43.798] <TB0>     INFO: Test took 1464ms.
[15:13:43.800] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:44.307] <TB0>     INFO: Expecting 2560 events.
[15:13:45.265] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:45.265] <TB0>     INFO: Test took 1465ms.
[15:13:45.267] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:45.774] <TB0>     INFO: Expecting 2560 events.
[15:13:46.733] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:46.734] <TB0>     INFO: Test took 1467ms.
[15:13:46.737] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:47.243] <TB0>     INFO: Expecting 2560 events.
[15:13:48.203] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:48.203] <TB0>     INFO: Test took 1466ms.
[15:13:48.206] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:48.712] <TB0>     INFO: Expecting 2560 events.
[15:13:49.672] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:49.672] <TB0>     INFO: Test took 1466ms.
[15:13:50.695] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:13:50.696] <TB0>     INFO: PH scale (per ROC):    74  79  74  80  66  79  77  74  81  72  76  85  70  86  71  77
[15:13:50.696] <TB0>     INFO: PH offset (per ROC):  177 176 186 167 174 167 178 187 177 178 179 164 182 176 174 167
[15:13:50.866] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:13:50.868] <TB0>     INFO: ######################################################################
[15:13:50.868] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:13:50.868] <TB0>     INFO: ######################################################################
[15:13:50.868] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:13:50.879] <TB0>     INFO: scanning low vcal = 10
[15:13:51.221] <TB0>     INFO: Expecting 41600 events.
[15:13:54.942] <TB0>     INFO: 41600 events read in total (3006ms).
[15:13:54.943] <TB0>     INFO: Test took 4064ms.
[15:13:54.945] <TB0>     INFO: scanning low vcal = 20
[15:13:55.452] <TB0>     INFO: Expecting 41600 events.
[15:13:59.170] <TB0>     INFO: 41600 events read in total (3003ms).
[15:13:59.170] <TB0>     INFO: Test took 4225ms.
[15:13:59.172] <TB0>     INFO: scanning low vcal = 30
[15:13:59.678] <TB0>     INFO: Expecting 41600 events.
[15:14:03.410] <TB0>     INFO: 41600 events read in total (3017ms).
[15:14:03.410] <TB0>     INFO: Test took 4238ms.
[15:14:03.414] <TB0>     INFO: scanning low vcal = 40
[15:14:03.914] <TB0>     INFO: Expecting 41600 events.
[15:14:08.166] <TB0>     INFO: 41600 events read in total (3537ms).
[15:14:08.167] <TB0>     INFO: Test took 4753ms.
[15:14:08.170] <TB0>     INFO: scanning low vcal = 50
[15:14:08.591] <TB0>     INFO: Expecting 41600 events.
[15:14:12.845] <TB0>     INFO: 41600 events read in total (3539ms).
[15:14:12.846] <TB0>     INFO: Test took 4676ms.
[15:14:12.849] <TB0>     INFO: scanning low vcal = 60
[15:14:13.272] <TB0>     INFO: Expecting 41600 events.
[15:14:17.522] <TB0>     INFO: 41600 events read in total (3535ms).
[15:14:17.523] <TB0>     INFO: Test took 4674ms.
[15:14:17.525] <TB0>     INFO: scanning low vcal = 70
[15:14:17.947] <TB0>     INFO: Expecting 41600 events.
[15:14:22.204] <TB0>     INFO: 41600 events read in total (3542ms).
[15:14:22.205] <TB0>     INFO: Test took 4679ms.
[15:14:22.208] <TB0>     INFO: scanning low vcal = 80
[15:14:22.629] <TB0>     INFO: Expecting 41600 events.
[15:14:26.925] <TB0>     INFO: 41600 events read in total (3581ms).
[15:14:26.926] <TB0>     INFO: Test took 4718ms.
[15:14:26.929] <TB0>     INFO: scanning low vcal = 90
[15:14:27.351] <TB0>     INFO: Expecting 41600 events.
[15:14:31.605] <TB0>     INFO: 41600 events read in total (3539ms).
[15:14:31.605] <TB0>     INFO: Test took 4676ms.
[15:14:31.609] <TB0>     INFO: scanning low vcal = 100
[15:14:32.034] <TB0>     INFO: Expecting 41600 events.
[15:14:36.415] <TB0>     INFO: 41600 events read in total (3666ms).
[15:14:36.415] <TB0>     INFO: Test took 4806ms.
[15:14:36.418] <TB0>     INFO: scanning low vcal = 110
[15:14:36.841] <TB0>     INFO: Expecting 41600 events.
[15:14:41.101] <TB0>     INFO: 41600 events read in total (3545ms).
[15:14:41.102] <TB0>     INFO: Test took 4684ms.
[15:14:41.105] <TB0>     INFO: scanning low vcal = 120
[15:14:41.530] <TB0>     INFO: Expecting 41600 events.
[15:14:45.776] <TB0>     INFO: 41600 events read in total (3532ms).
[15:14:45.777] <TB0>     INFO: Test took 4672ms.
[15:14:45.779] <TB0>     INFO: scanning low vcal = 130
[15:14:46.204] <TB0>     INFO: Expecting 41600 events.
[15:14:50.477] <TB0>     INFO: 41600 events read in total (3558ms).
[15:14:50.477] <TB0>     INFO: Test took 4697ms.
[15:14:50.480] <TB0>     INFO: scanning low vcal = 140
[15:14:50.902] <TB0>     INFO: Expecting 41600 events.
[15:14:55.154] <TB0>     INFO: 41600 events read in total (3537ms).
[15:14:55.155] <TB0>     INFO: Test took 4675ms.
[15:14:55.158] <TB0>     INFO: scanning low vcal = 150
[15:14:55.580] <TB0>     INFO: Expecting 41600 events.
[15:14:59.864] <TB0>     INFO: 41600 events read in total (3569ms).
[15:14:59.864] <TB0>     INFO: Test took 4706ms.
[15:14:59.867] <TB0>     INFO: scanning low vcal = 160
[15:15:00.289] <TB0>     INFO: Expecting 41600 events.
[15:15:04.533] <TB0>     INFO: 41600 events read in total (3529ms).
[15:15:04.533] <TB0>     INFO: Test took 4666ms.
[15:15:04.536] <TB0>     INFO: scanning low vcal = 170
[15:15:04.959] <TB0>     INFO: Expecting 41600 events.
[15:15:09.200] <TB0>     INFO: 41600 events read in total (3526ms).
[15:15:09.201] <TB0>     INFO: Test took 4665ms.
[15:15:09.205] <TB0>     INFO: scanning low vcal = 180
[15:15:09.629] <TB0>     INFO: Expecting 41600 events.
[15:15:13.895] <TB0>     INFO: 41600 events read in total (3552ms).
[15:15:13.895] <TB0>     INFO: Test took 4690ms.
[15:15:13.898] <TB0>     INFO: scanning low vcal = 190
[15:15:14.320] <TB0>     INFO: Expecting 41600 events.
[15:15:18.571] <TB0>     INFO: 41600 events read in total (3536ms).
[15:15:18.572] <TB0>     INFO: Test took 4674ms.
[15:15:18.574] <TB0>     INFO: scanning low vcal = 200
[15:15:18.998] <TB0>     INFO: Expecting 41600 events.
[15:15:23.275] <TB0>     INFO: 41600 events read in total (3562ms).
[15:15:23.276] <TB0>     INFO: Test took 4702ms.
[15:15:23.279] <TB0>     INFO: scanning low vcal = 210
[15:15:23.700] <TB0>     INFO: Expecting 41600 events.
[15:15:27.957] <TB0>     INFO: 41600 events read in total (3543ms).
[15:15:27.957] <TB0>     INFO: Test took 4679ms.
[15:15:27.961] <TB0>     INFO: scanning low vcal = 220
[15:15:28.382] <TB0>     INFO: Expecting 41600 events.
[15:15:32.633] <TB0>     INFO: 41600 events read in total (3535ms).
[15:15:32.633] <TB0>     INFO: Test took 4672ms.
[15:15:32.636] <TB0>     INFO: scanning low vcal = 230
[15:15:33.059] <TB0>     INFO: Expecting 41600 events.
[15:15:37.314] <TB0>     INFO: 41600 events read in total (3540ms).
[15:15:37.315] <TB0>     INFO: Test took 4679ms.
[15:15:37.317] <TB0>     INFO: scanning low vcal = 240
[15:15:37.741] <TB0>     INFO: Expecting 41600 events.
[15:15:41.988] <TB0>     INFO: 41600 events read in total (3532ms).
[15:15:41.988] <TB0>     INFO: Test took 4671ms.
[15:15:41.991] <TB0>     INFO: scanning low vcal = 250
[15:15:42.411] <TB0>     INFO: Expecting 41600 events.
[15:15:46.662] <TB0>     INFO: 41600 events read in total (3536ms).
[15:15:46.663] <TB0>     INFO: Test took 4672ms.
[15:15:46.667] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:15:47.091] <TB0>     INFO: Expecting 41600 events.
[15:15:51.353] <TB0>     INFO: 41600 events read in total (3547ms).
[15:15:51.354] <TB0>     INFO: Test took 4687ms.
[15:15:51.358] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:15:51.779] <TB0>     INFO: Expecting 41600 events.
[15:15:56.041] <TB0>     INFO: 41600 events read in total (3547ms).
[15:15:56.041] <TB0>     INFO: Test took 4683ms.
[15:15:56.045] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:15:56.467] <TB0>     INFO: Expecting 41600 events.
[15:16:00.743] <TB0>     INFO: 41600 events read in total (3561ms).
[15:16:00.743] <TB0>     INFO: Test took 4698ms.
[15:16:00.746] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:16:01.170] <TB0>     INFO: Expecting 41600 events.
[15:16:05.437] <TB0>     INFO: 41600 events read in total (3551ms).
[15:16:05.437] <TB0>     INFO: Test took 4691ms.
[15:16:05.441] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:16:05.863] <TB0>     INFO: Expecting 41600 events.
[15:16:10.101] <TB0>     INFO: 41600 events read in total (3523ms).
[15:16:10.101] <TB0>     INFO: Test took 4659ms.
[15:16:10.640] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:16:10.643] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:16:10.643] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:16:10.643] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:16:10.643] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:16:10.643] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:16:10.643] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:16:10.644] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:16:10.644] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:16:10.644] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:16:10.644] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:16:10.644] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:16:10.645] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:16:10.645] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:16:10.645] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:16:10.645] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:16:10.645] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:16:49.350] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:16:49.350] <TB0>     INFO: non-linearity mean:  0.964 0.959 0.957 0.956 0.960 0.957 0.957 0.959 0.969 0.948 0.959 0.960 0.953 0.964 0.960 0.961
[15:16:49.350] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.008 0.006 0.006 0.007 0.006 0.007 0.005 0.008 0.006 0.005 0.007 0.004 0.005 0.005
[15:16:49.350] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:16:49.373] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:16:49.396] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:16:49.419] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:16:49.443] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:16:49.466] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:16:49.489] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:16:49.512] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:16:49.536] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:16:49.559] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:16:49.582] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:16:49.605] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:16:49.628] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:16:49.651] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:16:49.675] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:16:49.698] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-07_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:16:49.721] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:16:49.721] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:16:49.729] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:16:49.729] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:16:49.732] <TB0>     INFO: ######################################################################
[15:16:49.732] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:16:49.732] <TB0>     INFO: ######################################################################
[15:16:49.735] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:16:49.745] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:16:49.746] <TB0>     INFO:     run 1 of 1
[15:16:49.746] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:50.090] <TB0>     INFO: Expecting 3120000 events.
[15:17:41.534] <TB0>     INFO: 1318525 events read in total (50730ms).
[15:18:32.187] <TB0>     INFO: 2634625 events read in total (101383ms).
[15:18:50.987] <TB0>     INFO: 3120000 events read in total (120183ms).
[15:18:51.026] <TB0>     INFO: Test took 121281ms.
[15:18:51.092] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:51.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:52.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:54.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:55.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:56.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:58.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:59.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:01.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:02.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:03.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:05.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:06.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:07.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:09.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:10.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:12.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:13.588] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429158400
[15:19:13.619] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:19:13.619] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7193, RMS = 1.80454
[15:19:13.620] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:19:13.620] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:19:13.620] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.4253, RMS = 1.95771
[15:19:13.620] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:19:13.621] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:19:13.621] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7558, RMS = 1.36647
[15:19:13.621] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:19:13.621] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:19:13.621] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0276, RMS = 1.71074
[15:19:13.621] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:19:13.622] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:19:13.622] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4943, RMS = 0.936642
[15:19:13.622] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:13.622] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:19:13.622] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6997, RMS = 1.04763
[15:19:13.622] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:19:13.623] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:19:13.623] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2453, RMS = 1.45796
[15:19:13.623] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:19:13.623] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:19:13.623] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9035, RMS = 1.55248
[15:19:13.624] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:19:13.625] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:19:13.625] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3332, RMS = 0.933984
[15:19:13.625] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:13.625] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:19:13.625] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3409, RMS = 0.984291
[15:19:13.625] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:19:13.626] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:19:13.626] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5032, RMS = 1.22669
[15:19:13.626] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:19:13.626] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:19:13.626] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4425, RMS = 1.2605
[15:19:13.626] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:13.627] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:19:13.627] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9667, RMS = 1.09041
[15:19:13.627] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:19:13.627] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:19:13.627] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8354, RMS = 0.966914
[15:19:13.627] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:19:13.628] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:19:13.628] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7064, RMS = 1.24084
[15:19:13.628] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:19:13.628] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:19:13.629] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8735, RMS = 1.14209
[15:19:13.629] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:19:13.630] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:19:13.630] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7937, RMS = 1.08349
[15:19:13.630] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:19:13.630] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:19:13.630] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5028, RMS = 1.01466
[15:19:13.630] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:13.631] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:19:13.631] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3527, RMS = 1.11849
[15:19:13.631] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:19:13.631] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:19:13.631] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2374, RMS = 1.28068
[15:19:13.631] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:19:13.632] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:19:13.632] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0878, RMS = 1.95368
[15:19:13.632] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:19:13.632] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:19:13.632] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3211, RMS = 1.94652
[15:19:13.632] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:19:13.634] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:19:13.634] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9061, RMS = 1.46342
[15:19:13.634] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:19:13.634] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:19:13.634] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2258, RMS = 1.89239
[15:19:13.634] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:19:13.635] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:19:13.635] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0977, RMS = 0.810642
[15:19:13.635] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:13.635] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:19:13.635] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0597, RMS = 0.917191
[15:19:13.635] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:19:13.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:19:13.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.1753, RMS = 1.388
[15:19:13.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[15:19:13.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:19:13.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.8039, RMS = 1.19063
[15:19:13.636] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 71
[15:19:13.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:19:13.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5878, RMS = 1.80308
[15:19:13.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:19:13.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:19:13.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9019, RMS = 1.44986
[15:19:13.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:19:13.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:19:13.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1113, RMS = 1.23383
[15:19:13.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:19:13.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:19:13.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0456, RMS = 1.02631
[15:19:13.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:13.642] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:19:13.642] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
[15:19:13.642] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:19:13.741] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:19:13.741] <TB0>     INFO: enter test to run
[15:19:13.741] <TB0>     INFO:   test:  no parameter change
[15:19:13.741] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[15:19:13.742] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[15:19:13.743] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.7 C
[15:19:13.743] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:19:14.272] <TB0>    QUIET: Connection to board 133 closed.
[15:19:14.273] <TB0>     INFO: pXar: this is the end, my friend
[15:19:14.273] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
