/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        allregs_n.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_00r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8005e,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_01r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8005d,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_02r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8005c,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_03r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8005b,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_04r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8005a,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_05r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80059,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_06r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80058,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_07r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80057,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_08r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80056,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_09r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80055,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_10r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80054,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_11r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80053,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_12r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80052,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_13r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80051,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_14r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80050,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_N2NT_15r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8004f,
        0,
        16,
        soc_N2NT_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_BLOCK_ERASE_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026f04,
        0,
        1,
        soc_NAND_BLOCK_ERASE_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_BLOCK_ERASE_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046f04,
        0,
        1,
        soc_NAND_BLOCK_ERASE_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_COPY_BACK_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026f08,
        0,
        1,
        soc_NAND_COPY_BACK_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_COPY_BACK_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046f08,
        0,
        1,
        soc_NAND_COPY_BACK_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_DIRECT_READ_RD_MISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026f00,
        0,
        1,
        soc_NAND_DIRECT_READ_RD_MISSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_DIRECT_READ_RD_MISS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046f00,
        0,
        1,
        soc_NAND_DIRECT_READ_RD_MISS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_ECC_MIPS_CORRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026f1c,
        0,
        1,
        soc_NAND_ECC_MIPS_CORRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_ECC_MIPS_CORR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046f1c,
        0,
        1,
        soc_NAND_ECC_MIPS_CORR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_ECC_MIPS_UNCORRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026f18,
        0,
        1,
        soc_NAND_ECC_MIPS_UNCORRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_ECC_MIPS_UNCORR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046f18,
        0,
        1,
        soc_NAND_ECC_MIPS_UNCORR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810590c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8105904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8105900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810591c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8105914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8105908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811ba00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8105a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b408,
        0,
        12,
        soc_NAND_IDM_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x111f03fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8105408,
        0,
        12,
        soc_NAND_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x111f03fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b500,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8105500,
        SOC_REG_FLAG_RO,
        8,
        soc_NAND_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x033f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8105800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8105808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8105804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811b80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_IDM_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810580c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ACC_CONTROL_CS0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026050,
        0,
        15,
        soc_NAND_NAND_FLASH_ACC_CONTROL_CS0r_fields,
        SOC_RESET_VAL_DEC(0xd70f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ACC_CONTROL_CS1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026060,
        0,
        15,
        soc_NAND_NAND_FLASH_ACC_CONTROL_CS0r_fields,
        SOC_RESET_VAL_DEC(0xd70f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ACC_CONTROL_CS0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046050,
        0,
        15,
        soc_NAND_NAND_FLASH_ACC_CONTROL_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xd70f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ACC_CONTROL_CS1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046060,
        0,
        15,
        soc_NAND_NAND_FLASH_ACC_CONTROL_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xd70f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLK_WR_PROTECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180260c8,
        0,
        1,
        soc_NAND_NAND_FLASH_BLK_WR_PROTECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLK_WR_PROTECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180460c8,
        0,
        1,
        soc_NAND_NAND_FLASH_BLK_WR_PROTECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_ERASE_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026138,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_ERASE_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046138,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026134,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046134,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_LOCK_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026108,
        SOC_REG_FLAG_RO,
        2,
        soc_NAND_NAND_FLASH_BLOCK_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_BLOCK_LOCK_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046108,
        SOC_REG_FLAG_RO,
        2,
        soc_NAND_NAND_FLASH_BLOCK_LOCK_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_ADDRESSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802600c,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_ADDRESS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804600c,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_END_ADDRESSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026010,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_END_ADDRESS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046010,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_EXT_ADDRESSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026008,
        0,
        3,
        soc_NAND_NAND_FLASH_CMD_EXT_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_EXT_ADDRESS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046008,
        0,
        3,
        soc_NAND_NAND_FLASH_CMD_EXT_ADDRESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_STARTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026004,
        0,
        2,
        soc_NAND_NAND_FLASH_CMD_STARTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CMD_START_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046004,
        0,
        2,
        soc_NAND_NAND_FLASH_CMD_START_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CONFIG_CS0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026054,
        0,
        9,
        soc_NAND_NAND_FLASH_CONFIG_CS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffb777ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CONFIG_CS1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026064,
        0,
        9,
        soc_NAND_NAND_FLASH_CONFIG_CS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffb777ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CONFIG_CS0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046054,
        0,
        9,
        soc_NAND_NAND_FLASH_CONFIG_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffb777ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CONFIG_CS1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046064,
        0,
        9,
        soc_NAND_NAND_FLASH_CONFIG_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffb777ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_COPY_BACK_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026130,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_COPY_BACK_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046130,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_COPY_BACK_EXT_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802612c,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_COPY_BACK_EXT_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804612c,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CORR_ERROR_COUNTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026100,
        SOC_REG_FLAG_RO,
        1,
        soc_NAND_NAND_FLASH_CORR_ERROR_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CORR_ERROR_COUNT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046100,
        SOC_REG_FLAG_RO,
        1,
        soc_NAND_NAND_FLASH_CORR_ERROR_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CORR_STAT_THRESHOLDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180260c0,
        0,
        3,
        soc_NAND_NAND_FLASH_CORR_STAT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CORR_STAT_THRESHOLD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180460c0,
        0,
        3,
        soc_NAND_NAND_FLASH_CORR_STAT_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CS_NAND_SELECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026018,
        0,
        21,
        soc_NAND_NAND_FLASH_CS_NAND_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CS_NAND_SELECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046018,
        0,
        21,
        soc_NAND_NAND_FLASH_CS_NAND_SELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CS_NAND_XORr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802601c,
        0,
        10,
        soc_NAND_NAND_FLASH_CS_NAND_XORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_CS_NAND_XOR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804601c,
        0,
        10,
        soc_NAND_NAND_FLASH_CS_NAND_XOR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_CORR_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026110,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_CORR_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046110,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_CORR_EXT_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802610c,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_CORR_EXT_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804610c,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_UNC_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026118,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_UNC_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046118,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_UNC_EXT_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026114,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ECC_UNC_EXT_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046114,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026400,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026404,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026408,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802640c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026410,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026414,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026418,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802641c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE8r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026420,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE9r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026424,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE10r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026428,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE11r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802642c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE12r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026430,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE13r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026434,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE14r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026438,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE15r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802643c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE16r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026440,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE17r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026444,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE18r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026448,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE19r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802644c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE20r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026450,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE21r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026454,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE22r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026458,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE23r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802645c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE24r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026460,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE25r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026464,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE26r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026468,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE27r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802646c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE28r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026470,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE29r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026474,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE30r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026478,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE31r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802647c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE32r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026480,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE33r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026484,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE34r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026488,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE35r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802648c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE36r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026490,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE37r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026494,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE38r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026498,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE39r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802649c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE40r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264a0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE41r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264a4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE42r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264a8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE43r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264ac,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE44r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264b0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE45r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264b4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE46r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264b8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE47r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264bc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE48r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264c0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE49r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264c4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE50r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264c8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE51r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264cc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE52r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264d0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE53r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264d4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE54r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264d8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE55r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264dc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE56r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264e0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE57r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264e4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE58r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264e8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE59r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264ec,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE60r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264f0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE61r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264f4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE62r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264f8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE63r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180264fc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE64r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026500,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE65r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026504,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE66r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026508,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE67r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802650c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE68r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026510,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE69r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026514,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE70r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026518,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE71r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802651c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE72r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026520,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE73r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026524,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE74r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026528,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE75r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802652c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE76r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026530,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE77r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026534,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE78r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026538,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE79r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802653c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE80r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026540,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE81r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026544,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE82r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026548,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE83r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802654c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE84r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026550,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE85r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026554,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE86r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026558,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE87r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802655c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE88r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026560,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE89r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026564,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE90r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026568,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE91r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802656c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE92r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026570,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE93r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026574,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE94r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026578,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE95r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802657c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE96r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026580,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE97r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026584,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE98r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026588,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE99r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802658c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE100r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026590,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE101r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026594,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE102r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026598,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE103r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802659c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE104r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265a0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE105r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265a4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE106r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265a8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE107r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265ac,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE108r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265b0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE109r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265b4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE110r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265b8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE111r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265bc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE112r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265c0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE113r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265c4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE114r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265c8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE115r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265cc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE116r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265d0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE117r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265d4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE118r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265d8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE119r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265dc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE120r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265e0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE121r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265e4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE122r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265e8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE123r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265ec,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE124r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265f0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE125r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265f4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE126r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265f8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE127r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180265fc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046400,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE100_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046590,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE101_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046594,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE102_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046598,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE103_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804659c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE104_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465a0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE105_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465a4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE106_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465a8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE107_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465ac,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE108_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465b0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE109_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465b4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE10_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046428,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE110_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465b8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE111_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465bc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE112_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465c0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE113_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465c4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE114_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465c8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE115_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465cc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE116_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465d0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE117_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465d4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE118_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465d8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE119_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465dc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE11_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804642c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE120_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465e0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE121_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465e4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE122_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465e8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE123_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465ec,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE124_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465f0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE125_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465f4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE126_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465f8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE127_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180465fc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE12_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046430,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE13_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046434,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE14_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046438,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE15_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804643c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE16_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046440,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE17_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046444,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE18_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046448,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE19_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804644c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046404,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE20_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046450,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE21_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046454,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE22_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046458,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE23_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804645c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE24_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046460,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE25_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046464,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE26_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046468,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE27_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804646c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE28_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046470,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE29_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046474,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046408,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE30_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046478,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE31_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804647c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE32_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046480,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE33_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046484,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE34_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046488,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE35_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804648c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE36_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046490,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE37_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046494,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE38_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046498,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE39_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804649c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804640c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE40_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464a0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE41_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464a4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE42_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464a8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE43_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464ac,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE44_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464b0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE45_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464b4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE46_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464b8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE47_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464bc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE48_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464c0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE49_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464c4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046410,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE50_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464c8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE51_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464cc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE52_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464d0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE53_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464d4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE54_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464d8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE55_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464dc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE56_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464e0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE57_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464e4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE58_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464e8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE59_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464ec,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE5_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046414,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE60_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464f0,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE61_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464f4,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE62_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464f8,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE63_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180464fc,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE64_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046500,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE65_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046504,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE66_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046508,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE67_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804650c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE68_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046510,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE69_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046514,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE6_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046418,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE70_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046518,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE71_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804651c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE72_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046520,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE73_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046524,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE74_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046528,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE75_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804652c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE76_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046530,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE77_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046534,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE78_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046538,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE79_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804653c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE7_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804641c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE80_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046540,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE81_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046544,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE82_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046548,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE83_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804654c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE84_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046550,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE85_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046554,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE86_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046558,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE87_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804655c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE88_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046560,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE89_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046564,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE8_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046420,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE90_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046568,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE91_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804656c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE92_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046570,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE93_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046574,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE94_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046578,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE95_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804657c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE96_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046580,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE97_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046584,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE98_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046588,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE99_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804658c,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_CACHE9_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046424,
        0,
        1,
        soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_DEVICE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026194,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_FLASH_DEVICE_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_DEVICE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046194,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026198,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046198,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_READ_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026120,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_READ_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046120,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_READ_EXT_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802611c,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_FLASH_READ_EXT_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804611c,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INIT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026144,
        SOC_REG_FLAG_RO,
        11,
        soc_NAND_NAND_FLASH_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INIT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046144,
        SOC_REG_FLAG_RO,
        11,
        soc_NAND_NAND_FLASH_INIT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INTFC_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026014,
        SOC_REG_FLAG_RO,
        8,
        soc_NAND_NAND_FLASH_INTFC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INTFC_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046014,
        SOC_REG_FLAG_RO,
        8,
        soc_NAND_NAND_FLASH_INTFC_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INV_READ_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026140,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INV_READ_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046140,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INV_READ_EXT_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802613c,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_INV_READ_EXT_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804613c,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_LL_OPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026020,
        0,
        7,
        soc_NAND_NAND_FLASH_LL_OPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_LL_OP_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046020,
        0,
        7,
        soc_NAND_NAND_FLASH_LL_OP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_LL_RDDATAr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802619c,
        SOC_REG_FLAG_RO,
        2,
        soc_NAND_NAND_FLASH_LL_RDDATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_LL_RDDATA_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804619c,
        SOC_REG_FLAG_RO,
        2,
        soc_NAND_NAND_FLASH_LL_RDDATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MPLANE_BASE_ADDRESSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026028,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MPLANE_BASE_ADDRESS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046028,
        0,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026024,
        0,
        2,
        soc_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046024,
        0,
        2,
        soc_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180260d4,
        0,
        5,
        soc_NAND_NAND_FLASH_MULTIPLANE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_CTRL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180460d4,
        0,
        5,
        soc_NAND_NAND_FLASH_MULTIPLANE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180260cc,
        0,
        4,
        soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1r_fields,
        SOC_RESET_VAL_DEC(0xd1708010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180260d0,
        0,
        4,
        soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2r_fields,
        SOC_RESET_VAL_DEC(0x15780000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180460cc,
        0,
        4,
        soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xd1708010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180460d0,
        0,
        4,
        soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x15780000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ONFI_DEBUG_DATAr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802614c,
        SOC_REG_FLAG_RO,
        1,
        soc_NAND_NAND_FLASH_ONFI_DEBUG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ONFI_DEBUG_DATA_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804614c,
        SOC_REG_FLAG_RO,
        1,
        soc_NAND_NAND_FLASH_ONFI_DEBUG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ONFI_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026148,
        0,
        9,
        soc_NAND_NAND_FLASH_ONFI_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_ONFI_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046148,
        0,
        9,
        soc_NAND_NAND_FLASH_ONFI_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_PROGRAM_PAGE_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026128,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_PROGRAM_PAGE_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046128,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_PROGRAM_PAGE_EXT_ADDRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026124,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_PROGRAM_PAGE_EXT_ADDR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046124,
        SOC_REG_FLAG_RO,
        3,
        soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_READ_ERROR_COUNTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026104,
        SOC_REG_FLAG_RO,
        1,
        soc_NAND_NAND_FLASH_READ_ERROR_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_READ_ERROR_COUNT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046104,
        SOC_REG_FLAG_RO,
        1,
        soc_NAND_NAND_FLASH_READ_ERROR_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_REVISIONr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026000,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_REVISIONr_fields,
        SOC_RESET_VAL_DEC(0x80000601, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_REVISION_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046000,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_REVISION_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x80000601, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SEMAPHOREr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026150,
        0,
        2,
        soc_NAND_NAND_FLASH_SEMAPHOREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SEMAPHORE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046150,
        0,
        2,
        soc_NAND_NAND_FLASH_SEMAPHORE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026200,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026204,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026208,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026210,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026214,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026218,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026220,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026224,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026228,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026230,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026234,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026238,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046200,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046210,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046214,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046218,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1Cr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802621c,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1C_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804621c,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046220,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046224,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046228,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2Cr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802622c,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2C_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804622c,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046230,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046234,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046238,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3Cr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802623c,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3C_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804623c,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046204,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046208,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_Cr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802620c,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_C_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804620c,
        SOC_REG_FLAG_RO,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026280,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026284,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026288,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026290,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026294,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026298,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180262a0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180262a4,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180262a8,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180262b0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180262b4,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180262b8,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046280,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046290,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046294,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046298,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1Cr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802629c,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1C_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804629c,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180462a0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180462a4,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180462a8,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2Cr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180262ac,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2C_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180462ac,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180462b0,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180462b4,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180462b8,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3Cr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180262bc,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3C_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180462bc,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046284,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046288,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_Cr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802628c,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_Cr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_C_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804628c,
        0,
        4,
        soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_C_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_1_CS0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026058,
        0,
        8,
        soc_NAND_NAND_FLASH_TIMING_1_CS0r_fields,
        SOC_RESET_VAL_DEC(0x7695a56d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_1_CS1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026068,
        0,
        8,
        soc_NAND_NAND_FLASH_TIMING_1_CS0r_fields,
        SOC_RESET_VAL_DEC(0x7695a56d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_1_CS0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046058,
        0,
        8,
        soc_NAND_NAND_FLASH_TIMING_1_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x7695a56d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_1_CS1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046068,
        0,
        8,
        soc_NAND_NAND_FLASH_TIMING_1_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x7695a56d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802605c,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802606c,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804605c,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS0_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802605c,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb7, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1804606c,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_TIMING_2_CS1_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1802606c,
        0,
        5,
        soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001eb7, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_UNCORR_ERROR_COUNTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180260fc,
        SOC_REG_FLAG_RO,
        1,
        soc_NAND_NAND_FLASH_UNCORR_ERROR_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_FLASH_UNCORR_ERROR_COUNT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x180460fc,
        SOC_REG_FLAG_RO,
        1,
        soc_NAND_NAND_FLASH_UNCORR_ERROR_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_NAND_RB_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026f14,
        0,
        1,
        soc_NAND_NAND_RB_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_NAND_RB_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046f14,
        0,
        1,
        soc_NAND_NAND_RB_B_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_PROGRAM_PAGE_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026f0c,
        0,
        1,
        soc_NAND_PROGRAM_PAGE_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_PROGRAM_PAGE_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046f0c,
        0,
        1,
        soc_NAND_PROGRAM_PAGE_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NAND_RO_CTLR_READYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18026f10,
        0,
        1,
        soc_NAND_RO_CTLR_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NAND_RO_CTLR_READY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18046f10,
        0,
        1,
        soc_NAND_RO_CTLR_READY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ADDITIONAL_RESETSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x103,
        0,
        6,
        soc_NBIH_ADDITIONAL_RESETSr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXTS_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb0a,
        0,
        1,
        soc_NBIH_BIST_CONTEXTS_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_CONTEXT_TO_PORT_MAPr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb02,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_BIST_CONTEXT_TO_PORT_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_ENABLE_ILKN_PORTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb22,
        0,
        6,
        soc_NBIH_BIST_ENABLE_ILKN_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_ERROR_GENERATORr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb87,
        0,
        4,
        soc_NBIH_BIST_ERROR_GENERATORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_GENERATORr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb80,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_NBIH_BIST_EVENTS_GENERATORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_EVENTS_STATUSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb84,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBIH_BIST_EVENTS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_FIRST_DESCRIPTORr */
        soc_block_list[92],
        soc_genreg,
        4,
        0xb11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_NBIH_BIST_FLOW_FIRST_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x000f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_FLOW_SECOND_DESCRIPTORr */
        soc_block_list[92],
        soc_genreg,
        4,
        0xb12,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_BIST_FLOW_SECOND_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_GENERAL_CONFIGURATIONr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_NBIH_BIST_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_RXCOUNTERS_3r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb1e,
        SOC_REG_FLAG_RO,
        2,
        soc_NBIH_BIST_RXCOUNTERS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_1r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb1c,
        SOC_REG_FLAG_RO,
        2,
        soc_NBIH_BIST_RX_COUNTERS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_COUNTERS_2r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb1d,
        SOC_REG_FLAG_RO,
        2,
        soc_NBIH_BIST_RX_COUNTERS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_FLOW_CNTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb1f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_BIST_RX_FLOW_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_OK_PKT_CNTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_BIST_RX_OK_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_RX_SHAPERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb21,
        0,
        4,
        soc_NBIH_BIST_RX_SHAPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_SEEDr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb10,
        0,
        1,
        soc_NBIH_BIST_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_STATUSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb20,
        SOC_REG_FLAG_RO,
        8,
        soc_NBIH_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_ADDITIONAL_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb0f,
        SOC_REG_FLAG_RO,
        2,
        soc_NBIH_BIST_TX_ADDITIONAL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_CNTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb0d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_BIST_TX_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_BIST_TX_PKT_THr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb0b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBIH_BIST_TX_PKT_THr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ECC_1B_ERR_CNTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ECC_2B_ERR_CNTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_INITIATEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        132,
        soc_NBIH_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        132,
        soc_NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_INITIATEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        132,
        soc_NBIH_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        132,
        soc_NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_EGQ_CORE_FOR_NIF_QMLFr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc23,
        0,
        1,
        soc_NBIH_EGQ_CORE_FOR_NIF_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_HRFr */
        soc_block_list[92],
        soc_genreg,
        6,
        0xcb4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_EGQ_PORT_FOR_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_EGQ_PORT_FOR_NIF_PORTr */
        soc_block_list[92],
        soc_genreg,
        144,
        0xc24,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_EGQ_PORT_FOR_NIF_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ELK_CFGr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x105,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_NBIH_ELK_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKENr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x580,
        0,
        6,
        soc_NBIH_ENABLE_INTERLAKENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ENABLE_INTERLAKEN_HRFr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x176,
        0,
        12,
        soc_NBIH_ENABLE_INTERLAKEN_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ERROR_INITIATION_DATAr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ETH_RX_LLFC_FROM_RX_CNTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x706,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_ETH_RX_LLFC_FROM_RX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ETH_TX_GEN_LLFC_CNTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x705,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_ETH_TX_GEN_LLFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ETH_TX_LLFC_STOP_TX_CNTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x704,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_ETH_TX_LLFC_STOP_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_BISTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb86,
        0,
        2,
        soc_NBIH_FC_BISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_ETH_RXr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x703,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_RXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_ETH_TXr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x702,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_TXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_CHOOSE_PORT_FOR_PFCr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6e9,
        0,
        1,
        soc_NBIH_FC_CHOOSE_PORT_FOR_PFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_GEN_SAFC_REFRESH_TIMERr */
        soc_block_list[92],
        soc_genreg,
        72,
        0x64a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_FC_GEN_SAFC_REFRESH_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKNr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x692,
        SOC_REG_FLAG_ABOVE_64_BITS,
        15,
        soc_NBIH_FC_ILKNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_CAL_LENr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x69b,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_NBIH_FC_ILKN_RX_CHFC_CAL_LENr_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x40201001)
        SOC_RESET_MASK_DEC(0xff1ff1ff, 0x7ffffff1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_FORCEr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x6a3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASKr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x6af,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAWr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x6d7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAWr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x6d1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROCr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x6dd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASKr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x6a9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCEr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x69d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROCr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x6e3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FORCEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x605,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x617,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_MASK_FC_WHEN_LINK_FAILr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x646,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_NBIH_FC_MASK_FC_WHEN_LINK_FAILr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_CFGr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x601,
        0,
        6,
        soc_NBIH_FC_PFC_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_DEBUG_INDICATIONSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6ea,
        SOC_REG_FLAG_RO,
        4,
        soc_NBIH_FC_PFC_DEBUG_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_QMLF_MASKr */
        soc_block_list[92],
        soc_genreg,
        18,
        0x61a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_FC_PFC_QMLF_MASKr_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_Ar */
        soc_block_list[92],
        soc_genreg,
        1,
        0x62c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_Br */
        soc_block_list[92],
        soc_genreg,
        1,
        0x62f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x632,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Ar */
        soc_block_list[92],
        soc_genreg,
        1,
        0x635,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Br */
        soc_block_list[92],
        soc_genreg,
        1,
        0x638,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Cr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x63b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Dr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x63e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x641,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_RESETr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x600,
        0,
        1,
        soc_NBIH_FC_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_RTM_CONFIGr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb88,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_NBIH_FC_RTM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_RTM_TIMERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb8a,
        SOC_REG_FLAG_RO,
        1,
        soc_NBIH_FC_RTM_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_LLFC_FROM_QMLFr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6b5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBIH_FC_RX_GEN_LLFC_FROM_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_GEN_PFC_FROM_QMLFr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6ba,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_FC_RX_GEN_PFC_FROM_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6eb,
        SOC_REG_FLAG_RO,
        6,
        soc_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_RX_MUBITS_TO_CFCr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6ee,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        6,
        soc_NBIH_FC_RX_MUBITS_TO_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FORCEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x602,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFCr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6bd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x611,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x614,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x60e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x60b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_LLFC_TO_PMr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6c2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_FC_TX_GEN_LLFC_TO_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_GEN_PFC_FORCEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x608,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_FC_TX_GEN_PFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PMr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6cc,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_LOW_PASS_FILTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x649,
        0,
        3,
        soc_NBIH_FC_TX_LOW_PASS_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FC_TX_MUBITS_FROM_CFCr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x6ec,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        6,
        soc_NBIH_FC_TX_MUBITS_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_QMLF_SELECTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9f2,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_QMLF_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_FIFO_WRITE_POINTER_RESULTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9f3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_GENERAL_CFG_4r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc4,
        0,
        2,
        soc_ECI_GLOBAL_GENERAL_CFG_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_GLOBAL_MEM_OPTIONSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_CFC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_GTIMER_CONFIGURATIONr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_GTIMER_TRIGGERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_RESETr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x102,
        0,
        6,
        soc_NBIH_HRF_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONFIG_HRFr */
        soc_block_list[92],
        soc_genreg,
        4,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_NBIH_HRF_RX_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_LEVELr */
        soc_block_list[92],
        soc_genreg,
        4,
        0x515,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_HRF_RX_CONTROLLER_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCYr */
        soc_block_list[92],
        soc_genreg,
        4,
        0x519,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_MEM_CONFIGr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x50e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_HRF_RX_MEM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_RX_USE_EXTENDED_MEM_HRFr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_HRF_RX_USE_EXTENDED_MEM_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONFIG_HRFr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_NBIH_HRF_TX_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_LEVELr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_HRF_TX_CONTROLLER_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCYr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_EGRESS_CREDITS_DEBUGr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x514,
        0,
        4,
        soc_NBIH_HRF_TX_EGRESS_CREDITS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_HRF_TX_MEM_CONFIGr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_HRF_TX_MEM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORTr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ILKN_FC_OOB_CONFr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_NBIH_ILKN_FC_OOB_CONFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ILKN_MULTIPLE_USE_BITSr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x695,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_NBIH_ILKN_MULTIPLE_USE_BITSr_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_LLFC_FROM_RX_CNTr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x6fc,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_ILKN_RX_LLFC_FROM_RX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRFr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x583,
        0,
        6,
        soc_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_GEN_LLFC_CNTr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x6f6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_ILKN_TX_GEN_LLFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_LLFC_STOP_TX_CNTr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x6f0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_ILKN_TX_LLFC_STOP_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRFr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMANDr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INDIRECT_WR_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ILKN_PMH_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_MASK_REGISTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x10,
        0,
        21,
        soc_NBIH_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        21,
        soc_NBIH_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_INTERRUPT_REGISTER_TESTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_CONTROLSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x985,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_NBIH_LAST_RECEIVED_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff37f1ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATAr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x987,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_LAST_RECEIVED_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_LAST_RECEIVED_DATA_ON_SOPr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x98f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_CONTROLSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x997,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_NBIH_LAST_SENT_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f3ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATAr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9a1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_LAST_SENT_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_LAST_SENT_DATA_ON_SOPr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x999,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_LAST_SENT_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_LINK_ACTIVEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x983,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBIH_LINK_ACTIVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x11,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x19,
        0,
        1,
        soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x12,
        0,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        28,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x1a,
        0,
        1,
        soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NIF_PHY_LED_MODEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc0e,
        0,
        3,
        soc_NBIH_NIF_PHY_LED_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_CFGr */
        soc_block_list[92],
        soc_genreg,
        6,
        0xc06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_NBIH_NIF_PM_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00006900, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc14,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc12,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_LPI_INDICATIONr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc15,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LPI_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc13,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_RX_RSTNr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc16,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_RX_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_ILKN_TX_RSTNr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc17,
        0,
        6,
        soc_NBIH_NIF_PM_ILKN_TX_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc0f,
        0,
        1,
        soc_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NIF_TSC_LANE_STATUSr */
        soc_block_list[92],
        soc_genreg,
        6,
        0xc00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_NIF_TSC_LANE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRFr */
        soc_block_list[92],
        soc_genreg,
        4,
        0x525,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PARITY_ERR_CNTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_DRCA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_INITIATEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xaa,
        0,
        12,
        soc_NBIH_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PAR_ERR_MEM_MASKr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xa0,
        0,
        12,
        soc_NBIH_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PKT_DROP_COUNTER_RX_HRFr */
        soc_block_list[92],
        soc_genreg,
        4,
        0x521,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_PKT_DROP_COUNTER_RX_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PM_EEE_LPI_DETECTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc10,
        SOC_REG_FLAG_RO,
        1,
        soc_NBIH_PM_EEE_LPI_DETECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_INTRA_DELAYr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc0c,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_INTRA_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PM_STRAP_LED_OUTPUT_DELAYr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc0d,
        0,
        6,
        soc_NBIH_PM_STRAP_LED_OUTPUT_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PM_TX_PLL_LOCK_STATUSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc11,
        SOC_REG_FLAG_RO,
        6,
        soc_NBIH_PM_TX_PLL_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PORTS_INDICATIONSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x980,
        SOC_REG_FLAG_RO,
        6,
        soc_NBIH_PORTS_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_ADD_CFG_RXr */
        soc_block_list[92],
        soc_genreg,
        24,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_PORT_METER_ADD_CFG_RXr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_MASK_FOR_LLFCr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x862,
        0,
        1,
        soc_NBIH_PORT_METER_MASK_FOR_LLFCr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_PORTS_RSTNr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x801,
        0,
        1,
        soc_NBIH_PORT_METER_PORTS_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_RSTNr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x800,
        0,
        1,
        soc_NBIH_PORT_METER_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PORT_METER_THRESHOLDS_CFGr */
        soc_block_list[92],
        soc_genreg,
        24,
        0x81a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_PORT_METER_THRESHOLDS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PRD_CONFIGr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x156,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_PRD_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PRD_ENr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x174,
        0,
        1,
        soc_NBIH_PRD_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_PRD_PKT_DROP_CNT_PORTr */
        soc_block_list[92],
        soc_genreg,
        24,
        0x177,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_PRD_PKT_DROP_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_QUMRANMX_PACKAGE_MODEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc22,
        0,
        1,
        soc_NBIH_QUMRANMX_PACKAGE_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RECEIVED_RETRANSMIT_DEBUGr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x52d,
        0,
        2,
        soc_NBIH_RECEIVED_RETRANSMIT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_0085r */
        soc_block_list[92],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_0090r */
        soc_block_list[92],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_0091r */
        soc_block_list[92],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_0092r */
        soc_block_list[92],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_0093r */
        soc_block_list[92],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00ADr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_CFC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00AEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_CFC_REG_00AE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00B0r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00B1r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00B2r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00B3r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00B4r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00B5r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00B6r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00B7r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00B8r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00B9r */
        soc_block_list[92],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00BAr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00BBr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00BCr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00BDr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_REG_00BEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RSCL_PMHL_REGr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc20,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_NBIH_RSCL_PMHL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RSCL_PMHR_REGr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc1e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_NBIH_RSCL_PMHR_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_BYTE_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9de,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_CORE_0_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_0_PKT_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9dd,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_CORE_0_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_BYTE_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9e1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_CORE_1_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_CORE_1_PKT_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9e0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_CORE_1_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURSTS_CNT_ELKr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x900,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_ELK_BURSTS_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_BURST_DROP_CNT_ELKr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x906,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_ELK_BURST_DROP_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_ERR_BURSTS_CNT_ELKr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x902,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_ELK_ERR_BURSTS_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_OCTETS_CNT_ELKr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x904,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_ELK_OCTETS_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_ELK_STATUSr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x90c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_RX_ELK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_ERROR_PMr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x224,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_NBIH_RX_MLF_ERROR_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LEVEL_PMr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x22a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_NBIH_RX_MLF_LEVEL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIGr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x218,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_MAX_OCCUPANCYr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_RX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIGr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x21e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIGr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x242,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_NUM_TOTAL_DROPPED_EOPSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9a9,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_NUM_TOTAL_DROPPED_EOPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_DROP_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        24,
        0x9aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_PKT_DROP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_PKT_FC_ERR_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        24,
        0x9c2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_PKT_FC_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_PORTS_SRSTNr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_NBIH_RX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_PORT_OVFr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x981,
        SOC_REG_FLAG_RO,
        1,
        soc_NBIH_RX_PORT_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_PRD_VLAN_ETHERTYPEr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x175,
        0,
        2,
        soc_NBIH_RX_PRD_VLAN_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_QMLF_CONFIGr */
        soc_block_list[92],
        soc_genreg,
        18,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_NBIH_RX_QMLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_HIGH_ENr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x144,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_HIGH_ENr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_LOW_ENr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_RX_REQ_PIPE_0_LOW_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_0_TDM_ENr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x145,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_0_TDM_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_HIGH_ENr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x14a,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_HIGH_ENr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_LOW_ENr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x146,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIH_RX_REQ_PIPE_1_LOW_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_REQ_PIPE_1_TDM_ENr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x14b,
        0,
        1,
        soc_NBIH_RX_REQ_PIPE_1_TDM_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFSr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x14c,
        0,
        6,
        soc_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRFr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x14d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_4r */
        soc_block_list[92],
        soc_genreg,
        1,
        0x14f,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_5r */
        soc_block_list[92],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_8r */
        soc_block_list[92],
        soc_genreg,
        1,
        0x151,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_CONFIG_HRF_9r */
        soc_block_list[92],
        soc_genreg,
        1,
        0x152,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_NBIH_RX_SCH_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000011)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_CONFr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x153,
        0,
        1,
        soc_NBIH_RX_SCH_DEBUG_CONFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_SCH_DEBUG_RESULTr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x154,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_NBIH_RX_SCH_DEBUG_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf1ffffff, 0x000000f7)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_TDM_BYTE_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9e4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_TDM_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_TDM_PKT_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9e3,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_TDM_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLFr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x212,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLFr_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_BYTE_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9db,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_TOTAL_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_RX_TOTAL_PKT_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9da,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_TOTAL_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_SBUS_BROADCAST_IDr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_SBUS_LAST_IN_CHAINr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_SIF_CFGr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_SIF_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003f111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_STATS_BURSTS_CNT_PORTr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x90e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_STATS_BURSTS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_STATS_OCTETS_CNT_PORTr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x910,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_STATS_OCTETS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_CFGr */
        soc_block_list[92],
        soc_genreg,
        2,
        0xc18,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_NBIH_SYNC_ETH_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00030000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        2,
        0xc1a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_SYNC_ETH_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REGr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc1c,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_SYNC_ETH_SQUELCH_EN_TH_REGr */
        soc_block_list[92],
        soc_genreg,
        1,
        0xc1d,
        0,
        1,
        soc_NBIH_SYNC_ETH_SQUELCH_EN_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_0_NOT_READYr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9ef,
        SOC_REG_FLAG_RO,
        2,
        soc_NBIH_TXI_PIPE_0_NOT_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TXI_PIPE_1_NOT_READYr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9f0,
        SOC_REG_FLAG_RO,
        2,
        soc_NBIH_TXI_PIPE_1_NOT_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TXI_TDM_NOT_READYr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9f1,
        SOC_REG_FLAG_RO,
        2,
        soc_NBIH_TXI_TDM_NOT_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_BYTE_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9ea,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_CORE_0_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_0_PKT_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9e9,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_CORE_0_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_BYTE_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9ed,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_CORE_1_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_CORE_1_PKT_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9ec,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_CORE_1_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_EGRESS_CREDITS_DEBUG_PMr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_NBIH_TX_EGRESS_CREDITS_DEBUG_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_ELK_BURSTS_CNT_ELKr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x908,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_ELK_BURSTS_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_ELK_OCTETS_CNT_ELKr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x90a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_ELK_OCTETS_CNT_ELKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRFr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x52b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_LEVEL_PMr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x419,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_TX_MLF_LEVEL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00003ff3)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_MAX_OCCUPANCYr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x425,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_TX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_NUM_CREDITS_FROM_PMr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x431,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_TX_MLF_NUM_CREDITS_FROM_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_MLF_OVERFLOW_PMr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_TX_MLF_OVERFLOW_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_NO_DATA_IN_BUFFERr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x437,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_TX_NO_DATA_IN_BUFFERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_CONFIGr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x400,
        0,
        2,
        soc_NBIH_TX_PORTS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_PORTS_SRSTNr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_NBIH_TX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_PORT_OVFr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x982,
        SOC_REG_FLAG_RO,
        1,
        soc_NBIH_TX_PORT_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_QMLF_CONFIGr */
        soc_block_list[92],
        soc_genreg,
        6,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_NBIH_TX_QMLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRFr */
        soc_block_list[92],
        soc_genreg,
        2,
        0x529,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_BYTE_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9e7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_TOTAL_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIH_TX_TOTAL_PKT_COUNTERr */
        soc_block_list[92],
        soc_genreg,
        1,
        0x9e6,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_TOTAL_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ADDITIONAL_RESETSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x105,
        0,
        5,
        soc_NBIL_ADDITIONAL_RESETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ECC_1B_ERR_CNTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ECC_2B_ERR_CNTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_INITIATEr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        132,
        soc_NBIH_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        132,
        soc_NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_INITIATEr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        132,
        soc_NBIL_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        132,
        soc_NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTERr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ELK_CFGr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x106,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIL_ELK_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000073, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ENABLE_INTERLAKENr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x580,
        0,
        2,
        soc_NBIL_ENABLE_INTERLAKENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ERROR_INITIATION_DATAr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_QMLF_SELECTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x92a,
        0,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_QMLF_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_FIFO_WRITE_POINTER_RESULTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x92b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_NBIH_FIFO_WRITE_POINTER_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1ff7ff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_GENERAL_CFG_4r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xc4,
        0,
        2,
        soc_ECI_GLOBAL_GENERAL_CFG_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_GLOBAL_MEM_OPTIONSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_CFC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_GTIMER_CONFIGURATIONr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_GTIMER_TRIGGERr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_RESETr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_NBIH_HRF_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONFIG_HRFr */
        soc_block_list[90],
        soc_genreg,
        4,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_NBIH_HRF_RX_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x20400400, 0x00000803)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fff1f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_LEVELr */
        soc_block_list[90],
        soc_genreg,
        4,
        0x515,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_HRF_RX_CONTROLLER_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCYr */
        soc_block_list[90],
        soc_genreg,
        4,
        0x519,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_MEM_CONFIGr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x50e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_HRF_RX_MEM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_RX_USE_EXTENDED_MEM_HRFr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x50c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_HRF_RX_USE_EXTENDED_MEM_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONFIG_HRFr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x510,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_NBIH_HRF_TX_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x02002004, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_LEVELr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x51d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_HRF_TX_CONTROLLER_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCYr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x51f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_EGRESS_CREDITS_DEBUGr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x514,
        0,
        4,
        soc_NBIH_HRF_TX_EGRESS_CREDITS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_HRF_TX_MEM_CONFIGr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x512,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_HRF_TX_MEM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ILKN_CHANNEL_IS_TDM_PORTr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x581,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_ILKN_CHANNEL_IS_TDM_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRFr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x583,
        0,
        2,
        soc_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRFr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x584,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00010ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33011ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMANDr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INDIRECT_WR_MASKr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ILKN_PMH_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_MASK_REGISTERr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x10,
        0,
        15,
        soc_NBIL_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTERr */
        soc_block_list[90],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        15,
        soc_NBIL_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff9e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_INTERRUPT_REGISTER_TESTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_CONTROLSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x88d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_NBIH_LAST_RECEIVED_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff37f1ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATAr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x88f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_LAST_RECEIVED_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LAST_RECEIVED_DATA_ON_SOPr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x897,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_LAST_RECEIVED_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_CONTROLSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x89f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_NBIH_LAST_SENT_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f3ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATAr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x8a9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_LAST_SENT_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LAST_SENT_DATA_ON_SOPr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x8a1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_LAST_SENT_DATA_ON_SOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LINK_ACTIVEr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x889,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBIL_LINK_ACTIVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x19,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_LINK_STATUS_TO_CMIC_SEL_REGr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa18,
        0,
        1,
        soc_NBIL_LINK_STATUS_TO_CMIC_SEL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        64,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFGr */
        soc_block_list[90],
        soc_genreg,
        3,
        0xa06,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_NBIL_NIF_PM_CFGr_fields,
        SOC_RESET_VAL_DEC(0x000d0100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_3r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa09,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x000d2100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_4r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa0a,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x000d2100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_CFG_5r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa0b,
        0,
        9,
        soc_NBIL_NIF_PM_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x000d2100, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa14,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa12,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_LPI_INDICATIONr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa15,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_LPI_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa13,
        0,
        1,
        soc_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_RX_RSTNr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa16,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_RX_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_PM_ILKN_TX_RSTNr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa17,
        0,
        6,
        soc_NBIL_NIF_PM_ILKN_TX_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_NIF_TSC_LANE_STATUSr */
        soc_block_list[90],
        soc_genreg,
        6,
        0xa00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_NIF_TSC_LANE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PARITY_ERR_CNTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_DRCA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_INITIATEr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xaa,
        0,
        12,
        soc_NBIH_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PAR_ERR_MEM_MASKr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa0,
        0,
        12,
        soc_NBIH_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PKT_DROP_COUNTER_RX_HRFr */
        soc_block_list[90],
        soc_genreg,
        4,
        0x521,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_PKT_DROP_COUNTER_RX_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_INTRA_DELAYr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa0c,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_INTRA_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00666666, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PM_STRAP_LED_OUTPUT_DELAYr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa0d,
        0,
        6,
        soc_NBIL_PM_STRAP_LED_OUTPUT_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PM_TX_PLL_LOCK_STATUSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa11,
        SOC_REG_FLAG_RO,
        1,
        soc_NBIL_PM_TX_PLL_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PORTS_INDICATIONSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x880,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_NBIL_PORTS_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PORT_EEE_LPI_DETECTr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa0e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIL_PORT_EEE_LPI_DETECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_ADD_CFG_RXr */
        soc_block_list[90],
        soc_genreg,
        24,
        0x702,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_PORT_METER_ADD_CFG_RXr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_MASKr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x762,
        0,
        1,
        soc_NBIH_PORT_METER_MASK_FOR_LLFCr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_PORTS_RSTNr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x701,
        0,
        1,
        soc_NBIH_PORT_METER_PORTS_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_RSTNr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x700,
        0,
        1,
        soc_NBIH_PORT_METER_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PORT_METER_THRESHOLDS_CFGr */
        soc_block_list[90],
        soc_genreg,
        24,
        0x71a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_PORT_METER_THRESHOLDS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PRD_CONFIGr */
        soc_block_list[90],
        soc_genreg,
        6,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_PRD_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_PRD_ENr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x15e,
        0,
        1,
        soc_NBIH_PRD_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_QUMRANMX_PACKAGE_MODEr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xa19,
        0,
        1,
        soc_NBIH_QUMRANMX_PACKAGE_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RECEIVED_RETRANSMIT_DEBUGr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x529,
        0,
        2,
        soc_NBIH_RECEIVED_RETRANSMIT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_0085r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_0090r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_0091r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_0092r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_0093r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00ADr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_CFC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00AEr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_CFC_REG_00AE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00B0r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00B1r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00B2r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00B3r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00B4r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00B5r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00B6r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00B7r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00B8r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00B9r */
        soc_block_list[90],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00BAr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00BBr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00BCr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00BDr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_REG_00BEr */
        soc_block_list[90],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURSTS_CNTr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIL_RX_ELK_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_BURST_DROP_CNTr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x808,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIL_RX_ELK_BURST_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_ERR_BURSTS_CNTr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x802,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIL_RX_ELK_ERR_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_OCTETS_CNTr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x804,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIL_RX_ELK_OCTETS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_ELK_STATUSr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x810,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_RX_ELK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PMr */
        soc_block_list[90],
        soc_genreg,
        3,
        0x215,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_NBIH_RX_MLF_ERROR_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_3r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_4r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_ERROR_PM_5r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_RO,
        32,
        soc_NBIL_RX_MLF_ERROR_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PMr */
        soc_block_list[90],
        soc_genreg,
        3,
        0x230,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_NBIH_RX_MLF_LEVEL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x3fff3fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_3r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_4r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x220,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LEVEL_PM_5r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        48,
        soc_NBIL_RX_MLF_LEVEL_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIGr */
        soc_block_list[90],
        soc_genreg,
        6,
        0x206,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00078080, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_MAX_OCCUPANCYr */
        soc_block_list[90],
        soc_genreg,
        6,
        0x236,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_RX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PFC_THRESHOLDS_CONFIGr */
        soc_block_list[90],
        soc_genreg,
        6,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00040048, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_MLF_PRD_THRESHOLDS_CONFIGr */
        soc_block_list[90],
        soc_genreg,
        6,
        0x242,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xff7ff7ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_NUM_TOTAL_DROPPED_EOPSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x8b1,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_NUM_TOTAL_DROPPED_EOPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_DROP_COUNTERr */
        soc_block_list[90],
        soc_genreg,
        60,
        0x8b2,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_PKT_DROP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_PKT_FC_ERR_COUNTERr */
        soc_block_list[90],
        soc_genreg,
        60,
        0x8ee,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_RX_PKT_FC_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_PORTS_SRSTNr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBIL_RX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_PORT_OVFr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x885,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBIL_RX_PORT_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_PRD_PKT_DROP_CNTr */
        soc_block_list[90],
        soc_genreg,
        24,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIL_RX_PRD_PKT_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_PRD_VLAN_ETHERTYPEr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x15f,
        0,
        2,
        soc_NBIH_RX_PRD_VLAN_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x82008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_RX_QMLF_CONFIGr */
        soc_block_list[90],
        soc_genreg,
        6,
        0x200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIL_RX_QMLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000640, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_SBUS_BROADCAST_IDr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_SBUS_LAST_IN_CHAINr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_SIF_CFGr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x108,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_NBIL_SIF_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f1103, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_STATS_BURSTS_CNT_PORTr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x812,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_STATS_BURSTS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_STATS_OCTETS_CNT_PORTr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x814,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_STATS_OCTETS_CNT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PMr */
        soc_block_list[90],
        soc_genreg,
        3,
        0x40d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03030303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x410,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x411,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x412,
        0,
        32,
        soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_ELK_BURSTS_CNTr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x80a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIL_TX_ELK_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_ELK_OCTETS_CNTr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x80c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBIL_TX_ELK_OCTETS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRFr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x527,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PMr */
        soc_block_list[90],
        soc_genreg,
        3,
        0x419,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIL_TX_MLF_LEVEL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_3r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x42b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_4r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x431,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_LEVEL_PM_5r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x437,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_MLF_LEVEL_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_MAX_OCCUPANCYr */
        soc_block_list[90],
        soc_genreg,
        6,
        0x43d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBIH_TX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PMr */
        soc_block_list[90],
        soc_genreg,
        3,
        0x449,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x455,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x459,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x45d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PMr */
        soc_block_list[90],
        soc_genreg,
        3,
        0x413,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIL_TX_MLF_OVERFLOW_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_3r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x416,
        SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_4r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x417,
        SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_MLF_OVERFLOW_PM_5r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x418,
        SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_MLF_OVERFLOW_PM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFERr */
        soc_block_list[90],
        soc_genreg,
        3,
        0x461,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBIH_TX_NO_DATA_IN_BUFFERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_3r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x46d,
        SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_4r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x471,
        SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_NO_DATA_IN_BUFFER_5r */
        soc_block_list[90],
        soc_genreg,
        1,
        0x475,
        SOC_REG_FLAG_RO,
        16,
        soc_NBIL_TX_NO_DATA_IN_BUFFER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_CONFIGr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x400,
        0,
        2,
        soc_NBIH_TX_PORTS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_PORTS_SRSTNr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBIL_TX_PORTS_SRSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_PORT_OVFr */
        soc_block_list[90],
        soc_genreg,
        1,
        0x887,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBIL_TX_PORT_OVFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_QMLF_CONFIGr */
        soc_block_list[90],
        soc_genreg,
        6,
        0x401,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_NBIH_TX_QMLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff3, 0x00000f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRFr */
        soc_block_list[90],
        soc_genreg,
        2,
        0x525,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTMASKREGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a15,
        0,
        32,
        soc_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTREGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a05,
        SOC_REG_FLAG_RO,
        32,
        soc_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTMASKREGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a16,
        0,
        32,
        soc_NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTREGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a06,
        SOC_REG_FLAG_RO,
        32,
        soc_NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_CONTEXTS_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x501,
        0,
        1,
        soc_NBI_BIST_CONTEXTS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_ERROR_GENERATORr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x527,
        0,
        4,
        soc_NBI_BIST_ERROR_GENERATORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_EVENTS_GENERATORr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x520,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_NBI_BIST_EVENTS_GENERATORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_EVENTS_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x524,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_BIST_EVENTS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_FLOW_FIRST_DESCRIPTORr */
        soc_block_list[39],
        soc_genreg,
        4,
        0x509,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_NBI_BIST_FLOW_FIRST_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x000f0010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_FLOW__SECOND_DESCRIPTORr */
        soc_block_list[39],
        soc_genreg,
        4,
        0x50a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBI_BIST_FLOW__SECOND_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_GENERAL_CONFIGURATIONr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x500,
        0,
        6,
        soc_NBI_BIST_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000770f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x514,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_BIST_RX_COUNTERS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x515,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_BIST_RX_COUNTERS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_COUNTERS_3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x516,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_BIST_RX_COUNTERS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_FLOW_COUNTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x517,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_BIST_RX_FLOW_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_OK_BURSTS_COUNTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x512,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_BIST_RX_OK_BURSTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_RX_SHAPERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x502,
        0,
        4,
        soc_NBI_BIST_RX_SHAPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_SEEDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x508,
        0,
        1,
        soc_NBI_BIST_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x0000155a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x518,
        SOC_REG_FLAG_RO,
        8,
        soc_NBI_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_TX_ADDITIONAL_COUNTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x507,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_BIST_TX_ADDITIONAL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_TX_BURSTS_COUNTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x505,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_BIST_TX_BURSTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_BIST_TX_BURSTS_THRESHOLDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x503,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBI_BIST_TX_BURSTS_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_CHOOSE_RX_WCLK_33_LANE_FOR_MLDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_NBI_CHOOSE_RX_WCLK_33_LANE_FOR_MLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_CRC_32_LANE_ERR_INDICATIONr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x29d,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_CRC_32_LANE_ERR_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_CRC_32_LANE_VALID_INDICATIONr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x29c,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_CRC_32_LANE_VALID_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_DPRC_SHARED_DDR_PLL_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_DPRC_SHARED_DDR_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_1B_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_EGQ_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_2B_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_EGQ_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        47,
        soc_NBI_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x9a,
        0,
        2,
        soc_NBI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        47,
        soc_NBI_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x9b,
        0,
        2,
        soc_NBI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_NBI_ECC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_EPNI_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ECC_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_EGR_FIFO_DATA_WATER_MARKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1ab,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_EGR_FIFO_DATA_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_ELK_CFGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x106,
        0,
        6,
        soc_NBI_ELK_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ELK_CFG_BCM88660_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x106,
        0,
        6,
        soc_NBI_ELK_CFG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ELK_CFG_ON_ILKN_PORT_10r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_NBI_ELK_CFG_ON_ILKN_PORT_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ENABLE_DATA_PATHr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x114,
        0,
        5,
        soc_NBI_ENABLE_DATA_PATHr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ENABLE_INTERLAKENr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x280,
        0,
        11,
        soc_NBI_ENABLE_INTERLAKENr_fields,
        SOC_RESET_VAL_DEC(0x0000070c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001107ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ENABLE_PKT_BOUNDARY_LLFCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1ae,
        0,
        1,
        soc_NBI_ENABLE_PKT_BOUNDARY_LLFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ENABLE_PKT_GEN_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x34d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_NBI_ENABLE_PKT_GEN_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ERROR_INITIATION_DATAr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_BISTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x526,
        0,
        2,
        soc_NBI_FC_BISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_CHOOSE_PORT_FOR_PFCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3e8,
        0,
        1,
        soc_NBI_FC_CHOOSE_PORT_FOR_PFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_GEN_SAFC_REFRESH_TIMERr */
        soc_block_list[39],
        soc_genreg,
        28,
        0x3a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_FC_GEN_SAFC_REFRESH_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKNr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3bc,
        0,
        10,
        soc_NBI_FC_ILKNr_fields,
        SOC_RESET_VAL_DEC(0x03003330, 0x00000000)
        SOC_RESET_MASK_DEC(0x33333f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FORCEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3c6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAWr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3dc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAWr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3d8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3e0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3ce,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3ef,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FORCEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3c8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAWr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3de,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAWr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3da,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3f2,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_RX_CHFC_CAL_LENr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3c1,
        0,
        2,
        soc_NBI_FC_ILKN_RX_CHFC_CAL_LENr_fields,
        SOC_RESET_VAL_DEC(0x00100100, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff1ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_FORCEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3c2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3ca,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_CHFC_ROCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3e4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_ILKN_TX_0_GEN_CHFC_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_GEN_LLFC_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3ee,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FC_ILKN_TX_0_GEN_LLFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3ed,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_FORCEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3c4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3cc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_CHFC_ROCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3e6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_ILKN_TX_1_GEN_CHFC_ROCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_GEN_LLFC_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3f1,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FC_ILKN_TX_1_GEN_LLFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3f0,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_LLFC_STOP_TX_FORCEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x383,
        0,
        1,
        soc_NBI_FC_LLFC_STOP_TX_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_LLFC_STOP_TX_FROM_CFC_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x388,
        0,
        1,
        soc_NBI_FC_LLFC_STOP_TX_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_MASK_FC_WHEN_LINK_FAILr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x39e,
        0,
        2,
        soc_NBI_FC_MASK_FC_WHEN_LINK_FAILr_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_CFGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x381,
        0,
        6,
        soc_NBI_FC_PFC_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000111, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000173, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_DEBUG_INDICATIONSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3e9,
        SOC_REG_FLAG_RO,
        4,
        soc_NBI_FC_PFC_DEBUG_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_MLF_MASKr */
        soc_block_list[39],
        soc_genreg,
        7,
        0x389,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBI_FC_PFC_MLF_MASKr_fields,
        SOC_RESET_VAL_DEC(0xf0f0f0f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_Ar */
        soc_block_list[39],
        soc_genreg,
        1,
        0x390,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_Br */
        soc_block_list[39],
        soc_genreg,
        1,
        0x393,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x396,
        0,
        1,
        soc_NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_Ar */
        soc_block_list[39],
        soc_genreg,
        1,
        0x397,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_Br */
        soc_block_list[39],
        soc_genreg,
        1,
        0x39a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x39d,
        0,
        1,
        soc_NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RESETr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x380,
        0,
        1,
        soc_NBI_FC_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RTM_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x528,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_NBI_FC_RTM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1ff1, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RTM_TIMERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x52a,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_RTM_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RX_GEN_LLFC_FROM_MLFr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3d2,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_RX_GEN_LLFC_FROM_MLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RX_GEN_PFC_FROM_MLFr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3d3,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_RX_GEN_PFC_FROM_MLFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3ea,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_RX_MUBITS_TO_CFCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3ec,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FC_RX_MUBITS_TO_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FORCEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x382,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_CFCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3d4,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_CFC_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x387,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_CFC_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_MLF_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x385,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_MLF_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_FROM_NPM_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x386,
        0,
        1,
        soc_NBI_FC_TX_GEN_LLFC_FROM_NPM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_LLFC_TO_XMALr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3d5,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_TX_GEN_LLFC_TO_XMALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_GEN_PFC_FORCEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x384,
        0,
        1,
        soc_NBI_FC_TX_GEN_PFC_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_LLFC_STOP_TX_FROM_CFCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3d6,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_TX_LLFC_STOP_TX_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_LLFC_STOP_TX_TO_XMALr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3d7,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_FC_TX_LLFC_STOP_TX_TO_XMALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_LOW_PASS_FILTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x39f,
        0,
        3,
        soc_NBI_FC_TX_LOW_PASS_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00010100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FC_TX_MUBITS_FROM_CFCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3eb,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FC_TX_MUBITS_FROM_CFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORTSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ee,
        0,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4f1,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4f2,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4f3,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4f4,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_THr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ef,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_THr_fields,
        SOC_RESET_VAL_DEC(0x30020010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4f7,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4f8,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4f9,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4fa,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_THr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4f5,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_THr_fields,
        SOC_RESET_VAL_DEC(0x30020010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_WRITE_POINTER_MLF_SELECTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ec,
        0,
        2,
        soc_NBI_FIFO_WRITE_POINTER_MLF_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_FIFO_WRITE_POINTER_RESULTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ed,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_FIFO_WRITE_POINTER_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_GTIMERCONFIGURATIONr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a58,
        0,
        3,
        soc_ECI_GTIMERCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_GTIMERTRIGGERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a59,
        0,
        1,
        soc_ECI_GTIMERTRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_GTIMER_CONFIGURATIONr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CFC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CFC_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_GTIMER_TRIGGERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_CONFIG_1r */
        soc_block_list[39],
        soc_genreg,
        2,
        0x220,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_NBI_HRF_RX_CONTROLLER_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCYr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x22b,
        SOC_REG_FLAG_RO,
        4,
        soc_NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x2fff2fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_RX_CONTROLLER_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_RO,
        4,
        soc_NBI_HRF_RX_CONTROLLER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x2fff2fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_TX_CONTROLLER_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        2,
        0x226,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_NBI_HRF_TX_CONTROLLER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0900f004, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_TX_CONTROLLER_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x22c,
        SOC_REG_FLAG_RO,
        4,
        soc_NBI_HRF_TX_CONTROLLER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11ff11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_HRF_TX_MLF_MAX_OCCUPANCYr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x22d,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_HRF_TX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff1ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_0_MULTIPLE_USE_BITSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3bd,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_NBI_ILKN_0_MULTIPLE_USE_BITSr_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_0_RETRANS_SEQ_AT_DISCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2ab,
        SOC_REG_FLAG_RO,
        4,
        soc_NBI_ILKN_0_RETRANS_SEQ_AT_DISCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_1_MULTIPLE_USE_BITSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3bf,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_NBI_ILKN_1_MULTIPLE_USE_BITSr_fields,
        SOC_RESET_VAL_DEC(0x0000ff00, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_1_RETRANS_SEQ_AT_DISCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2ac,
        SOC_REG_FLAG_RO,
        4,
        soc_NBI_ILKN_1_RETRANS_SEQ_AT_DISCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_DEBUG_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2cf,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_NBI_ILKN_DEBUG_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f1f33, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_DEBUG_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2d1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_NBI_ILKN_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_MASK_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x14,
        SOC_REG_FLAG_INTERRUPT,
        30,
        soc_NBI_ILKN_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_INTERRUPT,
        30,
        soc_NBI_ILKN_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_INTERRUPT_REGISTER_TESTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBI_ILKN_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_INVERT_POLARITY_SIGNALSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2cd,
        0,
        12,
        soc_NBI_ILKN_INVERT_POLARITY_SIGNALSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ILKN_MODEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x117,
        0,
        1,
        soc_NBI_ILKN_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_MULTIPLE_USE_BITS_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2aa,
        SOC_REG_FLAG_RO,
        4,
        soc_NBI_ILKN_MULTIPLE_USE_BITS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RESETr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x102,
        0,
        19,
        soc_NBI_ILKN_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00013ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f13fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2bc,
        0,
        2,
        soc_NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x28a,
        0,
        13,
        soc_NBI_ILKN_RX_0_RETRANSMIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x28b,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x005003d4, 0x000001c8)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATIONr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x28d,
        SOC_REG_FLAG_RO,
        20,
        soc_NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x28e,
        0,
        13,
        soc_NBI_ILKN_RX_1_RETRANSMIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x28f,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x005003d4, 0x000001c8)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATIONr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x291,
        SOC_REG_FLAG_RO,
        20,
        soc_NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_FORCE_RESYNCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x281,
        0,
        1,
        soc_NBI_ILKN_RX_FORCE_RESYNCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_RX_LANES_RESETr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x103,
        0,
        1,
        soc_NBI_ILKN_RX_LANES_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_TX_0_RETRANSMIT_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x292,
        0,
        7,
        soc_NBI_ILKN_TX_0_RETRANSMIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00110ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33111ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_TX_1_RETRANSMIT_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x293,
        0,
        7,
        soc_NBI_ILKN_TX_1_RETRANSMIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00110ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x33111ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_ILKN_TX_LANES_RESETr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x104,
        0,
        1,
        soc_NBI_ILKN_TX_LANES_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_INDIRECTCOMMANDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a40,
        0,
        5,
        soc_CFC_INDIRECTCOMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_INDIRECTCOMMANDADDRESSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a41,
        0,
        2,
        soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_INDIRECTCOMMANDDATAINCREMENTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a42,
        0,
        1,
        soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_INDIRECTCOMMANDRDDATA_0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_INDIRECTCOMMANDRDDATA_1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_INDIRECTCOMMANDWRDATA_0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a20,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_INDIRECTCOMMANDWRDATA_1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a22,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMANDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CFC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_CRPS_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CRPS_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_EGRESS_DATA_LSB_SELr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x84,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBI_INDIRECT_EGRESS_DATA_LSB_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INDIRECT_WR_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x40,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBI_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_ING_FIFO_DATA_WATER_MARKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1aa,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_ING_FIFO_DATA_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INITIATE_1B_ECC_ERRORSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        24,
        soc_NBI_INITIATE_1B_ECC_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INITIATE_1B_ECC_ERRORS_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_NBI_INITIATE_1B_ECC_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INITIATE_2B_ECC_ERRORSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        24,
        soc_NBI_INITIATE_2B_ECC_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INITIATE_2B_ECC_ERRORS_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xa5,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_NBI_INITIATE_2B_ECC_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INITIATE_PARITY_ERRORSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xa8,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        33,
        soc_NBI_INITIATE_PARITY_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INITIATE_PARITY_ERRORS_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_NBI_INITIATE_PARITY_ERRORS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_INTERRUPTMASKREGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a10,
        0,
        19,
        soc_NBI_INTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_INTERRUPTREGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a00,
        0,
        19,
        soc_NBI_INTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_MASK_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x10,
        0,
        19,
        soc_NBI_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_NBI_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        19,
        soc_NBI_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        5,
        soc_NBI_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTER_TESTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_IPG_CRC_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x34e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_IPG_CRC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_IREN_RDY_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1ac,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_IREN_RDY_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_IRE_SHAPER_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_IRE_SHAPER_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_BAD_FRAMING_LAYER_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2a2,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LANE_BAD_FRAMING_LAYER_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_FRAMING_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2a1,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LANE_FRAMING_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_LENGTH_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2a5,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LANE_META_FRAME_LENGTH_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_REPEAT_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2a6,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LANE_META_FRAME_REPEAT_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_META_FRAME_SYNC_WORD_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2a3,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LANE_META_FRAME_SYNC_WORD_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_SCRAMBLER_STATE_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2a4,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LANE_SCRAMBLER_STATE_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_SYNCHRONIZATION_ACHIEVEDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x29e,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LANE_SYNCHRONIZATION_ACHIEVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_SYNCHRONIZATION_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2a0,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LANE_SYNCHRONIZATION_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVEDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x29f,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LAST_RECEIVED_CONTROLSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4c5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_NBI_LAST_RECEIVED_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f1ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LAST_RECEIVED_DATAr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_LAST_RECEIVED_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LAST_SENT_CONTROLSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4d7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_NBI_LAST_SENT_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff33f1ff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LAST_SENT_DATAr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4d9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_NBI_LAST_SENT_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_ACTIVEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4c3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_LINK_ACTIVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_INTERFACE_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x299,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LINK_PARTNER_INTERFACE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_LANES_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x298,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_LINK_PARTNER_LANES_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_PARTNER_LANES_STATUS_FROM_OOBr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x29a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_LINK_PARTNER_LANES_STATUS_FROM_OOBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x19,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_LOOP_BACK_MODEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x116,
        0,
        2,
        soc_NBI_LOOP_BACK_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATHr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xd0,
        0,
        11,
        soc_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATHr_fields,
        SOC_RESET_VAL_DEC(0x00006266, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATH_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xd0,
        0,
        4,
        soc_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATH_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x15,
        SOC_REG_FLAG_INTERRUPT,
        30,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        30,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_CONNECT_XLP_1_TO_NBIr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x55d,
        0,
        1,
        soc_NBI_NIF_CONNECT_XLP_1_TO_NBIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_NIF_GENERAL_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1af,
        0,
        4,
        soc_NBI_NIF_GENERAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_PORTS_CFGr */
        soc_block_list[39],
        soc_genreg,
        2,
        0x540,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_NBI_NIF_PORTS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0001f00d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001f11f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_STATISTIC_DUPLICATE_ENABLEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x55b,
        0,
        1,
        soc_NBI_NIF_STATISTIC_DUPLICATE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_WC_CFGr */
        soc_block_list[39],
        soc_genreg,
        8,
        0x542,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_NBI_NIF_WC_CFGr_fields,
        SOC_RESET_VAL_DEC(0x05040302, 0x000001f1)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x000001f1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_WC_RX_SEQ_DONEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x55c,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_NIF_WC_RX_SEQ_DONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NIF_WC_TX_PLL_OVERRIDEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x556,
        0,
        1,
        soc_NBI_NIF_WC_TX_PLL_OVERRIDEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_NPUN_RDY_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1ad,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_NPUN_RDY_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_NPU_DATA_PATH_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_NPU_DATA_PATH_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x22f,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r */
        soc_block_list[39],
        soc_genreg,
        7,
        0x1b1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r */
        soc_block_list[39],
        soc_genreg,
        7,
        0x1b8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r */
        soc_block_list[39],
        soc_genreg,
        7,
        0x1bf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r */
        soc_block_list[39],
        soc_genreg,
        7,
        0x1c6,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_MONITOR_MEM_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x9e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        67,
        soc_NBI_PARITY_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PARITY_ERR_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x9c,
        0,
        2,
        soc_NBI_PARITY_ERR_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_CAPTURE_CONTROLSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x34c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        4,
        soc_NBI_PKT_GEN_CAPTURE_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_CRC_CONTROLSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x349,
        SOC_REG_FLAG_ABOVE_64_BITS,
        3,
        soc_NBI_PKT_GEN_CRC_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_CRC_SOP_MASKr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x34a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBI_PKT_GEN_CRC_SOP_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_DATA_REGISTER_1023_512r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x311,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBI_PKT_GEN_DATA_REGISTER_1023_512r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_DATA_REGISTER_1535_1024r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x321,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBI_PKT_GEN_DATA_REGISTER_1535_1024r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_DATA_REGISTER_2047_1536r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x331,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBI_PKT_GEN_DATA_REGISTER_2047_1536r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_DATA_REGISTER_511_0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x301,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBI_PKT_GEN_DATA_REGISTER_511_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x341,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x342,
        SOC_REG_FLAG_ABOVE_64_BITS,
        7,
        soc_NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x300,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_GEN_LFSR_CONTROL_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x346,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_NBI_PKT_GEN_LFSR_CONTROL_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PKT_REC_CAPTURE_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x34f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_NBI_PKT_REC_CAPTURE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORTS_INDICATIONSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4c0,
        SOC_REG_FLAG_RO,
        3,
        soc_NBI_PORTS_INDICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_EEE_LPI_RX_STATEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x559,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_PORT_EEE_LPI_RX_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_EEE_LPI_TX_STATEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x55a,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_PORT_EEE_LPI_TX_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_ADD_CFG_RXr */
        soc_block_list[39],
        soc_genreg,
        28,
        0x402,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBI_PORT_METER_ADD_CFG_RXr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_MASK_FOR_LLFCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x457,
        0,
        1,
        soc_NBI_PORT_METER_MASK_FOR_LLFCr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_PORTS_RSTNr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x401,
        0,
        1,
        soc_NBI_PORT_METER_PORTS_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_RSTNr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x400,
        0,
        1,
        soc_NBI_PORT_METER_RSTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_PORT_METER_THRESHOLDS_CFGr */
        soc_block_list[39],
        soc_genreg,
        28,
        0x403,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBI_PORT_METER_THRESHOLDS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x08001000, 0x00000800)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_PORT_TO_CHANNLE_MAPPINGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1a8,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_NBI_PORT_TO_CHANNLE_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x03020100, 0x07060504)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RECEIVED_RETRANSMIT_DEBUGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x232,
        0,
        2,
        soc_NBI_RECEIVED_RETRANSMIT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_0085r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_REG_0090r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_0091r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_0092r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_INT_NBI_REG_0093r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_REG_00AEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00AFr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xb2,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xb3,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B4r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xb4,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B5r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xb5,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B6r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00B7r */
        soc_block_list[39],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00BCr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00BDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00BEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xbe,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00BFr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xbf,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_REG_00CFr */
        soc_block_list[39],
        soc_genreg,
        1,
        0xcf,
        0,
        3,
        soc_CFC_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RESET_NBI_WITHOUT_ILKN_PORTSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_NBI_RESET_NBI_WITHOUT_ILKN_PORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_0_ILKN_CONTROLr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x282,
        0,
        6,
        soc_NBI_RX_0_ILKN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0b07ff30, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_1_ILKN_CONTROLr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x283,
        0,
        6,
        soc_NBI_RX_1_ILKN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0b07ff30, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ffffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_BYTE_CNTr */
        soc_block_list[39],
        soc_genreg,
        8,
        0x190,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_RX_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_BYTE_TOTAL_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_BYTE_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_CFG_THRESHOLDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_NBI_RX_CFG_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_BURSTS_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x480,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ELK_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_ERR_BURSTS_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x481,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ELK_ERR_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_OCTETS_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x482,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ELK_OCTETS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x488,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ELK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ELK_THROWN_BURSTS_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x484,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ELK_THROWN_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_EOP_PKT_CNTr */
        soc_block_list[39],
        soc_genreg,
        8,
        0x158,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_RX_EOP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_EOP_PKT_TOTAL_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_EOP_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_ERR_PKT_CNTr */
        soc_block_list[39],
        soc_genreg,
        8,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_RX_ERR_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_ERR_PKT_TOTAL_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ERR_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_BURST_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2af,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_BURST_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_CRC_24_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2ae,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_CRC_24_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISALIGNED_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2b2,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_MISALIGNED_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISS_EOP_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2b1,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_MISS_EOP_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_MISS_SOP_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2b0,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_MISS_SOP_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2c1,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2be,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2bd,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2c6,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2c2,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2c3,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2c4,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2c5,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2ba,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_BURST_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2b5,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_BURST_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_CRC_24_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2b4,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_CRC_24_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISALIGNED_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2b8,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_MISALIGNED_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISS_EOP_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2b7,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_MISS_EOP_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_MISS_SOP_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2b6,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_MISS_SOP_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2c7,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2c0,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2bf,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2cc,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2c8,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2c9,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2ca,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2cb,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2bb,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_CRC_32_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2ad,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_ILKN_CRC_32_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_STATUSr */
        soc_block_list[39],
        soc_genreg,
        2,
        0x294,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        15,
        soc_NBI_RX_ILKN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf111113f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ILKN_STATUS_PARITY_ERRORr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2a7,
        SOC_REG_FLAG_RO,
        3,
        soc_NBI_RX_ILKN_STATUS_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        7,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBI_RX_MLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000000c2, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff3ff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_LLFC_THRESHOLDS_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        7,
        0x187,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_RX_MLF_LLFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0003c040, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_MAX_OCCUPANCYr */
        soc_block_list[39],
        soc_genreg,
        7,
        0x1a3,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBI_RX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_MAX_OCCUPANCY_1r */
        soc_block_list[39],
        soc_genreg,
        7,
        0x1aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBI_RX_MLF_MAX_OCCUPANCY_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_PFC_THRESHOLDS_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        7,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_RX_MLF_PFC_THRESHOLDS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00020024, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_RESET_PORTSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_NBI_RX_MLF_RESET_PORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_STATUSr */
        soc_block_list[39],
        soc_genreg,
        7,
        0x195,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBI_RX_MLF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_MLF_STATUS_1r */
        soc_block_list[39],
        soc_genreg,
        7,
        0x19c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_NBI_RX_MLF_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_NUM_RUNTSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ea,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_NUM_RUNTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_NUM_THROWN_EOPS_COUNTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4e9,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_NUM_THROWN_EOPS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_OVF_DROP_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1b2,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_OVF_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_OVF_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_OVF_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_PORT_OVF_PORTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4c1,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_RX_PORT_OVF_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_REQUEST_HIGH_ENABLEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_NBI_RX_REQUEST_HIGH_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_REQUEST_LOW_ENABLEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_NBI_RX_REQUEST_LOW_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_RX_ROUND_ROBIN_REQr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_RO,
        4,
        soc_NBI_RX_ROUND_ROBIN_REQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_SOP_PKT_CNTr */
        soc_block_list[39],
        soc_genreg,
        8,
        0x148,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_RX_SOP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_RX_SOP_PKT_TOTAL_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_RX_SOP_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SBUS_BROADCAST_IDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SBUS_LAST_IN_CHAINr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_STATISTICSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ad0,
        0,
        23,
        soc_NBI_STATISTICSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff317777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NBI_STATISTICSREADSELECTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ad3,
        0,
        2,
        soc_NBI_STATISTICSREADSELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_BCM88650_A0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x300,
        0,
        24,
        soc_NBI_STATISTICS_BCM88650_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f34, 0x00000000)
        SOC_RESET_MASK_DEC(0xf7307fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_READ_DATAr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x305,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_NBI_STATISTICS_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_READ_SELECTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x304,
        0,
        2,
        soc_NBI_STATISTICS_READ_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BINNINGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x301,
        0,
        2,
        soc_NBI_STATISTICS_RX_BINNINGr_fields,
        SOC_RESET_VAL_DEC(0x0023fd3b, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BURSTS_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x30b,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_STATISTICS_RX_BURSTS_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_BURSTS_OK_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x309,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_STATISTICS_RX_BURSTS_OK_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_FRAME_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x307,
        SOC_REG_FLAG_RO,
        5,
        soc_NBI_STATISTICS_RX_FRAME_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_RX_TOTAL_LENG_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x30e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_STATISTICS_RX_TOTAL_LENG_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x303,
        SOC_REG_FLAG_RO,
        3,
        soc_NBI_STATISTICS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_BINNINGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x302,
        0,
        2,
        soc_NBI_STATISTICS_TX_BINNINGr_fields,
        SOC_RESET_VAL_DEC(0x0023fd3b, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_BURSTS_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x30c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_STATISTICS_TX_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_FRAME_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x308,
        SOC_REG_FLAG_RO,
        5,
        soc_NBI_STATISTICS_TX_FRAME_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STATISTICS_TX_TOTAL_LENG_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x310,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_STATISTICS_TX_TOTAL_LENG_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_MASK_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_NBI_STAT_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_REGISTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        6,
        soc_NBI_STAT_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_STAT_INTERRUPT_REGISTER_TESTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_NBI_STAT_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_CFGr */
        soc_block_list[39],
        soc_genreg,
        2,
        0x552,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_NBI_SYNC_ETH_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00011000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f11131f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_COUNTERr */
        soc_block_list[39],
        soc_genreg,
        2,
        0x557,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_NBI_SYNC_ETH_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_SQUELCH_DIS_TH_REGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x554,
        0,
        1,
        soc_NBI_SYNC_ETH_SQUELCH_DIS_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0002625a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_SYNC_ETH_SQUELCH_EN_TH_REGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x555,
        0,
        1,
        soc_NBI_SYNC_ETH_SQUELCH_EN_TH_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000009c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TRANSMIT_RETRANSMIT_DEBUGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2ce,
        0,
        4,
        soc_NBI_TRANSMIT_RETRANSMIT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TXI_IRDYr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4eb,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_TXI_IRDYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_0_ILKN_CONTROLr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x284,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_NBI_TX_0_ILKN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x7ff61300, 0x0000bd00)
        SOC_RESET_MASK_DEC(0xfff77f3f, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_0_ILKN_STATUS_PARITY_ERRORr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2a8,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_0_ILKN_STATUS_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_1_ILKN_CONTROLr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x286,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_NBI_TX_1_ILKN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x7ff61300, 0x0000bd00)
        SOC_RESET_MASK_DEC(0xfff77f3f, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_1_ILKN_STATUS_PARITY_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2a9,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_1_ILKN_STATUS_PARITY_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_BYTE_CNTr */
        soc_block_list[39],
        soc_genreg,
        8,
        0x178,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_TX_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_BYTE_TOTAL_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_BYTE_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_CFG_THRESHOLDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_NBI_TX_CFG_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ELK_BURSTS_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x485,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_ELK_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ELK_OCTETS_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x486,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_ELK_OCTETS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_EOP_PKT_CNTr */
        soc_block_list[39],
        soc_genreg,
        8,
        0x128,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_TX_EOP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_EOP_PKT_TOTAL_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_EOP_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_ERR_PKT_CNTr */
        soc_block_list[39],
        soc_genreg,
        8,
        0x138,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_TX_ERR_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_ERR_PKT_TOTAL_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_ERR_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_FLUSH_EGRESSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x588,
        0,
        1,
        soc_NBI_TX_FLUSH_EGRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_0_FLUSHED_BURSTS_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2b3,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_ILKN_0_FLUSHED_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_1_FLUSHED_BURSTS_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x2b9,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_ILKN_1_FLUSHED_BURSTS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_RATE_LIMITER_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        2,
        0x288,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_NBI_TX_ILKN_RATE_LIMITER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x100011ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_ILKN_STATUSr */
        soc_block_list[39],
        soc_genreg,
        2,
        0x296,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_NBI_TX_ILKN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        7,
        0x581,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_NBI_TX_MLF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0001f042, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ff7f7f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_MAX_OCCUPANCYr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x591,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_NBI_TX_MLF_MAX_OCCUPANCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x007f7f7f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x593,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        30,
        soc_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_RESET_PORTSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_NBI_TX_MLF_RESET_PORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_MLF_STATUSr */
        soc_block_list[39],
        soc_genreg,
        7,
        0x58a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_NBI_TX_MLF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_OVF_DROP_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_OVF_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_OVF_ERR_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x1b1,
        SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_OVF_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_PORTS_CONFIGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x580,
        0,
        3,
        soc_NBI_TX_PORTS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_PORT_OVF_PORTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4c2,
        SOC_REG_FLAG_RO,
        1,
        soc_NBI_TX_PORT_OVF_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_SOP_PKT_CNTr */
        soc_block_list[39],
        soc_genreg,
        8,
        0x118,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_NBI_TX_SOP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_NBI_TX_SOP_PKT_TOTAL_CNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_NBI_TX_SOP_PKT_TOTAL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_TX_STOP_EGRESSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x589,
        0,
        1,
        soc_NBI_TX_STOP_EGRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_NBI_WC_BYPASS_MODEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_NBI_WC_BYPASS_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000077, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFAFFCr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x469e,
        0,
        1,
        soc_NIFAFFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFAFLOWCONTROLr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x315800,
        0,
        1,
        soc_NIFAFLOWCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFBFLOWCONTROLr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x325800,
        0,
        1,
        soc_NIFBFLOWCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFCLSBFCr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x469f,
        0,
        1,
        soc_NIFCLSBFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFCLSBTOSCHHRMASK_0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x4668,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NIFCLSBTOSCHHRMASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFCLSBTOSCHHRMASK_1r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x466a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NIFCLSBTOSCHHRMASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFFCSELr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x469d,
        0,
        2,
        soc_NIFFCSELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFINTERLAKENMODEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59f4,
        0,
        2,
        soc_NIFINTERLAKENMODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFMALENABLEREGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a03,
        0,
        2,
        soc_NIFMALENABLEREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFPHYSICALERRCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6222,
        0,
        1,
        soc_NIFPHYSICALERRCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFPORTISSGMII_2_5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59ec,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NIFPORTISSGMII_2_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIFTXINITCREDITSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6217,
        0,
        1,
        soc_NIFTXINITCREDITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_0_3___16_19__CAL_CONFIGr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4330,
        0,
        4,
        soc_NIF_0_3___16_19__CAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x173ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_0_3___16_19___32_35___48_51__RATESr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4331,
        0,
        2,
        soc_NIF_0_3___16_19___32_35___48_51__RATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_4_15____20_31___36_47____52_63__CONFIGr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4354,
        0,
        3,
        soc_NIF_4_15____20_31___36_47____52_63__CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77f3ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_CONFIGr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5064,
        0,
        8,
        soc_NIF_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007f137, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_ENABLEDr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5060,
        SOC_REG_FLAG_RO,
        1,
        soc_NIF_ENABLEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_INTERRUPTMASKREGISTERr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5010,
        0,
        4,
        soc_NIF_INTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_INTERRUPTREGISTERr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5000,
        SOC_REG_FLAG_RO,
        4,
        soc_NIF_INTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_MALRESETr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5068,
        0,
        2,
        soc_NIF_MALRESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_MAL_INTERRUPTMASKREGISTERr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5202,
        0,
        11,
        soc_NIF_MAL_INTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_MAL_INTERRUPTREGISTERr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5200,
        0,
        11,
        soc_NIF_MAL_INTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_MAL_STATISTICSr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5214,
        0,
        16,
        soc_NIF_MAL_STATISTICSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0117f77f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_MAL_STATISTICSREADSELECTr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5215,
        0,
        3,
        soc_NIF_MAL_STATISTICSREADSELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_PTP1588r */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5080,
        0,
        4,
        soc_NIF_PTP1588r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x130fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_QSGMIIRESETr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5067,
        0,
        2,
        soc_NIF_QSGMIIRESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_RXACTIVEr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5063,
        0,
        1,
        soc_NIF_RXACTIVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_RXCLOCKSr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5065,
        0,
        8,
        soc_NIF_RXCLOCKSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_STATUSr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5061,
        0,
        1,
        soc_NIF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_SYNCETH1r */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5090,
        0,
        11,
        soc_NIF_SYNCETH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff73f73f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_SYNCETH2r */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5091,
        0,
        1,
        soc_NIF_SYNCETH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_SYNCETH3r */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5092,
        0,
        1,
        soc_NIF_SYNCETH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_TXACTIVEr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5062,
        0,
        1,
        soc_NIF_TXACTIVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NIF_TXCLOCKSr */
        soc_block_list[45],
        soc_genreg,
        1,
        0x5066,
        0,
        8,
        soc_NIF_TXCLOCKSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xcfcfcfcf, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d96,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e019800,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d97,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d91,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e019900,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d98,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d92,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e019a00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_ETHERTYPEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080650,
        0,
        4,
        soc_NIV_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa003000,
        0,
        4,
        soc_NIV_ETHERTYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001f00,
        0,
        4,
        soc_NIV_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa002500,
        0,
        4,
        soc_NIV_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_NIV_ETHERTYPE_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa005000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_NIV_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d99,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e019b00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d9a,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d94,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e019c00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d9b,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d95,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e019d00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d9c,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e019e00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d9d,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d97,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e019f00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d9e,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d98,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e01a000,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_NODETYPE8B10Br */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80030,
        0,
        2,
        soc_NODETYPE8B10Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_NODETYPEFORCERXPLANEr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002f,
        0,
        2,
        soc_NODETYPEFORCERXPLANEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_NODETYPETESTr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002e,
        0,
        2,
        soc_NODETYPETESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NONETHERNETMETERPOINTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6190,
        0,
        1,
        soc_NONETHERNETMETERPOINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080258,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42011e00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d24,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e012400,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d1f,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42011f00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080259,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d25,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e012500,
        0,
        3,
        soc_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d20,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08025a,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d26,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e012600,
        0,
        3,
        soc_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d21,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NRDYTH0_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59fc,
        0,
        3,
        soc_NRDYTH0_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NRDYTH3_5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59fd,
        0,
        3,
        soc_NRDYTH3_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NRDYTH6_7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59fe,
        0,
        2,
        soc_NRDYTH6_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NRDYTHSEL_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59f5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NRDYTHSEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NRDYTHSEL_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59f7,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NRDYTHSEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NRDYTHSEL_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59f9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_NRDYTHSEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NRDYTHSEL_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59fb,
        0,
        1,
        soc_NRDYTHSEL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_NTP_TIME_CONTROLr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2012200,
        0,
        3,
        soc_IEEE1588_TIME_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001500,
        0,
        3,
        soc_IEEE1588_TIME_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001500,
        0,
        3,
        soc_IEEE1588_TIME_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000200,
        0,
        3,
        soc_IEEE1588_TIME_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000100,
        0,
        3,
        soc_IEEE1588_TIME_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_NTP_TIME_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x76000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IEEE1588_TIME_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWERr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2012400,
        0,
        1,
        soc_CX_TAP_WRITE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001700,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001700,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000400,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000300,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_LOWER_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x76000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPERr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2012500,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001800,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001800,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000500,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000400,
        0,
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_NTP_TIME_FRAC_SEC_UPPER_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x76000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROLr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2012300,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001600,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001600,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000300,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000200,
        0,
        1,
        soc_IEEE1588_TIME_FREQ_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_NTP_TIME_FREQ_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x76000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_IEEE1588_TIME_FREQ_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROLr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2012700,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001f00,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001f00,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000c00,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001100,
        0,
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_NTP_TIME_LEAP_SEC_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x76001100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_NTP_TIME_SECr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2012600,
        0,
        2,
        soc_IEEE1588_TIME_SECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001900,
        0,
        2,
        soc_IEEE1588_TIME_SEC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2001900,
        0,
        2,
        soc_IEEE1588_TIME_SEC_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000600,
        0,
        2,
        soc_IEEE1588_TIME_SEC_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000500,
        0,
        2,
        soc_IEEE1588_TIME_SEC_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_NTP_TIME_SEC_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x76000500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IEEE1588_TIME_SEC_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX0PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b70,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX0PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b71,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX0PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b72,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX0PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b73,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX10PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b98,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX10PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b99,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX10PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b9a,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX10PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b9b,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX11PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b9c,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX11PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b9d,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX11PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b9e,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX11PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b9f,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX12PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ba0,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX12PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ba1,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX12PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ba2,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX12PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ba3,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX13PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ba4,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX13PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ba5,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX13PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ba6,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX13PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ba7,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX14PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ba8,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX14PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ba9,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX14PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4baa,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX14PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bab,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX15PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bac,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX15PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bad,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX15PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bae,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX15PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4baf,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX1PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b74,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX1PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b75,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX1PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b76,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX1PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b77,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX2PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b78,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX2PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b79,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX2PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b7a,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX2PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b7b,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX3PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b7c,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX3PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b7d,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX3PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b7e,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX3PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b7f,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX4PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b80,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX4PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b81,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX4PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b82,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX4PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b83,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX5PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b84,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX5PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b85,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX5PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b86,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX5PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b87,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX6PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b88,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX6PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b89,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX6PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b8a,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX6PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b8b,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX7PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b8c,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX7PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b8d,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX7PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b8e,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX7PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b8f,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX8PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b90,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX8PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b91,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX8PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b92,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX8PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b93,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX9PORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b94,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX9PORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b95,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX9PORT2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b96,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRX9PORT3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b97,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRXILKNPORT0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bb0,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRXILKNPORT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_NUMTHROWNBURSTSCOUNTERRXILKNPORT1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bb1,
        0,
        2,
        soc_NUMTHROWNBURSTSCOUNTERRXILKNPORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

