# FPGA-Traffic-Controller
Developed verilog program to simulate an intricate traffic intersection for the purpose of learning sequential design and highly complex finite state machine design

Model 1: Complexities in directional turns

![Screenshot 2023-07-06 at 10 11 21 PM](https://github.com/Pranavn30/FPGA-Traffic-Controller-/assets/90468047/619cd0bd-7cd3-4555-984a-ad0478574b98)


Model 2: Simpler intersection but with pedestrian crossings included

<img width="513" alt="Screenshot 2023-07-06 at 10 23 47 PM" src="https://github.com/Pranavn30/FPGA-Traffic-Controller-/assets/90468047/481a47bd-0cd5-4195-9499-51447dadb038">
