library verilog;
use verilog.vl_types.all;
entity sb is
    port(
        BOut            : in     vl_logic_vector(31 downto 0);
        addr            : in     vl_logic_vector(9 downto 0);
        sb              : in     vl_logic;
        SBOut           : out    vl_logic_vector(31 downto 0);
        DMOut           : in     vl_logic_vector(31 downto 0)
    );
end sb;
