<?xml version="1.0" encoding="UTF-8"?>
<module id="GPIO" HW_revision="" XML_version="1" description="General Purpose Input Output">
     <register id="BINTEN" acronym="BINTEN" offset="0x0008" width="32" description="GPIO Interrupt Per-Bank Enable Register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Per-bank interrupt enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disables interrupt" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables interrupt" />
</bitfield>
</register>
     <register id="DIR" acronym="DIR" offset="0x0010" width="32" description="GPIO Direction Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="DIR0" width="1" begin="15" end="15" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR1" width="1" begin="14" end="14" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR2" width="1" begin="13" end="13" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR3" width="1" begin="12" end="12" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR4" width="1" begin="11" end="11" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR5" width="1" begin="10" end="10" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR6" width="1" begin="9" end="9" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR7" width="1" begin="8" end="8" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR8" width="1" begin="7" end="7" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR9" width="1" begin="6" end="6" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR10" width="1" begin="5" end="5" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR11" width="1" begin="4" end="4" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR12" width="1" begin="3" end="3" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR13" width="1" begin="2" end="2" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR14" width="1" begin="1" end="1" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
<bitfield id="DIR15" width="1" begin="0" end="0" resetval="1" description="Direction of GPIO bank bit 0...15. It selects the direction for 16 GPIO signals" range="" rwaccess="RW">
<bitenum id="OUT" value="0" token="OUT" description="Output" />
<bitenum id="IN" value="1" token="IN" description="Input" />
</bitfield>
</register>
     <register id="OUT_DATA" acronym="OUT_DATA" offset="0x0014" width="32" description="GPIO Output Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT0" width="1" begin="15" end="15" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT1" width="1" begin="14" end="14" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT2" width="1" begin="13" end="13" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT3" width="1" begin="12" end="12" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT4" width="1" begin="11" end="11" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT5" width="1" begin="10" end="10" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT6" width="1" begin="9" end="9" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT7" width="1" begin="8" end="8" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT8" width="1" begin="7" end="7" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT9" width="1" begin="6" end="6" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT10" width="1" begin="5" end="5" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT11" width="1" begin="4" end="4" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT12" width="1" begin="3" end="3" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT13" width="1" begin="2" end="2" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT14" width="1" begin="1" end="1" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUT15" width="1" begin="0" end="0" resetval="0" description="Output drive state of GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank  Does not affect operation when it is configured as input. Reading it returns the output drive state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SET_DATA" acronym="SET_DATA" offset="0x0018" width="32" description="GPIO Set Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SET0" width="1" begin="15" end="15" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET1" width="1" begin="14" end="14" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET2" width="1" begin="13" end="13" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET3" width="1" begin="12" end="12" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET4" width="1" begin="11" end="11" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET5" width="1" begin="10" end="10" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET6" width="1" begin="9" end="9" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET7" width="1" begin="8" end="8" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET8" width="1" begin="7" end="7" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET9" width="1" begin="6" end="6" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET10" width="1" begin="5" end="5" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET11" width="1" begin="4" end="4" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET12" width="1" begin="3" end="3" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET13" width="1" begin="2" end="2" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET14" width="1" begin="1" end="1" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
<bitfield id="SET15" width="1" begin="0" end="0" resetval="0" description="Set output drive state of GPIO bank  0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 sets the output drive state of corresponding GPIO signal.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
</bitfield>
</register>
     <register id="CLR_DATA" acronym="CLR_DATA" offset="0x001C" width="32" description="GPIO Clear Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLR0" width="1" begin="15" end="15" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR1" width="1" begin="14" end="14" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR2" width="1" begin="13" end="13" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR3" width="1" begin="12" end="12" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR4" width="1" begin="11" end="11" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR5" width="1" begin="10" end="10" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR6" width="1" begin="9" end="9" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR7" width="1" begin="8" end="8" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR8" width="1" begin="7" end="7" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR9" width="1" begin="6" end="6" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR10" width="1" begin="5" end="5" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR11" width="1" begin="4" end="4" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR12" width="1" begin="3" end="3" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR13" width="1" begin="2" end="2" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR14" width="1" begin="1" end="1" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
<bitfield id="CLR15" width="1" begin="0" end="0" resetval="0" description="Clear output drive state of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
</bitfield>
</register>
     <register id="IN_DATA" acronym="IN_DATA" offset="0x0020" width="32" description="GPIO Input Data Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN0" width="1" begin="15" end="15" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN1" width="1" begin="14" end="14" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN2" width="1" begin="13" end="13" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN3" width="1" begin="12" end="12" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN4" width="1" begin="11" end="11" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN5" width="1" begin="10" end="10" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN6" width="1" begin="9" end="9" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN7" width="1" begin="8" end="8" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN8" width="1" begin="7" end="7" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN9" width="1" begin="6" end="6" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN10" width="1" begin="5" end="5" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN11" width="1" begin="4" end="4" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN12" width="1" begin="3" end="3" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN13" width="1" begin="2" end="2" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN14" width="1" begin="1" end="1" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IN15" width="1" begin="0" end="0" resetval="14" description="Status of GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank" range="" rwaccess="R"></bitfield>
</register>
     <register id="SET_RIS_TRIG" acronym="SET_RIS_TRIG" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SETRIS0" width="1" begin="15" end="15" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS1" width="1" begin="14" end="14" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS2" width="1" begin="13" end="13" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS3" width="1" begin="12" end="12" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS4" width="1" begin="11" end="11" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS5" width="1" begin="10" end="10" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS6" width="1" begin="9" end="9" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS7" width="1" begin="8" end="8" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS8" width="1" begin="7" end="7" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS9" width="1" begin="6" end="6" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS10" width="1" begin="5" end="5" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS11" width="1" begin="4" end="4" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS12" width="1" begin="3" end="3" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS13" width="1" begin="2" end="2" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS14" width="1" begin="1" end="1" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETRIS15" width="1" begin="0" end="0" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
</register>
     <register id="CLR_RIS_TRIG" acronym="CLR_RIS_TRIG" offset="0x0028" width="32" description="GPIO Clear Rising Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLRRIS0" width="1" begin="15" end="15" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS1" width="1" begin="14" end="14" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS2" width="1" begin="13" end="13" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS3" width="1" begin="12" end="12" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS4" width="1" begin="11" end="11" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS5" width="1" begin="10" end="10" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS6" width="1" begin="9" end="9" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS7" width="1" begin="8" end="8" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS8" width="1" begin="7" end="7" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS9" width="1" begin="6" end="6" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS10" width="1" begin="5" end="5" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS11" width="1" begin="4" end="4" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS12" width="1" begin="3" end="3" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS13" width="1" begin="2" end="2" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS14" width="1" begin="1" end="1" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRRIS15" width="1" begin="0" end="0" resetval="0" description="Disable Rising edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
</register>
     <register id="SET_FAL_TRIG" acronym="SET_FAL_TRIG" offset="0x002C" width="32" description="GPIO Set Falling Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SETFAL0" width="1" begin="15" end="15" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL1" width="1" begin="14" end="14" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL2" width="1" begin="13" end="13" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL3" width="1" begin="12" end="12" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL4" width="1" begin="11" end="11" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL5" width="1" begin="10" end="10" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL6" width="1" begin="9" end="9" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL7" width="1" begin="8" end="8" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL8" width="1" begin="7" end="7" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL9" width="1" begin="6" end="6" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL10" width="1" begin="5" end="5" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL11" width="1" begin="4" end="4" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL12" width="1" begin="3" end="3" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL13" width="1" begin="2" end="2" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL14" width="1" begin="1" end="1" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="SETFAL15" width="1" begin="0" end="0" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank  bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
</register>
     <register id="CLR_FAL_TRIG" acronym="CLR_FAL_TRIG" offset="0x0030" width="32" description="GPIO Clear Falling Edge Interrupt Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLRFAL0" width="1" begin="15" end="15" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL1" width="1" begin="14" end="14" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL2" width="1" begin="13" end="13" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL3" width="1" begin="12" end="12" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL4" width="1" begin="11" end="11" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL5" width="1" begin="10" end="10" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL6" width="1" begin="9" end="9" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL7" width="1" begin="8" end="8" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL8" width="1" begin="7" end="7" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL9" width="1" begin="6" end="6" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL10" width="1" begin="5" end="5" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL11" width="1" begin="4" end="4" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL12" width="1" begin="3" end="3" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL13" width="1" begin="2" end="2" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL14" width="1" begin="1" end="1" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
<bitfield id="CLRFAL15" width="1" begin="0" end="0" resetval="0" description="Disable Falling edge interrupt detection for GPIO bank bit 0...15 Bits 0-15 form 16 GPIO signals of the bank Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
</bitfield>
</register>
</module>
