[2025-09-15 16:12:57] START suite=spec trace=444.namd-44B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-44B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2023353 heartbeat IPC: 4.942 cumulative IPC: 4.942 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4031702 heartbeat IPC: 4.979 cumulative IPC: 4.961 (Simulation time: 00 hr 01 min 04 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4031702 cumulative IPC: 4.961 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4031702 cumulative IPC: 4.961 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7494018 heartbeat IPC: 2.888 cumulative IPC: 2.888 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 11209239 heartbeat IPC: 2.692 cumulative IPC: 2.786 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 14767225 heartbeat IPC: 2.811 cumulative IPC: 2.794 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 18402994 heartbeat IPC: 2.75 cumulative IPC: 2.783 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 21966900 heartbeat IPC: 2.806 cumulative IPC: 2.788 (Simulation time: 00 hr 05 min 19 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 25492614 heartbeat IPC: 2.836 cumulative IPC: 2.796 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 29100479 heartbeat IPC: 2.772 cumulative IPC: 2.792 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 32670676 heartbeat IPC: 2.801 cumulative IPC: 2.793 (Simulation time: 00 hr 07 min 46 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 36244608 heartbeat IPC: 2.798 cumulative IPC: 2.794 (Simulation time: 00 hr 08 min 34 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 35770545 cumulative IPC: 2.796 (Simulation time: 00 hr 09 min 24 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 35770545 cumulative IPC: 2.796 (Simulation time: 00 hr 09 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-44B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.796 instructions: 100000001 cycles: 35770545
CPU 0 Branch Prediction Accuracy: 95.01% MPKI: 1.683 Average ROB Occupancy at Mispredict: 56.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.683
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05


====Backend Stall Breakdown====
ROB_STALL: 8356088
LQ_STALL: 0
SQ_STALL: 24


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 545.77026
REPLAY_LOAD: 92.98649
NON_REPLAY_LOAD: 5.5344057

== Total ==
ADDR_TRANS: 40387
REPLAY_LOAD: 6881
NON_REPLAY_LOAD: 8308820

== Counts ==
ADDR_TRANS: 74
REPLAY_LOAD: 74
NON_REPLAY_LOAD: 1501303

cpu0->cpu0_STLB TOTAL        ACCESS:       7103 HIT:       6924 MISS:        179 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       7103 HIT:       6924 MISS:        179 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 613.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     730677 HIT:     725348 MISS:       5329 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     517926 HIT:     512892 MISS:       5034 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      23582 HIT:      23560 MISS:         22 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     188852 HIT:     188851 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        317 HIT:         45 MISS:        272 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 111.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16316016 HIT:   16316016 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   16316016 HIT:   16316016 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25340958 HIT:   24239430 MISS:    1101528 MSHR_MERGE:     559615
cpu0->cpu0_L1D LOAD         ACCESS:   15788978 HIT:   14804263 MISS:     984715 MSHR_MERGE:     466786
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9551622 HIT:    9435127 MISS:     116495 MSHR_MERGE:      92828
cpu0->cpu0_L1D TRANSLATION  ACCESS:        358 HIT:         40 MISS:        318 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.11 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13478977 HIT:   13478977 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13478977 HIT:   13478977 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23132006 HIT:   23120138 MISS:      11868 MSHR_MERGE:       4765
cpu0->cpu0_DTLB LOAD         ACCESS:   23132006 HIT:   23120138 MISS:      11868 MSHR_MERGE:       4765
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 20.48 cycles
cpu0->LLC TOTAL        ACCESS:       5868 HIT:        546 MISS:       5322 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       5034 HIT:          6 MISS:       5028 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         22 HIT:          0 MISS:         22 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:        540 HIT:        540 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        272 HIT:          0 MISS:        272 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 81.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        433
  ROW_BUFFER_MISS:       4889
  AVG DBUS CONGESTED CYCLE: 2.856
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       2981
[2025-09-15 16:22:22] END   suite=spec trace=444.namd-44B (rc=0)
