<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fitness_kernel.cpp:48:30" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem_vec" VarName="vectors_in" LoopLoc="fitness_kernel.cpp:48:30" LoopName="VITIS_LOOP_48_1" ParentFunc="fitness_kernel" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="fitness_kernel.cpp:50:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="fitness_kernel.cpp:125:31" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="fitness_kernel.cpp:125:31" LoopName="compute_distance" ParentFunc="fitness_kernel"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="fitness_kernel.cpp:41:21" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" BundleName="gmem_vec" VarName="vectors_in" LoopLoc="fitness_kernel.cpp:41:21" LoopName="load_cache" ParentFunc="fitness_kernel" OrigID="scevgepseq" OrigAccess-DebugLoc="fitness_kernel.cpp:48:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="fitness_kernel.cpp:48:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_vec" VarName="vectors_in" LoopLoc="fitness_kernel.cpp:48:30" LoopName="VITIS_LOOP_48_1" ParentFunc="fitness_kernel" OrigID="scevgepseq" OrigAccess-DebugLoc="fitness_kernel.cpp:48:30" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="fitness_kernel.cpp:48:30" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_48_1' has been inferred on bundle 'gmem_vec'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_vec" LoopLoc="fitness_kernel.cpp:48:30" LoopName="VITIS_LOOP_48_1" Length="variable" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

