# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project5.1_VHDL.srcs/sources_1/new/combCirc_VHDL.vhd" \
"../../../../Project5.1_VHDL.srcs/sources_1/new/combCirc_tb.vhd" \

# Do not sort compile order
nosort
