@inproceedings{ModularSynthesisTimed_mercer_2001,
 abstract = {This paper develops a modular synthesis algorithm for timed circuits that is dramatically accelerated by partial order reduction. Each timed circuit m≈Çdots},
 author = {Mercer, Eric and Myers, Chris and Yoneda, Tomohiro and Zheng, Hao},
 booktitle = {The Tenth Workshop on Synthesis and System Integration of MIxed Technologies (SASIMI 2001)},
 doi = {10.1016/S1571-0661(04)80476-6},
 language = {en},
 month = {October},
 pages = {180--201},
 title = {Modular Synthesis of Timed Circuits Using Partial Orders on LPNs},
 volume = {65},
 year = {2001}
}

