// Seed: 79191109
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    output tri id_4
    , id_15,
    output tri1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    output wor module_0,
    input tri1 id_12,
    input wire id_13
);
  logic id_16;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    output supply0 id_0,
    output wor id_1,
    input wand id_2,
    input supply1 _id_3,
    input tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7
    , id_9, id_10
);
  assign id_10 = -1'b0 ? -1 < 1 : 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_0,
      id_0,
      id_1,
      id_0,
      id_6,
      id_2,
      id_4,
      id_4,
      id_0,
      id_5,
      id_6
  );
  assign modCall_1.id_3 = 0;
  logic id_11;
  xor primCall (id_1, id_6, id_4, id_7, id_5, id_10, id_2, id_9);
  assign id_11[id_3] = -1'h0;
  assign id_10 = id_10;
endmodule
