Running: E:\ise\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o H:/logic/Exp10/Caculation/t32_isim_beh.exe -prj H:/logic/Exp10/Caculation/t32_beh.prj work.t32 work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "H:/logic/Exp10/Caculation/counter_32_rev.v" into library work
Analyzing Verilog file "H:/logic/Exp10/Caculation/t32.v" into library work
Analyzing Verilog file "E:/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 109108 KB
Fuse CPU Usage: 264 ms
Compiling module counter_32_rev
Compiling module t32
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable H:/logic/Exp10/Caculation/t32_isim_beh.exe
Fuse Memory Usage: 113700 KB
Fuse CPU Usage: 280 ms
