
*** Running vivado
    with args -log mult.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mult.tcl -notrace
Command: synth_design -top mult -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 811.207 ; gain = 177.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:246]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:131]
INFO: [Synth 8-6157] synthesizing module 'add_sub' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:58]
INFO: [Synth 8-6157] synthesizing module 'adder_4' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:14]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_4' (2#1) [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:14]
INFO: [Synth 8-6155] done synthesizing module 'add_sub' (3#1) [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:58]
INFO: [Synth 8-6157] synthesizing module 'baseop' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:116]
INFO: [Synth 8-6155] done synthesizing module 'baseop' (4#1) [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:101]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:131]
INFO: [Synth 8-6157] synthesizing module 'adder_8' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:208]
WARNING: [Synth 8-689] width (8) of port connection 'r' does not match port width (4) of module 'alu' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:221]
WARNING: [Synth 8-689] width (8) of port connection 'r' does not match port width (4) of module 'alu' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:233]
INFO: [Synth 8-6155] done synthesizing module 'adder_8' (6#1) [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:208]
WARNING: [Synth 8-689] width (7) of port connection 's' does not match port width (8) of module 'adder_8' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:277]
WARNING: [Synth 8-689] width (7) of port connection 's' does not match port width (8) of module 'adder_8' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:283]
WARNING: [Synth 8-689] width (7) of port connection 's' does not match port width (8) of module 'adder_8' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:289]
INFO: [Synth 8-6155] done synthesizing module 'mult' (7#1) [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:246]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 875.590 ; gain = 242.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 875.590 ; gain = 242.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 875.590 ; gain = 242.215
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Karloz/project_1/project_1.srcs/constrs_1/new/mul.xdc]
Finished Parsing XDC File [C:/Users/Karloz/project_1/project_1.srcs/constrs_1/new/mul.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Karloz/project_1/project_1.srcs/constrs_1/new/mul.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mult_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mult_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 990.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 990.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 990.180 ; gain = 356.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 990.180 ; gain = 356.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 990.180 ; gain = 356.805
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'tempres_reg' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:176]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [C:/Users/Karloz/project_1/project_1.srcs/sources_1/new/mul.v:177]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 990.180 ; gain = 356.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 56    
	   2 Input      1 Bit         XORs := 29    
+---XORs : 
	                4 Bit    Wide XORs := 14    
+---Muxes : 
	   4 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module adder_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module add_sub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                4 Bit    Wide XORs := 1     
Module baseop 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---XORs : 
	                4 Bit    Wide XORs := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reverse/base/tempres_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reverse/base/tempres_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reverse/base/tempres_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reverse/base/tempres_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2/adder1/base/tempres_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add1/adder1/base/tempres_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2/adder1/base/tempres_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add1/adder1/base/tempres_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2/adder1/base/tempres_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add1/adder1/base/tempres_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2/adder1/base/tempres_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add1/adder1/base/tempres_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2/adder2/base/tempres_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add1/adder2/base/tempres_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2/adder2/base/tempres_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add1/adder2/base/tempres_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2/adder2/base/tempres_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add1/adder2/base/tempres_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add3/adder1/base/tempres_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add3/adder1/base/tempres_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add3/adder1/base/tempres_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add3/adder1/base/tempres_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2/adder1/temp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2/adder1/temp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add3/adder2/base/tempres_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add3/adder2/base/tempres_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add3/adder2/base/tempres_reg[2] )
WARNING: [Synth 8-3332] Sequential element (reverse/base/tempres_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/base/tempres_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/base/tempres_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/base/tempres_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/temp_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/temp_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/temp_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/temp_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/flag_reg[4]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/flag_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/flag_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/flag_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (reverse/flag_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/base/tempres_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/base/tempres_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/base/tempres_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/base/tempres_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/temp_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/temp_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/temp_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/temp_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/flag_reg[4]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/flag_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/flag_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/flag_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder1/flag_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/base/tempres_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/base/tempres_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/base/tempres_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/base/tempres_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/temp_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/temp_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/temp_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/temp_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/flag_reg[4]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/flag_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/flag_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/flag_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add1/adder2/flag_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/base/tempres_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/base/tempres_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/base/tempres_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/base/tempres_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/temp_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/temp_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/temp_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/temp_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/flag_reg[4]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/flag_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/flag_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/flag_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder1/flag_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/base/tempres_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/base/tempres_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/base/tempres_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/base/tempres_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/temp_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/temp_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/temp_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/temp_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/flag_reg[4]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/flag_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/flag_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/flag_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add2/adder2/flag_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/base/tempres_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/base/tempres_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/base/tempres_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/base/tempres_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/temp_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/temp_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/temp_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/temp_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/flag_reg[4]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/flag_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/flag_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/flag_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder1/flag_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/base/tempres_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/base/tempres_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/base/tempres_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/base/tempres_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/temp_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/temp_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/temp_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/temp_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/flag_reg[4]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/flag_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/flag_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/flag_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (add3/adder2/flag_reg[0]) is unused and will be removed from module mult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 990.180 ; gain = 356.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 990.180 ; gain = 356.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 990.180 ; gain = 356.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 990.180 ; gain = 356.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 995.730 ; gain = 362.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 995.730 ; gain = 362.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 995.730 ; gain = 362.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 995.730 ; gain = 362.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 995.730 ; gain = 362.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 995.730 ; gain = 362.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     3|
|2     |LUT3  |     1|
|3     |LUT4  |     2|
|4     |LUT6  |    14|
|5     |MUXF7 |     4|
|6     |MUXF8 |     2|
|7     |IBUF  |     8|
|8     |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    42|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 995.730 ; gain = 362.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 995.730 ; gain = 247.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 995.730 ; gain = 362.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.012 ; gain = 659.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Karloz/project_1/project_1.runs/synth_1/mult.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mult_utilization_synth.rpt -pb mult_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  2 18:36:27 2021...
