{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1380704905321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1380704905321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 11:08:25 2013 " "Processing started: Wed Oct 02 11:08:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1380704905321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1380704905321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1380704905321 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1380704905867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704905960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380704905960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ba3/archord/3_alu/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ba3/archord/3_alu/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704906616 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704906616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380704906616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ba3/archord/3_alu/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ba3/archord/3_alu/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/comparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704906631 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704906631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380704906631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ba3/archord/3_alu/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ba3/archord/3_alu/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704906662 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704906662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380704906662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ba3/archord/3_alu/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ba3/archord/3_alu/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/multiplexer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704906694 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704906694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380704906694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ba3/archord/3_alu/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ba3/archord/3_alu/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/shift_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704906709 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/shift_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380704906709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380704906709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1380704906772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1380704906787 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o multiplexer.vhd(13) " "VHDL Signal Declaration warning at multiplexer.vhd(13): used implicit default value for signal \"o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/multiplexer.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/multiplexer.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1380704906787 "|ALU|multiplexer:multiplexer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1380704906787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1380704906865 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r comparator.vhd(14) " "VHDL Signal Declaration warning at comparator.vhd(14): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/comparator.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/comparator.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1380704906896 "|ALU|comparator:comparator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1380704906896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1380704906912 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r shift_unit.vhd(11) " "VHDL Signal Declaration warning at shift_unit.vhd(11): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/shift_unit.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/shift_unit.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1380704906928 "|ALU|shift_unit:shift_unit_0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s\[31\] GND " "Pin \"s\[31\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[30\] GND " "Pin \"s\[30\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[29\] GND " "Pin \"s\[29\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[28\] GND " "Pin \"s\[28\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[27\] GND " "Pin \"s\[27\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[26\] GND " "Pin \"s\[26\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[25\] GND " "Pin \"s\[25\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[24\] GND " "Pin \"s\[24\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[23\] GND " "Pin \"s\[23\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[22\] GND " "Pin \"s\[22\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[21\] GND " "Pin \"s\[21\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[20\] GND " "Pin \"s\[20\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[19\] GND " "Pin \"s\[19\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[18\] GND " "Pin \"s\[18\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[17\] GND " "Pin \"s\[17\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[16\] GND " "Pin \"s\[16\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[15\] GND " "Pin \"s\[15\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[14\] GND " "Pin \"s\[14\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[13\] GND " "Pin \"s\[13\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[12\] GND " "Pin \"s\[12\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[11\] GND " "Pin \"s\[11\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[10\] GND " "Pin \"s\[10\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[9\] GND " "Pin \"s\[9\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[8\] GND " "Pin \"s\[8\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[7\] GND " "Pin \"s\[7\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[6\] GND " "Pin \"s\[6\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[5\] GND " "Pin \"s\[5\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[4\] GND " "Pin \"s\[4\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[3\] GND " "Pin \"s\[3\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[2\] GND " "Pin \"s\[2\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[1\] GND " "Pin \"s\[1\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[0\] GND " "Pin \"s\[0\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -104 664 840 -88 "s\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1380704907754 "|ALU|s[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1380704907754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1380704908254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908254 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "70 " "Design contains 70 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[5\] " "No output dependent on input pin \"op\[5\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -112 -96 72 -96 "op" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|op[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[4\] " "No output dependent on input pin \"op\[4\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -112 -96 72 -96 "op" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|op[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[3\] " "No output dependent on input pin \"op\[3\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -112 -96 72 -96 "op" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|op[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[2\] " "No output dependent on input pin \"op\[2\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -112 -96 72 -96 "op" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|op[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[1\] " "No output dependent on input pin \"op\[1\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -112 -96 72 -96 "op" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|op[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[0\] " "No output dependent on input pin \"op\[0\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -112 -96 72 -96 "op" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|op[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[31\] " "No output dependent on input pin \"a\[31\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[30\] " "No output dependent on input pin \"a\[30\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[29\] " "No output dependent on input pin \"a\[29\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[28\] " "No output dependent on input pin \"a\[28\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[27\] " "No output dependent on input pin \"a\[27\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[26\] " "No output dependent on input pin \"a\[26\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[25\] " "No output dependent on input pin \"a\[25\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[24\] " "No output dependent on input pin \"a\[24\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[23\] " "No output dependent on input pin \"a\[23\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[22\] " "No output dependent on input pin \"a\[22\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[21\] " "No output dependent on input pin \"a\[21\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[20\] " "No output dependent on input pin \"a\[20\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[19\] " "No output dependent on input pin \"a\[19\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[18\] " "No output dependent on input pin \"a\[18\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[17\] " "No output dependent on input pin \"a\[17\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[16\] " "No output dependent on input pin \"a\[16\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "No output dependent on input pin \"a\[14\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "No output dependent on input pin \"a\[13\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "No output dependent on input pin \"a\[12\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "No output dependent on input pin \"a\[11\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "No output dependent on input pin \"a\[10\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "No output dependent on input pin \"a\[9\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "No output dependent on input pin \"a\[8\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -144 -96 72 -128 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[31\] " "No output dependent on input pin \"b\[31\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[30\] " "No output dependent on input pin \"b\[30\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[29\] " "No output dependent on input pin \"b\[29\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[28\] " "No output dependent on input pin \"b\[28\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[27\] " "No output dependent on input pin \"b\[27\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[26\] " "No output dependent on input pin \"b\[26\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[25\] " "No output dependent on input pin \"b\[25\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[24\] " "No output dependent on input pin \"b\[24\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[23\] " "No output dependent on input pin \"b\[23\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[22\] " "No output dependent on input pin \"b\[22\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[21\] " "No output dependent on input pin \"b\[21\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[20\] " "No output dependent on input pin \"b\[20\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[19\] " "No output dependent on input pin \"b\[19\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[18\] " "No output dependent on input pin \"b\[18\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[17\] " "No output dependent on input pin \"b\[17\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[16\] " "No output dependent on input pin \"b\[16\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[15\] " "No output dependent on input pin \"b\[15\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[14\] " "No output dependent on input pin \"b\[14\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[13\] " "No output dependent on input pin \"b\[13\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[12\] " "No output dependent on input pin \"b\[12\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[11\] " "No output dependent on input pin \"b\[11\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[10\] " "No output dependent on input pin \"b\[10\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[9\] " "No output dependent on input pin \"b\[9\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[8\] " "No output dependent on input pin \"b\[8\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "No output dependent on input pin \"b\[7\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "No output dependent on input pin \"b\[6\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[5\] " "No output dependent on input pin \"b\[5\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "No output dependent on input pin \"b\[4\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -128 -96 72 -112 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380704908456 "|ALU|b[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1380704908456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1380704908472 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1380704908472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1380704908472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1380704908566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 11:08:28 2013 " "Processing ended: Wed Oct 02 11:08:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1380704908566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1380704908566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1380704908566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1380704908566 ""}
