# verilog_trials
My humble trials using Verilog, coming from VHDL
