# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../memory.srcs/sources_1/new/latch.vhd" \
"../../../../memory.srcs/sources_1/new/mem_512bit.vhd" \
"../../../../memory.srcs/sim_1/new/top_sim.vhd" \

# Do not sort compile order
nosort
