I 000044 55 1642          1412540720647 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 14 ))
	(_version vb4)
	(_time 1412540720648 2014.10.05 23:25:20)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fcf8f4adacaaa1eaa8fcefa7affaf9fafbfaf5fbff)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1642          1412540741615 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 13 ))
	(_version vb4)
	(_time 1412540741616 2014.10.05 23:25:41)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5e4b6b7e3b3b8f3b1e5f6beb6e3e0e3e2e3ece2e6)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1642          1412540748662 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 13 ))
	(_version vb4)
	(_time 1412540748663 2014.10.05 23:25:48)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6c636a6d3c3a317a386c7f373f6a696a6b6a656b6f)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1949          1412620175411 Beh
(_unit VHDL (syncreg 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1412620175412 2014.10.06 21:29:35)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dedadf8d8289dfc8dc8dcc848ad8d9d9ddd9d7d88b)
	(_entity
		(_time 1412620175395)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal initreg ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{initreg'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((DOut)(reg)))(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 1822          1412620512240 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412620512241 2014.10.06 21:35:12)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9a989f94c2cd9b8c98cc88c0ce9c9d9d999d939ccf)
	(_entity
		(_time 1412620512224)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412620514928 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412620514929 2014.10.06 21:35:14)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1a1b181c424d1b0c184c08404e1c1d1d191d131c4f)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1642          1412620516771 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 13 ))
	(_version vb4)
	(_time 1412620516772 2014.10.06 21:35:16)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4d4d444e1a1b105b194d5e161e4b484b4a4b444a4e)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412620516865 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412620516866 2014.10.06 21:35:16)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code abaaa0fdf0fcaabda9fdb9f1ffadacaca8aca2adfe)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2473          1412620980722 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412620980723 2014.10.06 21:43:00)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9f9ec8939fc898899fcc8bc5cd9997999b9ac999cc)
	(_entity
		(_time 1412620980706)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation U2 0 26 (_component nor2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation U3 0 27 (_component nor2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412620980753 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412620980754 2014.10.06 21:43:00)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bebfe9e9bde9b9a8beb8aae4ecb8b6b8babbe8b8ed)
	(_entity
		(_time 1412620980706)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412621016593 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621016594 2014.10.06 21:43:36)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c2c4cb97959592d1c090d398c6c4c6c1c0c4c3c497)
	(_entity
		(_time 1412621016578)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412621030578 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621030579 2014.10.06 21:43:50)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 62673d62353430746b30273935646b64376564646b)
	(_entity
		(_time 1412621030562)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412621045890 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621045891 2014.10.06 21:44:05)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 323335376664642130607768353530313034673464)
	(_entity
		(_time 1412621045874)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2324          1412621047280 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412621047281 2014.10.06 21:44:07)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1afa5f5f6f6a6b7a1f2b5fbf3a7a9a7a5a4f7a7f2)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412621047285 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412621047286 2014.10.06 21:44:07)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1afa5f5f6f6a6b7a1a7b5fbf3a7a9a7a5a4f7a7f2)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412621047338 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621047339 2014.10.06 21:44:07)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d0ded182858780c3d282c18ad4d6d4d3d2d6d1d685)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412621047395 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621047396 2014.10.06 21:44:07)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e0006080e585c18075c4b55590807085b09080807)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412621047449 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621047450 2014.10.06 21:44:07)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3d3369383f6b6b2e3f6f78673a3a3f3e3f3b683b6b)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1642          1412621047502 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 13 ))
	(_version vb4)
	(_time 1412621047503 2014.10.06 21:44:07)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7c727c7c2c2a216a287c6f272f7a797a7b7a757b7f)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412621047559 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412621047560 2014.10.06 21:44:07)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aba4a9fdf0fcaabda9fdb9f1ffadacaca8aca2adfe)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412621207702 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412621207703 2014.10.06 21:46:47)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 47174046161040514714531d15414f414342114114)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412621207718 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412621207719 2014.10.06 21:46:47)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57075057060050415751430d05515f515352015104)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412621207812 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621207813 2014.10.06 21:46:47)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b4e4b6e0e5e3e4a7b6e6a5eeb0b2b0b7b6b2b5b2e1)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412621207906 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621207907 2014.10.06 21:46:47)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 12421f15454440041b40574945141b14471514141b)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412621207999 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621208000 2014.10.06 21:46:47)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 70202171262626637222352a777772737276257626)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2969          1412621208093 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412621208094 2014.10.06 21:46:48)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ce9ece98cd999fd899cadf949dc89dc8cbcb98c89d)
	(_entity
		(_time 1412621208078)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 29 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 30 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 31 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 32 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 33 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000044 55 1131          1412621208109 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 37 ))
	(_version vb4)
	(_time 1412621208110 2014.10.06 21:46:48)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dd8ddd8cdf8a8ccb888dcc878edb8edbd8d88bdb8e)
	(_entity
		(_time 1412621208078)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1642          1412621208203 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 13 ))
	(_version vb4)
	(_time 1412621208204 2014.10.06 21:46:48)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b6b3f3f6a6d662d6f3b2860683d3e3d3c3d323c38)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412621208267 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412621208268 2014.10.06 21:46:48)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 79287f79792e786f7b2f6b232d7f7e7e7a7e707f2c)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412621415469 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412621415470 2014.10.06 21:50:15)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ddda8c8cdf8adacbdd8ec9878fdbd5dbd9d88bdb8e)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412621415484 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412621415485 2014.10.06 21:50:15)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ecebbdbce9bbebfaeceaf8b6beeae4eae8e9baeabf)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412621415578 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621415579 2014.10.06 21:50:15)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4a4d1d484e1d1a5948185b104e4c4e49484c4b4c1f)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412621415672 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621415673 2014.10.06 21:50:15)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a8aff7fff5fefabea1faedf3ffaea1aefdafaeaea1)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412621415766 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621415767 2014.10.06 21:50:15)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05015003565353160757405f020207060703500353)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2969          1412621415859 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412621415860 2014.10.06 21:50:15)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 636767603634327534677239306530656666356530)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 29 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 30 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 31 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 32 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 33 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000044 55 1131          1412621415875 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 37 ))
	(_version vb4)
	(_time 1412621415876 2014.10.06 21:50:15)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 737777712624226526236229207520757676257520)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 1545          1412621415969 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412621415970 2014.10.06 21:50:15)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d1d5d082d3878cc785d2c28a82d7d4d7d6d7d8d6d2)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 3 -1
	)
)
I 000044 55 1642          1412621415984 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 24 ))
	(_version vb4)
	(_time 1412621415985 2014.10.06 21:50:15)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e0e4e1b2e3b6bdf6b4e0f3bbb3e6e5e6e7e6e9e7e3)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412621416033 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412621416034 2014.10.06 21:50:16)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0f0a0d0850580e190d591d555b0908080c0806095a)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412621500594 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412621500595 2014.10.06 21:51:40)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 62623461363565746231763830646a646667346431)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412621500609 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412621500610 2014.10.06 21:51:40)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71712773262676677177652b237779777574277722)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412621500703 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621500704 2014.10.06 21:51:40)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cfcf9c9acc989fdccd9dde95cbc9cbcccdc9cec99a)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412621500797 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621500798 2014.10.06 21:51:40)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2d2d77292c7b7f3b247f68767a2b242b782a2b2b24)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412621500891 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621500892 2014.10.06 21:51:40)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a8a8c848ddcdc9988d8cfd08d8d8889888cdf8cdc)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2969          1412621500984 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412621500985 2014.10.06 21:51:40)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e8e8bfb8b6bfb9febfecf9b2bbeebbeeededbeeebb)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 29 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 30 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 31 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 32 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 33 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000044 55 1131          1412621501000 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 37 ))
	(_version vb4)
	(_time 1412621501001 2014.10.06 21:51:40)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f8f8afaba6afa9eeada8e9a2abfeabfefdfdaefeab)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1642          1412621501125 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412621501126 2014.10.06 21:51:41)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 75752075732328632175662e2673707372737c7276)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412621501174 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412621501175 2014.10.06 21:51:41)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a4a5f3f2a9f3a5b2a6f2b6fef0a2a3a3a7a3ada2f1)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412621519313 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412621519314 2014.10.06 21:51:59)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 80d4808dd6d7879680d394dad28688868485d686d3)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412621519328 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412621519329 2014.10.06 21:51:59)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 90c4909cc6c79786909684cac29698969495c696c3)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412621519422 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621519423 2014.10.06 21:51:59)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eebaebbdeeb9befdecbcffb4eae8eaedece8efe8bb)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412621519516 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621519517 2014.10.06 21:51:59)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4b1f47494c1d195d42190e101c4d424d1e4c4d4d42)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412621519609 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621519610 2014.10.06 21:51:59)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a9fdf9fef6ffffbaabfbecf3aeaeabaaabaffcafff)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 2969          1412621519703 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412621519704 2014.10.06 21:51:59)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07530502565056115003165d540154010202510154)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 29 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 30 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 31 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 32 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 33 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000044 55 1131          1412621519719 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 37 ))
	(_version vb4)
	(_time 1412621519720 2014.10.06 21:51:59)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 17431513464046014247064d441144111212411144)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1642          1412621519844 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412621519845 2014.10.06 21:51:59)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 94c0939a93c2c982c09487cfc792919293929d9397)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412621519893 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412621519894 2014.10.06 21:51:59)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c297c796c995c3d4c094d09896c4c5c5c1c5cbc497)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1642          1412621542703 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412621542704 2014.10.06 21:52:22)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dfd9888c8a8982c98bdfcc848cd9dad9d8d9d6d8dc)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412621548985 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412621548986 2014.10.06 21:52:28)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 686c646b363f6f7e683b7c323a6e606e6c6d3e6e3b)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412621549000 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412621549001 2014.10.06 21:52:28)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 787c747a262f7f6e787e6c222a7e707e7c7d2e7e2b)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412621549094 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621549095 2014.10.06 21:52:29)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d6d2df84858186c5d484c78cd2d0d2d5d4d0d7d083)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412621549188 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621549189 2014.10.06 21:52:29)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 33373336656561253a61766864353a35663435353a)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412621549281 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412621549282 2014.10.06 21:52:29)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9195cd9ec6c7c78293c3d4cb969693929397c497c7)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000047 55 2969          1412621549375 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412621549376 2014.10.06 21:52:29)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efebe2bfefb8bef9b8ebfeb5bce9bce9eaeab9e9bc)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 29 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 30 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 31 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 32 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 33 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000044 55 1131          1412621549391 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 37 ))
	(_version vb4)
	(_time 1412621549392 2014.10.06 21:52:29)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fefaf3adfda9afe8abaeefa4adf8adf8fbfba8f8ad)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1642          1412621549516 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412621549517 2014.10.06 21:52:29)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b7f2b7b2a2d266d2f7b6820287d7e7d7c7d727c78)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412621549565 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412621549566 2014.10.06 21:52:29)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aaaff8fcf2fdabbca8fcb8f0feacadada9ada3acff)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1642          1412622145559 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412622145560 2014.10.06 22:02:25)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bbb9b8eeeaede6adefbba8e0e8bdbebdbcbdb2bcb8)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1131          1412622155153 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412622155154 2014.10.06 22:02:35)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 34343832666365226164256e673267323131623267)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 2324          1412622157996 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412622157997 2014.10.06 22:02:37)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 50515750060757465003440a025658565455065603)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412622158012 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412622158013 2014.10.06 22:02:38)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 60616763363767766066743a326668666465366633)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412622158106 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622158107 2014.10.06 22:02:38)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bebfbceabee9eeadbcecafe4bab8babdbcb8bfb8eb)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412622158199 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622158200 2014.10.06 22:02:38)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1b1a161c1c4d490d12495e404c1d121d4e1c1d1d12)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412622158293 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622158294 2014.10.06 22:02:38)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 79782878262f2f6a7b2b3c237e7e7b7a7b7f2c7f2f)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1412622158387 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412622158388 2014.10.06 22:02:38)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d7d6d786868086c18287c68d84d184d1d2d281d184)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 2446          1412622158481 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412622158482 2014.10.06 22:02:38)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3534313133636823613a266e6633303332333c3236)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DELatch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component DELatch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_implicit)
				(_port
					((D)(D))
					((E)(E))
					((Q)(Q))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1412622158512 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412622158513 2014.10.06 22:02:38)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54555056530209420054470f0752515253525d5357)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412622158576 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412622158577 2014.10.06 22:02:38)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9292949c99c5938490c480c8c694959591959b94c7)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412622179512 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412622179513 2014.10.06 22:02:59)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5c095f5c590b5b4a5c0f48060e5a545a58590a5a0f)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412622179528 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412622179529 2014.10.06 22:02:59)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b3e68686f3c6c7d6b6d7f31396d636d6f6e3d6d38)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412622179621 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622179622 2014.10.06 22:02:59)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c99ccf9c959e99dacb9bd893cdcfcdcacbcfc8cf9c)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412622179715 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622179716 2014.10.06 22:02:59)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27722623757175312e75627c70212e21722021212e)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412622179809 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622179810 2014.10.06 22:02:59)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 85d0d88bd6d3d39687d7c0df828287868783d083d3)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1412622179903 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412622179904 2014.10.06 22:02:59)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2b7eeb2b6b5b3f4b7b2f3b8b1e4b1e4e7e7b4e4b1)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 2446          1412622179996 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412622179997 2014.10.06 22:02:59)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4015484343161d56144f531b134645464746494743)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DELatch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component DELatch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_implicit)
				(_port
					((D)(D))
					((E)(E))
					((Q)(Q))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1412622180028 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412622180029 2014.10.06 22:03:00)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f0a575d0a0902490b5f4c040c595a59585956585c)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412622180092 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412622180093 2014.10.06 22:03:00)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9eca9490c2c99f889cc88cc4ca9899999d999798cb)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412622210621 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412622210622 2014.10.06 22:03:30)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1e3e5b1b6b6e6f7e1b2f5bbb3e7e9e7e5e4b7e7b2)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412622210637 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412622210638 2014.10.06 22:03:30)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f1f3f5a2a6a6f6e7f1f7e5aba3f7f9f7f5f4a7f7a2)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412622210731 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622210732 2014.10.06 22:03:30)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4f4d4f4d4c181f5c4d1d5e154b494b4c4d494e491a)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412622210825 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622210826 2014.10.06 22:03:30)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code acaea4fbaafafebaa5fee9f7fbaaa5aaf9abaaaaa5)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412622210918 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622210919 2014.10.06 22:03:30)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0a085d0c0d5c5c1908584f500d0d0809080c5f0c5c)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1412622211012 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412622211013 2014.10.06 22:03:31)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 686a6e6b363f397e3d3879323b6e3b6e6d6d3e6e3b)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 2411          1412622211106 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412622211107 2014.10.06 22:03:31)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c6c4c592c3909bd092c9d59d95c0c3c0c1c0cfc1c5)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1412622211121 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412622211122 2014.10.06 22:03:31)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d5d7d686d38388c381d5c68e86d3d0d3d2d3dcd2d6)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412622211186 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412622211187 2014.10.06 22:03:31)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 14171412194315021642064e4012131317131d1241)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2411          1412622268028 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412622268029 2014.10.06 22:04:28)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f1b1f194a4942094b100c444c191a19181916181c)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1412622268043 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412622268044 2014.10.06 22:04:28)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2f2b2f2a7a7972397b2f3c747c292a29282926282c)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412622897812 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412622897813 2014.10.06 22:14:57)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 44101445161343524417501e16424c424041124217)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412622897828 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412622897829 2014.10.06 22:14:57)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54000454060353425452400e06525c525051025207)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412622897922 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622897923 2014.10.06 22:14:57)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b2e6e7e6e5e5e2a1b0e0a3e8b6b4b6b1b0b4b3b4e7)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412622898015 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622898016 2014.10.06 22:14:58)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0f5b53090c595d19065d4a54580906095a08090906)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412622898109 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622898110 2014.10.06 22:14:58)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d396d6d6f3b3b7e6f3f28376a6a6f6e6f6b386b3b)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1412622898203 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412622898204 2014.10.06 22:14:58)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cb9f9a9dcf9c9add9e9bda9198cd98cdcece9dcd98)
	(_entity
		(_time 1412621208077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1315          1412622898297 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412622898298 2014.10.06 22:14:58)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 297d7b2e767e783f7d2938737a2f7a2f2c2c7f2f7a)
	(_entity
		(_time 1412622898281)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1642          1412622898406 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412622898407 2014.10.06 22:14:58)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 96c2c19893c0cb80c29685cdc590939091909f9195)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412622898455 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412622898456 2014.10.06 22:14:58)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c5909091c992c4d3c793d79f91c3c2c2c6c2ccc390)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412622914937 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412622914938 2014.10.06 22:15:14)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 292f2d2e767e2e3f297a3d737b2f212f2d2c7f2f7a)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412622914953 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412622914954 2014.10.06 22:15:14)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 393f3d3f666e3e2f393f2d636b3f313f3d3c6f3f6a)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412622915047 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622915048 2014.10.06 22:15:15)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 97919698c5c0c78495c586cd9391939495919691c2)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412622915141 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622915142 2014.10.06 22:15:15)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4f2fda4a5a2a6e2fda6b1afa3f2fdf2a1f3f2f2fd)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412622915234 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412622915235 2014.10.06 22:15:15)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 525406510604044150001708555550515054075404)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1412622915328 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412622915329 2014.10.06 22:15:15)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0b6b5e7e6e7e1a6e5e0a1eae3b6e3b6b5b5e6b6e3)
	(_entity
		(_time 1412622915312)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1307          1412622915422 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412622915423 2014.10.06 22:15:15)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e0808085e585919060e4b545c080a080b090d0907)
	(_entity
		(_time 1412622915406)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 2411          1412622915516 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412622915517 2014.10.06 22:15:15)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b6d686a3a3d367d3f647830386d6e6d6c6d626c68)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1412622920016 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412622920017 2014.10.06 22:15:20)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fff8fdaeaaa9a2e9abffeca4acf9faf9f8f9f6f8fc)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412622920064 Beh
(_unit VHDL (syncreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412622920065 2014.10.06 22:15:20)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2e28292b72792f382c783c747a2829292d2927287b)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412623029047 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412623029048 2014.10.06 22:17:09)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7b3b7b7b6b0e0f1e7b4f3bdb5e1efe1e3e2b1e1b4)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412623029063 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412623029064 2014.10.06 22:17:09)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f6a2a6a5a6a1f1e0f6f0e2aca4f0fef0f2f3a0f0a5)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412623029157 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412623029158 2014.10.06 22:17:09)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54000057050304475606450e505250575652555201)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412623029250 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412623029251 2014.10.06 22:17:09)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b2e6eee6e5e4e0a4bbe0f7e9e5b4bbb4e7b5b4b4bb)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412623029344 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412623029345 2014.10.06 22:17:09)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 10441317464646031242554a171712131216451646)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1412623029438 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412623029439 2014.10.06 22:17:09)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d393f6e6f3a3c7b383d7c373e6b3e6b68683b6b3e)
	(_entity
		(_time 1412622915311)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1307          1412623029518 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412623029519 2014.10.06 22:17:09)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bbefe9efecedecacb3bbfee1e9bdbfbdbebcb8bcb2)
	(_entity
		(_time 1412622915405)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 2411          1412623029610 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412623029611 2014.10.06 22:17:09)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 194c181f134f440f4d160a424a1f1c1f1e1f101e1a)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1412623034110 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412623034111 2014.10.06 22:17:14)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adffadfbfafbf0bbf9adbef6feaba8abaaaba4aaae)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1822          1412623034159 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1412623034160 2014.10.06 22:17:14)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dc8fde8f868bddcade8ace8688dadbdbdfdbd5da89)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2324          1412623076313 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412623076314 2014.10.06 22:17:56)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 88898a85d6df8f9e88db9cd2da8e808e8c8dde8edb)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412623076329 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412623076330 2014.10.06 22:17:56)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 98999a94c6cf9f8e989e8cc2ca9e909e9c9dce9ecb)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412623076422 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412623076423 2014.10.06 22:17:56)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f6f7f1a6a5a1a6e5f4a4e7acf2f0f2f5f4f0f7f0a3)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412623076516 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412623076517 2014.10.06 22:17:56)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 53525d50050501455a01160804555a55065455555a)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412623076610 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412623076611 2014.10.06 22:17:56)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b1b0e3e5e6e7e7a2b3e3f4ebb6b6b3b2b3b7e4b7e7)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1412623076704 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412623076705 2014.10.06 22:17:56)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0f0e030a0f585e195a5f1e555c095c090a0a59095c)
	(_entity
		(_time 1412622915311)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1307          1412623076797 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412623076798 2014.10.06 22:17:56)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d6c616d3c3b3a7a656d28373f6b696b686a6e6a64)
	(_entity
		(_time 1412622915405)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 2411          1412623076891 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412623076892 2014.10.06 22:17:56)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cacbc39e989c97dc9ec5d99199cccfcccdccc3cdc9)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1412623081391 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412623081392 2014.10.06 22:18:01)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e500e5c080803480a5e4d050d585b58595857595d)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2568          1412623081440 Struct
(_unit VHDL (syncreg 0 4 (struct 0 15 ))
	(_version vb4)
	(_time 1412623081441 2014.10.06 22:18:01)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8d82df82d0da8c9b8fd89fd7d98b8a8a8e8a848bd8)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DESync
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 24 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 25 (_component DESync )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((CLK)(CLK))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . DESync)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 24 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 24 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1822          1412623081444 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1412623081445 2014.10.06 22:18:01)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8d82df82d0da8c9b8fdb9fd7d98b8a8a8e8a848bd8)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000051 55 1641          1412623419360 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 13 ))
	(_version vb4)
	(_time 1412623419361 2014.10.06 22:23:39)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8fdb8981dfd8dd9ad8df9ad58b898e898d89dc898a)
	(_entity
		(_time 1412623419344)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(7))(_sensitivity(0)(2)(3))(_read(1)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000047 55 2324          1412624209402 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412624209403 2014.10.06 22:36:49)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9ecb9a929dc999889ecd8ac4cc9896989a9bc898cd)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412624209418 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412624209419 2014.10.06 22:36:49)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aefbaafaadf9a9b8aea8baf4fca8a6a8aaabf8a8fd)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412624209511 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412624209512 2014.10.06 22:36:49)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0c590c0a0a5b5c1f0e5e1d56080a080f0e0a0d0a59)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412624209605 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412624209606 2014.10.06 22:36:49)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6a3f626a6e3c387c63382f313d6c636c3f6d6c6c63)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412624209699 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412624209700 2014.10.06 22:36:49)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c7929392969191d4c595829dc0c0c5c4c5c192c191)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1412624209793 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412624209794 2014.10.06 22:36:49)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 25702322767274337075347f762376232020732376)
	(_entity
		(_time 1412622915311)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1307          1412624209902 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412624209903 2014.10.06 22:36:49)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 92c7949d95c4c5859a92d7c8c0949694979591959b)
	(_entity
		(_time 1412622915405)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000051 55 1641          1412624209996 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 13 ))
	(_version vb4)
	(_time 1412624209997 2014.10.06 22:36:49)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f0a5f6a0f6a7a2e5a7a0e5aaf4f6f1f6f2f6a3f6f5)
	(_entity
		(_time 1412623419343)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(7))(_sensitivity(0)(2)(3))(_read(1)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000047 55 2411          1412624210045 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412624210046 2014.10.06 22:36:50)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f4a1d194a4942094b100c444c191a19181916181c)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1412624210049 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412624210050 2014.10.06 22:36:50)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f4a1d194a4942094b1f0c444c191a19181916181c)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2568          1412624210107 Struct
(_unit VHDL (syncreg 0 4 (struct 0 15 ))
	(_version vb4)
	(_time 1412624210108 2014.10.06 22:36:50)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e0a5e5c02095f485c0b4c040a5859595d5957580b)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DESync
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 24 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 25 (_component DESync )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((CLK)(CLK))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . DESync)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 24 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 24 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1822          1412624210111 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1412624210112 2014.10.06 22:36:50)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e0a5e5c02095f485c084c040a5859595d5957580b)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1813          1412625717075 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 12 ))
	(_version vb4)
	(_time 1412625717076 2014.10.06 23:01:57)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f6a2f4a6f8a1abe0f1a2e2ada5f0f3f0f1f1f5f0fe)
	(_entity
		(_time 1412625708935)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5(0))(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_model . Beh 4 -1
	)
)
I 000051 55 1554          1412625993099 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 12 ))
	(_version vb4)
	(_time 1412625993100 2014.10.06 23:06:33)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 36663a33366164236163236c323037303430653033)
	(_entity
		(_time 1412625993083)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(1)(3)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(4))(_sensitivity(6)))))
			(line__27(_architecture 2 0 27 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000044 55 1813          1412626182621 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 12 ))
	(_version vb4)
	(_time 1412626182622 2014.10.06 23:09:42)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 81d2d18f88d6dc9786d595dad28784878686828789)
	(_entity
		(_time 1412626182605)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5(0))(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 1813          1412626195385 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 12 ))
	(_version vb4)
	(_time 1412626195386 2014.10.06 23:09:55)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f58095c01080249580b4b040c595a5958585c5957)
	(_entity
		(_time 1412626182604)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5(0))(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2265          1412626195401 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 31 ))
	(_version vb4)
	(_time 1412626195402 2014.10.06 23:09:55)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6e69386e33393378693d7a353d686b6869696d6866)
	(_entity
		(_time 1412626182604)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 42 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(EN))
			((Clear)(CLR))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 44 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 45 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(EN))
				((Clear)(CLR))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 44 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 44 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000047 55 2324          1412626215088 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412626215089 2014.10.06 23:10:15)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 56550056060151405605420c04505e505253005005)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1412626215104 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412626215105 2014.10.06 23:10:15)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 66653065363161706660723c34606e606263306035)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1412626215178 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412626215179 2014.10.06 23:10:15)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b4b7e7e0e5e3e4a7b6e6a5eeb0b2b0b7b6b2b5b2e1)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1412626215270 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412626215271 2014.10.06 23:10:15)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 11124b16454743071843544a461718174416171718)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412626215370 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412626215371 2014.10.06 23:10:15)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6f6c696f6f39397c6d3d2a3568686d6c6d693a6939)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1412626215463 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412626215464 2014.10.06 23:10:15)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cdce9a9bcf9a9cdb989ddc979ecb9ecbc8c89bcb9e)
	(_entity
		(_time 1412622915311)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1307          1412626215557 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412626215558 2014.10.06 23:10:15)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b287b2f7c7d7c3c232b6e71792d2f2d2e2c282c22)
	(_entity
		(_time 1412622915405)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000051 55 1342          1412626215651 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 12 ))
	(_version vb4)
	(_time 1412626215652 2014.10.06 23:10:15)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 888bd88686dfda9ddfdc9dd28c8e898e8a8edb8e8d)
	(_entity
		(_time 1412626215635)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2))(_read(1)(3)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000047 55 2411          1412626215700 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412626215701 2014.10.06 23:10:15)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7b4e2e2b3e1eaa1e3b8a4ece4b1b2b1b0b1beb0b4)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1412626215704 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412626215705 2014.10.06 23:10:15)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7b4e2e2b3e1eaa1e3b7a4ece4b1b2b1b0b1beb0b4)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2568          1412626215747 Struct
(_unit VHDL (syncreg 0 4 (struct 0 15 ))
	(_version vb4)
	(_time 1412626215748 2014.10.06 23:10:15)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6e4b1b4e9b1e7f0e4b3f4bcb2e0e1e1e5e1efe0b3)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DESync
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 24 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 25 (_component DESync )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((CLK)(CLK))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . DESync)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 24 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 24 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1822          1412626215751 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1412626215752 2014.10.06 23:10:15)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6e4b1b4e9b1e7f0e4b0f4bcb2e0e1e1e5e1efe0b3)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1813          1412626215794 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 12 ))
	(_version vb4)
	(_time 1412626215795 2014.10.06 23:10:15)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 15174312184248031241014e46131013121216131d)
	(_entity
		(_time 1412626182604)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5(0))(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2265          1412626215798 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 31 ))
	(_version vb4)
	(_time 1412626215799 2014.10.06 23:10:15)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 15174312184248031246014e46131013121216131d)
	(_entity
		(_time 1412626182604)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 42 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(EN))
			((Clear)(CLR))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 44 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 45 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(EN))
				((Clear)(CLR))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 44 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 44 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
V 000047 55 2324          1412626310553 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412626310554 2014.10.06 23:11:50)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 43114742161444554310571911454b454746154510)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1250          1412626310569 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412626310570 2014.10.06 23:11:50)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52005652060555445254460800545a545657045401)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000045 55 896           1412626310663 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412626310664 2014.10.06 23:11:50)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0e2b1e4e5e7e0a3b2e2a1eab4b6b4b3b2b6b1b6e5)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 848           1412626310756 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412626310757 2014.10.06 23:11:50)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e5c06080e585c18075c4b55590807085b09080807)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 896           1412626310850 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412626310851 2014.10.06 23:11:50)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6c3e386c693a3a7f6e3e29366b6b6e6f6e6a396a3a)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000044 55 1131          1412626310944 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412626310945 2014.10.06 23:11:50)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c99bcc9f969e98df9c99d8939acf9acfcccc9fcf9a)
	(_entity
		(_time 1412622915311)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 1307          1412626311038 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1412626311039 2014.10.06 23:11:51)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27752123257170302f27627d75212321222024202e)
	(_entity
		(_time 1412622915405)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
V 000051 55 1342          1412626311131 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 12 ))
	(_version vb4)
	(_time 1412626311132 2014.10.06 23:11:51)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 85d7838b86d2d790d2d190df818384838783d68380)
	(_entity
		(_time 1412626215634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2))(_read(1)(3)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
V 000047 55 2411          1412626311176 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1412626311177 2014.10.06 23:11:51)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b4e6b7e1b3e2e9a2e0bba7efe7b2b1b2b3b2bdb3b7)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
V 000044 55 1642          1412626311180 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1412626311181 2014.10.06 23:11:51)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b4e6b7e1b3e2e9a2e0b4a7efe7b2b1b2b3b2bdb3b7)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
V 000047 55 2568          1412626311222 Struct
(_unit VHDL (syncreg 0 4 (struct 0 15 ))
	(_version vb4)
	(_time 1412626311223 2014.10.06 23:11:51)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e3b0e2b1e9b4e2f5e1b6f1b9b7e5e4e4e0e4eae5b6)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DESync
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 24 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 25 (_component DESync )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((CLK)(CLK))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . DESync)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 24 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 24 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
V 000044 55 1822          1412626311226 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1412626311227 2014.10.06 23:11:51)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e3b0e2b1e9b4e2f5e1b5f1b9b7e5e4e4e0e4eae5b6)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
V 000044 55 1813          1412626311273 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 12 ))
	(_version vb4)
	(_time 1412626311274 2014.10.06 23:11:51)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1142111618464c071645054a421714171616121719)
	(_entity
		(_time 1412626182604)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5(0))(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_model . Beh 4 -1
	)
)
V 000047 55 2265          1412626311277 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 31 ))
	(_version vb4)
	(_time 1412626311278 2014.10.06 23:11:51)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1142111618464c071642054a421714171616121719)
	(_entity
		(_time 1412626182604)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 42 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(EN))
			((Clear)(CLR))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 44 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 45 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(EN))
				((Clear)(CLR))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 44 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 44 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1873          1412698992851 Beh
(_unit VHDL (jc 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412698992852 2014.10.07 19:23:12)
	(_source (\./../src/Task4/JC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 70202971732775667227312a227621767376217673)
	(_entity
		(_time 1412698976986)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2052          1412699117854 Beh
(_unit VHDL (jc 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412699117855 2014.10.07 19:25:17)
	(_source (\./../src/Task4/JC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bcefede8ecebb9aabdbefde6eebaedbabfbaedbabf)
	(_entity
		(_time 1412698976986)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 27 (_process (_simple)(_target(6))(_sensitivity(5)(2)(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
V 000044 55 2052          1412699489075 Beh
(_unit VHDL (jc 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412699489076 2014.10.07 19:31:29)
	(_source (\./../src/Task4/JC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d0ded082d387d5c6d1d3918a82d681d6d3d681d6d3)
	(_entity
		(_time 1412698976986)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(5)(2)(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2064          1412701677276 Beh
(_unit VHDL (lfsr_out 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412701677277 2014.10.07 20:07:57)
	(_source (\./../src/Task5/LFSR_Out.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 722174737624256572723428757577757674217474)
	(_entity
		(_time 1412701677274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(0)(1)(6)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
V 000044 55 2064          1412701697977 Beh
(_unit VHDL (lfsr_out 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1412701697978 2014.10.07 20:08:17)
	(_source (\./../src/Task5/LFSR_Out.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 50555553560607475050160a575755575456035656)
	(_entity
		(_time 1412701677273)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(0)(1)(6)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 1978          1413490198672 Beh
(_unit VHDL (lfsr_out 0 4 (beh 0 14 ))
	(_version vb4)
	(_time 1413490198673 2014.10.16 23:09:58)
	(_source (\./../src/Task5/LFSR_Out.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 782f2879762e2f6f787d3e227f7f7d7f7c7e2b7e7e)
	(_entity
		(_time 1413490198656)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 15 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5)))))
			(Data(_architecture 1 0 27 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000047 55 2324          1413490200875 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1413490200876 2014.10.16 23:10:00)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 13444417464414051340074941151b151716451540)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1413490200891 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1413490200892 2014.10.16 23:10:00)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 22757525767525342224367870242a242627742471)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1413490200984 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413490200985 2014.10.16 23:10:00)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 80d7d28ed5d7d09382d291da8486848382868186d5)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1413490201078 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413490201079 2014.10.16 23:10:01)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code de89848cde888cc8d78c9b8589d8d7d88bd9d8d8d7)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1413490201172 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413490201173 2014.10.16 23:10:01)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c6b3d39396a6a2f3e6e79663b3b3e3f3e3a693a6a)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1413490201266 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413490201267 2014.10.16 23:10:01)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 99cec995c6cec88fccc988c3ca9fca9f9c9ccf9fca)
	(_entity
		(_time 1412622915311)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1307          1413490201359 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413490201360 2014.10.16 23:10:01)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f7a0a7a7f5a1a0e0fff7b2ada5f1f3f1f2f0f4f0fe)
	(_entity
		(_time 1412622915405)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000051 55 1342          1413490201453 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 12 ))
	(_version vb4)
	(_time 1413490201454 2014.10.16 23:10:01)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 55020456560207400201400f515354535753065350)
	(_entity
		(_time 1412626215634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2))(_read(1)(3)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000047 55 2411          1413490201502 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1413490201503 2014.10.16 23:10:01)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 84d3d08b83d2d992d08b97dfd782818283828d8387)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1413490201506 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1413490201507 2014.10.16 23:10:01)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 84d3d08b83d2d992d08497dfd782818283828d8387)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2568          1413490201549 Struct
(_unit VHDL (syncreg 0 4 (struct 0 15 ))
	(_version vb4)
	(_time 1413490201550 2014.10.16 23:10:01)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3e5e5e6b9e4b2a5b1e6a1e9e7b5b4b4b0b4bab5e6)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DESync
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 24 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 25 (_component DESync )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((CLK)(CLK))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . DESync)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 24 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 24 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1822          1413490201553 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1413490201554 2014.10.16 23:10:01)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3e5e5e6b9e4b2a5b1e5a1e9e7b5b4b4b0b4bab5e6)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1813          1413490201596 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 12 ))
	(_version vb4)
	(_time 1413490201597 2014.10.16 23:10:01)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2b4b4b1e8b5bff4e5b6f6b9b1e4e7e4e5e5e1e4ea)
	(_entity
		(_time 1412626182604)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5(0))(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2265          1413490201600 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 31 ))
	(_version vb4)
	(_time 1413490201601 2014.10.16 23:10:01)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2b4b4b1e8b5bff4e5b1f6b9b1e4e7e4e5e5e1e4ea)
	(_entity
		(_time 1412626182604)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 42 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(EN))
			((Clear)(CLR))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 44 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 45 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(EN))
				((Clear)(CLR))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 44 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 44 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 2052          1413490201643 Beh
(_unit VHDL (jc 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413490201644 2014.10.16 23:10:01)
	(_source (\./../src/Task4/JC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 10471717134715061113514a421641161316411613)
	(_entity
		(_time 1413490201641)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(0)(1)(6)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 1978          1413490201690 Beh
(_unit VHDL (lfsr_out 0 4 (beh 0 14 ))
	(_version vb4)
	(_time 1413490201691 2014.10.16 23:10:01)
	(_source (\./../src/Task5/LFSR_Out.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f683a3a6f6968283f3a796538383a383b396c3939)
	(_entity
		(_time 1413490198655)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 15 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5)))))
			(Data(_architecture 1 0 27 (_process (_simple)(_target(5))(_sensitivity(2)(4)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2062          1413490201736 Beh
(_unit VHDL (lfsr_in 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413490201737 2014.10.16 23:10:01)
	(_source (\./../src/Task6/LFSR_In.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6e396b6e3d3839796e6e283436683b683d6868696d)
	(_entity
		(_time 1413490201734)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(0)(1)(6)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2173          1413491851723 Beh
(_unit VHDL (lfsr_in 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413491851724 2014.10.16 23:37:31)
	(_source (\./../src/Task6/LFSR_In.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code affdaff8fff9f8b8afa2e9f5f7a9faa9fca9a9a8ac)
	(_entity
		(_time 1413490201733)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(5))(_sensitivity(0)(1)(6)))))
			(Data(_architecture 1 0 29 (_process (_simple)(_target(6(1))(6)(7))(_sensitivity(2)(3)(5))(_read(7)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
V 000047 55 2324          1413491855317 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1413491855318 2014.10.16 23:37:35)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8ebedefe6efbfaeb8ebace2eabeb0bebcbdeebeeb)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1250          1413491855332 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1413491855333 2014.10.16 23:37:35)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c89b9d9e969fcfdec8cedc929acec0cecccd9ece9b)
	(_entity
		(_time 1412620980705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000045 55 896           1413491855426 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413491855427 2014.10.16 23:37:35)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 26757522757176352474377c222022252420272073)
	(_entity
		(_time 1412621016577)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 848           1413491855520 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413491855521 2014.10.16 23:37:35)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 83d0d88dd5d5d1958ad1c6d8d4858a85d68485858a)
	(_entity
		(_time 1412621030561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 896           1413491855614 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413491855615 2014.10.16 23:37:35)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1b2e6b2b6b7b7f2e3b3a4bbe6e6e3e2e3e7b4e7b7)
	(_entity
		(_time 1412621045873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000044 55 1131          1413491855707 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413491855708 2014.10.16 23:37:35)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f6c68393f686e296a6f2e656c396c393a3a69396c)
	(_entity
		(_time 1412622915311)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 1307          1413491855801 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413491855802 2014.10.16 23:37:35)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9dceca92cccbca8a959dd8c7cf9b999b989a9e9a94)
	(_entity
		(_time 1412622915405)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
V 000051 55 1342          1413491855911 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 12 ))
	(_version vb4)
	(_time 1413491855912 2014.10.16 23:37:35)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0a595a0c5d5d581f5d5e1f500e0c0b0c080c590c0f)
	(_entity
		(_time 1412626215634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2))(_read(1)(3)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
V 000047 55 2411          1413491855959 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1413491855960 2014.10.16 23:37:35)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 396a6c3d336f642f6d362a626a3f3c3f3e3f303e3a)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
V 000044 55 1642          1413491855963 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1413491855964 2014.10.16 23:37:35)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 396a6c3d336f642f6d392a626a3f3c3f3e3f303e3a)
	(_entity
		(_time 1412540689552)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
V 000047 55 2568          1413491856006 Struct
(_unit VHDL (syncreg 0 4 (struct 0 15 ))
	(_version vb4)
	(_time 1413491856007 2014.10.16 23:37:36)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 683a3f69693f697e6a3d7a323c6e6f6f6b6f616e3d)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DESync
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 24 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 25 (_component DESync )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((CLK)(CLK))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . DESync)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 24 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 24 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
V 000044 55 1822          1413491856010 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1413491856011 2014.10.16 23:37:36)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 683a3f69693f697e6a3e7a323c6e6f6f6b6f616e3d)
	(_entity
		(_time 1412620512223)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
V 000044 55 1813          1413491856053 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 12 ))
	(_version vb4)
	(_time 1413491856054 2014.10.16 23:37:36)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 97c5c09898c0ca8190c383ccc4919291909094919f)
	(_entity
		(_time 1412626182604)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5(0))(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_model . Beh 4 -1
	)
)
V 000047 55 2265          1413491856057 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 31 ))
	(_version vb4)
	(_time 1413491856058 2014.10.16 23:37:36)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 97c5c09898c0ca8190c483ccc4919291909094919f)
	(_entity
		(_time 1412626182604)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 42 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(EN))
			((Clear)(CLR))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 44 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 45 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(EN))
				((Clear)(CLR))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 44 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 44 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
V 000044 55 2052          1413491856100 Beh
(_unit VHDL (jc 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413491856101 2014.10.16 23:37:36)
	(_source (\./../src/Task4/JC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c695c393c391c3d0c7c5879c94c097c0c5c097c0c5)
	(_entity
		(_time 1413490201640)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(5)(2)(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
V 000044 55 2071          1413491856147 Beh
(_unit VHDL (lfsr_out 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413491856148 2014.10.16 23:37:36)
	(_source (\./../src/Task5/LFSR_Out.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4a7f3a4f6a2a3e3f4f4b2aef3f3f1f3f0f2a7f2f2)
	(_entity
		(_time 1413491856145)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(5)(3))(_read(2)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
V 000044 55 2173          1413491856194 Beh
(_unit VHDL (lfsr_in 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413491856195 2014.10.16 23:37:36)
	(_source (\./../src/Task6/LFSR_In.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2370252726757434232e65797b2576257025252420)
	(_entity
		(_time 1413490201733)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(5))(_sensitivity(0)(1)(6)))))
			(Data(_architecture 1 0 29 (_process (_simple)(_target(6(1))(6)(7))(_sensitivity(2)(3)(5))(_read(7)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2173          1413549563100 Beh
(_unit VHDL (lfsr_in 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413549563101 2014.10.17 15:39:23)
	(_source (\./../src/Task6/LFSR_In.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2c2e7828797a7b3b2c216a76742a792a7f2a2a2b2f)
	(_entity
		(_time 1413549563069)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 29 (_process (_simple)(_target(6(2))(6)(7))(_sensitivity(5)(2)(3))(_read(7)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 862           1413549905242 Beh
(_unit VHDL (js_test 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413549905243 2014.10.17 15:45:05)
	(_source (\./../src/Testbench/JS_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aaabadfcf8fea8bdafaebff1f8adaeacfbada9affc)
	(_entity
		(_time 1413549864898)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 862           1413549919984 Beh
(_unit VHDL (js_test 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413549919985 2014.10.17 15:45:19)
	(_source (\./../src/Testbench/JS_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40141843431442574547551b124744461147434516)
	(_entity
		(_time 1413549864898)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 2724          1413550619115 Beh
(_unit VHDL (js_test 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413550619116 2014.10.17 15:56:59)
	(_source (\./../src/Testbench/JS_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3e3e6b3a686a3c29393b2b656c393a386f393d3b68)
	(_entity
		(_time 1413549864898)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(JC
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 25 (_component JC )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . JC)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 2473          1413550754071 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1413550754072 2014.10.17 15:59:14)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b6a6c686f3c6c7d6b387f31396d636d6f6e3d6d38)
	(_entity
		(_time 1413550754069)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(nor2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation U2 0 26 (_component nor2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation U3 0 27 (_component nor2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1413550754099 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1413550754100 2014.10.17 15:59:14)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a8b8d878ddd8d9c8a8c9ed0d88c828c8e8fdc8cd9)
	(_entity
		(_time 1413550754069)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1413550754709 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413550754710 2014.10.17 15:59:14)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eaebeeb9eebdbaf9e8b8fbb0eeeceee9e8ecebecbf)
	(_entity
		(_time 1413550754693)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1413550755270 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413550755271 2014.10.17 15:59:15)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1c1d1d1b1a4a4e0a154e59474b1a151a491b1a1a15)
	(_entity
		(_time 1413550755255)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1413550755863 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413550755864 2014.10.17 15:59:15)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d6c696d6f3b3b7e6f3f28376a6a6f6e6f6b386b3b)
	(_entity
		(_time 1413550755848)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1413550756425 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413550756426 2014.10.17 15:59:16)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9e9fc9929dc9cf88cbce8fc4cd98cd989b9bc898cd)
	(_entity
		(_time 1413550756409)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1307          1413550757018 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413550757019 2014.10.17 15:59:17)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efeebebcbcb9b8f8e7efaab5bde9ebe9eae8ece8e6)
	(_entity
		(_time 1413550757002)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000051 55 1342          1413550757641 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 12 ))
	(_version vb4)
	(_time 1413550757642 2014.10.17 15:59:17)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f515a5c0f080d4a080b4a055b595e595d590c595a)
	(_entity
		(_time 1413550757595)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2))(_read(1)(3)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000047 55 2411          1413550758234 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1413550758235 2014.10.17 15:59:18)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0beb2e5b3e6eda6e4bfa3ebe3b6b5b6b7b6b9b7b3)
	(_entity
		(_time 1413550758219)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1413550758250 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1413550758251 2014.10.17 15:59:18)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfb1bdeaeae9e2a9ebbface4ecb9bab9b8b9b6b8bc)
	(_entity
		(_time 1413550758219)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2568          1413550758827 Struct
(_unit VHDL (syncreg 0 4 (struct 0 15 ))
	(_version vb4)
	(_time 1413550758828 2014.10.17 15:59:18)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 010e0406095600170354135b550706060206080754)
	(_entity
		(_time 1413550758812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DESync
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 24 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 25 (_component DESync )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((CLK)(CLK))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . DESync)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 24 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 24 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1822          1413550758843 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1413550758844 2014.10.17 15:59:18)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 101f1516194711061246024a441617171317191645)
	(_entity
		(_time 1413550758812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1813          1413550759453 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 12 ))
	(_version vb4)
	(_time 1413550759454 2014.10.17 15:59:19)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 717e7a7078262c677625652a227774777676727779)
	(_entity
		(_time 1413550759451)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5(0))(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2265          1413550759467 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 31 ))
	(_version vb4)
	(_time 1413550759468 2014.10.17 15:59:19)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 808f8b8e88d7dd9687d394dbd38685868787838688)
	(_entity
		(_time 1413550759451)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 42 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(EN))
			((Clear)(CLR))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 44 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 45 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(EN))
				((Clear)(CLR))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 44 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 44 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 2052          1413550760108 Beh
(_unit VHDL (jc 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413550760109 2014.10.17 15:59:20)
	(_source (\./../src/Task4/JC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 000e0306035705160103415a520651060306510603)
	(_entity
		(_time 1412698976986)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(5)(2)(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2071          1413550760717 Beh
(_unit VHDL (lfsr_out 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413550760718 2014.10.17 15:59:20)
	(_source (\./../src/Task5/LFSR_Out.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 606e6760663637776060263a676765676466336666)
	(_entity
		(_time 1412701677273)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(5)(3))(_read(2)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2173          1413550761310 Beh
(_unit VHDL (lfsr_in 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413550761311 2014.10.17 15:59:21)
	(_source (\./../src/Task6/LFSR_In.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b1bfb4e5b6e7e6a6b1bcf7ebe9b7e4b7e2b7b7b6b2)
	(_entity
		(_time 1413549563068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 29 (_process (_simple)(_target(6(2))(6)(7))(_sensitivity(5)(2)(3))(_read(7)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2724          1413550762197 Beh
(_unit VHDL (js_test 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413550762198 2014.10.17 15:59:22)
	(_source (\./../src/Testbench/JS_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a25782f787e283d2d2f3f71782d2e2c7b2d292f7c)
	(_entity
		(_time 1413549864898)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(JC
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 25 (_component JC )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . JC)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1813          1413551838686 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413551838687 2014.10.17 16:17:18)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2f282c2b71787239287b3b747c292a2928282c2927)
	(_entity
		(_time 1413550759450)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5(0))(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2265          1413551838700 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 34 ))
	(_version vb4)
	(_time 1413551838701 2014.10.17 16:17:18)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f383c3a61686229386c2b646c393a3938383c3937)
	(_entity
		(_time 1413550759450)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 45 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(EN))
			((Clear)(CLR))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 47 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 48 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(EN))
				((Clear)(CLR))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 47 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 47 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000047 55 2324          1413552977377 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1413552977378 2014.10.17 16:36:17)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 39393d3f666e3e2f396a2d636b3f313f3d3c6f3f6a)
	(_entity
		(_time 1413550754068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1413552977381 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1413552977382 2014.10.17 16:36:17)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 39393d3f666e3e2f393f2d636b3f313f3d3c6f3f6a)
	(_entity
		(_time 1413550754068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1413552977970 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413552977971 2014.10.17 16:36:17)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a8a89848eddda9988d89bd08e8c8e89888c8b8cdf)
	(_entity
		(_time 1413550754692)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1413552978516 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413552978517 2014.10.17 16:36:18)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code acaca1fbaafafebaa5fee9f7fbaaa5aaf9abaaaaa5)
	(_entity
		(_time 1413550755254)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1413552979093 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413552979094 2014.10.17 16:36:19)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ededbebeefbbbbfeefbfa8b7eaeaefeeefebb8ebbb)
	(_entity
		(_time 1413550755847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1413552979639 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413552979640 2014.10.17 16:36:19)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0f0f020a0f585e195a5f1e555c095c090a0a59095c)
	(_entity
		(_time 1413550756408)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1307          1413552980232 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413552980233 2014.10.17 16:36:20)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 60603660653637776860253a326664666567636769)
	(_entity
		(_time 1413550757001)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000051 55 1342          1413552980778 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 12 ))
	(_version vb4)
	(_time 1413552980779 2014.10.17 16:36:20)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8282d28c86d5d097d5d697d8868483848084d18487)
	(_entity
		(_time 1413550757594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2))(_read(1)(3)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000047 55 2411          1413552981308 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1413552981309 2014.10.17 16:36:21)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9494c39a93c2c982c09b87cfc792919293929d9397)
	(_entity
		(_time 1413550758218)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1413552981312 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1413552981313 2014.10.17 16:36:21)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9494c39a93c2c982c09487cfc792919293929d9397)
	(_entity
		(_time 1413550758218)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2568          1413552981872 Struct
(_unit VHDL (syncreg 0 4 (struct 0 15 ))
	(_version vb4)
	(_time 1413552981873 2014.10.17 16:36:21)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c6c6c492c991c7d0c493d49c92c0c1c1c5c1cfc093)
	(_entity
		(_time 1413550758811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DESync
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 24 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 25 (_component DESync )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((CLK)(CLK))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . DESync)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 24 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 24 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1822          1413552981885 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1413552981886 2014.10.17 16:36:21)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d6d6d485d981d7c0d480c48c82d0d1d1d5d1dfd083)
	(_entity
		(_time 1413550758811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2052          1413552982496 Beh
(_unit VHDL (jc 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413552982497 2014.10.17 16:36:22)
	(_source (\./../src/Task4/JC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 36376333336133203735776c643067303530673035)
	(_entity
		(_time 1412698976986)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(0)(1)(6)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2071          1413552983088 Beh
(_unit VHDL (lfsr_out 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413552983089 2014.10.17 16:36:23)
	(_source (\./../src/Task5/LFSR_Out.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8786d28986d1d0908787c1dd808082808381d48181)
	(_entity
		(_time 1412701677273)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(5)(3))(_read(2)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2173          1413552983648 Beh
(_unit VHDL (lfsr_in 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413552983649 2014.10.17 16:36:23)
	(_source (\./../src/Task6/LFSR_In.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8b9e3ecb6eeefafb8b5fee2e0beedbeebbebebfbb)
	(_entity
		(_time 1413549563068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 29 (_process (_simple)(_target(6(2))(6)(7))(_sensitivity(5)(2)(3))(_read(7)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2724          1413552984243 Beh
(_unit VHDL (js_test 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413552984244 2014.10.17 16:36:24)
	(_source (\./../src/Testbench/JS_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 09080a0e035d0b1e0e0c1c525b0e0d0f580e0a0c5f)
	(_entity
		(_time 1413549864898)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(JC
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 25 (_component JC )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . JC)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 2268          1413553076361 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 39 ))
	(_version vb4)
	(_time 1413553076362 2014.10.17 16:37:56)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e0b2e1b3e8b7bdf6e4e7f4bbb3e6e5e6e7e7e3e6e8)
	(_entity
		(_time 1413552982430)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 50 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(SE))
			((Clear)(RST))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 52 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 53 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(SE))
				((Clear)(RST))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 52 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal SE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 52 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1965          1413553093568 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413553093569 2014.10.17 16:38:13)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1712121018404a011314034c44111211101014111f)
	(_entity
		(_time 1413552982430)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal SE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(5)(2)(3)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(5))(_sensitivity(6)(1))(_read(0)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2268          1413553093581 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 39 ))
	(_version vb4)
	(_time 1413553093582 2014.10.17 16:38:13)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2623232228717b302221327d75202320212125202e)
	(_entity
		(_time 1413552982430)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 50 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(SE))
			((Clear)(RST))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 52 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 53 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(SE))
				((Clear)(RST))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 52 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal SE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 52 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1966          1413553728692 Beh
(_unit VHDL (signature 0 4 (beh 0 14 ))
	(_version vb4)
	(_time 1413553728693 2014.10.17 16:48:48)
	(_source (\./../src/Task7/Signature.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code feadfbaea2a9ade8a9fbefa5abf9fbf9fcf8fbf9fd)
	(_entity
		(_time 1413553704212)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Pin ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 15 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(5(2))(5)(6))(_sensitivity(4)(2))(_read(6)))))
			(line__35(_architecture 2 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2775          1413556486367 Beh
(_unit VHDL (js_test 0 4 (beh 1 7 ))
	(_version vb4)
	(_time 1413556486368 2014.10.17 17:34:46)
	(_source (\./../src/Testbench/JS_test.vhd\(\./../src/Testbench/LFSR_In_t.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a79292f787e283d2d2f3f71782d2e2c7b2d292f7c)
	(_entity
		(_time 1413549864898)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(LFSR_In
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 1 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 1 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 1 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 1 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 1 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 1 25 (_component LFSR_In )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . LFSR_In)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 1 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 1 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 1 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 1 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 1 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 1 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 1 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 1 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 1 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2743          1413556564775 Beh
(_unit VHDL (lfsr_in_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413556564776 2014.10.17 17:36:04)
	(_source (\./../src/Testbench/LFSR_In_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71767670762726667077372b297724742776757722)
	(_entity
		(_time 1413556564773)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(LFSR_In
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 25 (_component LFSR_In )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . LFSR_In)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2743          1413556737202 Beh
(_unit VHDL (lfsr_in_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413556737203 2014.10.17 17:38:57)
	(_source (\./../src/Testbench/LFSR_In_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fca8faaca9aaabebfdfabaa6a4faa9f9aafbf8faaf)
	(_entity
		(_time 1413556564772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(LFSR_In
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 25 (_component LFSR_In )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . LFSR_In)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528771 )
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2173          1413556786311 Beh
(_unit VHDL (lfsr_in 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413556786312 2014.10.17 17:39:46)
	(_source (\./../src/Task6/LFSR_In.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2d3d480d68485c5d2df94888ad487d481d4d4d5d1)
	(_entity
		(_time 1413549563068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 29 (_process (_simple)(_target(6(2))(6)(7))(_sensitivity(5)(2)(3))(_read(7)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2746          1413556810023 Beh
(_unit VHDL (lfsr_in_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413556810024 2014.10.17 17:40:10)
	(_source (\./../src/Testbench/LFSR_In_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7220737376242565737434282a7427772475767421)
	(_entity
		(_time 1413556564772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(LFSR_Out
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 25 (_component LFSR_Out )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . LFSR_Out)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528771 )
	)
	(_model . Beh 2 -1
	)
)
I 000047 55 2324          1413557341765 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1413557341766 2014.10.17 17:49:01)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 93c39f9fc6c4948593c087c9c1959b959796c595c0)
	(_entity
		(_time 1413550754068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1250          1413557341769 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1413557341770 2014.10.17 17:49:01)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 93c39f9fc6c49485939587c9c1959b959796c595c0)
	(_entity
		(_time 1413550754068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 896           1413557342140 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413557342141 2014.10.17 17:49:02)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0959590f555e591a0b5b18530d0f0d0a0b0f080f5c)
	(_entity
		(_time 1413550754692)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1413557342452 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413557342453 2014.10.17 17:49:02)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 41111a43151713574813041a164748471446474748)
	(_entity
		(_time 1413550755254)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1413557342811 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413557342812 2014.10.17 17:49:02)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a8f8aefff6fefebbaafaedf2afafaaabaaaefdaefe)
	(_entity
		(_time 1413550755847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1131          1413557343107 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413557343108 2014.10.17 17:49:03)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d0808081868781c68580c18a83d683d6d5d586d683)
	(_entity
		(_time 1413550756408)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1307          1413557343450 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413557343451 2014.10.17 17:49:03)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 28787a2c257e7f3f20286d727a2e2c2e2d2f2b2f21)
	(_entity
		(_time 1413550757001)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000051 55 1342          1413557343778 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 12 ))
	(_version vb4)
	(_time 1413557343779 2014.10.17 17:49:03)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6f696b6f3f383d7a383b7a356b696e696d693c696a)
	(_entity
		(_time 1413550757594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2))(_read(1)(3)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000047 55 2411          1413557344090 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1413557344091 2014.10.17 17:49:04)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a7a1a7f1a3f1fab1f3a8b4fcf4a1a2a1a0a1aea0a4)
	(_entity
		(_time 1413550758218)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1642          1413557344103 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1413557344104 2014.10.17 17:49:04)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7b1b7e2b3e1eaa1e3b7a4ece4b1b2b1b0b1beb0b4)
	(_entity
		(_time 1413550758218)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2568          1413557344417 Struct
(_unit VHDL (syncreg 0 4 (struct 0 15 ))
	(_version vb4)
	(_time 1413557344418 2014.10.17 17:49:04)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efe8eebdb0b8eef9edbafdb5bbe9e8e8ece8e6e9ba)
	(_entity
		(_time 1413550758811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DESync
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 24 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 25 (_component DESync )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((CLK)(CLK))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . DESync)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 24 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 24 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 1822          1413557344430 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1413557344431 2014.10.17 17:49:04)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fef9ffafa2a9ffe8fca8eca4aaf8f9f9fdf9f7f8ab)
	(_entity
		(_time 1413550758811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1965          1413557344761 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413557344762 2014.10.17 17:49:04)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4641414448111b504245521d15404340414145404e)
	(_entity
		(_time 1413552982430)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal SE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(5))(_sensitivity(1)(6))(_read(0)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000047 55 2268          1413557344774 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 39 ))
	(_version vb4)
	(_time 1413557344775 2014.10.17 17:49:04)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5651515558010b405251420d05505350515155505e)
	(_entity
		(_time 1413552982430)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 50 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(SE))
			((Clear)(RST))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 52 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 53 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(SE))
				((Clear)(RST))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 52 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal SE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 52 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
I 000044 55 2052          1413557345104 Beh
(_unit VHDL (jc 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413557345105 2014.10.17 17:49:05)
	(_source (\./../src/Task4/JC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9d9bc992caca988b9c9edcc7cf9bcc9b9e9bcc9b9e)
	(_entity
		(_time 1412698976986)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(0)(1)(6)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2173          1413557345478 Beh
(_unit VHDL (lfsr_in 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413557345479 2014.10.17 17:49:05)
	(_source (\./../src/Task6/LFSR_In.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 14124013164243031419524e4c1241124712121317)
	(_entity
		(_time 1413549563068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 29 (_process (_simple)(_target(6(2))(6)(7))(_sensitivity(5)(2)(3))(_read(7)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2746          1413557345806 Beh
(_unit VHDL (lfsr_in_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413557345807 2014.10.17 17:49:05)
	(_source (\./../src/Testbench/LFSR_In_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b5d00580f0d0c4c5a5d1d01035d0e5e0d5c5f5d08)
	(_entity
		(_time 1413556564772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(LFSR_Out
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 25 (_component LFSR_Out )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . LFSR_Out)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528771 )
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2724          1413557346194 Beh
(_unit VHDL (js_test 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413557346195 2014.10.17 17:49:06)
	(_source (\./../src/Testbench/JS_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1e7b9b3e3b5e3f6e6e4f4bab3e6e5e7b0e6e2e4b7)
	(_entity
		(_time 1413549864898)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(JC
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 25 (_component JC )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . JC)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1966          1413557346508 Beh
(_unit VHDL (signature 0 4 (beh 0 14 ))
	(_version vb4)
	(_time 1413557346509 2014.10.17 17:49:06)
	(_source (\./../src/Task7/Signature.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 191e481e194e4a0f4e1c08424c1e1c1e1b1f1c1e1a)
	(_entity
		(_time 1413553704212)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Pin ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 15 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(5(2))(5)(6))(_sensitivity(4)(2))(_read(6)))))
			(line__35(_architecture 2 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2071          1413557371702 Beh
(_unit VHDL (lfsr_out 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413557371703 2014.10.17 17:49:31)
	(_source (\./../src/Task5/LFSR_Out.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8383848d86d5d4948383c5d9848486848785d08585)
	(_entity
		(_time 1412701677273)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(5)(3))(_read(2)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
V 000047 55 2324          1413557657136 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1413557657137 2014.10.17 17:54:17)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7e2b727c7d2979687e2d6a242c7876787a7b28782d)
	(_entity
		(_time 1413550754068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1250          1413557657149 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1413557657150 2014.10.17 17:54:17)
	(_source (\./../src/DLatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8edb82838dd989988e889ad4dc8886888a8bd888dd)
	(_entity
		(_time 1413550754068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000045 55 896           1413557657463 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413557657464 2014.10.17 17:54:17)
	(_source (\./../src/And2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c693ce93959196d5c494d79cc2c0c2c5c4c0c7c093)
	(_entity
		(_time 1413550754692)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 848           1413557657775 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413557657776 2014.10.17 17:54:17)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code feaba6aefea8ace8f7acbba5a9f8f7f8abf9f8f8f7)
	(_entity
		(_time 1413550755254)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 896           1413557658072 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1413557658073 2014.10.17 17:54:18)
	(_source (\./../src/Nor2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 26732022767070352474637c212124252420732070)
	(_entity
		(_time 1413550755847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000044 55 1131          1413557658368 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413557658369 2014.10.17 17:54:18)
	(_source (\./../src/DELatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4f1a1f4e4f181e591a1f5e151c491c494a4a19491c)
	(_entity
		(_time 1413550756408)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(3)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 1307          1413557658664 Beh
(_unit VHDL (desync 0 4 (beh 0 11 ))
	(_version vb4)
	(_time 1413557658665 2014.10.17 17:54:18)
	(_source (\./../src/DESync.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77222676752120607f77322d25717371727074707e)
	(_entity
		(_time 1413550757001)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 2 -1
	)
)
V 000051 55 1342          1413557658992 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 12 ))
	(_version vb4)
	(_time 1413557658993 2014.10.17 17:54:18)
	(_source (\./../src/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfeaedebefe8edaae8ebaae5bbb9beb9bdb9ecb9ba)
	(_entity
		(_time 1413550757594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2))(_read(1)(3)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
V 000047 55 2411          1413557659288 Struct
(_unit VHDL (asyncregister 0 4 (struct 0 13 ))
	(_version vb4)
	(_time 1413557659289 2014.10.17 17:54:19)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7b5e6b5e3b1baf1b3e8f4bcb4e1e2e1e0e1eee0e4)
	(_entity
		(_time 1413550758218)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(D_Enable_Latch
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 22 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 23 (_component D_Enable_Latch )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . D_Enable_Latch)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 22 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 22 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
V 000044 55 1642          1413557659292 Beh
(_unit VHDL (asyncregister 0 4 (beh 0 28 ))
	(_version vb4)
	(_time 1413557659293 2014.10.17 17:54:19)
	(_source (\./../src/Task1/AsyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7b5e6b5e3b1baf1b3e7f4bcb4e1e2e1e0e1eee0e4)
	(_entity
		(_time 1413550758218)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 5 -1
	)
)
V 000047 55 2568          1413557659600 Struct
(_unit VHDL (syncreg 0 4 (struct 0 15 ))
	(_version vb4)
	(_time 1413557659601 2014.10.17 17:54:19)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f4c1e1940481e091d4a0d454b1918181c1816194a)
	(_entity
		(_time 1413550758811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(DESync
			(_object
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_generate sch 0 24 (_for ~INTEGER~range~n-1~downto~0~13 )
		(_instantiation U_J 0 25 (_component DESync )
			(_port
				((D)(DIn(_object 1)))
				((E)(en))
				((CLK)(CLK))
				((Q)(buf(_object 1)))
			)
			(_use (_entity . DESync)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~n-1~downto~0~13 0 24 (_architecture )))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~n-1~downto~0~13 0 24 (_scalar (_downto (c 4 )(i 0)))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
V 000044 55 1822          1413557659604 Beh
(_unit VHDL (syncreg 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1413557659605 2014.10.17 17:54:19)
	(_source (\./../src/Task2/SyncRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f4c1e1940481e091d490d454b1918181c1816194a)
	(_entity
		(_time 1413550758811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 5 \4\ (_entity ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 33 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
V 000044 55 1965          1413557659912 Beh
(_unit VHDL (shiftreg 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413557659913 2014.10.17 17:54:19)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5704575458000a415354430c04515251505054515f)
	(_entity
		(_time 1413552982430)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal SE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(5))(_sensitivity(1)(6))(_read(0)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
V 000047 55 2268          1413557659916 Struct
(_unit VHDL (shiftreg 0 4 (struct 0 39 ))
	(_version vb4)
	(_time 1413557659917 2014.10.17 17:54:19)
	(_source (\./../src/Task3/ShiftRegister.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5704575458000a415350430c04515251505054515f)
	(_entity
		(_time 1413552982430)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U_0 0 50 (_entity . DFF_Enable_Async)
		(_port
			((Clock)(CLK))
			((Enable)(SE))
			((Clear)(RST))
			((D)(outS(0)))
		)
	)
	(_generate SCH 0 52 (_for ~INTEGER~range~1~to~N-1~13 )
		(_instantiation U_J 0 53 (_entity . DFF_Enable_Async)
			(_port
				((Clock)(CLK))
				((Enable)(SE))
				((Clear)(RST))
				((D)(outS(_index 1)))
				((Q)(outS(_object 1)))
			)
		)
		(_object
			(_constant (_internal J ~INTEGER~range~1~to~N-1~13 0 52 (_architecture )))
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal SE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal outS ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~N-1~13 0 52 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 5 -1
	)
)
V 000044 55 2052          1413557660240 Beh
(_unit VHDL (jc 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413557660241 2014.10.17 17:54:20)
	(_source (\./../src/Task4/JC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9fcdca90cac89a899e9cdec5cd99ce999c99ce999c)
	(_entity
		(_time 1412698976986)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(0)(1)(6)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
V 000044 55 2064          1413557660552 Beh
(_unit VHDL (lfsr_out 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413557660553 2014.10.17 17:54:20)
	(_source (\./../src/Task5/LFSR_Out.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d7858185d68180c0d7d7918dd0d0d2d0d3d184d1d1)
	(_entity
		(_time 1412701677273)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(6))(_sensitivity(5)(2)(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
V 000044 55 2173          1413557660911 Beh
(_unit VHDL (lfsr_in 0 4 (beh 0 15 ))
	(_version vb4)
	(_time 1413557660912 2014.10.17 17:54:20)
	(_source (\./../src/Task6/LFSR_In.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3e6c6a3b6d6869293e33786466386b386d3838393d)
	(_entity
		(_time 1413549563068)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)))))
			(Data(_architecture 1 0 29 (_process (_simple)(_target(6(2))(6)(7))(_sensitivity(5)(2)(3))(_read(7)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
V 000044 55 2746          1413557661316 Beh
(_unit VHDL (lfsr_in_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413557661317 2014.10.17 17:54:21)
	(_source (\./../src/Testbench/LFSR_In_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3818881d68584c4d2d595898bd586d685d4d7d580)
	(_entity
		(_time 1413556564772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(LFSR_Out
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 25 (_component LFSR_Out )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . LFSR_Out)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528771 )
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 2724          1413557661628 Beh
(_unit VHDL (js_test 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1413557661629 2014.10.17 17:54:21)
	(_source (\./../src/Testbench/JS_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b590b0c5a5f091c0c0e1e50590c0f0d5a0c080e5d)
	(_entity
		(_time 1413549864898)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(JC
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_entity (_in ))))
				(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 25 (_component JC )
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((LS)(LS))
			((Pin)(Pin))
			((Pout)(POut))
		)
		(_use (_entity . JC)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((LS)(LS))
				((Pin)(Pin))
				((Pout)(Pout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal LS ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 3))))))
		(_signal (_internal Pin ~STD_LOGIC_VECTOR{0~to~3}~134 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Pout ~STD_LOGIC_VECTOR{0~to~3}~134 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(stim_proc(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 )
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 1966          1413557661940 Beh
(_unit VHDL (signature 0 4 (beh 0 14 ))
	(_version vb4)
	(_time 1413557661941 2014.10.17 17:54:21)
	(_source (\./../src/Task7/Signature.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 431012414914105514465218164446444145464440)
	(_entity
		(_time 1413553704212)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal i ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Pin ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal Pout ~STD_LOGIC_VECTOR{0~to~2**i-1}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sreg ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 15 (_architecture (_uni ))))
		(_signal (_internal sdat ~STD_LOGIC_VECTOR{0~to~2**i-1}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal buf ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(Main(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1)))))
			(Data(_architecture 1 0 28 (_process (_simple)(_target(5(2))(5)(6))(_sensitivity(4)(2))(_read(6)))))
			(line__35(_architecture 2 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 5 -1
	)
)
