# EasySysvEnv
Easy to use RTL development environment for SystemVerilog
