

================================================================
== Vitis HLS Report for 'triangular'
================================================================
* Date:           Wed Apr  5 23:45:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        triangular
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.490 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_triangular_Pipeline_VITIS_LOOP_7_2_fu_82  |triangular_Pipeline_VITIS_LOOP_7_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 3 4 5 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:3]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:3]   --->   Operation 14 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.01ns)   --->   "%i = add i32 %n_read, i32 4294967295" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 16 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.99ns)   --->   "%icmp_ln5 = icmp_sgt  i32 %n_read, i32 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 17 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %for.end16, void %for.body.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 18 'br' 'br_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 19 'alloca' 'indvars_iv' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 20 'alloca' 'i_1' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.01ns)   --->   "%add_ln5 = add i32 %n_read, i32 4294967294" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 21 'add' 'add_ln5' <Predicate = (icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i32 %add_ln5" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 22 'sext' 'sext_ln5' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i32 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 23 'zext' 'zext_ln5' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln5 = store i64 %zext_ln5, i64 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 24 'store' 'store_ln5' <Predicate = (icmp_ln5)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln5 = store i64 %sext_ln5, i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 25 'store' 'store_ln5' <Predicate = (icmp_ln5)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln5 = br void %VITIS_LOOP_7_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 26 'br' 'br_ln5' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_2 = load i64 %i_1"   --->   Operation 27 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i64 %i_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 28 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %i_2, i32 63" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 29 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %tmp, void %VITIS_LOOP_7_2.split, void %for.end16.loopexit" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 30 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:4]   --->   Operation 31 'specloopname' 'specloopname_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.08ns)   --->   "%add_ln5_1 = add i64 %i_2, i64 18446744073709551615" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 32 'add' 'add_ln5_1' <Predicate = (!tmp)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln7 = icmp_sgt  i64 %i_2, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 33 'icmp' 'icmp_ln7' <Predicate = (!tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc14, void %for.body4.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 34 'br' 'br_ln7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = trunc i64 %i_2"   --->   Operation 35 'trunc' 'empty' <Predicate = (!tmp & icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_1_cast_cast = zext i7 %empty"   --->   Operation 36 'zext' 'i_1_cast_cast' <Predicate = (!tmp & icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_1_cast_cast"   --->   Operation 37 'getelementptr' 'x_addr' <Predicate = (!tmp & icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%x_load = load i7 %x_addr"   --->   Operation 38 'load' 'x_load' <Predicate = (!tmp & icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.end16"   --->   Operation 39 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 40 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%x_load = load i7 %x_addr"   --->   Operation 41 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %indvars_iv_load, i32 63" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 42 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%select_ln7 = select i1 %tmp_1, i64 %indvars_iv_load, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 43 'select' 'select_ln7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [2/2] (0.42ns)   --->   "%call_ln7 = call void @triangular_Pipeline_VITIS_LOOP_7_2, i64 %indvars_iv_load, i14 %trunc_ln7, i32 %A, i14 %trunc_ln5, i64 %select_ln7, i32 %x_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 44 'call' 'call_ln7' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.51>
ST_4 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln7 = call void @triangular_Pipeline_VITIS_LOOP_7_2, i64 %indvars_iv_load, i14 %trunc_ln7, i32 %A, i14 %trunc_ln5, i64 %select_ln7, i32 %x_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 45 'call' 'call_ln7' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc14"   --->   Operation 46 'br' 'br_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%indvars_iv_load_1 = load i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 47 'load' 'indvars_iv_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.08ns)   --->   "%add_ln5_2 = add i64 %indvars_iv_load_1, i64 18446744073709551615" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 48 'add' 'add_ln5_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln5 = store i64 %add_ln5_1, i64 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 49 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln5 = store i64 %add_ln5_2, i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 50 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln5 = br void %VITIS_LOOP_7_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 51 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.01>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln12)   --->   "%i_0_lcssa = phi i32 %i, void %entry, i32 4294967295, void %for.end16.loopexit"   --->   Operation 52 'phi' 'i_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln12 = add i32 %i_0_lcssa, i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:12]   --->   Operation 53 'add' 'add_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln12 = ret i32 %add_ln12" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:12]   --->   Operation 54 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 000000]
spectopmodule_ln3 (spectopmodule) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
n_read            (read         ) [ 001111]
i                 (add          ) [ 011111]
trunc_ln5         (trunc        ) [ 001110]
icmp_ln5          (icmp         ) [ 010000]
br_ln5            (br           ) [ 011111]
indvars_iv        (alloca       ) [ 011110]
i_1               (alloca       ) [ 011110]
add_ln5           (add          ) [ 000000]
sext_ln5          (sext         ) [ 000000]
zext_ln5          (zext         ) [ 000000]
store_ln5         (store        ) [ 000000]
store_ln5         (store        ) [ 000000]
br_ln5            (br           ) [ 000000]
i_2               (load         ) [ 000000]
trunc_ln7         (trunc        ) [ 000110]
tmp               (bitselect    ) [ 001110]
br_ln5            (br           ) [ 000000]
specloopname_ln4  (specloopname ) [ 000000]
add_ln5_1         (add          ) [ 000110]
icmp_ln7          (icmp         ) [ 001110]
br_ln7            (br           ) [ 000000]
empty             (trunc        ) [ 000000]
i_1_cast_cast     (zext         ) [ 000000]
x_addr            (getelementptr) [ 000100]
br_ln0            (br           ) [ 011111]
indvars_iv_load   (load         ) [ 001010]
x_load            (load         ) [ 001010]
tmp_1             (bitselect    ) [ 000000]
select_ln7        (select       ) [ 001010]
call_ln7          (call         ) [ 000000]
br_ln0            (br           ) [ 000000]
indvars_iv_load_1 (load         ) [ 000000]
add_ln5_2         (add          ) [ 000000]
store_ln5         (store        ) [ 000000]
store_ln5         (store        ) [ 000000]
br_ln5            (br           ) [ 000000]
i_0_lcssa         (phi          ) [ 000001]
add_ln12          (add          ) [ 000000]
ret_ln12          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangular_Pipeline_VITIS_LOOP_7_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="indvars_iv_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="n_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="x_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_0_lcssa_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="1"/>
<pin id="73" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_0_lcssa_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="2"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="1" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_lcssa/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_triangular_Pipeline_VITIS_LOOP_7_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="14" slack="1"/>
<pin id="86" dir="0" index="3" bw="32" slack="0"/>
<pin id="87" dir="0" index="4" bw="14" slack="2"/>
<pin id="88" dir="0" index="5" bw="64" slack="0"/>
<pin id="89" dir="0" index="6" bw="32" slack="0"/>
<pin id="90" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln7/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="2"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/3 indvars_iv_load_1/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln5_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln5_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln5_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln5_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln5_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln5_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_2_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln7_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln5_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln7_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="empty_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_1_cast_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln5_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_2/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln5_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="2"/>
<pin id="199" dir="0" index="1" bw="64" slack="3"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln5_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="3"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln12_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2"/>
<pin id="209" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="n_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2"/>
<pin id="213" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2"/>
<pin id="218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="221" class="1005" name="trunc_ln5_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="2"/>
<pin id="223" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="indvars_iv_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="trunc_ln7_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="1"/>
<pin id="245" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="251" class="1005" name="add_ln5_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="2"/>
<pin id="253" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln5_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln7_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="260" class="1005" name="x_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="1"/>
<pin id="262" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="indvars_iv_load_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_load "/>
</bind>
</comp>

<comp id="270" class="1005" name="x_load_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="275" class="1005" name="select_ln7_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="26" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="26" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="93"><net_src comp="65" pin="3"/><net_sink comp="82" pin=6"/></net>

<net id="97"><net_src comp="94" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="102"><net_src comp="52" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="52" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="52" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="52" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="98" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="120" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="138" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="138" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="138" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="94" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="94" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="82" pin=5"/></net>

<net id="195"><net_src comp="94" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="205"><net_src comp="191" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="75" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="52" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="98" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="224"><net_src comp="104" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="232"><net_src comp="44" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="239"><net_src comp="48" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="246"><net_src comp="141" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="254"><net_src comp="153" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="259"><net_src comp="159" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="58" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="268"><net_src comp="94" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="273"><net_src comp="65" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="82" pin=6"/></net>

<net id="278"><net_src comp="182" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="82" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {3 4 }
 - Input state : 
	Port: triangular : x | {2 3 }
	Port: triangular : A | {3 4 }
	Port: triangular : n | {1 }
  - Chain level:
	State 1
		br_ln5 : 1
		sext_ln5 : 1
		zext_ln5 : 1
		store_ln5 : 2
		store_ln5 : 2
	State 2
		trunc_ln7 : 1
		tmp : 1
		br_ln5 : 2
		add_ln5_1 : 1
		icmp_ln7 : 1
		br_ln7 : 2
		empty : 1
		i_1_cast_cast : 2
		x_addr : 3
		x_load : 4
	State 3
		tmp_1 : 1
		select_ln7 : 2
		call_ln7 : 3
	State 4
		add_ln5_2 : 1
		store_ln5 : 2
	State 5
		add_ln12 : 1
		ret_ln12 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_triangular_Pipeline_VITIS_LOOP_7_2_fu_82 |    4    |  0.854  |   471   |   341   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                    i_fu_98                   |    0    |    0    |    0    |    39   |
|          |                add_ln5_fu_114                |    0    |    0    |    0    |    39   |
|    add   |               add_ln5_1_fu_153               |    0    |    0    |    0    |    71   |
|          |               add_ln5_2_fu_191               |    0    |    0    |    0    |    71   |
|          |                add_ln12_fu_206               |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  select  |               select_ln7_fu_182              |    0    |    0    |    0    |    64   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln5_fu_108               |    0    |    0    |    0    |    20   |
|          |                icmp_ln7_fu_159               |    0    |    0    |    0    |    29   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   read   |               n_read_read_fu_52              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln5_fu_104               |    0    |    0    |    0    |    0    |
|   trunc  |               trunc_ln7_fu_141               |    0    |    0    |    0    |    0    |
|          |                 empty_fu_165                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln5_fu_120               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   zext   |                zext_ln5_fu_124               |    0    |    0    |    0    |    0    |
|          |             i_1_cast_cast_fu_169             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_fu_145                  |    0    |    0    |    0    |    0    |
|          |                 tmp_1_fu_174                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    4    |  0.854  |   471   |   713   |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln5_1_reg_251   |   64   |
|    i_0_lcssa_reg_71   |   32   |
|      i_1_reg_236      |   64   |
|       i_reg_216       |   32   |
|    icmp_ln7_reg_256   |    1   |
|indvars_iv_load_reg_265|   64   |
|   indvars_iv_reg_229  |   64   |
|     n_read_reg_211    |   32   |
|   select_ln7_reg_275  |   64   |
|   trunc_ln5_reg_221   |   14   |
|   trunc_ln7_reg_243   |   14   |
|     x_addr_reg_260    |    7   |
|     x_load_reg_270    |   32   |
+-----------------------+--------+
|         Total         |   484  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_65               |  p0  |   2  |   7  |   14   ||    9    |
| grp_triangular_Pipeline_VITIS_LOOP_7_2_fu_82 |  p1  |   2  |  64  |   128  ||    9    |
| grp_triangular_Pipeline_VITIS_LOOP_7_2_fu_82 |  p5  |   2  |  64  |   128  ||    9    |
| grp_triangular_Pipeline_VITIS_LOOP_7_2_fu_82 |  p6  |   2  |  32  |   64   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   334  ||  1.708  ||    36   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    0   |   471  |   713  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   484  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |   955  |   749  |
+-----------+--------+--------+--------+--------+
