{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715254709628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715254709635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 19:38:29 2024 " "Processing started: Thu May 09 19:38:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715254709635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254709635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wys_1780_6 -c wys_1780_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wys_1780_6 -c wys_1780_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254709635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715254710030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715254710030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6 " "Found entity 1: wys_1780_6" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715254718442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718442 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "wys_1780_66.v " "Can't analyze file -- file wys_1780_66.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1715254718446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6_3.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_2 " "Found entity 1: wys_1780_6_2" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715254718447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6_2.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_1 " "Found entity 1: wys_1780_6_1" {  } { { "wys_1780_6_2.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715254718448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6_4.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_3 " "Found entity 1: wys_1780_6_3" {  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715254718450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6_5.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_4 " "Found entity 1: wys_1780_6_4" {  } { { "wys_1780_6_5.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715254718451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_6_6.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_6_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_5 " "Found entity 1: wys_1780_6_5" {  } { { "wys_1780_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715254718452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_wys_1780_6.v 1 1 " "Found 1 design units, including 1 entities, in source file test_wys_1780_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_wys_1780_6 " "Found entity 1: test_wys_1780_6" {  } { { "test_wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/test_wys_1780_6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715254718454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wys_1780_6 " "Elaborating entity \"wys_1780_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715254718474 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s3 wys_1780_6.v(1) " "Output port \"s3\" at wys_1780_6.v(1) has no driver" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715254718475 "|wys_1780_6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s4 wys_1780_6.v(1) " "Output port \"s4\" at wys_1780_6.v(1) has no driver" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715254718475 "|wys_1780_6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s5 wys_1780_6.v(1) " "Output port \"s5\" at wys_1780_6.v(1) has no driver" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715254718475 "|wys_1780_6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s6 wys_1780_6.v(1) " "Output port \"s6\" at wys_1780_6.v(1) has no driver" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715254718475 "|wys_1780_6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s7 wys_1780_6.v(1) " "Output port \"s7\" at wys_1780_6.v(1) has no driver" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715254718475 "|wys_1780_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_6_1 wys_1780_6_1:u1 " "Elaborating entity \"wys_1780_6_1\" for hierarchy \"wys_1780_6_1:u1\"" {  } { { "wys_1780_6.v" "u1" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715254718479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_6_2 wys_1780_6_2:u2 " "Elaborating entity \"wys_1780_6_2\" for hierarchy \"wys_1780_6_2:u2\"" {  } { { "wys_1780_6.v" "u2" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715254718480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_6_3 wys_1780_6_3:u3 " "Elaborating entity \"wys_1780_6_3\" for hierarchy \"wys_1780_6_3:u3\"" {  } { { "wys_1780_6.v" "u3" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715254718481 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wys_1780_6_4.v(8) " "Verilog HDL Case Statement warning at wys_1780_6_4.v(8): incomplete case statement has no default case item" {  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715254718481 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y wys_1780_6_4.v(8) " "Verilog HDL Always Construct warning at wys_1780_6_4.v(8): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715254718481 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] wys_1780_6_4.v(8) " "Inferred latch for \"Y\[0\]\" at wys_1780_6_4.v(8)" {  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718481 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] wys_1780_6_4.v(8) " "Inferred latch for \"Y\[1\]\" at wys_1780_6_4.v(8)" {  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718481 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] wys_1780_6_4.v(8) " "Inferred latch for \"Y\[2\]\" at wys_1780_6_4.v(8)" {  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718481 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] wys_1780_6_4.v(8) " "Inferred latch for \"Y\[3\]\" at wys_1780_6_4.v(8)" {  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718481 "|wys_1780_6|wys_1780_6_3:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_6_4 wys_1780_6_4:u4 " "Elaborating entity \"wys_1780_6_4\" for hierarchy \"wys_1780_6_4:u4\"" {  } { { "wys_1780_6.v" "u4" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715254718481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_6_5 wys_1780_6_5:u5 " "Elaborating entity \"wys_1780_6_5\" for hierarchy \"wys_1780_6_5:u5\"" {  } { { "wys_1780_6.v" "u5" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715254718482 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wys_1780_6_6.v(4) " "Verilog HDL Case Statement warning at wys_1780_6_6.v(4): incomplete case statement has no default case item" {  } { { "wys_1780_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715254718483 "|wys_1780_6|wys_1780_6_5:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg wys_1780_6_6.v(4) " "Verilog HDL Always Construct warning at wys_1780_6_6.v(4): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "wys_1780_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715254718483 "|wys_1780_6|wys_1780_6_5:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] wys_1780_6_6.v(4) " "Inferred latch for \"seg\[0\]\" at wys_1780_6_6.v(4)" {  } { { "wys_1780_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718483 "|wys_1780_6|wys_1780_6_5:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] wys_1780_6_6.v(4) " "Inferred latch for \"seg\[1\]\" at wys_1780_6_6.v(4)" {  } { { "wys_1780_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718483 "|wys_1780_6|wys_1780_6_5:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] wys_1780_6_6.v(4) " "Inferred latch for \"seg\[2\]\" at wys_1780_6_6.v(4)" {  } { { "wys_1780_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254718483 "|wys_1780_6|wys_1780_6_5:u5"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715254718715 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wys_1780_6_3:u3\|Y\[1\] wys_1780_6_3:u3\|Y\[0\] " "Duplicate LATCH primitive \"wys_1780_6_3:u3\|Y\[1\]\" merged with LATCH primitive \"wys_1780_6_3:u3\|Y\[0\]\"" {  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715254718718 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wys_1780_6_3:u3\|Y\[2\] wys_1780_6_3:u3\|Y\[0\] " "Duplicate LATCH primitive \"wys_1780_6_3:u3\|Y\[2\]\" merged with LATCH primitive \"wys_1780_6_3:u3\|Y\[0\]\"" {  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715254718718 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wys_1780_6_5:u5\|seg\[2\] wys_1780_6_3:u3\|Y\[0\] " "Duplicate LATCH primitive \"wys_1780_6_5:u5\|seg\[2\]\" merged with LATCH primitive \"wys_1780_6_3:u3\|Y\[0\]\"" {  } { { "wys_1780_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715254718718 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wys_1780_6_5:u5\|seg\[1\] wys_1780_6_3:u3\|Y\[3\] " "Duplicate LATCH primitive \"wys_1780_6_5:u5\|seg\[1\]\" merged with LATCH primitive \"wys_1780_6_3:u3\|Y\[3\]\"" {  } { { "wys_1780_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715254718718 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1715254718718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wys_1780_6_3:u3\|Y\[0\] " "Latch wys_1780_6_3:u3\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wys_1780_6_2:u2\|co\[1\] " "Ports D and ENA on the latch are fed by the same signal wys_1780_6_2:u2\|co\[1\]" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_3.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715254718718 ""}  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715254718718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wys_1780_6_3:u3\|Y\[3\] " "Latch wys_1780_6_3:u3\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wys_1780_6_2:u2\|co\[0\] " "Ports D and ENA on the latch are fed by the same signal wys_1780_6_2:u2\|co\[0\]" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_3.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715254718718 ""}  } { { "wys_1780_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_4.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715254718718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wys_1780_6_5:u5\|seg\[0\] " "Latch wys_1780_6_5:u5\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wys_1780_6_2:u2\|co\[0\] " "Ports D and ENA on the latch are fed by the same signal wys_1780_6_2:u2\|co\[0\]" {  } { { "wys_1780_6_3.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_3.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715254718718 ""}  } { { "wys_1780_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6_6.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715254718718 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715254718727 "|wys_1780_6|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715254718727 "|wys_1780_6|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715254718727 "|wys_1780_6|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715254718727 "|wys_1780_6|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715254718727 "|wys_1780_6|seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3 GND " "Pin \"s3\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715254718727 "|wys_1780_6|s3"} { "Warning" "WMLS_MLS_STUCK_PIN" "s4 GND " "Pin \"s4\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715254718727 "|wys_1780_6|s4"} { "Warning" "WMLS_MLS_STUCK_PIN" "s5 GND " "Pin \"s5\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715254718727 "|wys_1780_6|s5"} { "Warning" "WMLS_MLS_STUCK_PIN" "s6 GND " "Pin \"s6\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715254718727 "|wys_1780_6|s6"} { "Warning" "WMLS_MLS_STUCK_PIN" "s7 GND " "Pin \"s7\" is stuck at GND" {  } { { "wys_1780_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_66/wys_1780_6.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715254718727 "|wys_1780_6|s7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715254718727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715254718769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715254719029 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715254719029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715254719049 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715254719049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715254719049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715254719049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715254719059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 19:38:39 2024 " "Processing ended: Thu May 09 19:38:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715254719059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715254719059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715254719059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715254719059 ""}
