Synthesizing design: AES_toplevel.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg85/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {rcv_fifo_fsm.sv rcv_counter_tail.sv rcv_counter_head.sv rcv_counter_idx.sv rcv_comb_output.sv rcv_fifo_reg.sv fifo_flex_counter.sv tx_fifo_fsm.sv tx_counter_tail.sv tx_counter_head.sv tx_counter_idx.sv tx_comb_output.sv tx_fifo_reg.sv  tx_fifo.sv rcv_fifo.sv ahb_regs.sv ahb_slave.sv aes_block.sv aes_encryption.sv aes_decryption.sv sub_bytes.sv inv_sub_bytes.sv shift_rows.sv inv_shift_rows.sv s_box_lookup.sv inv_s_box_lookup.sv mix_columns.sv inv_mix_columns.sv mix_columns_byte.sv data_block_select.sv xor_init.sv round_key_adder.sv incriment_state.sv key_generator.sv g_function.sv ahb_fifo_io.sv MCU.sv AES_toplevel.sv}
Running PRESTO HDLC
Compiling source file ./source/rcv_fifo_fsm.sv
Compiling source file ./source/rcv_counter_tail.sv
Compiling source file ./source/rcv_counter_head.sv
Compiling source file ./source/rcv_counter_idx.sv
Compiling source file ./source/rcv_comb_output.sv
Compiling source file ./source/rcv_fifo_reg.sv
Compiling source file ./source/fifo_flex_counter.sv
Compiling source file ./source/tx_fifo_fsm.sv
Compiling source file ./source/tx_counter_tail.sv
Compiling source file ./source/tx_counter_head.sv
Compiling source file ./source/tx_counter_idx.sv
Warning:  ./source/tx_counter_idx.sv:14: the undeclared symbol 'sync_clr' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./source/tx_comb_output.sv
Compiling source file ./source/tx_fifo_reg.sv
Compiling source file ./source/tx_fifo.sv
Compiling source file ./source/rcv_fifo.sv
Compiling source file ./source/ahb_regs.sv
Compiling source file ./source/ahb_slave.sv
Compiling source file ./source/aes_block.sv
Compiling source file ./source/aes_encryption.sv
Compiling source file ./source/aes_decryption.sv
Compiling source file ./source/sub_bytes.sv
Compiling source file ./source/inv_sub_bytes.sv
Compiling source file ./source/shift_rows.sv
Compiling source file ./source/inv_shift_rows.sv
Compiling source file ./source/s_box_lookup.sv
Compiling source file ./source/inv_s_box_lookup.sv
Compiling source file ./source/mix_columns.sv
Compiling source file ./source/inv_mix_columns.sv
Compiling source file ./source/mix_columns_byte.sv
Compiling source file ./source/data_block_select.sv
Compiling source file ./source/xor_init.sv
Compiling source file ./source/round_key_adder.sv
Compiling source file ./source/incriment_state.sv
Compiling source file ./source/key_generator.sv
Compiling source file ./source/g_function.sv
Compiling source file ./source/ahb_fifo_io.sv
Compiling source file ./source/MCU.sv
Warning:  ./source/MCU.sv:115: the undeclared symbol 'read_fifo_KeyGen' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./source/AES_toplevel.sv
Warning:  ./source/AES_toplevel.sv:59: the undeclared symbol 'fix_error' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/AES_toplevel.sv:71: the undeclared symbol 'framing_error' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate AES_toplevel -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'AES_toplevel'.
Information: Building the design 'ahb_fifo_io'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MCU'. (HDL-193)

Statistics for case statements in always block at line 66 in file
	'./source/MCU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine MCU line 49 in file
		'./source/MCU.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   status_bits_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   status_bits_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| flagKeyGenDone_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aes_block'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'key_generator'. (HDL-193)

Statistics for case statements in always block at line 126 in file
	'./source/key_generator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           130            |     no/auto      |
===============================================

Statistics for case statements in always block at line 173 in file
	'./source/key_generator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           177            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine key_generator line 51 in file
		'./source/key_generator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  original_key_reg   | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine key_generator line 60 in file
		'./source/key_generator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   round_key_x_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wordZero_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     wordOne_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     wordTwo_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wordThree_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    startGen_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   round_count_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    round_key_reg    | Flip-flop | 1408  |  Y  | N  | Y  | N  | N  | N  | N  |
|  round_key_10_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ahb_slave'. (HDL-193)

Inferred memory devices in process
	in routine ahb_slave line 43 in file
		'./source/ahb_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_padded_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rcv_fifo'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tx_fifo'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aes_encryption'. (HDL-193)

Inferred memory devices in process
	in routine aes_encryption line 131 in file
		'./source/aes_encryption.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     block_C_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     block_A_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     block_B_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_encryption line 153 in file
		'./source/aes_encryption.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_C_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_A_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_B_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  ./source/aes_encryption.sv:81: Netlist for always_ff block is empty. (ELAB-984)
Presto compilation completed successfully.
Information: Building the design 'aes_decryption'. (HDL-193)

Inferred memory devices in process
	in routine aes_decryption line 98 in file
		'./source/aes_decryption.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     block_C_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     block_A_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     block_B_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_decryption line 120 in file
		'./source/aes_decryption.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_C_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_A_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_B_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'g_function'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ahb_regs'. (HDL-193)

Statistics for case statements in always block at line 72 in file
	'./source/ahb_regs.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |     no/auto      |
===============================================

Statistics for case statements in always block at line 121 in file
	'./source/ahb_regs.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           124            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ahb_regs line 50 in file
		'./source/ahb_regs.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    is_status_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| is_encrypt_pulse_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| is_decrypt_pulse_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      key_in_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine ahb_regs line 64 in file
		'./source/ahb_regs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rcv_fifo_fsm'. (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/rcv_fifo_fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 70 in file
	'./source/rcv_fifo_fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine rcv_fifo_fsm line 25 in file
		'./source/rcv_fifo_fsm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rcv_counter_tail'. (HDL-193)

Inferred memory devices in process
	in routine rcv_counter_tail line 19 in file
		'./source/rcv_counter_tail.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    tail_tog_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rcv_counter_head'. (HDL-193)

Inferred memory devices in process
	in routine rcv_counter_head line 19 in file
		'./source/rcv_counter_head.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    head_tog_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rcv_counter_idx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rcv_comb_output'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rcv_fifo_reg'. (HDL-193)

Inferred memory devices in process
	in routine rcv_fifo_reg line 30 in file
		'./source/rcv_fifo_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       arr_reg       | Flip-flop |  384  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_fifo_fsm'. (HDL-193)

Statistics for case statements in always block at line 28 in file
	'./source/tx_fifo_fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            30            |     no/auto      |
===============================================

Statistics for case statements in always block at line 60 in file
	'./source/tx_fifo_fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            63            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine tx_fifo_fsm line 21 in file
		'./source/tx_fifo_fsm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_counter_tail'. (HDL-193)

Inferred memory devices in process
	in routine tx_counter_tail line 19 in file
		'./source/tx_counter_tail.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    tail_tog_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_counter_head'. (HDL-193)

Inferred memory devices in process
	in routine tx_counter_head line 19 in file
		'./source/tx_counter_head.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    head_tog_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_counter_idx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tx_comb_output'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tx_fifo_reg'. (HDL-193)

Inferred memory devices in process
	in routine tx_fifo_reg line 30 in file
		'./source/tx_fifo_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       arr_reg       | Flip-flop |  768  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  tx_fifo_reg/22  |   4    |   32    |      2       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'data_block_select'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'xor_init'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sub_bytes'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_rows'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mix_columns'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'round_key_adder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'incriment_state'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'inv_shift_rows'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'inv_sub_bytes'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'inv_mix_columns'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 's_box_lookup'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'./source/s_box_lookup.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            16            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'fifo_flex_counter' instantiated from design 'rcv_counter_tail' with
	the parameters "NUM_CNT_BITS=2". (HDL-193)

Inferred memory devices in process
	in routine fifo_flex_counter_NUM_CNT_BITS2 line 23 in file
		'./source/fifo_flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_flex_counter' instantiated from design 'tx_counter_tail' with
	the parameters "NUM_CNT_BITS=3". (HDL-193)

Inferred memory devices in process
	in routine fifo_flex_counter_NUM_CNT_BITS3 line 23 in file
		'./source/fifo_flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mix_columns_byte'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'inv_s_box_lookup'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'./source/inv_s_box_lookup.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 2 instances of design 'data_block_select'. (OPT-1056)
Information: Uniquified 2 instances of design 'xor_init'. (OPT-1056)
Information: Uniquified 2 instances of design 'round_key_adder'. (OPT-1056)
Information: Uniquified 2 instances of design 'incriment_state'. (OPT-1056)
Information: Uniquified 20 instances of design 's_box_lookup'. (OPT-1056)
Information: Uniquified 4 instances of design 'fifo_flex_counter_NUM_CNT_BITS2'. (OPT-1056)
Information: Uniquified 2 instances of design 'fifo_flex_counter_NUM_CNT_BITS3'. (OPT-1056)
Information: Uniquified 32 instances of design 'mix_columns_byte'. (OPT-1056)
Information: Uniquified 16 instances of design 'inv_s_box_lookup'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "HCLK" -name "HCLK" -period 5.0
# Step 3: Compile the design
compile -map_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 916 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 's_box_lookup_16'
  Processing 'g_function'
  Processing 'key_generator'
Information: Added key list 'DesignWare' to design 'key_generator'. (DDB-72)
  Processing 'incriment_state_0'
Information: Added key list 'DesignWare' to design 'incriment_state_0'. (DDB-72)
  Processing 'mix_columns_byte_0'
  Processing 'inv_mix_columns'
  Processing 'round_key_adder_0'
  Processing 'inv_s_box_lookup_0'
  Processing 'inv_sub_bytes'
  Processing 'inv_shift_rows'
  Processing 'xor_init_0'
  Processing 'data_block_select_0'
  Processing 'aes_decryption'
  Processing 'mix_columns'
  Processing 'shift_rows'
  Processing 'sub_bytes'
  Processing 'aes_encryption'
  Processing 'aes_block'
  Processing 'MCU'
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'tx_fifo_reg'
  Processing 'tx_comb_output'
Information: Added key list 'DesignWare' to design 'tx_comb_output'. (DDB-72)
  Processing 'fifo_flex_counter_NUM_CNT_BITS2_0'
  Processing 'tx_counter_idx'
  Processing 'fifo_flex_counter_NUM_CNT_BITS3_0'
  Processing 'tx_counter_head'
  Processing 'tx_counter_tail'
  Processing 'tx_fifo_fsm'
  Processing 'tx_fifo'
  Processing 'rcv_fifo_reg'
  Processing 'rcv_comb_output'
Information: Added key list 'DesignWare' to design 'rcv_comb_output'. (DDB-72)
  Processing 'rcv_counter_idx'
  Processing 'rcv_counter_head'
  Processing 'rcv_counter_tail'
  Processing 'rcv_fifo_fsm'
  Processing 'rcv_fifo'
  Processing 'ahb_regs'
  Processing 'ahb_slave'
Information: The register 'status_padded_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_padded_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'ahb_fifo_io'
  Processing 'AES_toplevel'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'ahb_regs_DW_cmp_0'
  Mapping 'ahb_regs_DW_cmp_1'
  Mapping 'ahb_regs_DW_cmp_2'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'ahb_regs'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04 17507457.0     13.39   13052.5     145.4                          
    0:01:04 17507457.0     13.39   13052.5     145.4                          
    0:01:04 17604657.0     13.39   13051.3     116.3                          
    0:01:15 18425835.0      1.22     372.5       9.4                          
    0:01:15 18425835.0      1.22     372.5       9.4                          
    0:01:15 18425835.0      1.22     372.5       9.4                          
    0:01:16 18425835.0      1.22     372.1       9.3                          
    0:01:16 18425835.0      1.22     372.1       9.3                          
    0:01:16 18425835.0      1.22     372.1       9.3                          
    0:01:23 17724789.0      1.76     446.8       9.3                          
    0:01:25 17759997.0      1.47     398.6       9.3                          
    0:01:27 17758917.0      1.41     390.1       9.3                          
    0:01:28 17762013.0      1.29     368.9       9.3                          
    0:01:29 17761617.0      1.23     357.1       9.3                          
    0:01:30 17765109.0      1.19     354.6       9.3                          
    0:01:31 17763525.0      1.15     344.6       9.3                          
    0:01:32 17766981.0      1.14     339.3       9.3                          
    0:01:33 17765613.0      1.14     339.0       9.3                          
    0:01:34 17768889.0      1.14     338.1       9.3                          
    0:01:34 17769645.0      1.14     338.1       9.3                          
    0:01:35 17770257.0      1.14     338.0       9.3                          
    0:01:36 17770869.0      1.14     338.0       9.3                          
    0:01:36 17770869.0      1.14     338.0       9.3                          
    0:01:37 17770869.0      1.14     338.0       9.3                          
    0:01:37 17770869.0      1.14     338.0       9.3                          
    0:01:37 17783829.0      1.14     303.6       0.7                          
    0:01:37 17789013.0      1.14     303.1       0.0                          
    0:01:38 17789013.0      1.14     303.1       0.0                          
    0:01:38 17789013.0      1.14     303.1       0.0                          
    0:01:38 17789013.0      1.14     303.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:38 17789013.0      1.14     303.1       0.0                          
    0:01:38 17796069.0      1.08     296.1       0.0 AES/D_AES/block_A_reg[56]/D
    0:01:38 17800965.0      1.06     295.0       0.0 AES/D_AES/block_A_reg[84]/D
    0:01:38 17806365.0      1.06     294.0       0.0 AES/D_AES/block_A_reg[50]/D
    0:01:39 17808345.0      1.05     293.6       0.0 AES/D_AES/block_A_reg[98]/D
    0:01:39 17811153.0      1.05     293.4       0.0 AES/D_AES/block_A_reg[90]/D
    0:01:39 17812917.0      1.05     293.3       0.0 AES/D_AES/block_A_reg[69]/D
    0:01:39 17814042.0      1.03     287.9       0.0 AES/E_AES/block_A_reg[51]/D
    0:01:39 17816958.0      1.00     281.2       0.0 AES/E_AES/block_A_reg[51]/D
    0:01:40 17817894.0      1.00     280.8       0.0 AES/D_AES/block_A_reg[109]/D
    0:01:40 17821926.0      1.00     280.3       0.0 AES/D_AES/block_A_reg[68]/D
    0:01:40 17827470.0      0.99     279.4       0.0 AES/D_AES/block_A_reg[60]/D
    0:01:40 17831070.0      0.99     279.1       0.0 AES/D_AES/block_A_reg[13]/D
