NDFramePage.OnPageTitleLoaded("File16:uvm_reg_defines.svh","uvm_reg_defines.svh");NDSummary.OnSummaryLoaded("File16:uvm_reg_defines.svh",[["SystemVerilog","SystemVerilog"]],[["Groups","Group"],["Macros","Macro"]],[[725,0,0,"Register Defines","Register_Defines"],[726,0,1,"`UVM_REG_ADDR_WIDTH","`UVM_REG_ADDR_WIDTH"],[727,0,1,"`UVM_REG_DATA_WIDTH","`UVM_REG_DATA_WIDTH"],[728,0,1,"`UVM_REG_BYTENABLE_WIDTH","`UVM_REG_BYTENABLE_WIDTH"],[729,0,1,"`UVM_REG_CVR_WIDTH","`UVM_REG_CVR_WIDTH"]]);