
*** Running vivado
    with args -log register_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source register_top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source register_top.tcl -notrace
Command: synth_design -top register_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 324.543 ; gain = 112.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'register_top' [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register_top.sv:15]
INFO: [Synth 8-638] synthesizing module 'register_file_8x4' [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register_file_8x4.sv:16]
INFO: [Synth 8-638] synthesizing module 'register4' [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register4.sv:14]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'register4' (2#1) [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register4.sv:14]
INFO: [Synth 8-256] done synthesizing module 'register_file_8x4' (3#1) [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register_file_8x4.sv:16]
INFO: [Synth 8-638] synthesizing module 'SevenSegment' [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/imports/new/SevenSegment.sv:23]
INFO: [Synth 8-256] done synthesizing module 'SevenSegment' (4#1) [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/imports/new/SevenSegment.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'segment' does not match port width (7) of module 'SevenSegment' [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register_top.sv:35]
INFO: [Synth 8-256] done synthesizing module 'register_top' (5#1) [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register_top.sv:15]
WARNING: [Synth 8-3917] design register_top has port segment[7] driven by constant 0
WARNING: [Synth 8-3917] design register_top has port anode[7] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[6] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[5] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[4] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[0] driven by constant 0
WARNING: [Synth 8-3331] design register_top has unconnected port sw[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 361.895 ; gain = 150.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 361.895 ; gain = 150.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/constrs_1/imports/Lab7_RegisterFile/nexys4_220.xdc]
Finished Parsing XDC File [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/constrs_1/imports/Lab7_RegisterFile/nexys4_220.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/constrs_1/imports/Lab7_RegisterFile/nexys4_220.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/register_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/register_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 672.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
Module SevenSegment 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design register_top has port segment[7] driven by constant 0
WARNING: [Synth 8-3917] design register_top has port anode[7] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[6] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[5] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[4] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design register_top has port anode[0] driven by constant 0
WARNING: [Synth 8-3331] design register_top has unconnected port sw[10]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     2|
|3     |LUT4  |    10|
|4     |LUT5  |     2|
|5     |LUT6  |    30|
|6     |MUXF7 |     8|
|7     |FDCE  |    32|
|8     |IBUF  |    16|
|9     |OBUF  |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   117|
|2     |  my_rf  |register_file_8x4 |    83|
|3     |    r0   |register4         |     5|
|4     |    r1   |register4_0       |     5|
|5     |    r2   |register4_1       |     5|
|6     |    r3   |register4_2       |    40|
|7     |    r4   |register4_3       |     5|
|8     |    r5   |register4_4       |     5|
|9     |    r6   |register4_5       |     5|
|10    |    r7   |register4_6       |    13|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 672.813 ; gain = 460.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 672.813 ; gain = 113.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 672.813 ; gain = 460.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 672.813 ; gain = 432.766
INFO: [Common 17-1381] The checkpoint 'J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.runs/synth_1/register_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 672.813 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 05 13:58:38 2019...
