// Seed: 102487981
module module_0 #(
    parameter id_1 = 32'd33
);
  wire _id_1;
  wire [1 : id_1] id_2;
  logic [-1 : ""] id_3;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd57,
    parameter id_2  = 32'd66,
    parameter id_3  = 32'd52
) (
    output logic id_0,
    output wand  id_1,
    input  uwire _id_2,
    output tri   _id_3
);
  wor id_5;
  struct packed {logic [id_2  ==  id_3 : 1] id_6;} id_7 = 1, id_8;
  logic [7:0] id_9;
  parameter id_10 = 1 == 1;
  logic id_11;
  ;
  always @(posedge id_5 or id_11) id_9[(-1?1 : id_10) : 'b0-id_10] = 1'h0;
  localparam id_12 = 1'b0;
  module_0 modCall_1 ();
  wire id_13;
  always @(*) release id_13;
  assign id_5 = 1;
  always @(negedge id_2) begin : LABEL_0
    wait (id_11);
    if (id_10 && id_10) begin : LABEL_1
      id_0 = id_2;
    end
  end
endmodule
