{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728102788697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728102788697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 10:03:08 2024 " "Processing started: Sat Oct 05 10:03:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728102788697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728102788697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gates -c gates " "Command: quartus_map --read_settings_files=on --write_settings_files=off gates -c gates" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728102788697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728102789229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728102789229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 7 7 " "Found 7 design units, including 7 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 gates " "Found entity 1: gates" {  } { { "gates.v" "" { Text "D:/QUARTUS PRGMS/D1/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728102800718 ""} { "Info" "ISGN_ENTITY_NAME" "2 annd " "Found entity 2: annd" {  } { { "gates.v" "" { Text "D:/QUARTUS PRGMS/D1/gates.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728102800718 ""} { "Info" "ISGN_ENTITY_NAME" "3 oor " "Found entity 3: oor" {  } { { "gates.v" "" { Text "D:/QUARTUS PRGMS/D1/gates.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728102800718 ""} { "Info" "ISGN_ENTITY_NAME" "4 xoor " "Found entity 4: xoor" {  } { { "gates.v" "" { Text "D:/QUARTUS PRGMS/D1/gates.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728102800718 ""} { "Info" "ISGN_ENTITY_NAME" "5 naand " "Found entity 5: naand" {  } { { "gates.v" "" { Text "D:/QUARTUS PRGMS/D1/gates.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728102800718 ""} { "Info" "ISGN_ENTITY_NAME" "6 noor " "Found entity 6: noor" {  } { { "gates.v" "" { Text "D:/QUARTUS PRGMS/D1/gates.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728102800718 ""} { "Info" "ISGN_ENTITY_NAME" "7 xnoor " "Found entity 7: xnoor" {  } { { "gates.v" "" { Text "D:/QUARTUS PRGMS/D1/gates.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728102800718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728102800718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file gates_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 gates_tb " "Found entity 1: gates_tb" {  } { { "gates_tb.v" "" { Text "D:/QUARTUS PRGMS/D1/gates_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728102800718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728102800718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gates " "Elaborating entity \"gates\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728102800765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "annd annd:a1 " "Elaborating entity \"annd\" for hierarchy \"annd:a1\"" {  } { { "gates.v" "a1" { Text "D:/QUARTUS PRGMS/D1/gates.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728102800765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oor oor:a2 " "Elaborating entity \"oor\" for hierarchy \"oor:a2\"" {  } { { "gates.v" "a2" { Text "D:/QUARTUS PRGMS/D1/gates.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728102800765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xoor xoor:a3 " "Elaborating entity \"xoor\" for hierarchy \"xoor:a3\"" {  } { { "gates.v" "a3" { Text "D:/QUARTUS PRGMS/D1/gates.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728102800765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "naand naand:a4 " "Elaborating entity \"naand\" for hierarchy \"naand:a4\"" {  } { { "gates.v" "a4" { Text "D:/QUARTUS PRGMS/D1/gates.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728102800765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noor noor:a5 " "Elaborating entity \"noor\" for hierarchy \"noor:a5\"" {  } { { "gates.v" "a5" { Text "D:/QUARTUS PRGMS/D1/gates.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728102800765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnoor xnoor:a6 " "Elaborating entity \"xnoor\" for hierarchy \"xnoor:a6\"" {  } { { "gates.v" "a6" { Text "D:/QUARTUS PRGMS/D1/gates.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728102800765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728102801535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728102802282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728102802282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728102802314 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728102802314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728102802314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728102802314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728102802345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 10:03:22 2024 " "Processing ended: Sat Oct 05 10:03:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728102802345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728102802345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728102802345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728102802345 ""}
