===== SP15 506 BUS BASED CACHE Configuration =====
L1_SIZE:		131072
L1_ASSOC:		8
L1_BLOCKSIZE:		64
NUMBER OF PROCESSORS:	4
COHERENCE PROTOCOL:	MOESI 
TRACE FILE:		canneal.04t.longTrace
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      112661
2 . number of read misses:                5842
3 . number of writes:                     11942
4 . number of write misses:               39
5 . total miss rate:                      0.047198
6 . number of writebacks:                 315
7 . number of I2E                         1418
8 . number of I2S                         4424
9 . number of M2S                         0
10. number of E2S                         1411
11. number of S2M                         623
12. number of I2M                         39
13. number of E2M                         3
14. number of O2M                         51
15. number of M2O                         60
16. number of memory transactions:        1763
17. number of cache-to-cache transfers:   4433
18. number of interventions:              60
19. number of invalidations:              2014
20. number of flushes:                    221
21. number of BusRds issued:              5842
22. number of BusRdXs issued:             39
23. number of BusUpgrs issued:            674
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      110830
2 . number of read misses:                5865
3 . number of writes:                     11710
4 . number of write misses:               41
5 . total miss rate:                      0.048197
6 . number of writebacks:                 343
7 . number of I2E                         1419
8 . number of I2S                         4446
9 . number of M2S                         0
10. number of E2S                         1401
11. number of S2M                         609
12. number of I2M                         41
13. number of E2M                         9
14. number of O2M                         41
15. number of M2O                         46
16. number of memory transactions:        4619
17. number of cache-to-cache transfers:   1630
18. number of interventions:              46
19. number of invalidations:              2034
20. number of flushes:                    181
21. number of BusRds issued:              5865
22. number of BusRdXs issued:             41
23. number of BusUpgrs issued:            650
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      114938
2 . number of read misses:                5837
3 . number of writes:                     12383
4 . number of write misses:               42
5 . total miss rate:                      0.046175
6 . number of writebacks:                 331
7 . number of I2E                         1420
8 . number of I2S                         4417
9 . number of M2S                         0
10. number of E2S                         1403
11. number of S2M                         610
12. number of I2M                         42
13. number of E2M                         9
14. number of O2M                         64
15. number of M2O                         76
16. number of memory transactions:        6016
17. number of cache-to-cache transfers:   194
18. number of interventions:              76
19. number of invalidations:              2008
20. number of flushes:                    255
21. number of BusRds issued:              5837
22. number of BusRdXs issued:             42
23. number of BusUpgrs issued:            674
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      113428
2 . number of read misses:                5879
3 . number of writes:                     12108
4 . number of write misses:               39
5 . total miss rate:                      0.047142
6 . number of writebacks:                 326
7 . number of I2E                         1465
8 . number of I2S                         4414
9 . number of M2S                         0
10. number of E2S                         1440
11. number of S2M                         621
12. number of I2M                         39
13. number of E2M                         13
14. number of O2M                         41
15. number of M2O                         63
16. number of memory transactions:        6015
17. number of cache-to-cache transfers:   229
18. number of interventions:              63
19. number of invalidations:              2020
20. number of flushes:                    174
21. number of BusRds issued:              5879
22. number of BusRdXs issued:             39
23. number of BusUpgrs issued:            662
