Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 24 22:03:14 2017
| Host         : DESKTOP-V9D0PGF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Pedana1_image_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Pedana1_image_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Pedana2_image_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Pedana2_image_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Pedana3_image_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Pedana3_image_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[3]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: frame_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/attack_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/Wolvie_new_pos_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/movement_enable_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 171 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.852        0.000                      0                  524        0.080        0.000                      0                  524        3.000        0.000                       0                   334  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen  {0.000 19.863}     39.725          25.173          
  clkfbout_pixelClkGen  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_pixelClkGen       27.852        0.000                      0                  524        0.080        0.000                      0                  524       19.363        0.000                       0                   330  
  clkfbout_pixelClkGen                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       27.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.852ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 3.580ns (30.702%)  route 8.080ns (69.298%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.275 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.672    -0.868    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.846     3.432    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     3.556 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.556    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X8Y121         MUXF7 (Prop_muxf7_I0_O)      0.209     3.765 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.811     6.577    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I4_O)        0.297     6.874 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.723     7.596    inst_graphic/inst_vga/douta[3]
    SLICE_X73Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=1, routed)           0.658     8.379    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.503 f  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=1, routed)           0.955     9.458    inst_graphic/inst_vga/red[3]_i_6_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  inst_graphic/inst_vga/red[3]_i_3/O
                         net (fo=12, routed)          1.086    10.669    inst_graphic/inst_vga/red[3]_i_3_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.793 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000    10.793    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X72Y117        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571    38.275    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y117        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    38.764    
                         clock uncertainty           -0.148    38.616    
    SLICE_X72Y117        FDRE (Setup_fdre_C_D)        0.029    38.645    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                 27.852    

Slack (MET) :             27.862ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.652ns  (logic 3.580ns (30.723%)  route 8.072ns (69.277%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.275 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.672    -0.868    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.846     3.432    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     3.556 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.556    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X8Y121         MUXF7 (Prop_muxf7_I0_O)      0.209     3.765 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.811     6.577    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I4_O)        0.297     6.874 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.723     7.596    inst_graphic/inst_vga/douta[3]
    SLICE_X73Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=1, routed)           0.658     8.379    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.503 f  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=1, routed)           0.955     9.458    inst_graphic/inst_vga/red[3]_i_6_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  inst_graphic/inst_vga/red[3]_i_3/O
                         net (fo=12, routed)          1.079    10.661    inst_graphic/inst_vga/red[3]_i_3_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I1_O)        0.124    10.785 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000    10.785    inst_graphic/inst_vga/green[0]_i_1_n_0
    SLICE_X72Y117        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571    38.275    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y117        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.488    38.764    
                         clock uncertainty           -0.148    38.616    
    SLICE_X72Y117        FDRE (Setup_fdre_C_D)        0.031    38.647    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 27.862    

Slack (MET) :             27.937ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.575ns  (logic 3.580ns (30.928%)  route 7.995ns (69.072%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.273 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.672    -0.868    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.846     3.432    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     3.556 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.556    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X8Y121         MUXF7 (Prop_muxf7_I0_O)      0.209     3.765 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.811     6.577    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I4_O)        0.297     6.874 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.723     7.596    inst_graphic/inst_vga/douta[3]
    SLICE_X73Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=1, routed)           0.658     8.379    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.503 f  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=1, routed)           0.955     9.458    inst_graphic/inst_vga/red[3]_i_6_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  inst_graphic/inst_vga/red[3]_i_3/O
                         net (fo=12, routed)          1.001    10.584    inst_graphic/inst_vga/red[3]_i_3_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.708 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000    10.708    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X72Y118        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.569    38.273    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y118        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    38.762    
                         clock uncertainty           -0.148    38.614    
    SLICE_X72Y118        FDRE (Setup_fdre_C_D)        0.031    38.645    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                 27.937    

Slack (MET) :             27.957ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.557ns  (logic 3.580ns (30.976%)  route 7.977ns (69.024%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.275 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.672    -0.868    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.846     3.432    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     3.556 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.556    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X8Y121         MUXF7 (Prop_muxf7_I0_O)      0.209     3.765 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.811     6.577    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I4_O)        0.297     6.874 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.723     7.596    inst_graphic/inst_vga/douta[3]
    SLICE_X73Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=1, routed)           0.658     8.379    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.503 f  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=1, routed)           0.955     9.458    inst_graphic/inst_vga/red[3]_i_6_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  inst_graphic/inst_vga/red[3]_i_3/O
                         net (fo=12, routed)          0.984    10.566    inst_graphic/inst_vga/red[3]_i_3_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.690 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.690    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X73Y117        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571    38.275    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y117        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.488    38.764    
                         clock uncertainty           -0.148    38.616    
    SLICE_X73Y117        FDRE (Setup_fdre_C_D)        0.031    38.647    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                 27.957    

Slack (MET) :             28.088ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.424ns  (logic 3.580ns (31.337%)  route 7.844ns (68.663%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.273 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.672    -0.868    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.846     3.432    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     3.556 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.556    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X8Y121         MUXF7 (Prop_muxf7_I0_O)      0.209     3.765 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.811     6.577    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I4_O)        0.297     6.874 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.723     7.596    inst_graphic/inst_vga/douta[3]
    SLICE_X73Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=1, routed)           0.658     8.379    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.503 f  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=1, routed)           0.955     9.458    inst_graphic/inst_vga/red[3]_i_6_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  inst_graphic/inst_vga/red[3]_i_3/O
                         net (fo=12, routed)          0.850    10.433    inst_graphic/inst_vga/red[3]_i_3_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124    10.557 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000    10.557    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.569    38.273    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y118        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.488    38.762    
                         clock uncertainty           -0.148    38.614    
    SLICE_X72Y118        FDRE (Setup_fdre_C_D)        0.031    38.645    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 28.088    

Slack (MET) :             28.090ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.420ns  (logic 3.580ns (31.348%)  route 7.840ns (68.652%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.273 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.672    -0.868    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.846     3.432    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     3.556 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.556    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X8Y121         MUXF7 (Prop_muxf7_I0_O)      0.209     3.765 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.811     6.577    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I4_O)        0.297     6.874 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.723     7.596    inst_graphic/inst_vga/douta[3]
    SLICE_X73Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=1, routed)           0.658     8.379    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.503 f  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=1, routed)           0.955     9.458    inst_graphic/inst_vga/red[3]_i_6_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  inst_graphic/inst_vga/red[3]_i_3/O
                         net (fo=12, routed)          0.846    10.429    inst_graphic/inst_vga/red[3]_i_3_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  inst_graphic/inst_vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000    10.553    inst_graphic/inst_vga/red[0]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.569    38.273    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y118        FDRE                                         r  inst_graphic/inst_vga/red_reg[0]/C
                         clock pessimism              0.488    38.762    
                         clock uncertainty           -0.148    38.614    
    SLICE_X72Y118        FDRE (Setup_fdre_C_D)        0.029    38.643    inst_graphic/inst_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                 28.090    

Slack (MET) :             28.090ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.424ns  (logic 3.580ns (31.337%)  route 7.844ns (68.663%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.275 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.672    -0.868    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.846     3.432    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     3.556 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.556    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X8Y121         MUXF7 (Prop_muxf7_I0_O)      0.209     3.765 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.811     6.577    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I4_O)        0.297     6.874 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.723     7.596    inst_graphic/inst_vga/douta[3]
    SLICE_X73Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=1, routed)           0.658     8.379    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.503 f  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=1, routed)           0.955     9.458    inst_graphic/inst_vga/red[3]_i_6_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  inst_graphic/inst_vga/red[3]_i_3/O
                         net (fo=12, routed)          0.850    10.433    inst_graphic/inst_vga/red[3]_i_3_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.557 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.557    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X72Y117        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571    38.275    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y117        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.488    38.764    
                         clock uncertainty           -0.148    38.616    
    SLICE_X72Y117        FDRE (Setup_fdre_C_D)        0.031    38.647    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 28.090    

Slack (MET) :             28.095ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 3.580ns (31.350%)  route 7.839ns (68.650%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.275 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.672    -0.868    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.846     3.432    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     3.556 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.556    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X8Y121         MUXF7 (Prop_muxf7_I0_O)      0.209     3.765 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.811     6.577    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I4_O)        0.297     6.874 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.723     7.596    inst_graphic/inst_vga/douta[3]
    SLICE_X73Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=1, routed)           0.658     8.379    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.503 f  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=1, routed)           0.955     9.458    inst_graphic/inst_vga/red[3]_i_6_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  inst_graphic/inst_vga/red[3]_i_3/O
                         net (fo=12, routed)          0.846    10.428    inst_graphic/inst_vga/red[3]_i_3_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    10.552    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X73Y117        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571    38.275    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y117        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.488    38.764    
                         clock uncertainty           -0.148    38.616    
    SLICE_X73Y117        FDRE (Setup_fdre_C_D)        0.031    38.647    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 28.095    

Slack (MET) :             28.096ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 3.580ns (31.350%)  route 7.839ns (68.650%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.275 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.672    -0.868    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.846     3.432    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     3.556 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.556    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X8Y121         MUXF7 (Prop_muxf7_I0_O)      0.209     3.765 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.811     6.577    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I4_O)        0.297     6.874 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.723     7.596    inst_graphic/inst_vga/douta[3]
    SLICE_X73Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=1, routed)           0.658     8.379    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.503 f  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=1, routed)           0.955     9.458    inst_graphic/inst_vga/red[3]_i_6_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  inst_graphic/inst_vga/red[3]_i_3/O
                         net (fo=12, routed)          0.846    10.428    inst_graphic/inst_vga/red[3]_i_3_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000    10.552    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X72Y117        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571    38.275    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y117        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    38.764    
                         clock uncertainty           -0.148    38.616    
    SLICE_X72Y117        FDRE (Setup_fdre_C_D)        0.032    38.648    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 28.096    

Slack (MET) :             28.097ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 3.580ns (31.361%)  route 7.835ns (68.639%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.275 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.672    -0.868    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.846     3.432    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     3.556 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.556    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X8Y121         MUXF7 (Prop_muxf7_I0_O)      0.209     3.765 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           2.811     6.577    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I4_O)        0.297     6.874 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.723     7.596    inst_graphic/inst_vga/douta[3]
    SLICE_X73Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.720 r  inst_graphic/inst_vga/red[3]_i_8/O
                         net (fo=1, routed)           0.658     8.379    inst_graphic/inst_vga/red[3]_i_8_n_0
    SLICE_X72Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.503 f  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=1, routed)           0.955     9.458    inst_graphic/inst_vga/red[3]_i_6_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.582 r  inst_graphic/inst_vga/red[3]_i_3/O
                         net (fo=12, routed)          0.842    10.424    inst_graphic/inst_vga/red[3]_i_3_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    10.548    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X73Y117        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         1.571    38.275    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y117        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    38.764    
                         clock uncertainty           -0.148    38.616    
    SLICE_X73Y117        FDRE (Setup_fdre_C_D)        0.029    38.645    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                 28.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.835%)  route 0.228ns (52.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.569    -0.595    inst_graphic/clk_out1
    SLICE_X70Y99         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  inst_graphic/Pedana1_cntH_reg[5]/Q
                         net (fo=6, routed)           0.228    -0.203    inst_graphic/Pedana1_cntH_reg_n_0_[5]
    SLICE_X71Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.158 r  inst_graphic/Pedana1_cntH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    inst_graphic/Pedana1_cntH[6]
    SLICE_X71Y100        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X71Y100        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[6]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X71Y100        FDRE (Hold_fdre_C_D)         0.091    -0.238    inst_graphic/Pedana1_cntH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.556    -0.608    inst_graphic/inst_vga/clk_out1
    SLICE_X67Y117        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  inst_graphic/inst_vga/h_counter_reg[5]/Q
                         net (fo=7, routed)           0.110    -0.357    inst_graphic/inst_vga/h_counter_reg__0[5]
    SLICE_X66Y117        LUT6 (Prop_lut6_I3_O)        0.045    -0.312 r  inst_graphic/inst_vga/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    inst_graphic/inst_vga/plusOp__0[8]
    SLICE_X66Y117        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.826    -0.847    inst_graphic/inst_vga/clk_out1
    SLICE_X66Y117        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[8]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X66Y117        FDRE (Hold_fdre_C_D)         0.121    -0.474    inst_graphic/inst_vga/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X75Y108        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.313    inst_graphic/counter_h_reg__0[6]
    SLICE_X74Y108        LUT5 (Prop_lut5_I1_O)        0.048    -0.265 r  inst_graphic/counter_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    inst_graphic/plusOp__2[8]
    SLICE_X74Y108        FDRE                                         r  inst_graphic/counter_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.863    -0.810    inst_graphic/clk_out1
    SLICE_X74Y108        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X74Y108        FDRE (Hold_fdre_C_D)         0.131    -0.430    inst_graphic/counter_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.552    -0.612    inst_graphic/inst_vga/clk_out1
    SLICE_X64Y121        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  inst_graphic/inst_vga/v_counter_reg[6]/Q
                         net (fo=6, routed)           0.087    -0.384    inst_graphic/inst_vga/v_counter_reg__0[6]
    SLICE_X65Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.339 r  inst_graphic/inst_vga/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.339    inst_graphic/inst_vga/plusOp__1[9]
    SLICE_X65Y121        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.822    -0.851    inst_graphic/inst_vga/clk_out1
    SLICE_X65Y121        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.252    -0.599    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.091    -0.508    inst_graphic/inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X75Y108        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.313    inst_graphic/counter_h_reg__0[6]
    SLICE_X74Y108        LUT4 (Prop_lut4_I3_O)        0.045    -0.268 r  inst_graphic/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    inst_graphic/plusOp__2[7]
    SLICE_X74Y108        FDRE                                         r  inst_graphic/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.863    -0.810    inst_graphic/clk_out1
    SLICE_X74Y108        FDRE                                         r  inst_graphic/counter_h_reg[7]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X74Y108        FDRE (Hold_fdre_C_D)         0.120    -0.441    inst_graphic/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X75Y108        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.124    -0.309    inst_graphic/counter_h_reg__0[6]
    SLICE_X74Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  inst_graphic/counter_h[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.264    inst_graphic/plusOp__2[9]
    SLICE_X74Y108        FDRE                                         r  inst_graphic/counter_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.863    -0.810    inst_graphic/clk_out1
    SLICE_X74Y108        FDRE                                         r  inst_graphic/counter_h_reg[9]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X74Y108        FDRE (Hold_fdre_C_D)         0.121    -0.440    inst_graphic/counter_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/Wolvie_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.032%)  route 0.135ns (41.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X59Y102        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Wolvie_cntH_reg[6]/Q
                         net (fo=8, routed)           0.135    -0.328    inst_graphic/Wolvie_cntH_reg_n_0_[6]
    SLICE_X60Y102        LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  inst_graphic/Wolvie_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    inst_graphic/Wolvie_cntH[3]
    SLICE_X60Y102        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X60Y102        FDRE                                         r  inst_graphic/Wolvie_cntH_reg[3]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X60Y102        FDRE (Hold_fdre_C_D)         0.120    -0.467    inst_graphic/Wolvie_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/Pedana2_cntH_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.597    -0.567    inst_graphic/clk_out1
    SLICE_X75Y96         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inst_graphic/Pedana2_cntH_reg[6]/Q
                         net (fo=5, routed)           0.134    -0.293    inst_graphic/Pedana2_cntH_reg_n_0_[6]
    SLICE_X74Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  inst_graphic/Pedana2_cntH[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    inst_graphic/Pedana2_cntH[7]
    SLICE_X74Y96         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.870    -0.803    inst_graphic/clk_out1
    SLICE_X74Y96         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X74Y96         FDRE (Hold_fdre_C_D)         0.120    -0.434    inst_graphic/Pedana2_cntH_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/Pedana1_cntV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.598    -0.566    inst_graphic/clk_out1
    SLICE_X77Y98         FDRE                                         r  inst_graphic/Pedana1_cntV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_graphic/Pedana1_cntV_reg[2]/Q
                         net (fo=7, routed)           0.138    -0.288    inst_graphic/Pedana1_cntV_reg__0[2]
    SLICE_X76Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  inst_graphic/Pedana1_cntV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    inst_graphic/p_0_in__1[5]
    SLICE_X76Y98         FDRE                                         r  inst_graphic/Pedana1_cntV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.871    -0.802    inst_graphic/clk_out1
    SLICE_X76Y98         FDRE                                         r  inst_graphic/Pedana1_cntV_reg[5]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X76Y98         FDRE (Hold_fdre_C_D)         0.121    -0.432    inst_graphic/Pedana1_cntV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.251%)  route 0.163ns (46.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.569    -0.595    inst_graphic/clk_out1
    SLICE_X67Y99         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  inst_graphic/Pedana1_cntH_reg[4]/Q
                         net (fo=7, routed)           0.163    -0.291    inst_graphic/Pedana1_cntH_reg_n_0_[4]
    SLICE_X70Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  inst_graphic/Pedana1_cntH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    inst_graphic/Pedana1_cntH[3]
    SLICE_X70Y99         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=328, routed)         0.841    -0.832    inst_graphic/clk_out1
    SLICE_X70Y99         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[3]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X70Y99         FDRE (Hold_fdre_C_D)         0.121    -0.436    inst_graphic/Pedana1_cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y14     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y15     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y22     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y21     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y13     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y22     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y14     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y14     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y21     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y21     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y97     frame_clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y97     frame_clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y97     frame_clk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     frame_clk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     frame_clk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     frame_clk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     frame_clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y99     frame_clk_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X68Y107    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_7_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y97     frame_clk_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X50Y96     frame_clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y97     frame_clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y97     frame_clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y97     frame_clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     frame_clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     frame_clk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     frame_clk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y98     frame_clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y99     frame_clk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y95     frame_clk_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen
  To Clock:  clkfbout_pixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



