<!DOCTYPE html>
<html lang="en"><head>
<meta http-equiv="content-type" content="text/html; charset=ISO-8859-15">
<title>Project 5: Datapath (Patryk Pilichowski & Daria Matviichuk)</title>
<script>
    MathJax = {
      loader: {load: ['input/asciimath', 'output/chtml']}
    }
    </script>
<script src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>
<script type="text/javascript" id="MathJax-script" async
  src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/startup.js">
</script>
<!-- Het "u" element (underline) is geherdefinieerd voor overline -->
<style type="text/css">body { 
	font-family: Cambria,Georgia,serif; 
}
#verslag {
  text-align: left;
  background-color:rgba(0,0,0,0.1);
  padding: 1px 5px 1px 5px;
}
.inline-table {
  display: inline-table;
  margin: 0 10px 0 0;
}
table, td {
  border: 1px solid black;
}
td {
  padding: 5px;
}
img {
  border: 1px solid gray;
}
ul p, small, table {
  font-weight: 100;
  font-size: 16px;
}
small {
    font-size: 12px;
}
u {text-decoration: underline;}</style>

</head>

<body>

<h1>Verslag</h1>
<p><b>Titel:</b> <i>Project 5: Datapath</i></p>
<p>Dit verslag werd opgesteld door:<br>
</p><ul>
<li><b>Naam:</b> <i>Patryk Pilichowski</i><br>
<b>Studentennummer:</b> <i>20220383</i><br>
<b>Email adres:</b> <i>Patryk.Pilichowski@student.uantwerpen.be</i>
</li>
<li><b>Naam:</b> <i>Daria Matviichuk</i><br>
  <b>Studentennummer:</b> <i>s0221485</i><br>
  <b>Email adres:</b> <i>Daria.Matviichuk@student.uantwerpen.be</i>
  </li>
</ul>
<b>Aantal man-uren besteed:</b> <i>`~`10 uur</i><br>
<b>Moeilijkheidsgraad:</b> <i></i>5.5/10<p></p>

<h2>Inhoud van de oplossing</h2>
<p>De oplossing bestaat uit de volgende bestanden (geef alle bestanden op):</p>
<ul>
<li><a href="https://res.cloudinary.com/dmejmwxek/raw/upload/v1669736550/CA_project_5/SD_Group30.circ">SD_Group30.circ</a>: Simple datapath <ul>
<li><a href="https://res.cloudinary.com/dmejmwxek/raw/upload/v1669736549/CA_project_5/register_patryk_modified.circ">register_patryk_modified.circ</a>: Register File modified for debugging purposes</li>
<li><a href="https://res.cloudinary.com/dmejmwxek/raw/upload/v1669736550/CA_project_5/CLA_patryk.circ">CLA_patryk.circ</a>: Carry lookahead adder</li>
<li><a href="https://res.cloudinary.com/dmejmwxek/raw/upload/v1669736550/CA_project_5/ALU_patryk.circ">ALU_patryk.circ</a>: Arithmetic Logic Unit
<ul>
  <li><a href="https://res.cloudinary.com/dmejmwxek/raw/upload/v1669736550/CA_project_5/adder_patryk.circ">adder_patryk.circ</a>: Adder </li>
  <li><a href="https://res.cloudinary.com/dmejmwxek/raw/upload/v1669736550/CA_project_5/shifter_patryk.circ">shifter_patryk.circ</a>: Shifter </li>
  <li><a href="https://res.cloudinary.com/dmejmwxek/raw/upload/v1669736549/CA_project_5/comparator_patryk.circ">comparator_patryk.circ</a>: Comparator </li>
  <li><a href="https://res.cloudinary.com/dmejmwxek/raw/upload/v1669736549/CA_project_5/overflow_passer_patryk.circ">overflow_passer_patryk.circ</a>: Overflow Passer </li>
</ul>
</li>
</ul>
</li>
</ul>

<div id="verslag">
<h2>Verslag</h2>
<h3>Simple Datapath - Overview</h3>
<img src="https://res.cloudinary.com/dmejmwxek/image/upload/v1669736409/CA_project_5/06.png">
<p>We will quickly discuss all of the components here as well as what happens in the datapath for every type of instruction.</p>
<h3>Program Counter</h3>
<img src="https://res.cloudinary.com/dmejmwxek/image/upload/v1669736400/CA_project_5/01.png">
<p>The program counter is a counter that either increments itself or uses a branch. The counter determines the current instruction.</p>
<p>We are not using branch or jump instructions yet. However, when branch absolute is asserted, the PC becomes the branch value.</p>
<p>On the other hand, when branch relative is asserted, the PC increments itself by the branch value `+ 1` because it is signed.</p>
<p>In the standard case, when there is no branch, the PC increments itself on falling edge by 1.</p>

<h3>Instruction Memory</h3>
<img src="https://res.cloudinary.com/dmejmwxek/image/upload/v1669739493/CA_project_5/07.png">
<p>There is not much to discuss about the instruction memory. It is self-evident that it holds all the instructions. 
<br>The PC reads the address of the current instruction and its content is outputted as <i>instruction</i>.
<br>To not forget of course, we also have the clock, reset and load enable input.
</p> 

<h3>Register File</h3>
<img src="https://res.cloudinary.com/dmejmwxek/image/upload/v1669739854/CA_project_5/08.png">
<p>The register file is the most efficient type of memory performance-wise.
<br>It holds operands used for instruction operations.</p>
<ul>
  <li>RegDst: The destination register.</li>
  <li>RegSrc: The source register. Mostly used as the first operand in an operation.</li>
  <li>RegT: The second source register. Mostly used as the second operand in an operation.</li>
  <li>RegWrite: Denotes if writing to a register is enabled.</li>
  <li>RegDstData: The data that is to be written to RegDst.</li>
  <li>RegSrcData: Content of register RegSrc</li>
  <li>RegTData: Content of register RegT</li>
  <li>r0-r7: Content of the respective register, exists for debugging purposes.</li>
</ul>

<h3>Data Memory</h3>
<img src="https://res.cloudinary.com/dmejmwxek/image/upload/v1669742624/CA_project_5/09.png">
<p>Our data memory block uses a Logisim RAM unit (with seperate load and store ports) to load or to store words (lw and sw operations). The block has two operands: ALU Out (to calculate the offset) and RegSrc Data (to load the information from rs register).
</p>
<h3>Control</h3>
<img src="https://res.cloudinary.com/dmejmwxek/image/upload/v1669736408/CA_project_5/02.png">
<p>Each instruction is encoded as a sequence of 16 bits. Depending on the instruction code (first three most significant bits), it could be interpreted as follow:
<ul>
<li>For the unary register operations:</li>
<ul>
	<li> 15-13 : 001 (instruction code)
	<li> 12-9 : operation code
	<li> 8-6 : rd
	<li> 5-3 : rs
	<li> 2-0 : 000 (unused)
</ul>
</ul>
<ul>
<li>For the binary register operations:</li>
<ul>
	<li> 15-13 : 010 (instruction code)
	<li> 12-9 : operation code
	<li> 8-6 : rd
	<li> 5-3 : rs
	<li> 2-0 : rt
</ul>
</ul>
<ul>
<li>For the memory operations:</li>
<ul>
	<li> 15-13 : 011 (instruction code)
	<li> 12 : operation code
	<li> 11-9 : rd
	<li> 8-6 : rs
	<li> 5-0 : signed immediate
</ul>
</ul>
<br>In other words, each operation is selected according to the instruction code and with the help of MUX blocks.
<br>The following table lists all operation codes:
<br>
<br>
<img src="https://res.cloudinary.com/dlkqaco1t/image/upload/v1669831802/Project%205/instruction_table_jnsiit.png"></p>
<h3>Overview of Instructions</h3>
<ul>
<li>Unary Operations
  <ul>
    <li>Zero: a constant gets written into the register <i>rd (RegDst)</i></li>
    <li>Not: an unsigned inversion of register <i>rs (RegSrc)</i> will be written to register <i>rd</i></li>
    <li>Inv: a signed inversion of register <i>rs</i> will be written into register <i>rd</i></li>
    <li>Sll: a shift left logical of register <i>rs</i> will be written into register <i>rd</i></li>
    <li>Srl: a shift right logical of register <i>rs</i> will be written into register <i>rd</i></li>
    <li>Sla: a shift left arithmetic of register <i>rs</i> will be written into register <i>rd</i></li>
    <li>Sra: a shift right arithmetic of register <i>rs</i> will be written into register <i>rd</i></li>
    <li>Inc: an incrementation of register <i>rs</i> will be written into register <i>rd</i></li>
    <li>Dec: a decrementation of register <i>rs</i> will be written into register <i>rd</i></li>
    <li>Cp: a copy of register <i>rs</i> will be written into register <i>rd</i></li>
  </ul>
</li>

<li>Binary Operations
  <ul>
    <li>And: An AND operation is performed with <i>rs</i> and <i>rt (RegT)</i>, result gets written into the register <i>rd</i></li>
    <li>Or: An OR operation is performed with <i>rs</i> and <i>rt</i>, result gets written into the register <i>rd</i></li>
    <li>Add: An addition is performed with <i>rs</i> and <i>rt</i>, result gets written into the register <i>rd</i></li>
    <li>Sub: a subtraction is performed with <i>rs</i> and <i>rt</i>, result gets written into the register <i>rd</i></li>
    <li>Lt: a Less Than operation is performed with <i>rs</i> and <i>rt</i>, result gets written into the register <i>rd</i></li>
    <li>Gt: a Greater Than operation is performed with <i>rs</i> and <i>rt</i>, result gets written into the register <i>rd</i></li>
    <li>Eq: an equality is performed with <i>rs</i> and <i>rt</i>, result gets written into the register <i>rd</i></li>
    <li>Neq: an inequality is performed with <i>rs</i> and <i>rt</i>, result gets written into the register <i>rd</i></li>
  </ul>
</li>

<li>Memory Operations
  <ul>
    <li>Lw: In data memory, get the contents from address <i>$rs</i> `+ "sign-extended immediate"`. The contents are stored in register <i>rd</i></li>
    <li>Sw: The reverse of Lw, store the contents of register <i>rd</i> into the address <i>$rs</i> `+ "sign-extended immediate"` in data memory.</li>
  </ul>
</li>

<li>Immediate Operations
  <ul>
    <li>Ori: An OR operation is performed with <i>rd</i> and a bit-extended immediate, result gets written into the register <i>rd</i></li>
    <li>Lui: A shift left logical operation is performed with a bit-extended immediate 8 times, result gets written into the register <i>rd</i></li>
    <li>Addi: An addition is performed with <i>rd</i> and a bit-extended immediate, result gets written into the register <i>rd</i></li>
    <li>Subi: A subtraction is performed with <i>rd</i> and a bit-extended immediate, result gets written into the register <i>rd</i></li>
  </ul>
</li>
</ul>
</div>
</body>
</html>