#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Apr 10 14:41:14 2016
# Process ID: 2160
# Current directory: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3156 K:\MostFrequentlyNeeded___2014\Education2011\2015_2016\SecondSemester\CR\AulasTeoricas\Aula8_11april2016\Projects2016\BM\BM.xpr
# Log file: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/vivado.log
# Journal file: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.xpr
create_bd_design "BMem"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:DC32:1.0 DC32_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.depth {16} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/coe_for_block.coe} CONFIG.default_data {7}] [get_bd_cells dist_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins dist_mem_gen_0/spo] [get_bd_pins DC32_0/data_in]
create_bd_port -dir I -from 3 -to 0 sw
set_property location {1 90 -335} [get_bd_cells dist_mem_gen_0]
connect_bd_net [get_bd_ports sw] [get_bd_pins dist_mem_gen_0/a]
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins DC32_0/clk]
create_bd_port -dir O -from 7 -to 0 an
startgroup
connect_bd_net [get_bd_ports an] [get_bd_pins DC32_0/select_display]
endgroup
create_bd_port -dir O -from 61 -to 0 seg
startgroup
connect_bd_net [get_bd_ports seg] [get_bd_pins DC32_0/segments]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
make_wrapper -files [get_files K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BMem/BMem.bd] -top
add_files -norecurse K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BMem/hdl/BMem_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.runs/impl_1/BMem_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.runs/impl_1/BMem_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
