// Seed: 717010307
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output uwire id_3,
    input uwire id_4,
    output tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    output tri1 id_8,
    output supply0 id_9,
    input wire id_10,
    input tri1 id_11,
    output wand id_12,
    input supply0 id_13,
    output tri id_14,
    input tri id_15,
    input wire id_16,
    output tri1 id_17
    , id_22,
    input tri1 id_18,
    input supply1 id_19
    , id_23,
    output tri id_20
);
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    output wand id_5,
    output tri1 id_6
);
  wire id_8;
  xor primCall (id_4, id_0, id_8, id_2, id_1, id_3);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_5,
      id_3,
      id_4,
      id_1,
      id_2,
      id_6,
      id_5,
      id_0,
      id_0,
      id_5,
      id_3,
      id_4,
      id_2,
      id_0,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
