#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Nov 27 12:18:02 2017
# Process ID: 2436
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0_synth_1
# Command line: vivado -log pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0_synth_1/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1113.273 ; gain = 182.086 ; free physical = 806 ; free virtual = 10538
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0/synth/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0' (7#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0/synth/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1154.742 ; gain = 223.555 ; free physical = 734 ; free virtual = 10467
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1154.742 ; gain = 223.555 ; free physical = 728 ; free virtual = 10461
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1490.922 ; gain = 0.000 ; free physical = 319 ; free virtual = 10080
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 143 ; free virtual = 9904
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 143 ; free virtual = 9904
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 142 ; free virtual = 9904
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 121 ; free virtual = 9865
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 123 ; free virtual = 9846
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 951 ; free virtual = 10583
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 950 ; free virtual = 10583
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 932 ; free virtual = 10565
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 929 ; free virtual = 10560
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 929 ; free virtual = 10560
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 929 ; free virtual = 10560
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 929 ; free virtual = 10560
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 928 ; free virtual = 10560
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 928 ; free virtual = 10560

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1490.922 ; gain = 559.734 ; free physical = 928 ; free virtual = 10560
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1490.930 ; gain = 458.238 ; free physical = 921 ; free virtual = 10552
