

================================================================
== Vitis HLS Report for 'main_Pipeline_loop_11'
================================================================
* Date:           Mon Aug 12 18:57:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     2554|  10.182 ns|  13.002 us|    2|  2554|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_1  |        0|     2552|        13|         10|          1|  0 ~ 255|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|     118|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     118|    163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_121_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln15_fu_115_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          17|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  59|         11|    1|         11|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1         |   9|          2|    8|         16|
    |ap_sig_allocacmp_s_load_1    |   9|          2|   32|         64|
    |j_fu_56                      |   9|          2|    8|         16|
    |s_fu_52                      |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 131|         27|   85|        179|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |array_load_reg_191           |  32|   0|   32|          0|
    |icmp_ln15_reg_182            |   1|   0|    1|          0|
    |j_fu_56                      |   8|   0|    8|          0|
    |s_2_reg_201                  |  32|   0|   32|          0|
    |s_fu_52                      |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 118|   0|  118|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|grp_fu_454_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|grp_fu_454_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|grp_fu_454_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|grp_fu_454_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|grp_fu_454_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_11|  return value|
|s_1                  |   in|   32|     ap_none|                    s_1|        scalar|
|i_2                  |   in|    8|     ap_none|                    i_2|        scalar|
|ii_1                 |   in|   16|     ap_none|                   ii_1|        scalar|
|array_r_address0     |  out|   16|   ap_memory|                array_r|         array|
|array_r_ce0          |  out|    1|   ap_memory|                array_r|         array|
|array_r_q0           |   in|   32|   ap_memory|                array_r|         array|
|s_4_out              |  out|   32|      ap_vld|                s_4_out|       pointer|
|s_4_out_ap_vld       |  out|    1|      ap_vld|                s_4_out|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

