Using the license keys ICCompilerIIs-Shell and ICCompilerII-NX in this mode.

                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

               Version W-2024.09-SP2 for linux64 - Nov 28, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Starting shell in Shared License mode...
Warning: bus naming style '' is not valid. (UCN-32)
Initializing gui preferences from file  /home/cag383@drexel.edu/.synopsys_icc_prefs.tcl
Current time:       Tue May  6 09:31:22 2025
Hostname:           xunil-03.coe.drexel.edu
CPU Model:          AMD Opteron(tm) Processor 6344
CPU Details:        Cores = 24 : Sockets = 2 : Cache Size = 2048 KB : Freq = 1.40 GHz
OS:                 Linux 3.10.0-1160.119.1.el7.x86_64
RAM:                125 GB (Free 117 GB)
Swap:                15 GB (Free  15 GB)
Work Filesystem:    /home mounted to ozark.coe.drexel.edu:/volume2/XunilNFS2/home
Tmp Filesystem:     / mounted to /dev/mapper/vg_xunil03-lv_root
Work Disk:          8034 GB (Free 4329 GB)
Tmp Disk:           442 GB (Free 136 GB)

CPU Load: 6%, Ram Free: 117 GB, Swap Free: 15 GB, Work Disk Free: 4329 GB, Tmp Disk Free: 136 GB
Current time:       Tue May  6 09:31:22 2025
Hostname:           xunil-03.coe.drexel.edu
CPU Model:          AMD Opteron(tm) Processor 6344
CPU Details:        Cores = 24 : Sockets = 2 : Cache Size = 2048 KB : Freq = 1.40 GHz
OS:                 Linux 3.10.0-1160.119.1.el7.x86_64
RAM:                125 GB (Free 117 GB)
Swap:                15 GB (Free  15 GB)
Work Filesystem:    /home mounted to ozark.coe.drexel.edu:/volume2/XunilNFS2/home
Tmp Filesystem:     / mounted to /dev/mapper/vg_xunil03-lv_root
Work Disk:          8034 GB (Free 4329 GB)
Tmp Disk:           442 GB (Free 136 GB)

CPU Load: 6%, Ram Free: 117 GB, Swap Free: 15 GB, Work Disk Free: 4329 GB, Tmp Disk Free: 136 GB
# Auto-generated ICC2 script for sasc_top
# Configuration: sasc
###########################################################################
### Initialize
###########################################################################
##start_gui
set search_path "$search_path /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs
../src/ "
. /mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/libraries/syn /mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/dw/syn_ver /mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/dw/sim_ver /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs
../src/ 
# Library setup
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db ]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
set libdir "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt
set tlupmax "$libdir/saed32nm_1p9m_Cmax.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
set tlunom "$libdir/saed32nm_1p9m_nominal.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_nominal.tluplus
set tlupmin "$libdir/saed32nm_1p9m_Cmin.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
set tech2itf "$libdir/saed32nm_tf_itf_tluplus.map"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
set_tlu_plus_files -max_tluplus $tlunom -tech2itf_map $tech2itf
1
set lib_name "sasc_top"
sasc_top
set mw_logic0_net VSS
VSS
set mw_logic1_net VDD
VDD
set design_data ./outputs/sasc/sasc_top.ddc
./outputs/sasc/sasc_top.ddc
set cell_name "sasc_top"
sasc_top
import_designs $design_data -format ddc -top $cell_name
Error: No Milkyway library is open. (UID-666)
0
create_mw_lib ./outputs/sasc/$lib_name.mw \
	-technology "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf" \
	-mw_reference_library "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m"
Start to load technology file /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf.
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf has been loaded successfully.
open_mw_lib ./outputs/sasc/$lib_name.mw
{sasc_top.mw}
read_verilog ./outputs/sasc/sasc_top.v
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/libraries/syn/gtech.db'
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/libraries/syn/standard.sldb'
Warning: /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Compiling source file /home/cag383@drexel.edu/ecec575/project/iwls/scripts/outputs/sasc/sasc_top.v

*****  Pass 1 Complete *****
Elapsed =    0:00:03, CPU =    0:00:03

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Compiling source file /home/cag383@drexel.edu/ecec575/project/iwls/scripts/outputs/sasc/sasc_top.v

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'sasc_top.CEL' now...
Total number of cell instances: 360
Total number of nets: 401
Total number of ports: 28 (include 0 PG ports)
Total number of hierarchical cell instances: 3

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:01, CPU =    0:00:00
Information: Read verilog completed successfully.
1
uniquify_fp_mw_cel
1
link
1
read_sdc ./outputs/sasc/sasc_top.sdc
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'sasc_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               sasc_top.CEL, etc
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

 Info: hierarchy_separator was changed to /

Reading SDC version 2.2...
Warning: SDC version in file (2.0) does not match the version you requested
	from read_sdc (2.2).  Some constraints and options may not function. (SDC-2)
Warning: SDC version in file (2.0) does not match the version you requested
	from read_sdc (2.2).  Some constraints and options may not function. (SDC-2)
 Info: hierarchy_separator was changed to /
1
############################################################################
#### Floorplanning
############################################################################
create_floorplan -core_utilization 0.7 -left_io2core 10 -bottom_io2core 10 -right_io2core 10 -top_io2core 10 -core_aspect_ratio 1.0
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
Number of terminals created: 28.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name       Original Ports
sasc_top               28
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Aspect Ratio
	Core Utilization = 0.710
	Number Of Rows = 26
	Core Width = 44.08
	Core Height = 43.472
	Aspect Ratio = 0.986
	Double Back ON
	Flip First Row = NO
	Start From First Row = NO
Planner run through successfully.
1
derive_pg_connection -power_net VDD -ground_net VSS -tie
reconnected total 2 tie highs and 2 tie lows
1
##Create VSS ring
create_rectangular_rings  -nets  {VSS}  -left_offset 0.5  -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 0.5 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 0.5  -bottom_segment_layer  M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 0.5 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      327M Data =        0M
1
## Create VDD Ring
create_rectangular_rings  -nets  {VDD}  -left_offset 1.8  -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 1.8 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 1.8  -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 1.8 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      327M Data =        0M
1
## Creates Power Strap
create_power_strap -nets { VDD } -layer M6 -direction vertical -width 3
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Number of ports connected:                2 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  4 (MW-339)
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      327M Data =        0M
1
create_power_strap -nets { VSS } -layer M6 -direction vertical  -width 3

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      327M Data =        0M
1
create_fp_placement -effort high -timing_driven
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
block rx_fifo
block tx_fifo
Above hierarchy nodes are selected for grouping
  0 blocks freed
  0 bytes freed
Placement Effort Level: High
Placement Design Stats
Num std     cells  = 360 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 399
Num     zero wt nets = 0
A net with highest fanout (117) is clk
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'sasc_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               sasc_top.CEL, etc
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

Warning: Error occured in ccs delay calculation, results may not be accurate.
  Loading design 'sasc_top'
Warning: Cell U135 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U134 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U133 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U132 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U131 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U130 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U129 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U128 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U127 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U126 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U125 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U124 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U123 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U122 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U121 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U120 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U119 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U118 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U117 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U116 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U115 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U114 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U113 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U112 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U111 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U110 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U109 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U108 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U107 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U106 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell U105 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U104 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U103 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U102 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U101 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U100 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U99 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U98 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U97 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell dpll_state_reg[0] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell rx_sio_ce_r2_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_sio_ce_r1_reg conflicts with the DFFSSRX1_RVT in the target library. (OPT-106)
Warning: Cell rts_o_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_valid_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_sio_ce_reg conflicts with the DFFSSRX1_RVT in the target library. (OPT-106)
Warning: Cell rx_go_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_valid_r_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell shift_en_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell load_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[8] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[9] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxd_s_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_bit_cnt_reg[0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxd_r_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_bit_cnt_reg[1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_bit_cnt_reg[2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell change_reg conflicts with the DFFSSRX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[8] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell dpll_state_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_bit_cnt_reg[3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_bit_cnt_reg[2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell shift_en_r_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell txf_empty_r_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell txd_o_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_bit_cnt_reg[3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_bit_cnt_reg[0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_bit_cnt_reg[1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell U170 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U169 conflicts with the INVX0_RVT in the target library. (OPT-106)
Warning: Cell U168 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell U167 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U166 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U165 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U164 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U163 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell U162 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U161 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U160 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U159 conflicts with the INVX0_RVT in the target library. (OPT-106)
Warning: Cell U158 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U157 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U156 conflicts with the OAI22X1_RVT in the target library. (OPT-106)
Warning: Cell U155 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U154 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U153 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U152 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U151 conflicts with the OA21X1_RVT in the target library. (OPT-106)
Warning: Cell U150 conflicts with the OAI22X1_RVT in the target library. (OPT-106)
Warning: Cell U149 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell U148 conflicts with the NOR2X0_RVT in the target library. (OPT-106)
Warning: Cell U147 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell U146 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U145 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U144 conflicts with the NOR2X0_RVT in the target library. (OPT-106)
Warning: Cell U143 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U142 conflicts with the AND4X1_RVT in the target library. (OPT-106)
Warning: Cell U141 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell U140 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell U139 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U138 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U137 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U136 conflicts with the OAI21X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U87 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U86 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U85 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U84 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U83 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U82 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U81 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U80 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U79 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U78 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U77 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U76 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U75 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U74 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U73 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U72 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U71 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U70 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U69 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U68 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U67 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U66 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U65 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U64 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U63 conflicts with the OAI22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U62 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U61 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U60 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U59 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U58 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U57 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U56 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U55 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U54 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U53 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U52 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U51 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U50 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U49 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U48 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U47 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U46 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U45 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U44 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U43 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U42 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U41 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U40 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U39 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U38 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U37 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U36 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U35 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U34 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U33 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U32 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U31 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U30 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U29 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U28 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U27 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U26 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U25 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U24 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U23 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U22 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U21 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U20 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U19 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U18 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U17 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U16 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U15 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U14 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U13 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U12 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U11 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U10 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U9 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U8 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U7 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U6 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U5 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U4 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U3 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/wp_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/wp_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/rp_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/rp_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/gb_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U23 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U22 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U21 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U20 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U19 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U18 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U17 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U16 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U15 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U14 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U13 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U12 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U11 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U10 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U9 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U8 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U7 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U6 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U5 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U4 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U3 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/wp_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/wp_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/rp_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/rp_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/gb_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U87 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U86 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U85 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U84 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U83 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U82 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U81 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U80 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U79 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U78 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U77 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U76 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U75 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U74 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U73 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U72 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U71 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U70 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U69 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U68 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U67 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U66 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U65 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U64 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U63 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U62 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U61 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U60 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U59 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U58 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U57 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U56 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U55 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U54 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U53 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U52 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U51 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U50 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U49 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U48 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U47 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U46 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U45 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U44 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U43 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U42 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U41 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U40 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U39 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U38 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U37 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U36 conflicts with the OAI22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U35 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U34 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U33 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U32 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U31 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U30 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U29 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U28 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U27 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U26 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U25 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U24 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: There are conflicts between cells in libraries saed32rvt_ss0p95v25c:saed32rvt_ss0p95v25c.db (/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs) and saed32rvt_ss0p95v125c:saed32rvt_ss0p95v125c.db (/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs). (OPT-187)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

TLU+ File = /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_nominal.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.097 0.097 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

399 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:01
Elapsed time for rc extraction =    0:00:02
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          1.15
  Critical Path Slack:           8.58
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:         -4.98
  No. of Hold Violations:       53.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:         46
  Leaf Cell Count:                360
  Buf/Inv Cell Count:              25
  Buf Cell Count:                   0
  Inv Cell Count:                  25
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       244
  Sequential Cell Count:          116
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:          588.34
  Noncombinational Area:       773.11
  Buf/Inv Area:                 31.77
  Total Buffer Area:             0.00
  Total Inverter Area:          31.77
  Macro/Black Box Area:          0.00
  Net Area:                    204.94
  Net XLength        :        2368.16
  Net YLength        :        2757.49
  -----------------------------------
  Cell Area:                  1361.45
  Design Area:                1566.39
  Net Length        :         5125.65


  Design Rules
  -----------------------------------
  Total Number of Nets:           402
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------

CPU time for timing report =    0:00:00
Elapsed time for timing report =    0:00:00
Info: worst slack in the design is 8.584732
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
No timing violation found. Will not run timing-driven placement.
Reference Point: Lower Left-hand corner of Core Base Array
Number of plan group pins = 0
  0 blocks freed
  0 bytes freed
*********************************************
Report     : Virtual Flat Placement
Design     : sasc_top
Version    : W-2024.09-SP2
Date       : Tue May  6 09:31:35 2025
*********************************************

Total wirelength: 4245.46
Number of 100x100 tracks cell density regions: 4
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 72.33% (at 24 38 39 53)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 26 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:35 2025
****************************************
Std cell utilization: 71.05%  (5357/(7540-0))
(Non-fixed + Fixed)
Std cell utilization: 71.05%  (5357/(7540-0))
(Non-fixed only)
Chip area:            7540     sites, bbox (10.00 10.00 54.08 53.47) um
Std cell area:        5357     sites, (non-fixed:5357   fixed:0)
                      360      cells, (non-fixed:360    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       24 
Avg. std cell width:  1.92 um 
Site array:           unit     (width: 0.15 um, height: 1.67 um, rows: 26)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:35 2025
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 360 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:35 2025
****************************************

avg cell displacement:    0.542 um ( 0.32 row height)
max cell displacement:    1.556 um ( 0.93 row height)
std deviation:            0.308 um ( 0.18 row height)
number of cell moved:       360 cells (out of 360 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
insert_stdcell_filler
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
User specify 0 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    360 placeable cells
    0 cover cells
    44 IO cells/pins
    404 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 26 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 26 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

=== End of Filler Cell Insertion ===


preroute_standard_cells -mode net -nets VDD -v_layer M6
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)

Search for stdCells pins ...
2 pins of std cells selected in the area (29.705 52.647) (35.135 52.771) on (M1 - M1)

Search for targets ...
4 targets selected in the area (0.000 0.000) (64.080 63.472) on (M6 - M7)

Prerouting net "VDD" with the following options:
   Maximal fan-out:  10
   Layer for H-segs: M3(AUTO selected)
   Width of  H-segs: 0.056(AUTO selected)
   Layer for V-segs: M6 
   Width of  V-segs: 0.056(AUTO selected)

Routing ...
Warning: wire dropped because obstruction, ((5.647 52.659) (6.513 52.759)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((5.635 52.684) (6.525 52.734)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((5.635 52.684) (6.525 52.734)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((5.647 52.659) (6.513 52.759)) (Net: VDD) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((5.647 52.659) (6.513 52.759)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((5.635 52.684) (6.525 52.734)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((5.635 52.684) (6.525 52.734)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((5.647 52.659) (6.513 52.759)) (Net: VDD) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((5.647 52.659) (6.513 52.759)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((5.635 52.684) (6.525 52.734)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((5.635 52.684) (6.525 52.734)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((5.647 52.659) (6.513 52.759)) (Net: VDD) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((5.647 52.659) (6.513 52.759)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((5.635 52.684) (6.525 52.734)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((5.635 52.684) (6.525 52.734)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((5.647 52.659) (6.513 52.759)) (Net: VDD) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((5.647 52.659) (6.513 52.759)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((5.635 52.684) (6.525 52.734)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((5.635 52.684) (6.525 52.734)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((5.647 52.659) (6.513 52.759)) (Net: VDD) (Layer: VIA5 [20]). (PGRT-030)
 [50.00%]  
Warning: wire dropped because obstruction, ((57.567 52.659) (58.433 52.759)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((57.555 52.684) (58.445 52.734)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.555 52.684) (58.445 52.734)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((57.567 52.659) (58.433 52.759)) (Net: VDD) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.567 52.659) (58.433 52.759)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((57.555 52.684) (58.445 52.734)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.555 52.684) (58.445 52.734)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((57.567 52.659) (58.433 52.759)) (Net: VDD) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.567 52.659) (58.433 52.759)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((57.555 52.684) (58.445 52.734)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.555 52.684) (58.445 52.734)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((57.567 52.659) (58.433 52.759)) (Net: VDD) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.567 52.659) (58.433 52.759)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((57.555 52.684) (58.445 52.734)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.555 52.684) (58.445 52.734)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((57.567 52.659) (58.433 52.759)) (Net: VDD) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.567 52.659) (58.433 52.759)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((57.555 52.684) (58.445 52.734)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.555 52.684) (58.445 52.734)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((57.567 52.659) (58.433 52.759)) (Net: VDD) (Layer: VIA5 [20]). (PGRT-030)
 [100.00%]  
Done.

*************
* Statistic *
*************

Number of pins:
   in the net:          10
   selected to connect: 2
   connected:           0
   unconnected:         2

Number of clusters:     2
Number of pins per cluster:
   maximum:             1
   average:             1.00

Wire length per cluster:
   maximum:            2.421000E+01 micron
   average:            2.383000E+01 micron

Resistance pin-to-tapPoint:
   maximum:            0.000000E+00 kohm
   average:            0.000000E+00 kohm

===========================================================
Target: RING:  ( 5.580  0.000) ( 6.580 63.472) on M6
   (could not connect trunk to target)
      PIN:   (29.705 52.647) (29.815 52.771) on M1
          (Inst = rx_sio_ce_r1_reg; Port = SETB; Cell = DFFSSRX1_RVT)
Target: RING:  (57.500  0.000) (58.500 63.472) on M6
   (could not connect trunk to target)
      PIN:   (35.025 52.647) (35.135 52.771) on M1
          (Inst = rx_sio_ce_reg; Port = SETB; Cell = DFFSSRX1_RVT)

WARNING: 2 pins are not connected!

*************

Iteration 1 ::: 

Search for stdCells pins ...
2 pins skiped because they are connected with at least
one object marked as "stdcell-pin-connection".

No pins found.
Command aborted.

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      492M Data =        1M
1
preroute_standard_cells -mode net -nets VSS -v_layer M6

Search for stdCells pins ...
6 pins of std cells selected in the area (14.454 32.593) (38.631 45.927) on (M1 - M1)

Search for targets ...
4 targets selected in the area (0.000 0.000) (64.080 63.472) on (M6 - M7)

Prerouting net "VSS" with the following options:
   Maximal fan-out:  10
   Layer for H-segs: M3(AUTO selected)
   Width of  H-segs: 0.056(AUTO selected)
   Layer for V-segs: M6 
   Width of  V-segs: 0.056(AUTO selected)

Routing ...
Warning: wire dropped because obstruction, ((8.567 40.783) (9.433 40.883)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((8.555 40.808) (9.445 40.858)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((8.555 40.808) (9.445 40.858)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((8.567 40.783) (9.433 40.883)) (Net: VSS) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((8.567 40.783) (9.433 40.883)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((8.555 40.808) (9.445 40.858)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((8.555 40.808) (9.445 40.858)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((8.567 40.783) (9.433 40.883)) (Net: VSS) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((8.567 40.783) (9.433 40.883)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((8.555 40.808) (9.445 40.858)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((8.555 40.808) (9.445 40.858)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((8.567 40.783) (9.433 40.883)) (Net: VSS) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((8.567 40.783) (9.433 40.883)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((8.555 40.808) (9.445 40.858)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((8.555 40.808) (9.445 40.858)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((8.567 40.783) (9.433 40.883)) (Net: VSS) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((8.567 40.783) (9.433 40.883)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((8.555 40.808) (9.445 40.858)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((8.555 40.808) (9.445 40.858)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((8.567 40.783) (9.433 40.883)) (Net: VSS) (Layer: VIA5 [20]). (PGRT-030)
 [50.00%]  
Warning: wire dropped because obstruction, ((54.647 37.439) (55.513 37.539)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((54.635 37.464) (55.525 37.514)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.635 37.464) (55.525 37.514)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((54.647 37.439) (55.513 37.539)) (Net: VSS) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.647 37.439) (55.513 37.539)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((54.635 37.464) (55.525 37.514)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.635 37.464) (55.525 37.514)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((54.647 37.439) (55.513 37.539)) (Net: VSS) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.647 37.439) (55.513 37.539)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((54.635 37.464) (55.525 37.514)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.635 37.464) (55.525 37.514)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((54.647 37.439) (55.513 37.539)) (Net: VSS) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.647 37.439) (55.513 37.539)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((54.635 37.464) (55.525 37.514)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.635 37.464) (55.525 37.514)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((54.647 37.439) (55.513 37.539)) (Net: VSS) (Layer: VIA5 [20]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.647 37.439) (55.513 37.539)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((54.635 37.464) (55.525 37.514)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.635 37.464) (55.525 37.514)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((54.647 37.439) (55.513 37.539)) (Net: VSS) (Layer: VIA5 [20]). (PGRT-030)
 [100.00%]  
Done.

*************
* Statistic *
*************

Number of pins:
   in the net:          14
   selected to connect: 6
   connected:           0
   unconnected:         6

Number of clusters:     2
Number of pins per cluster:
   maximum:             3
   average:             3.00

Wire length per cluster:
   maximum:            3.599600E+01 micron
   average:            2.682250E+01 micron

Resistance pin-to-tapPoint:
   maximum:            0.000000E+00 kohm
   average:            0.000000E+00 kohm

===========================================================
Target: RING:  ( 8.500  0.000) ( 9.500 63.472) on M6
   (could not connect trunk to target)
      PIN:   (20.889 39.129) (21.045 39.239) on M1
          (Inst = tx_fifo/U55; Port = A1; Cell = OR2X1_RVT)
      PIN:   (19.369 40.756) (19.482 40.911) on M1
          (Inst = tx_fifo/U67; Port = A; Cell = INVX1_RVT)
      PIN:   (14.454 44.082) (14.615 44.255) on M1
          (Inst = tx_fifo/U66; Port = A2; Cell = OR2X1_RVT)
Target: RING:  (54.580  0.000) (55.580 63.472) on M6
   (could not connect trunk to target)
      PIN:   (32.897 45.817) (33.053 45.927) on M1
          (Inst = rx_fifo/U66; Port = A1; Cell = OR2X1_RVT)
      PIN:   (34.873 37.412) (34.986 37.567) on M1
          (Inst = rx_fifo/U67; Port = A; Cell = INVX1_RVT)
      PIN:   (38.470 32.593) (38.631 32.766) on M1
          (Inst = rx_fifo/U58; Port = A2; Cell = OR2X1_RVT)

WARNING: 6 pins are not connected!

*************

Iteration 1 ::: 

Search for stdCells pins ...
6 pins skiped because they are connected with at least
one object marked as "stdcell-pin-connection".

No pins found.
Command aborted.

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      492M Data =        1M
1
###########################################################################
### Placement
###########################################################################
place_opt 
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'sasc_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               sasc_top.CEL, etc
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'sasc_top'
Warning: Cell U135 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U134 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U133 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U132 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U131 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U130 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U129 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U128 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U127 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U126 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U125 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U124 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U123 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U122 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U121 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U120 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U119 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U118 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U117 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U116 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U115 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U114 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U113 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U112 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U111 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U110 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U109 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U108 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U107 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U106 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell U105 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U104 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U103 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U102 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U101 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U100 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U99 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U98 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U97 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell dpll_state_reg[0] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell rx_sio_ce_r2_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_sio_ce_r1_reg conflicts with the DFFSSRX1_RVT in the target library. (OPT-106)
Warning: Cell rts_o_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_valid_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_sio_ce_reg conflicts with the DFFSSRX1_RVT in the target library. (OPT-106)
Warning: Cell rx_go_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_valid_r_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell shift_en_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell load_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[8] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[9] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxd_s_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_bit_cnt_reg[0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rxd_r_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_bit_cnt_reg[1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_bit_cnt_reg[2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell change_reg conflicts with the DFFSSRX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell hold_reg_reg[8] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell dpll_state_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rxr_reg[2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_bit_cnt_reg[3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_bit_cnt_reg[2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell shift_en_r_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell txf_empty_r_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell txd_o_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_bit_cnt_reg[3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_bit_cnt_reg[0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_bit_cnt_reg[1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell U170 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U169 conflicts with the INVX0_RVT in the target library. (OPT-106)
Warning: Cell U168 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell U167 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U166 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U165 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U164 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U163 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell U162 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U161 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U160 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U159 conflicts with the INVX0_RVT in the target library. (OPT-106)
Warning: Cell U158 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U157 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U156 conflicts with the OAI22X1_RVT in the target library. (OPT-106)
Warning: Cell U155 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U154 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U153 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U152 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U151 conflicts with the OA21X1_RVT in the target library. (OPT-106)
Warning: Cell U150 conflicts with the OAI22X1_RVT in the target library. (OPT-106)
Warning: Cell U149 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell U148 conflicts with the NOR2X0_RVT in the target library. (OPT-106)
Warning: Cell U147 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell U146 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U145 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U144 conflicts with the NOR2X0_RVT in the target library. (OPT-106)
Warning: Cell U143 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U142 conflicts with the AND4X1_RVT in the target library. (OPT-106)
Warning: Cell U141 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell U140 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell U139 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U138 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U137 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U136 conflicts with the OAI21X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[1][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[0][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[3][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U87 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U86 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U85 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U84 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U83 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U82 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U81 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U80 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U79 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U78 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U77 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U76 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U75 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U74 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U73 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U72 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U71 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U70 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U69 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U68 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U67 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U66 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U65 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U64 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U63 conflicts with the OAI22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U62 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U61 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U60 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U59 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U58 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U57 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U56 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U55 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U54 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U53 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U52 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U51 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U50 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U49 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U48 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U47 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U46 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U45 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U44 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U43 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U42 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U41 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U40 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U39 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U38 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U37 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U36 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U35 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U34 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U33 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U32 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U31 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U30 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U29 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U28 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U27 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U26 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U25 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U24 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U23 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U22 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U21 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U20 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U19 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U18 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U17 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U16 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U15 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U14 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U13 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U12 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U11 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U10 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U9 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U8 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U7 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U6 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U5 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U4 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/U3 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/wp_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/wp_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/rp_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/rp_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/gb_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell rx_fifo/mem_reg[2][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U23 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U22 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U21 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U20 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U19 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U18 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U17 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U16 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U15 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U14 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U13 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U12 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U11 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U10 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U9 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U8 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U7 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U6 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U5 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U4 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U3 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/wp_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/wp_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/rp_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/rp_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[2][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[1][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[0][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/mem_reg[3][7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/gb_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U87 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U86 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U85 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U84 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U83 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U82 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U81 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U80 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U79 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U78 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U77 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U76 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U75 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U74 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U73 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U72 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U71 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U70 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U69 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U68 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U67 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U66 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U65 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U64 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U63 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U62 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U61 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U60 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U59 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U58 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U57 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U56 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U55 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U54 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U53 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U52 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U51 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U50 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U49 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U48 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U47 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U46 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U45 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U44 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U43 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U42 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U41 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U40 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U39 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U38 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U37 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U36 conflicts with the OAI22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U35 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U34 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U33 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U32 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U31 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U30 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U29 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U28 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U27 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U26 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U25 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell tx_fifo/U24 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: There are conflicts between cells in libraries saed32rvt_ss0p95v25c:saed32rvt_ss0p95v25c.db (/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs) and saed32rvt_ss0p95v125c:saed32rvt_ss0p95v125c.db (/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs). (OPT-187)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.097 0.097 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 12

 Processing Buffer Trees ... 

    [2]  10% ...
    [4]  20% ...
    [6]  30% ...
    [8]  40% ...
    [10]  50% ...
    [12]  60% ...
    [12] 100% Done ...


Information: Automatic high-fanout synthesis deletes 13 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 12 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  No net to be assigned.





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1367.3
  Total fixed cell area: 0.0
  Total physical cell area: 1367.3
  Core area: (10000 10000 54080 53472)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    1367.3      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    1367.3      0.00       0.0       0.0                          
    0:00:03    1367.3      0.00       0.0       0.0                          
    0:00:03    1367.3      0.00       0.0       0.0                          
    0:00:03    1367.3      0.00       0.0       0.0                          
    0:00:03    1367.3      0.00       0.0       0.0                          
    0:00:03    1367.3      0.00       0.0       0.0                          
    0:00:03    1367.3      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1367.3
  Total fixed cell area: 0.0
  Total physical cell area: 1367.3
  Core area: (10000 10000 54080 53472)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
50%...75%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 26 horizontal rows
    8 pre-routes for placement blockage/checking
    44 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:41 2025
****************************************
Std cell utilization: 71.35%  (5380/(7540-0))
(Non-fixed + Fixed)
Std cell utilization: 71.35%  (5380/(7540-0))
(Non-fixed only)
Chip area:            7540     sites, bbox (10.00 10.00 54.08 53.47) um
Std cell area:        5380     sites, (non-fixed:5380   fixed:0)
                      359      cells, (non-fixed:359    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       26 
Avg. std cell width:  1.89 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 26)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:41 2025
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 359 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:41 2025
****************************************

avg cell displacement:    0.544 um ( 0.33 row height)
max cell displacement:    1.621 um ( 0.97 row height)
std deviation:            0.297 um ( 0.18 row height)
number of cell moved:       359 cells (out of 359 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1367.3
  Total fixed cell area: 0.0
  Total physical cell area: 1367.3
  Core area: (10000 10000 54080 53472)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 26 horizontal rows
    8 pre-routes for placement blockage/checking
    44 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:41 2025
****************************************
Std cell utilization: 71.35%  (5380/(7540-0))
(Non-fixed + Fixed)
Std cell utilization: 71.35%  (5380/(7540-0))
(Non-fixed only)
Chip area:            7540     sites, bbox (10.00 10.00 54.08 53.47) um
Std cell area:        5380     sites, (non-fixed:5380   fixed:0)
                      359      cells, (non-fixed:359    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       26 
Avg. std cell width:  1.89 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 26)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:41 2025
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:41 2025
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1367.3
  Total fixed cell area: 0.0
  Total physical cell area: 1367.3
  Core area: (10000 10000 54080 53472)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
    0:00:05    1367.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 26 horizontal rows
    8 pre-routes for placement blockage/checking
    44 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:42 2025
****************************************
Std cell utilization: 71.35%  (5380/(7540-0))
(Non-fixed + Fixed)
Std cell utilization: 71.35%  (5380/(7540-0))
(Non-fixed only)
Chip area:            7540     sites, bbox (10.00 10.00 54.08 53.47) um
Std cell area:        5380     sites, (non-fixed:5380   fixed:0)
                      359      cells, (non-fixed:359    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       26 
Avg. std cell width:  1.89 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 26)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:42 2025
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:42 2025
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1367.3
  Total fixed cell area: 0.0
  Total physical cell area: 1367.3
  Core area: (10000 10000 54080 53472)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 26 horizontal rows
    8 pre-routes for placement blockage/checking
    44 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(64080,63472). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(64080,63472). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
##-power -congestion
set_fix_hold [all_clocks]
1
clock_opt ##
Error: extra positional option '##' (CMD-012)
-only_cts -no_clock_route
Error: unknown command '-only_cts' (CMD-005)
#clock_opt -only_psyn -area_recovery -no_clock_route
route_zrt_group -all_clock_nets -reuse_existing_global_route true
Error: Could not find any nets in the design that match the specification. (ZRT-070)
0
route_opt 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'sasc_top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: None of the nets in the design are routed. Estimation of all the nets will be performed. (RCEX-203)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.097 0.097 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating design information... (UID-85)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.097 0.097 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Tue May  6 09:31:43 2025

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  105  Alloctr  106  Proc 2537 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,64.08,63.47)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  106  Alloctr  107  Proc 2537 
Net statistics:
Total number of nets     = 400
Number of nets to route  = 400
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  106  Alloctr  107  Proc 2537 
Average gCell capacity  6.66	 on layer (1)	 M1
Average gCell capacity  11.04	 on layer (2)	 M2
Average gCell capacity  5.46	 on layer (3)	 M3
Average gCell capacity  5.52	 on layer (4)	 M4
Average gCell capacity  2.71	 on layer (5)	 M5
Average gCell capacity  2.49	 on layer (6)	 M6
Average gCell capacity  1.24	 on layer (7)	 M7
Average gCell capacity  1.34	 on layer (8)	 M8
Average gCell capacity  0.66	 on layer (9)	 M9
Average gCell capacity  0.32	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.11	 on layer (2)	 M2
Average number of tracks per gCell 5.53	 on layer (3)	 M3
Average number of tracks per gCell 5.58	 on layer (4)	 M4
Average number of tracks per gCell 2.79	 on layer (5)	 M5
Average number of tracks per gCell 2.82	 on layer (6)	 M6
Average number of tracks per gCell 1.42	 on layer (7)	 M7
Average number of tracks per gCell 1.45	 on layer (8)	 M8
Average number of tracks per gCell 0.74	 on layer (9)	 M9
Average number of tracks per gCell 0.37	 on layer (10)	 MRDL
Number of gCells = 14440
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  106  Alloctr  107  Proc 2537 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used  106  Alloctr  107  Proc 2537 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  106  Alloctr  107  Proc 2537 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  107  Proc 2537 
Initial. Routing result:
Initial. Both Dirs: Overflow =    12 Max = 1 GRCs =    15 (0.52%)
Initial. H routing: Overflow =    12 Max = 1 (GRCs =  9) GRCs =    15 (1.04%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =    10 Max = 1 (GRCs =  7) GRCs =    13 (0.90%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.14%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.8 3.39 0.00 0.00 0.00 0.14 0.00 0.00 0.00 0.00 0.14 0.00 0.00 0.48
M2       60.8 12.6 7.69 5.89 4.64 3.25 2.63 1.45 0.62 0.35 0.00 0.00 0.00 0.00
M3       47.9 17.9 0.14 12.4 0.00 5.61 9.00 0.00 4.78 0.00 2.08 0.07 0.07 0.00
M4       95.3 3.46 0.00 1.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.0 4.10 0.86 2.13 0.51 0.99 1.27 0.16 0.59 0.04 0.24 0.01 0.01 0.05


Initial. Total Wire Length = 4830.01
Initial. Layer M1 wire length = 121.15
Initial. Layer M2 wire length = 2362.50
Initial. Layer M3 wire length = 2219.82
Initial. Layer M4 wire length = 126.55
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2575
Initial. Via VIA12SQ_C count = 1444
Initial. Via VIA23SQ_C count = 1113
Initial. Via VIA34SQ_C count = 18
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  107  Proc 2537 
phase1. Routing result:
phase1. Both Dirs: Overflow =     8 Max = 1 GRCs =    11 (0.38%)
phase1. H routing: Overflow =     8 Max = 1 (GRCs =  5) GRCs =    11 (0.76%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     8 Max = 1 (GRCs =  5) GRCs =    11 (0.76%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.7 3.60 0.00 0.00 0.00 0.14 0.00 0.00 0.00 0.00 0.14 0.00 0.00 0.35
M2       60.8 12.6 7.55 6.02 4.64 3.25 2.63 1.45 0.62 0.35 0.00 0.00 0.00 0.00
M3       47.9 17.8 0.14 12.4 0.00 5.75 8.86 0.00 4.92 0.00 2.15 0.00 0.00 0.00
M4       95.3 3.46 0.00 1.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.0 4.11 0.84 2.15 0.51 1.00 1.26 0.16 0.61 0.04 0.25 0.00 0.00 0.04


phase1. Total Wire Length = 4833.51
phase1. Layer M1 wire length = 121.45
phase1. Layer M2 wire length = 2366.64
phase1. Layer M3 wire length = 2218.86
phase1. Layer M4 wire length = 126.55
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2576
phase1. Via VIA12SQ_C count = 1445
phase1. Via VIA23SQ_C count = 1113
phase1. Via VIA34SQ_C count = 18
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  107  Proc 2537 
phase2. Routing result:
phase2. Both Dirs: Overflow =     6 Max = 1 GRCs =     8 (0.28%)
phase2. H routing: Overflow =     6 Max = 1 (GRCs =  4) GRCs =     8 (0.55%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     6 Max = 1 (GRCs =  4) GRCs =     8 (0.55%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.8 3.60 0.00 0.00 0.00 0.14 0.00 0.00 0.00 0.00 0.14 0.00 0.00 0.28
M2       61.3 13.5 7.96 7.20 5.12 2.91 1.59 0.35 0.00 0.00 0.00 0.00 0.00 0.00
M3       47.9 17.6 0.14 12.5 0.00 5.75 8.86 0.00 4.85 0.00 2.22 0.00 0.00 0.00
M4       95.3 3.46 0.00 1.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.1 4.18 0.89 2.29 0.56 0.96 1.14 0.04 0.53 0.00 0.26 0.00 0.00 0.03


phase2. Total Wire Length = 4833.51
phase2. Layer M1 wire length = 119.35
phase2. Layer M2 wire length = 2366.64
phase2. Layer M3 wire length = 2220.96
phase2. Layer M4 wire length = 126.55
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2578
phase2. Via VIA12SQ_C count = 1445
phase2. Via VIA23SQ_C count = 1115
phase2. Via VIA34SQ_C count = 18
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  107  Alloctr  107  Proc 2537 
phase3. Routing result:
phase3. Both Dirs: Overflow =     6 Max = 1 GRCs =     8 (0.28%)
phase3. H routing: Overflow =     6 Max = 1 (GRCs =  4) GRCs =     8 (0.55%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     6 Max = 1 (GRCs =  4) GRCs =     8 (0.55%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.8 3.60 0.00 0.00 0.00 0.14 0.00 0.00 0.00 0.00 0.14 0.00 0.00 0.28
M2       61.3 13.5 7.96 7.20 5.12 2.91 1.59 0.35 0.00 0.00 0.00 0.00 0.00 0.00
M3       47.9 17.6 0.14 12.5 0.00 5.75 8.86 0.00 4.85 0.00 2.22 0.00 0.00 0.00
M4       95.3 3.46 0.00 1.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.5 4.03 0.85 2.20 0.54 0.93 1.10 0.04 0.51 0.00 0.25 0.00 0.00 0.03


phase3. Total Wire Length = 4833.51
phase3. Layer M1 wire length = 119.35
phase3. Layer M2 wire length = 2366.64
phase3. Layer M3 wire length = 2220.96
phase3. Layer M4 wire length = 126.55
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 2578
phase3. Via VIA12SQ_C count = 1445
phase3. Via VIA23SQ_C count = 1115
phase3. Via VIA34SQ_C count = 18
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  107  Proc 2537 

Congestion utilization per direction:
Average vertical track utilization   =  7.48 %
Peak    vertical track utilization   = 45.00 %
Average horizontal track utilization =  7.67 %
Peak    horizontal track utilization = 62.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 2537 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 2537 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  105  Alloctr  106  Proc 2537 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  106  Alloctr  106  Proc 2537 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/13      
Routed partition 2/13      
Routed partition 3/13      
Routed partition 4/13      
Routed partition 5/13      
Routed partition 6/13      
Routed partition 7/13      
Routed partition 8/13      
Routed partition 9/13      
Routed partition 10/13     
Routed partition 11/13     
Routed partition 12/13     
Routed partition 13/13     

Assign Vertical partitions, iteration 0
Routed partition 1/13      
Routed partition 2/13      
Routed partition 3/13      
Routed partition 4/13      
Routed partition 5/13      
Routed partition 6/13      
Routed partition 7/13      
Routed partition 8/13      
Routed partition 9/13      
Routed partition 10/13     
Routed partition 11/13     
Routed partition 12/13     
Routed partition 13/13     

Number of wires with overlap after iteration 0 = 1263 of 3725


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  106  Alloctr  107  Proc 2537 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/13      
Routed partition 2/13      
Routed partition 3/13      
Routed partition 4/13      
Routed partition 5/13      
Routed partition 6/13      
Routed partition 7/13      
Routed partition 8/13      
Routed partition 9/13      
Routed partition 10/13     
Routed partition 11/13     
Routed partition 12/13     
Routed partition 13/13     

Assign Vertical partitions, iteration 1
Routed partition 1/13      
Routed partition 2/13      
Routed partition 3/13      
Routed partition 4/13      
Routed partition 5/13      
Routed partition 6/13      
Routed partition 7/13      
Routed partition 8/13      
Routed partition 9/13      
Routed partition 10/13     
Routed partition 11/13     
Routed partition 12/13     
Routed partition 13/13     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  106  Alloctr  107  Proc 2537 

Number of wires with overlap after iteration 1 = 539 of 2874


Wire length and via report:
---------------------------
Number of M1 wires: 207 		  : 0
Number of M2 wires: 1684 		 VIA12SQ_C: 1492
Number of M3 wires: 957 		 VIA23SQ_C: 1507
Number of M4 wires: 25 		 VIA34SQ_C: 47
Number of M5 wires: 1 		 VIA45SQ_C: 2
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 2874 		 vias: 3048

Total M1 wire length: 120.5
Total M2 wire length: 2470.7
Total M3 wire length: 2350.8
Total M4 wire length: 159.2
Total M5 wire length: 10.9
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 5112.1

Longest M1 wire length: 15.8
Longest M2 wire length: 37.4
Longest M3 wire length: 23.3
Longest M4 wire length: 42.0
Longest M5 wire length: 10.9
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  105  Alloctr  106  Proc 2537 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :	 {1 }                
-save_cell_prefix                                       :	 sasc_top_INIT_RT    
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  111  Alloctr  112  Proc 2537 
Total number of nets = 400, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/16 Partitions, Violations =	0
Routed	2/16 Partitions, Violations =	2
Routed	3/16 Partitions, Violations =	3
Routed	4/16 Partitions, Violations =	2
Routed	5/16 Partitions, Violations =	2
Routed	6/16 Partitions, Violations =	2
Routed	7/16 Partitions, Violations =	2
Routed	8/16 Partitions, Violations =	0
Routed	9/16 Partitions, Violations =	5
Routed	10/16 Partitions, Violations =	5
Routed	11/16 Partitions, Violations =	5
Routed	12/16 Partitions, Violations =	5
Routed	13/16 Partitions, Violations =	1
Routed	14/16 Partitions, Violations =	1
Routed	15/16 Partitions, Violations =	1
Routed	16/16 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  119  Alloctr  120  Proc 2537 

End DR iteration 0 with 16 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used  119  Alloctr  120  Proc 2537 

End DR iteration 1 with 1 parts

Updating the database ...
Saving cell sasc_top.CEL;1 as sasc_top_INIT_RT_itr1.
sasc_top_INIT_RT_itr1 saved successfully.
Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used  119  Alloctr  120  Proc 2537 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used  119  Alloctr  120  Proc 2537 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 4] Elapsed real time: 0:00:01 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used  119  Alloctr  120  Proc 2537 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 5] Elapsed real time: 0:00:01 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 5] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 5] Total (MB): Used  119  Alloctr  120  Proc 2537 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 6] Elapsed real time: 0:00:01 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 6] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 6] Total (MB): Used  119  Alloctr  120  Proc 2537 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 7] Elapsed real time: 0:00:01 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 7] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 7] Total (MB): Used  119  Alloctr  120  Proc 2537 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 8] Elapsed real time: 0:00:01 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 8] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 8] Total (MB): Used  119  Alloctr  120  Proc 2537 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 9] Elapsed real time: 0:00:01 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 9] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 9] Total (MB): Used  119  Alloctr  120  Proc 2537 

End DR iteration 9 with 1 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  106  Alloctr  106  Proc 2537 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  106  Alloctr  106  Proc 2537 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1



Total Wire Length =                    5194 micron
Total Number of Contacts =             2933
Total Number of Wires =                2859
Total Number of PtConns =              381
Total Number of Routed Wires =       2859
Total Routed Wire Length =           5151 micron
Total Number of Routed Contacts =       2933
	Layer             M1 :        142 micron
	Layer             M2 :       2562 micron
	Layer             M3 :       2321 micron
	Layer             M4 :        158 micron
	Layer             M5 :         11 micron
	Layer             M6 :          0 micron
	Layer             M7 :          0 micron
	Layer             M8 :          0 micron
	Layer             M9 :          0 micron
	Layer           MRDL :          0 micron
	Via   VIA45SQ_C(rot) :          2
	Via        VIA34SQ_C :         46
	Via        VIA23SQ_C :         11
	Via   VIA23SQ_C(rot) :       1421
	Via        VIA12SQ_C :       1396
	Via   VIA12SQ_C(rot) :         48
	Via       VIA12BAR_C :          7
	Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
        Weight 1     =  0.14% (2       vias)
        Un-optimized = 99.86% (1451    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
        Un-optimized = 100.00% (1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
        Un-optimized = 100.00% (46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
        Weight 1     =  0.14% (2       vias)
        Un-optimized = 99.86% (1451    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
        Un-optimized = 100.00% (1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
        Un-optimized = 100.00% (46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 

Total number of nets = 400
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Tue May  6 09:31:47 2025
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'sasc_top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : sasc_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:31:49 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          1.13
  Critical Path Slack:           8.60
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:         -5.29
  No. of Hold Violations:       58.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:         46
  Leaf Cell Count:                359
  Buf/Inv Cell Count:              24
  Buf Cell Count:                   0
  Inv Cell Count:                  24
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       243
  Sequential Cell Count:          116
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      594.188674
  Noncombinational Area:   773.106072
  Buf/Inv Area:             30.497280
  Total Buffer Area:             0.00
  Total Inverter Area:          30.50
  Macro/Black Box Area:      0.000000
  Net Area:                204.163413
  Net XLength        :        2508.57
  Net YLength        :        2672.33
  -----------------------------------
  Cell Area:              1367.294746
  Design Area:            1571.458158
  Net Length        :         5180.90


  Design Rules
  -----------------------------------
  Total Number of Nets:           401
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.16
  -----------------------------------------
  Overall Compile Time:                0.20
  Overall Compile Wall Clock Time:     0.25

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.19  TNS: 5.29  Number of Violating Paths: 58

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.1852 TNS: 5.2937  Number of Violating Path: 58
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 1 
ROPT:    Running Optimization Stage 1             Tue May  6 09:31:49 2025

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'sasc_top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1367.3
  Total fixed cell area: 0.0
  Total physical cell area: 1367.3
  Core area: (10000 10000 54080 53472)



  Design (Hold)  WNS: 0.19  TNS: 5.29  Number of Violating Paths: 58

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 26 horizontal rows
    8 pre-routes for placement blockage/checking
    44 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:50 2025
****************************************
Std cell utilization: 71.35%  (5380/(7540-0))
(Non-fixed + Fixed)
Std cell utilization: 71.35%  (5380/(7540-0))
(Non-fixed only)
Chip area:            7540     sites, bbox (10.00 10.00 54.08 53.47) um
Std cell area:        5380     sites, (non-fixed:5380   fixed:0)
                      359      cells, (non-fixed:359    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       26 
Avg. std cell width:  1.89 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 26)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:50 2025
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 359) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : sasc_top
  Version: W-2024.09-SP2
  Date   : Tue May  6 09:31:50 2025
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 26 horizontal rows
    8 pre-routes for placement blockage/checking
    44 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(64080,63472). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(64080,63472). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Tue May  6 09:31:50 2025
ROPT:    Running Stage 1 Eco Route             Tue May  6 09:31:50 2025

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   99  Alloctr   98  Proc    0 
[ECO: Extraction] Total (MB): Used  101  Alloctr  102  Proc 2575 
Num of eco nets = 400
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   99  Alloctr   99  Proc    0 
[ECO: Init] Total (MB): Used  101  Alloctr  102  Proc 2575 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  115  Alloctr  116  Proc 2575 

Total Wire Length =                    5195 micron
Total Number of Contacts =             2933
Total Number of Wires =                2859
Total Number of PtConns =              381
Total Number of Routed Wires =       2859
Total Routed Wire Length =           5151 micron
Total Number of Routed Contacts =       2933
	Layer             M1 :        142 micron
	Layer             M2 :       2563 micron
	Layer             M3 :       2321 micron
	Layer             M4 :        158 micron
	Layer             M5 :         11 micron
	Layer             M6 :          0 micron
	Layer             M7 :          0 micron
	Layer             M8 :          0 micron
	Layer             M9 :          0 micron
	Layer           MRDL :          0 micron
	Via   VIA45SQ_C(rot) :          2
	Via        VIA34SQ_C :         46
	Via        VIA23SQ_C :         11
	Via   VIA23SQ_C(rot) :       1421
	Via        VIA12SQ_C :       1396
	Via   VIA12SQ_C(rot) :         48
	Via       VIA12BAR_C :          7
	Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
        Weight 1     =  0.14% (2       vias)
        Un-optimized = 99.86% (1451    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
        Un-optimized = 100.00% (1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
        Un-optimized = 100.00% (46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
        Weight 1     =  0.14% (2       vias)
        Un-optimized = 99.86% (1451    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
        Un-optimized = 100.00% (1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
        Un-optimized = 100.00% (46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 
Total number of nets = 400, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  115  Alloctr  116  Proc 2575 

End DR iteration 0 with 1 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used  115  Alloctr  116  Proc 2575 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 2] Elapsed real time: 0:00:00 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used  115  Alloctr  116  Proc 2575 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 3] Elapsed real time: 0:00:00 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used  115  Alloctr  116  Proc 2575 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 4] Elapsed real time: 0:00:00 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used  115  Alloctr  116  Proc 2575 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations


DR finished with 1 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1


Total Wire Length =                    5195 micron
Total Number of Contacts =             2933
Total Number of Wires =                2860
Total Number of PtConns =              381
Total Number of Routed Wires =       2860
Total Routed Wire Length =           5151 micron
Total Number of Routed Contacts =       2933
	Layer             M1 :        142 micron
	Layer             M2 :       2563 micron
	Layer             M3 :       2321 micron
	Layer             M4 :        158 micron
	Layer             M5 :         11 micron
	Layer             M6 :          0 micron
	Layer             M7 :          0 micron
	Layer             M8 :          0 micron
	Layer             M9 :          0 micron
	Layer           MRDL :          0 micron
	Via   VIA45SQ_C(rot) :          2
	Via        VIA34SQ_C :         46
	Via        VIA23SQ_C :         11
	Via   VIA23SQ_C(rot) :       1421
	Via        VIA12SQ_C :       1396
	Via   VIA12SQ_C(rot) :         48
	Via       VIA12BAR_C :          7
	Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
        Weight 1     =  0.14% (2       vias)
        Un-optimized = 99.86% (1451    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
        Un-optimized = 100.00% (1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
        Un-optimized = 100.00% (46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
        Weight 1     =  0.14% (2       vias)
        Un-optimized = 99.86% (1451    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
        Un-optimized = 100.00% (1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
        Un-optimized = 100.00% (46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  107  Alloctr  108  Proc 2575 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  107  Alloctr  108  Proc 2575 
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  101  Alloctr  102  Proc 2575 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  101  Alloctr  102  Proc 2575 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = VSS
Net 2 = rst
Total number of changed nets = 2 (out of 400)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  101  Alloctr  102  Proc 2575 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   99  Alloctr   99  Proc    0 
[ECO: DR] Total (MB): Used  101  Alloctr  102  Proc 2575 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 1 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1



Total Wire Length =                    5195 micron
Total Number of Contacts =             2933
Total Number of Wires =                2860
Total Number of PtConns =              381
Total Number of Routed Wires =       2860
Total Routed Wire Length =           5151 micron
Total Number of Routed Contacts =       2933
	Layer             M1 :        142 micron
	Layer             M2 :       2563 micron
	Layer             M3 :       2321 micron
	Layer             M4 :        158 micron
	Layer             M5 :         11 micron
	Layer             M6 :          0 micron
	Layer             M7 :          0 micron
	Layer             M8 :          0 micron
	Layer             M9 :          0 micron
	Layer           MRDL :          0 micron
	Via   VIA45SQ_C(rot) :          2
	Via        VIA34SQ_C :         46
	Via        VIA23SQ_C :         11
	Via   VIA23SQ_C(rot) :       1421
	Via        VIA12SQ_C :       1396
	Via   VIA12SQ_C(rot) :         48
	Via       VIA12BAR_C :          7
	Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
        Weight 1     =  0.14% (2       vias)
        Un-optimized = 99.86% (1451    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
        Un-optimized = 100.00% (1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
        Un-optimized = 100.00% (46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
        Weight 1     =  0.14% (2       vias)
        Un-optimized = 99.86% (1451    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
        Un-optimized = 100.00% (1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
        Un-optimized = 100.00% (46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 

Total number of nets = 400
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    5195 micron
Total Number of Contacts =             2933
Total Number of Wires =                2860
Total Number of PtConns =              381
Total Number of Routed Wires =       2860
Total Routed Wire Length =           5151 micron
Total Number of Routed Contacts =       2933
	Layer             M1 :        142 micron
	Layer             M2 :       2563 micron
	Layer             M3 :       2321 micron
	Layer             M4 :        158 micron
	Layer             M5 :         11 micron
	Layer             M6 :          0 micron
	Layer             M7 :          0 micron
	Layer             M8 :          0 micron
	Layer             M9 :          0 micron
	Layer           MRDL :          0 micron
	Via   VIA45SQ_C(rot) :          2
	Via        VIA34SQ_C :         46
	Via        VIA23SQ_C :         11
	Via   VIA23SQ_C(rot) :       1421
	Via        VIA12SQ_C :       1396
	Via   VIA12SQ_C(rot) :         48
	Via       VIA12BAR_C :          7
	Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
        Weight 1     =  0.14% (2       vias)
        Un-optimized = 99.86% (1451    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
        Un-optimized = 100.00% (1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
        Un-optimized = 100.00% (46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.07% (2 / 2933 vias)
 
    Layer VIA1       =  0.14% (2      / 1453    vias)
        Weight 1     =  0.14% (2       vias)
        Un-optimized = 99.86% (1451    vias)
    Layer VIA2       =  0.00% (0      / 1432    vias)
        Un-optimized = 100.00% (1432    vias)
    Layer VIA3       =  0.00% (0      / 46      vias)
        Un-optimized = 100.00% (46      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 2 nets
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 2575 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Tue May  6 09:31:51 2025
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'sasc_top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : sasc_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:31:53 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          1.13
  Critical Path Slack:           8.60
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:         -5.29
  No. of Hold Violations:       58.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:         46
  Leaf Cell Count:                359
  Buf/Inv Cell Count:              24
  Buf Cell Count:                   0
  Inv Cell Count:                  24
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       243
  Sequential Cell Count:          116
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      594.188674
  Noncombinational Area:   773.106072
  Buf/Inv Area:             30.497280
  Total Buffer Area:             0.00
  Total Inverter Area:          30.50
  Macro/Black Box Area:      0.000000
  Net Area:                204.163413
  Net XLength        :        2508.57
  Net YLength        :        2672.33
  -----------------------------------
  Cell Area:              1367.294746
  Design Area:            1571.458158
  Net Length        :         5180.91


  Design Rules
  -----------------------------------
  Total Number of Nets:           401
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.02
  -----------------------------------------
  Overall Compile Time:                1.08
  Overall Compile Wall Clock Time:     1.15

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.19  TNS: 5.29  Number of Violating Paths: 58

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.1852 TNS: 5.2937  Number of Violating Path: 58
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 1 
1
###-initial_route_only
###create_qor_snapshot
###route_opt -skip_initial_route -power
extract_rc  -coupling_cap -incremental
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'sasc_top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Incremental extraction not triggered due to too many changes.  (RCEX-091)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
write_parasitics -output ./outputs/sasc_top_extracted.spef -format SPEF
Information: design is either fully routed or in placement stage.
Writing SPEF to ./outputs/sasc_top_extracted.spef ...
1
write_sdf ./outputs/sasc_top_extracted.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/cag383@drexel.edu/ecec575/project/iwls/scripts/outputs/sasc_top_extracted.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc ./outputs/sasc_top_extracted.sdc
1
write_verilog ./outputs/sasc_top_extracted.v
Generating description for top level cell.
Processing module sasc_fifo4_0
Processing module sasc_fifo4_1
Processing module sasc_top
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
report_constraints -all > ./reports/sasc/icc_sasc_top_constraints.rpt
report_area > ./reports/sasc/icc_sasc_top_area.rpt
report_power > ./reports/sasc/icc_sasc_top_power.rpt
report_qor  > ./reports/sasc/icc_sasc_top_qor.rpt
report_cell > ./reports/sasc/icc_sasc_top_cells.rpt
report_resources > ./reports/sasc/icc_sasc_top_resources.rpt
Warning: Command 'report_resources' is disabled. (CMD-080)
Error: disabled command report_resources encountered
	Use error_info for more info. (CMD-013)
report_timing -max_paths 10 > ./reports/sasc/icc_sasc_top_timing.rpt
save_mw_cel -as sasc_top_extracted
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sasc_top_extracted. (UIG-5)
1
quit

Memory usage for this session 516 Mbytes.
Memory usage for this session including child processes 516 Mbytes.
CPU usage for this session 24 seconds ( 0.01 hours ).
Elapsed time for this session 38 seconds ( 0.01 hours ).

Thank you...
Exit IC Compiler!
