
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.2 Build EDK_O.61xd
# Sat May 12 19:22:46 2012
# Target Board:  Avnet Spartan-6 LX150T Development Board Rev D
# Family:    spartan6
# Device:    XC6SLX150T
# Package:   FGG676
# Speed Grade:  -3
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 66.7
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_xps_uart_0_sin_pin = fpga_0_xps_uart_0_sin_pin, DIR = I
 PORT fpga_0_xps_uart_0_sout_pin = fpga_0_xps_uart_0_sout_pin, DIR = O
 PORT fpga_0_xps_uart_1_sin_pin = fpga_0_xps_uart_1_sin_pin, DIR = I
 PORT fpga_0_xps_uart_1_sout_pin = fpga_0_xps_uart_1_sout_pin, DIR = O
 PORT fpga_0_RTC_Rst_pin = net_vcc, DIR = O
 PORT fpga_0_RTC_Int_pin = fpga_0_RTC_Int_pin, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_LOW
 PORT fpga_0_xps_iic_0_Sda_pin = fpga_0_xps_iic_0_Sda_pin, DIR = IO
 PORT fpga_0_xps_iic_0_Scl_pin = fpga_0_xps_iic_0_Scl_pin, DIR = IO
 PORT fpga_0_xps_gpio_3_GPIO_IO_O_pin = fpga_0_xps_gpio_3_GPIO_IO_O_pin, DIR = O, VEC = [0:7]
 PORT fpga_0_xps_gpio_2_GPIO_IO_I_pin = fpga_0_xps_gpio_2_GPIO_IO_I_pin, DIR = I, VEC = [0:7]
 PORT fpga_0_xps_gpio_1_GPIO_IO_I_pin = fpga_0_xps_gpio_1_GPIO_IO_I_pin, DIR = I, VEC = [0:2]
 PORT fpga_0_xps_mch_emc_0_Mem_A_pin = fpga_0_xps_mch_emc_0_Mem_A_pin_vslice_6_30_concat, DIR = O, VEC = [6:30]
 PORT fpga_0_xps_mch_emc_0_Mem_RPN_pin = fpga_0_xps_mch_emc_0_Mem_RPN_pin, DIR = O
 PORT fpga_0_xps_mch_emc_0_Mem_CEN_pin = fpga_0_xps_mch_emc_0_Mem_CEN_pin, DIR = O
 PORT fpga_0_xps_mch_emc_0_Mem_OEN_pin = fpga_0_xps_mch_emc_0_Mem_OEN_pin, DIR = O
 PORT fpga_0_xps_mch_emc_0_Mem_WEN_pin = fpga_0_xps_mch_emc_0_Mem_WEN_pin, DIR = O
 PORT fpga_0_xps_mch_emc_0_Mem_DQ_pin = fpga_0_xps_mch_emc_0_Mem_DQ_pin, DIR = IO, VEC = [0:15]
 PORT fpga_0_xps_mch_emc_0_FLASH_BYTE_pin = net_vcc, DIR = O
 PORT fpga_0_mpmc_0_mcbx_dram_addr_pin = fpga_0_mpmc_0_mcbx_dram_addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_mpmc_0_mcbx_dram_ba_pin = fpga_0_mpmc_0_mcbx_dram_ba_pin, DIR = O, VEC = [2:0]
 PORT fpga_0_mpmc_0_mcbx_dram_ras_n_pin = fpga_0_mpmc_0_mcbx_dram_ras_n_pin, DIR = O
 PORT fpga_0_mpmc_0_mcbx_dram_cas_n_pin = fpga_0_mpmc_0_mcbx_dram_cas_n_pin, DIR = O
 PORT fpga_0_mpmc_0_mcbx_dram_we_n_pin = fpga_0_mpmc_0_mcbx_dram_we_n_pin, DIR = O
 PORT fpga_0_mpmc_0_mcbx_dram_cke_pin = fpga_0_mpmc_0_mcbx_dram_cke_pin, DIR = O
 PORT fpga_0_mpmc_0_mcbx_dram_clk_pin = fpga_0_mpmc_0_mcbx_dram_clk_pin, DIR = O
 PORT fpga_0_mpmc_0_mcbx_dram_clk_n_pin = fpga_0_mpmc_0_mcbx_dram_clk_n_pin, DIR = O
 PORT fpga_0_mpmc_0_mcbx_dram_dq_pin = fpga_0_mpmc_0_mcbx_dram_dq_pin, DIR = IO, VEC = [15:0]
 PORT fpga_0_mpmc_0_mcbx_dram_dqs_pin = fpga_0_mpmc_0_mcbx_dram_dqs_pin, DIR = IO
 PORT fpga_0_mpmc_0_mcbx_dram_dqs_n_pin = fpga_0_mpmc_0_mcbx_dram_dqs_n_pin, DIR = IO
 PORT fpga_0_mpmc_0_mcbx_dram_udqs_pin = fpga_0_mpmc_0_mcbx_dram_udqs_pin, DIR = IO
 PORT fpga_0_mpmc_0_mcbx_dram_udqs_n_pin = fpga_0_mpmc_0_mcbx_dram_udqs_n_pin, DIR = IO
 PORT fpga_0_mpmc_0_mcbx_dram_udm_pin = fpga_0_mpmc_0_mcbx_dram_udm_pin, DIR = O
 PORT fpga_0_mpmc_0_mcbx_dram_ldm_pin = fpga_0_mpmc_0_mcbx_dram_ldm_pin, DIR = O
 PORT fpga_0_mpmc_0_mcbx_dram_odt_pin = fpga_0_mpmc_0_mcbx_dram_odt_pin, DIR = O
 PORT fpga_0_mpmc_0_mcbx_dram_ddr3_rst_pin = fpga_0_mpmc_0_mcbx_dram_ddr3_rst_pin, DIR = O
 PORT fpga_0_mpmc_0_rzq_pin = fpga_0_mpmc_0_rzq_pin, DIR = IO
 PORT fpga_0_mpmc_0_zio_pin = fpga_0_mpmc_0_zio_pin, DIR = IO
 PORT fpga_0_xps_ether_0_TemacPhy_RST_n_pin = fpga_0_xps_ether_0_TemacPhy_RST_n_pin, DIR = O
 PORT fpga_0_xps_ether_0_MII_TX_CLK_0_pin = fpga_0_xps_ether_0_MII_TX_CLK_0_pin, DIR = I
 PORT fpga_0_xps_ether_0_GMII_TXD_0_pin = fpga_0_xps_ether_0_GMII_TXD_0_pin, DIR = O, VEC = [7:0]
 PORT fpga_0_xps_ether_0_GMII_TX_EN_0_pin = fpga_0_xps_ether_0_GMII_TX_EN_0_pin, DIR = O
 PORT fpga_0_xps_ether_0_GMII_TX_ER_0_pin = fpga_0_xps_ether_0_GMII_TX_ER_0_pin, DIR = O
 PORT fpga_0_xps_ether_0_GMII_TX_CLK_0_pin = fpga_0_xps_ether_0_GMII_TX_CLK_0_pin, DIR = O
 PORT fpga_0_xps_ether_0_GMII_RXD_0_pin = fpga_0_xps_ether_0_GMII_RXD_0_pin, DIR = I, VEC = [7:0]
 PORT fpga_0_xps_ether_0_GMII_RX_DV_0_pin = fpga_0_xps_ether_0_GMII_RX_DV_0_pin, DIR = I
 PORT fpga_0_xps_ether_0_GMII_RX_ER_0_pin = fpga_0_xps_ether_0_GMII_RX_ER_0_pin, DIR = I
 PORT fpga_0_xps_ether_0_GMII_RX_CLK_0_pin = fpga_0_xps_ether_0_GMII_RX_CLK_0_pin, DIR = I
 PORT fpga_0_xps_ether_0_MDC_0_pin = fpga_0_xps_ether_0_MDC_0_pin, DIR = O
 PORT fpga_0_xps_ether_0_MDIO_0_pin = fpga_0_xps_ether_0_MDIO_0_pin, DIR = IO
 PORT fpga_0_xps_ether_0_PHY_MII_INT_pin = net_vcc, DIR = O
 PORT fpga_0_clk_1_sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x20000000
 PARAMETER C_ICACHE_HIGHADDR = 0x27ffffff
 PARAMETER C_CACHE_BYTE_SIZE = 16384
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x20000000
 PARAMETER C_DCACHE_HIGHADDR = 0x27ffffff
 PARAMETER C_DCACHE_BYTE_SIZE = 16384
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER HW_VER = 8.20.b
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_USE_DIV = 1
 PARAMETER C_FPU_EXCEPTION = 1
 PARAMETER C_DIV_ZERO_EXCEPTION = 1
 PARAMETER C_IPLB_BUS_EXCEPTION = 1
 PARAMETER C_DPLB_BUS_EXCEPTION = 1
 PARAMETER C_ILL_OPCODE_EXCEPTION = 1
 PARAMETER C_OPCODE_0x0_ILLEGAL = 1
 PARAMETER C_UNALIGNED_EXCEPTIONS = 1
 PARAMETER C_USE_MMU = 3
 PARAMETER C_MMU_ZONES = 2
 PARAMETER C_PVR = 2
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DXCL = microblaze_0_DXCL
 BUS_INTERFACE IXCL = microblaze_0_IXCL
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = microblaze_0_Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_66_6667MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_66_6667MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_66_6667MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uart16550
 PARAMETER INSTANCE = xps_uart_0
 PARAMETER C_IS_A_16550 = 1
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_BASEADDR = 0x89FF0000
 PARAMETER C_HIGHADDR = 0x89FFFFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT sin = fpga_0_xps_uart_0_sin_pin
 PORT sout = fpga_0_xps_uart_0_sout_pin
 PORT IP2INTC_Irpt = xps_uart_0_IP2INTC_Irpt
END

BEGIN xps_uart16550
 PARAMETER INSTANCE = xps_uart_1
 PARAMETER C_IS_A_16550 = 1
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_BASEADDR = 0x89FE0000
 PARAMETER C_HIGHADDR = 0x89FEFFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT sin = fpga_0_xps_uart_1_sin_pin
 PORT sout = fpga_0_xps_uart_1_sout_pin
 PORT IP2INTC_Irpt = xps_uart_1_IP2INTC_Irpt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_gpio_3
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x80FC0000
 PARAMETER C_HIGHADDR = 0x80FCFFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_O = fpga_0_xps_gpio_3_GPIO_IO_O_pin
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_gpio_2
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x80FD0000
 PARAMETER C_HIGHADDR = 0x80FDFFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = fpga_0_xps_gpio_2_GPIO_IO_I_pin
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_gpio_1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO_WIDTH = 3
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x80FE0000
 PARAMETER C_HIGHADDR = 0x80FEFFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = fpga_0_xps_gpio_1_GPIO_IO_I_pin
END

BEGIN xps_mch_emc
 PARAMETER INSTANCE = xps_mch_emc_0
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_NUM_CHANNELS = 0
 PARAMETER C_MEM0_WIDTH = 16
 PARAMETER C_MAX_MEM_WIDTH = 16
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
 PARAMETER C_SYNCH_MEM_0 = 0
 PARAMETER C_TCEDV_PS_MEM_0 = 130000
 PARAMETER C_TAVDV_PS_MEM_0 = 130000
 PARAMETER C_THZCE_PS_MEM_0 = 45000
 PARAMETER C_TWC_PS_MEM_0 = 130000
 PARAMETER C_TWP_PS_MEM_0 = 130000
 PARAMETER C_TLZWE_PS_MEM_0 = 45000
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_MEM0_BASEADDR = 0xAE000000
 PARAMETER C_MEM0_HIGHADDR = 0xAFFFFFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT RdClk = clk_66_6667MHzPLL0
 PORT Mem_A = 0b000000 & fpga_0_xps_mch_emc_0_Mem_A_pin_vslice_6_30_concat & 0b0
 PORT Mem_RPN = fpga_0_xps_mch_emc_0_Mem_RPN_pin
 PORT Mem_CEN = fpga_0_xps_mch_emc_0_Mem_CEN_pin
 PORT Mem_OEN = fpga_0_xps_mch_emc_0_Mem_OEN_pin
 PORT Mem_WEN = fpga_0_xps_mch_emc_0_Mem_WEN_pin
 PORT Mem_DQ = fpga_0_xps_mch_emc_0_Mem_DQ_pin
END

BEGIN mpmc
 PARAMETER INSTANCE = mpmc_0
 PARAMETER C_NUM_PORTS = 2
 PARAMETER C_PORT_CONFIG = 1
 PARAMETER C_MCB_LOC = MEMC4
 PARAMETER C_MEM_CALIBRATION_SOFT_IP = TRUE
 PARAMETER C_MEM_SKIP_IN_TERM_CAL = 0
 PARAMETER C_MEM_SKIP_DYNAMIC_CAL = 0
 PARAMETER C_MCB_RZQ_LOC = M4
 PARAMETER C_MCB_ZIO_LOC = H6
 PARAMETER C_MEM_TYPE = DDR3
 PARAMETER C_MEM_PARTNO = MT41J64M16XX-187E
 PARAMETER C_MEM_ODT_TYPE = 3
 PARAMETER C_MEM_DATA_WIDTH = 16
 PARAMETER C_PIM0_BASETYPE = 1
 PARAMETER C_XCL0_B_IN_USE = 1
 PARAMETER C_PIM1_BASETYPE = 3
 PARAMETER C_SDMA1_PI2LL_CLK_RATIO = 1
 PARAMETER HW_VER = 6.05.a
 PARAMETER C_MPMC_BASEADDR = 0x20000000
 PARAMETER C_MPMC_HIGHADDR = 0x27FFFFFF
 PARAMETER C_SDMA_CTRL_BASEADDR = 0x8ADF0000
 PARAMETER C_SDMA_CTRL_HIGHADDR = 0x8ADFFFFF
 BUS_INTERFACE XCL0 = microblaze_0_IXCL
 BUS_INTERFACE XCL0_B = microblaze_0_DXCL
 BUS_INTERFACE SDMA_CTRL1 = mb_plb
 BUS_INTERFACE SDMA_LL1 = xps_ether_0_LLINK0
 PORT SDMA1_Clk = clk_66_6667MHzPLL0
 PORT SDMA1_Rx_IntOut = mpmc_0_SDMA1_Rx_IntOut
 PORT SDMA1_Tx_IntOut = mpmc_0_SDMA1_Tx_IntOut
 PORT MPMC_Clk0 = clk_66_6667MHzPLL0
 PORT MPMC_Rst = sys_periph_reset
 PORT MPMC_Clk_Mem_2x = clk_666_6667MHzPLL0_nobuf
 PORT MPMC_Clk_Mem_2x_180 = clk_666_6667MHz180PLL0_nobuf
 PORT MPMC_PLL_Lock = Dcm_all_locked
 PORT mcbx_dram_addr = fpga_0_mpmc_0_mcbx_dram_addr_pin
 PORT mcbx_dram_ba = fpga_0_mpmc_0_mcbx_dram_ba_pin
 PORT mcbx_dram_ras_n = fpga_0_mpmc_0_mcbx_dram_ras_n_pin
 PORT mcbx_dram_cas_n = fpga_0_mpmc_0_mcbx_dram_cas_n_pin
 PORT mcbx_dram_we_n = fpga_0_mpmc_0_mcbx_dram_we_n_pin
 PORT mcbx_dram_cke = fpga_0_mpmc_0_mcbx_dram_cke_pin
 PORT mcbx_dram_clk = fpga_0_mpmc_0_mcbx_dram_clk_pin
 PORT mcbx_dram_clk_n = fpga_0_mpmc_0_mcbx_dram_clk_n_pin
 PORT mcbx_dram_dq = fpga_0_mpmc_0_mcbx_dram_dq_pin
 PORT mcbx_dram_dqs = fpga_0_mpmc_0_mcbx_dram_dqs_pin
 PORT mcbx_dram_dqs_n = fpga_0_mpmc_0_mcbx_dram_dqs_n_pin
 PORT mcbx_dram_udqs = fpga_0_mpmc_0_mcbx_dram_udqs_pin
 PORT mcbx_dram_udqs_n = fpga_0_mpmc_0_mcbx_dram_udqs_n_pin
 PORT mcbx_dram_udm = fpga_0_mpmc_0_mcbx_dram_udm_pin
 PORT mcbx_dram_ldm = fpga_0_mpmc_0_mcbx_dram_ldm_pin
 PORT mcbx_dram_odt = fpga_0_mpmc_0_mcbx_dram_odt_pin
 PORT mcbx_dram_ddr3_rst = fpga_0_mpmc_0_mcbx_dram_ddr3_rst_pin
 PORT rzq = fpga_0_mpmc_0_rzq_pin
 PORT zio = fpga_0_mpmc_0_zio_pin
END

BEGIN xps_ll_temac
 PARAMETER INSTANCE = xps_ether_0
 PARAMETER C_PHY_TYPE = 1
 PARAMETER C_TEMAC1_ENABLED = 0
 PARAMETER C_BUS2CORE_CLK_RATIO = 1
 PARAMETER C_TEMAC_TYPE = 2
 PARAMETER C_TEMAC0_PHYADDR = 0b00001
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x88F00000
 PARAMETER C_HIGHADDR = 0x88F7FFFF
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE LLINK0 = xps_ether_0_LLINK0
 PORT TemacIntc0_Irpt = xps_ether_0_TemacIntc0_Irpt
 PORT TemacPhy_RST_n = fpga_0_xps_ether_0_TemacPhy_RST_n_pin
 PORT GTX_CLK_0 = clk_125_0000MHz
 PORT REFCLK = clk_200_0000MHz
 PORT LlinkTemac0_CLK = clk_66_6667MHzPLL0
 PORT MII_TX_CLK_0 = fpga_0_xps_ether_0_MII_TX_CLK_0_pin
 PORT GMII_TXD_0 = fpga_0_xps_ether_0_GMII_TXD_0_pin
 PORT GMII_TX_EN_0 = fpga_0_xps_ether_0_GMII_TX_EN_0_pin
 PORT GMII_TX_ER_0 = fpga_0_xps_ether_0_GMII_TX_ER_0_pin
 PORT GMII_TX_CLK_0 = fpga_0_xps_ether_0_GMII_TX_CLK_0_pin
 PORT GMII_RXD_0 = fpga_0_xps_ether_0_GMII_RXD_0_pin
 PORT GMII_RX_DV_0 = fpga_0_xps_ether_0_GMII_RX_DV_0_pin
 PORT GMII_RX_ER_0 = fpga_0_xps_ether_0_GMII_RX_ER_0_pin
 PORT GMII_RX_CLK_0 = fpga_0_xps_ether_0_GMII_RX_CLK_0_pin
 PORT MDC_0 = fpga_0_xps_ether_0_MDC_0_pin
 PORT MDIO_0 = fpga_0_xps_ether_0_MDIO_0_pin
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_0
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x8AEF0000
 PARAMETER C_HIGHADDR = 0x8AEFFFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_timer_0_Interrupt
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 666666666
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 666666666
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 125000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = NONE
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 200000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = NONE
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_CLKOUT4_FREQ = 66666666
 PARAMETER C_CLKOUT4_PHASE = 0
 PARAMETER C_CLKOUT4_GROUP = PLL0
 PARAMETER C_CLKOUT4_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_666_6667MHzPLL0_nobuf
 PORT CLKOUT1 = clk_666_6667MHz180PLL0_nobuf
 PORT CLKOUT2 = clk_125_0000MHz
 PORT CLKOUT3 = clk_200_0000MHz
 PORT CLKOUT4 = clk_66_6667MHzPLL0
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_BASEADDR = 0x8FFF0000
 PARAMETER C_HIGHADDR = 0x8FFFFFFF
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_66_6667MHzPLL0
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
 PORT Aux_Reset_In = internal_reset_request
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x8AFF0000
 PARAMETER C_HIGHADDR = 0x8AFFFFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = mbref_mio_0_IP2INTC_Irpt & mbref_reg_0_IP2INTC_Irpt & xps_iic_0_IIC2INTC_Irpt & xps_uart_1_IP2INTC_Irpt & xps_uart_0_IP2INTC_Irpt & xps_ether_0_TemacIntc0_Irpt & mpmc_0_SDMA1_Tx_IntOut & mpmc_0_SDMA1_Rx_IntOut & fpga_0_RTC_Int_pin & xps_timer_0_Interrupt
 PORT Irq = microblaze_0_Interrupt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_gpio_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x80FF0000
 PARAMETER C_HIGHADDR = 0x80FFFFFF
 PARAMETER C_GPIO_WIDTH = 1
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_O = internal_reset_request
END

BEGIN plbv46_mbref_reg
 PARAMETER INSTANCE = mbref_reg_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x80800000
 PARAMETER C_HIGHADDR = 0x8080FFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = mbref_reg_0_IP2INTC_Irpt
END

BEGIN plbv46_mbref_mio
 PARAMETER INSTANCE = mbref_mio_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x80400000
 PARAMETER C_HIGHADDR = 0x8040FFFF
 PARAMETER C_MEM0_BASEADDR = 0x80410000
 PARAMETER C_MEM0_HIGHADDR = 0x804101FF
 PARAMETER C_MEM1_BASEADDR = 0x80411000
 PARAMETER C_MEM1_HIGHADDR = 0x804111FF
 PARAMETER C_MEM2_BASEADDR = 0x80412000
 PARAMETER C_MEM2_HIGHADDR = 0x804121FF
 PARAMETER C_MEM3_BASEADDR = 0x80413000
 PARAMETER C_MEM3_HIGHADDR = 0x804131FF
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = mbref_mio_0_IP2INTC_Irpt
END

BEGIN xps_iic
 PARAMETER INSTANCE = xps_iic_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x80EF0000
 PARAMETER C_HIGHADDR = 0x80EFFFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT Sda = fpga_0_xps_iic_0_Sda_pin
 PORT Scl = fpga_0_xps_iic_0_Scl_pin
 PORT IIC2INTC_Irpt = xps_iic_0_IIC2INTC_Irpt
END

