# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--Mdir obj_dir_mkTestbench_vsim_32183 --cc --exe sim_main.cpp -CFLAGS -DTOP=mkTestbench  --top-module mkTestbench -l2-name top --prefix VmkTestbench --trace -y verilog_dir -y /home/dina/bsc/inst/lib/Libraries -y /home/dina/bsc/inst/lib/Verilog -DTOP=mkTestbench verilog_dir/mkTestbench.v /home/dina/bsc/inst/lib/Verilator/verilator_config.vlt"
S       303   102656  1653559997   431131924  1653559997   431131924 "/home/dina/bsc/inst/lib/Verilator/verilator_config.vlt"
S   9740336    93292  1654257830   952994859  1654257830   952994859 "/usr/local/bin/verilator_bin"
T     20960    37136  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench.cpp"
T      4708    37063  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench.h"
T      1839    37178  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench.mk"
T      7769    37124  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench__Slow.cpp"
T       619    37019  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench__Syms.cpp"
T      1005    37021  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench__Syms.h"
T      8462    37041  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench__Trace.cpp"
T     14109    37033  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench__Trace__Slow.cpp"
T       666    37179  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench__ver.d"
T         0        0  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench__verFiles.dat"
T      1683    37177  1701881865   997589428  1701881865   997589428 "obj_dir_mkTestbench_vsim_32183/VmkTestbench_classes.mk"
S     16052    34747  1701881865   737589490  1701881865   737589490 "verilog_dir/mkTestbench.v"
