// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/24/2023 14:25:06"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projeto1 (
	CLOCK_50,
	FPGA_RESET_N,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	FPGA_RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \FPGA_RESET_N~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[3]~input_o ;
wire \CLOCK_50~input_o ;
wire \gravar:detectorSub0|saidaQ~0_combout ;
wire \gravar:detectorSub0|saidaQ~q ;
wire \gravar:detectorSub0|saida~combout ;
wire \CPU|incrementa_PC|Add0~2 ;
wire \CPU|incrementa_PC|Add0~13_sumout ;
wire \HexDisplay4|Equal15~0_combout ;
wire \CPU|PC|DOUT[5]~DUPLICATE_q ;
wire \CPU|incrementa_PC|Add0~14 ;
wire \CPU|incrementa_PC|Add0~10 ;
wire \CPU|incrementa_PC|Add0~6 ;
wire \CPU|incrementa_PC|Add0~17_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[4]~4_combout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \CPU|incrementa_PC|Add0~18 ;
wire \CPU|incrementa_PC|Add0~29_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[5]~7_combout ;
wire \CPU|PC|DOUT[7]~DUPLICATE_q ;
wire \CPU|incrementa_PC|Add0~30 ;
wire \CPU|incrementa_PC|Add0~26 ;
wire \CPU|incrementa_PC|Add0~21_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[7]~5_combout ;
wire \ROM1|memROM~2_combout ;
wire \ROM1|memROM~4_combout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \CPU|incrementa_PC|Add0~22 ;
wire \CPU|incrementa_PC|Add0~33_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[8]~8_combout ;
wire \ROM1|memROM~9_combout ;
wire \ROM1|memROM~10_combout ;
wire \CPU|Mux_Prox_PC|saida_MUX[1]~3_combout ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \ROM1|memROM~8_combout ;
wire \ROM1|memROM~14_combout ;
wire \CPU|Flag_Lower|DOUT~feeder_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[7]~feeder_combout ;
wire \ROM1|memROM~7_combout ;
wire \ROM1|memROM~13_combout ;
wire \ROM1|memROM~6_combout ;
wire \ROM1|memROM~12_combout ;
wire \CPU|Dec_Instruction|sinais_controle[5]~1_combout ;
wire \CPU|Dec_Instruction|sinais_controle[6]~4_combout ;
wire \CPU|Dec_Instruction|sinais_controle[4]~2_combout ;
wire \CPU|ULA|saida[6]~1_combout ;
wire \CPU|Dec_Instruction|sinais_controle[7]~3_combout ;
wire \ROM1|memROM~18_combout ;
wire \CPU|Bloco_Reg|enableReg0~combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[7]~feeder_combout ;
wire \CPU|Bloco_Reg|enableReg2~0_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4_combout ;
wire \ROM1|memROM~15_combout ;
wire \ROM1|memROM~19_combout ;
wire \ROM1|memROM~3_combout ;
wire \RAM1|process_0~0_combout ;
wire \RAM1|ram~791_combout ;
wire \RAM1|ram~94_q ;
wire \RAM1|ram~792_combout ;
wire \RAM1|ram~110_q ;
wire \RAM1|ram~794_combout ;
wire \RAM1|ram~102_q ;
wire \RAM1|ram~793_combout ;
wire \RAM1|ram~86_q ;
wire \RAM1|ram~731_combout ;
wire \RAM1|ram~599_combout ;
wire \RAM1|ram~739_combout ;
wire \RAM1|ram~607_combout ;
wire \RAM1|ram~727_combout ;
wire \RAM1|ram~595_combout ;
wire \RAM1|ram~735_combout ;
wire \RAM1|ram~603_combout ;
wire \RAM1|ram~611_combout ;
wire \CPU|ULA|saida[6]~0_combout ;
wire \CPU|ULA|menor~0_combout ;
wire \CPU|Flag_Lower|DOUT~q ;
wire \CPU|Deviation|saida[0]~0_combout ;
wire \CPU|incrementa_PC|Add0~25_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[6]~6_combout ;
wire \CPU|PC|DOUT[6]~DUPLICATE_q ;
wire \ROM1|memROM~1_combout ;
wire \ROM1|memROM~17_combout ;
wire \CPU|ULA|Equal3~0_combout ;
wire \CPU|ULA|Add0~40_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[6]~feeder_combout ;
wire \CPU|ULA|saida[6]~8_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7_combout ;
wire \RAM1|ram~93_q ;
wire \RAM1|ram~109_q ;
wire \RAM1|ram~101_q ;
wire \RAM1|ram~85_q ;
wire \RAM1|ram~779_combout ;
wire \RAM1|ram~650_combout ;
wire \RAM1|ram~775_combout ;
wire \RAM1|ram~646_combout ;
wire \RAM1|ram~783_combout ;
wire \RAM1|ram~654_combout ;
wire \RAM1|ram~787_combout ;
wire \RAM1|ram~658_combout ;
wire \RAM1|ram~662_combout ;
wire \CPU|ULA|Add0~43_combout ;
wire \RAM1|ram~743_combout ;
wire \RAM1|ram~612_combout ;
wire \RAM1|ram~755_combout ;
wire \RAM1|ram~624_combout ;
wire \RAM1|ram~751_combout ;
wire \RAM1|ram~620_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[5]~feeder_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[5]~3_combout ;
wire \CPU|ULA|saida[5]~6_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ;
wire \RAM1|ram~108_q ;
wire \RAM1|ram~100_q ;
wire \RAM1|ram~92_q ;
wire \RAM1|ram~84_q ;
wire \RAM1|ram~747_combout ;
wire \RAM1|ram~616_combout ;
wire \RAM1|ram~628_combout ;
wire \CPU|ULA|Add0~42_combout ;
wire \RAM1|ram~767_combout ;
wire \RAM1|ram~637_combout ;
wire \RAM1|ram~759_combout ;
wire \RAM1|ram~629_combout ;
wire \RAM1|ram~771_combout ;
wire \RAM1|ram~641_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[4]~feeder_combout ;
wire \CPU|ULA|saida[4]~7_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6_combout ;
wire \RAM1|ram~107_q ;
wire \RAM1|ram~91_q ;
wire \RAM1|ram~99_q ;
wire \RAM1|ram~83_q ;
wire \RAM1|ram~763_combout ;
wire \RAM1|ram~633_combout ;
wire \RAM1|ram~645_combout ;
wire \CPU|ULA|Add0~41_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[4]~DUPLICATE_q ;
wire \CPU|Bloco_Reg|REG0|DOUT[3]~feeder_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE_q ;
wire \RAM1|ram~691_combout ;
wire \RAM1|ram~556_combout ;
wire \RAM1|ram~687_combout ;
wire \RAM1|ram~552_combout ;
wire \RAM1|ram~679_combout ;
wire \RAM1|ram~544_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout ;
wire \RAM1|ram~106_q ;
wire \RAM1|ram~90feeder_combout ;
wire \RAM1|ram~90_q ;
wire \RAM1|ram~98_q ;
wire \RAM1|ram~82feeder_combout ;
wire \RAM1|ram~82_q ;
wire \RAM1|ram~683_combout ;
wire \RAM1|ram~548_combout ;
wire \RAM1|ram~560_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[3]~0_combout ;
wire \CPU|ULA|saida[3]~2_combout ;
wire \CPU|ULA|Add0~37_combout ;
wire \RAM1|ram~695_combout ;
wire \RAM1|ram~561_combout ;
wire \RAM1|ram~707_combout ;
wire \RAM1|ram~573_combout ;
wire \RAM1|ram~703_combout ;
wire \RAM1|ram~569_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[2]~feeder_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[2]~DUPLICATE_q ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[2]~1_combout ;
wire \CPU|ULA|saida[2]~3_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ;
wire \RAM1|ram~89_q ;
wire \RAM1|ram~97_q ;
wire \RAM1|ram~105_q ;
wire \RAM1|ram~81_q ;
wire \RAM1|ram~699_combout ;
wire \RAM1|ram~565_combout ;
wire \RAM1|ram~577_combout ;
wire \CPU|ULA|Add0~38_combout ;
wire \RAM1|ram~711_combout ;
wire \RAM1|ram~578_combout ;
wire \RAM1|ram~719_combout ;
wire \RAM1|ram~586_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[1]~feeder_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[1]~2_combout ;
wire \CPU|ULA|saida[1]~4_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout ;
wire \RAM1|ram~104_q ;
wire \RAM1|ram~88feeder_combout ;
wire \RAM1|ram~88_q ;
wire \RAM1|ram~96_q ;
wire \RAM1|ram~80feeder_combout ;
wire \RAM1|ram~80_q ;
wire \RAM1|ram~715_combout ;
wire \RAM1|ram~582_combout ;
wire \RAM1|ram~723_combout ;
wire \RAM1|ram~590_combout ;
wire \RAM1|ram~594_combout ;
wire \CPU|ULA|Add0~39_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[0]~feeder_combout ;
wire \RAM1|ram~663_combout ;
wire \RAM1|ram~527_combout ;
wire \RAM1|ram~675_combout ;
wire \RAM1|ram~539_combout ;
wire \RAM1|ram~671_combout ;
wire \RAM1|ram~535_combout ;
wire \RAM1|ram~103_q ;
wire \RAM1|ram~87_q ;
wire \RAM1|ram~95_q ;
wire \RAM1|ram~79_q ;
wire \RAM1|ram~667_combout ;
wire \RAM1|ram~531_combout ;
wire \RAM1|ram~543_combout ;
wire \CPU|ULA|saida[0]~9_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q ;
wire \CPU|ULA|Add0~32_combout ;
wire \CPU|ULA|Add0~35_cout ;
wire \CPU|ULA|Add0~1_sumout ;
wire \CPU|Bloco_Reg|REG0|DOUT[0]~feeder_combout ;
wire \CPU|ULA|Add0~2 ;
wire \CPU|ULA|Add0~13_sumout ;
wire \CPU|Bloco_Reg|REG1|DOUT[1]~feeder_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE_q ;
wire \CPU|ULA|Add0~14 ;
wire \CPU|ULA|Add0~9_sumout ;
wire \CPU|Bloco_Reg|REG1|DOUT[2]~feeder_combout ;
wire \CPU|ULA|Add0~10 ;
wire \CPU|ULA|Add0~5_sumout ;
wire \CPU|Bloco_Reg|REG1|DOUT[3]~feeder_combout ;
wire \CPU|ULA|Add0~6 ;
wire \CPU|ULA|Add0~21_sumout ;
wire \CPU|Bloco_Reg|REG1|DOUT[4]~feeder_combout ;
wire \CPU|ULA|Add0~22 ;
wire \CPU|ULA|Add0~25_sumout ;
wire \CPU|Bloco_Reg|REG1|DOUT[5]~feeder_combout ;
wire \CPU|ULA|Add0~26 ;
wire \CPU|ULA|Add0~29_sumout ;
wire \CPU|Bloco_Reg|REG1|DOUT[6]~feeder_combout ;
wire \CPU|ULA|Add0~30 ;
wire \CPU|ULA|Add0~17_sumout ;
wire \CPU|ULA|saida[0]~5_combout ;
wire \CPU|ULA|menor~1_combout ;
wire \CPU|Flag_Equal|DOUT~2_combout ;
wire \CPU|Flag_Equal|DOUT~0_combout ;
wire \CPU|Flag_Equal|DOUT~1_combout ;
wire \CPU|Flag_Equal|DOUT~3_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[6]~4_combout ;
wire \CPU|Flag_Equal|DOUT~4_combout ;
wire \CPU|Flag_Equal|DOUT~5_combout ;
wire \CPU|Flag_Equal|DOUT~6_combout ;
wire \CPU|Flag_Equal|DOUT~7_combout ;
wire \CPU|Flag_Equal|DOUT~8_combout ;
wire \CPU|Flag_Equal|DOUT~9_combout ;
wire \CPU|Flag_Equal|DOUT~q ;
wire \CPU|PC|DOUT[1]~0_combout ;
wire \CPU|incrementa_PC|Add0~1_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[0]~0_combout ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \ROM1|memROM~5_combout ;
wire \ROM1|memROM~11_combout ;
wire \CPU|Dec_Instruction|sinais_controle[11]~0_combout ;
wire \CPU|incrementa_PC|Add0~5_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[3]~1_combout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \ROM1|memROM~16_combout ;
wire \CPU|incrementa_PC|Add0~9_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[2]~2_combout ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \ROM1|memROM~0_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ;
wire \RegisterHEX0|DOUT[0]~feeder_combout ;
wire \CPU|Dec_Instruction|Equal15~0_combout ;
wire \DECODER1|enableHEX0~0_combout ;
wire \HexDisplay0|rascSaida7seg[0]~0_combout ;
wire \HexDisplay0|rascSaida7seg[1]~1_combout ;
wire \HexDisplay0|rascSaida7seg[2]~2_combout ;
wire \HexDisplay0|rascSaida7seg[3]~3_combout ;
wire \HexDisplay0|rascSaida7seg[4]~4_combout ;
wire \HexDisplay0|rascSaida7seg[5]~5_combout ;
wire \HexDisplay0|rascSaida7seg[6]~6_combout ;
wire \DECODER1|enableHEX1~0_combout ;
wire \RegisterHEX1|DOUT[2]~DUPLICATE_q ;
wire \HexDisplay1|rascSaida7seg[0]~0_combout ;
wire \HexDisplay1|rascSaida7seg[1]~1_combout ;
wire \HexDisplay1|rascSaida7seg[2]~2_combout ;
wire \HexDisplay1|rascSaida7seg[3]~3_combout ;
wire \HexDisplay1|rascSaida7seg[4]~4_combout ;
wire \HexDisplay1|rascSaida7seg[5]~5_combout ;
wire \HexDisplay1|rascSaida7seg[6]~6_combout ;
wire \DECODER1|enableHEX2~0_combout ;
wire \HexDisplay2|rascSaida7seg[0]~0_combout ;
wire \HexDisplay2|rascSaida7seg[1]~1_combout ;
wire \HexDisplay2|rascSaida7seg[2]~2_combout ;
wire \HexDisplay2|rascSaida7seg[3]~3_combout ;
wire \HexDisplay2|rascSaida7seg[4]~4_combout ;
wire \HexDisplay2|rascSaida7seg[5]~5_combout ;
wire \HexDisplay2|rascSaida7seg[6]~6_combout ;
wire \RegisterHEX3|DOUT[2]~feeder_combout ;
wire \DECODER1|enableHEX3~0_combout ;
wire \HexDisplay3|rascSaida7seg[0]~0_combout ;
wire \HexDisplay3|rascSaida7seg[1]~1_combout ;
wire \HexDisplay3|rascSaida7seg[2]~2_combout ;
wire \HexDisplay3|rascSaida7seg[3]~3_combout ;
wire \HexDisplay3|rascSaida7seg[4]~4_combout ;
wire \HexDisplay3|rascSaida7seg[5]~5_combout ;
wire \HexDisplay3|rascSaida7seg[6]~6_combout ;
wire \HexDisplay4|rascSaida7seg[0]~0_combout ;
wire \HexDisplay4|rascSaida7seg[1]~1_combout ;
wire \HexDisplay4|rascSaida7seg[2]~2_combout ;
wire \HexDisplay4|rascSaida7seg[3]~3_combout ;
wire \HexDisplay4|rascSaida7seg[4]~4_combout ;
wire \HexDisplay4|rascSaida7seg[5]~5_combout ;
wire \HexDisplay4|rascSaida7seg[6]~6_combout ;
wire \HexDisplay5|rascSaida7seg[0]~0_combout ;
wire \HexDisplay5|rascSaida7seg[1]~1_combout ;
wire \HexDisplay5|rascSaida7seg[2]~2_combout ;
wire \HexDisplay5|rascSaida7seg[3]~3_combout ;
wire \HexDisplay5|rascSaida7seg[4]~4_combout ;
wire \HexDisplay5|rascSaida7seg[5]~5_combout ;
wire \HexDisplay5|rascSaida7seg[6]~6_combout ;
wire [8:0] \CPU|PC|DOUT ;
wire [3:0] \RegisterHEX3|DOUT ;
wire [3:0] \RegisterHEX2|DOUT ;
wire [7:0] \CPU|Bloco_Reg|REG1|DOUT ;
wire [3:0] \RegisterHEX0|DOUT ;
wire [7:0] \CPU|Bloco_Reg|REG0|DOUT ;
wire [3:0] \RegisterHEX1|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\HexDisplay0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\HexDisplay0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\HexDisplay0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\HexDisplay0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\HexDisplay0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\HexDisplay0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\HexDisplay0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\HexDisplay1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\HexDisplay1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\HexDisplay1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\HexDisplay1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\HexDisplay1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\HexDisplay1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\HexDisplay1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\HexDisplay2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\HexDisplay2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\HexDisplay2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\HexDisplay2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\HexDisplay2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\HexDisplay2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\HexDisplay2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\HexDisplay3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\HexDisplay3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\HexDisplay3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\HexDisplay3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\HexDisplay3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\HexDisplay3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\HexDisplay3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\HexDisplay4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\HexDisplay4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\HexDisplay4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\HexDisplay4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\HexDisplay4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\HexDisplay4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\HexDisplay4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\HexDisplay5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\HexDisplay5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\HexDisplay5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\HexDisplay5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\HexDisplay5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\HexDisplay5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\HexDisplay5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X14_Y1_N15
cyclonev_lcell_comb \gravar:detectorSub0|saidaQ~0 (
// Equation(s):
// \gravar:detectorSub0|saidaQ~0_combout  = ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gravar:detectorSub0|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gravar:detectorSub0|saidaQ~0 .extended_lut = "off";
defparam \gravar:detectorSub0|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \gravar:detectorSub0|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y1_N16
dffeas \gravar:detectorSub0|saidaQ (
	.clk(\CLOCK_50~input_o ),
	.d(\gravar:detectorSub0|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gravar:detectorSub0|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gravar:detectorSub0|saidaQ .is_wysiwyg = "true";
defparam \gravar:detectorSub0|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N0
cyclonev_lcell_comb \gravar:detectorSub0|saida (
// Equation(s):
// \gravar:detectorSub0|saida~combout  = LCELL(( !\KEY[3]~input_o  & ( !\gravar:detectorSub0|saidaQ~q  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\gravar:detectorSub0|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gravar:detectorSub0|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gravar:detectorSub0|saida .extended_lut = "off";
defparam \gravar:detectorSub0|saida .lut_mask = 64'hFFFF000000000000;
defparam \gravar:detectorSub0|saida .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N19
dffeas \CPU|PC|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N30
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~1 (
// Equation(s):
// \CPU|incrementa_PC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \CPU|incrementa_PC|Add0~2  = CARRY(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~1_sumout ),
	.cout(\CPU|incrementa_PC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|incrementa_PC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N33
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~13 (
// Equation(s):
// \CPU|incrementa_PC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~2  ))
// \CPU|incrementa_PC|Add0~14  = CARRY(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~13_sumout ),
	.cout(\CPU|incrementa_PC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N52
dffeas \CPU|PC|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N22
dffeas \CPU|PC|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Mux_Prox_PC|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \HexDisplay4|Equal15~0 (
// Equation(s):
// \HexDisplay4|Equal15~0_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [3])) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|Equal15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|Equal15~0 .extended_lut = "off";
defparam \HexDisplay4|Equal15~0 .lut_mask = 64'h0000000000500050;
defparam \HexDisplay4|Equal15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N25
dffeas \CPU|PC|DOUT[5]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N36
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~9 (
// Equation(s):
// \CPU|incrementa_PC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT[2]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~14  ))
// \CPU|incrementa_PC|Add0~10  = CARRY(( \CPU|PC|DOUT[2]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~9_sumout ),
	.cout(\CPU|incrementa_PC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N39
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~5 (
// Equation(s):
// \CPU|incrementa_PC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~10  ))
// \CPU|incrementa_PC|Add0~6  = CARRY(( \CPU|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~5_sumout ),
	.cout(\CPU|incrementa_PC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N42
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~17 (
// Equation(s):
// \CPU|incrementa_PC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~6  ))
// \CPU|incrementa_PC|Add0~18  = CARRY(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~17_sumout ),
	.cout(\CPU|incrementa_PC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementa_PC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N15
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[4]~4 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[4]~4_combout  = ( !\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & ( (\CPU|incrementa_PC|Add0~17_sumout  & !\CPU|Deviation|saida[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|incrementa_PC|Add0~17_sumout ),
	.datad(!\CPU|Deviation|saida[0]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[4]~4 .lut_mask = 64'h0F000F0000000000;
defparam \CPU|Mux_Prox_PC|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N16
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N45
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~29 (
// Equation(s):
// \CPU|incrementa_PC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~18  ))
// \CPU|incrementa_PC|Add0~30  = CARRY(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~29_sumout ),
	.cout(\CPU|incrementa_PC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementa_PC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[5]~7 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[5]~7_combout  = ( !\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & ( (!\CPU|PC|DOUT[1]~0_combout  & ((\CPU|incrementa_PC|Add0~29_sumout ))) # (\CPU|PC|DOUT[1]~0_combout  & (\ROM1|memROM~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\CPU|incrementa_PC|Add0~29_sumout ),
	.datad(!\CPU|PC|DOUT[1]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[5]~7 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[5]~7 .lut_mask = 64'h0F330F3300000000;
defparam \CPU|Mux_Prox_PC|saida_MUX[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N26
dffeas \CPU|PC|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N10
dffeas \CPU|PC|DOUT[7]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N1
dffeas \CPU|PC|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N48
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~25 (
// Equation(s):
// \CPU|incrementa_PC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~30  ))
// \CPU|incrementa_PC|Add0~26  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~25_sumout ),
	.cout(\CPU|incrementa_PC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementa_PC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N51
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~21 (
// Equation(s):
// \CPU|incrementa_PC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~26  ))
// \CPU|incrementa_PC|Add0~22  = CARRY(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~21_sumout ),
	.cout(\CPU|incrementa_PC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementa_PC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N9
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[7]~5 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[7]~5_combout  = ( !\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & ( (\CPU|incrementa_PC|Add0~21_sumout  & !\CPU|Deviation|saida[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|incrementa_PC|Add0~21_sumout ),
	.datad(!\CPU|Deviation|saida[0]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[7]~5 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[7]~5 .lut_mask = 64'h0F000F0000000000;
defparam \CPU|Mux_Prox_PC|saida_MUX[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N11
dffeas \CPU|PC|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N17
dffeas \CPU|PC|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N6
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [8] & !\CPU|PC|DOUT[6]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT [7]),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h8000800000000000;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \ROM1|memROM~2_combout  & ( \HexDisplay4|Equal15~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HexDisplay4|Equal15~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N34
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N54
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~33 (
// Equation(s):
// \CPU|incrementa_PC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT[8]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementa_PC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N33
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[8]~8 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[8]~8_combout  = ( !\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & ( (!\CPU|PC|DOUT[1]~0_combout  & ((\CPU|incrementa_PC|Add0~33_sumout ))) # (\CPU|PC|DOUT[1]~0_combout  & (\ROM1|memROM~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\CPU|incrementa_PC|Add0~33_sumout ),
	.datad(!\CPU|PC|DOUT[1]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[8]~8 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[8]~8 .lut_mask = 64'h0F330F3300000000;
defparam \CPU|Mux_Prox_PC|saida_MUX[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N35
dffeas \CPU|PC|DOUT[8] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N48
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT[3]~DUPLICATE_q ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'h00C000C0C0C0C0C0;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N12
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( \ROM1|memROM~9_combout  & ( (!\CPU|PC|DOUT [8] & (!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [5] & !\CPU|PC|DOUT[6]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\CPU|PC|DOUT [7]),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h0000000080008000;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N27
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[1]~3 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[1]~3_combout  = ( \ROM1|memROM~10_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & ((\CPU|PC|DOUT[1]~0_combout ) # (\CPU|incrementa_PC|Add0~13_sumout ))) ) ) # ( !\ROM1|memROM~10_combout  & ( 
// (!\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & (\CPU|incrementa_PC|Add0~13_sumout  & !\CPU|PC|DOUT[1]~0_combout )) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle[11]~0_combout ),
	.datab(gnd),
	.datac(!\CPU|incrementa_PC|Add0~13_sumout ),
	.datad(!\CPU|PC|DOUT[1]~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[1]~3 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[1]~3 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \CPU|Mux_Prox_PC|saida_MUX[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N29
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N36
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT[1]~DUPLICATE_q ) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  $ (((\CPU|PC|DOUT[1]~DUPLICATE_q ) # 
// (\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'hA555A55500550055;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N15
cyclonev_lcell_comb \ROM1|memROM~14 (
// Equation(s):
// \ROM1|memROM~14_combout  = ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~14 .extended_lut = "off";
defparam \ROM1|memROM~14 .lut_mask = 64'h00000000FF00FF00;
defparam \ROM1|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N42
cyclonev_lcell_comb \CPU|Flag_Lower|DOUT~feeder (
// Equation(s):
// \CPU|Flag_Lower|DOUT~feeder_combout  = ( \CPU|ULA|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Lower|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Lower|DOUT~feeder .extended_lut = "off";
defparam \CPU|Flag_Lower|DOUT~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Flag_Lower|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N9
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[7]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[7]~feeder_combout  = ( \CPU|ULA|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[7]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N28
dffeas \CPU|PC|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N57
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  $ (((!\CPU|PC|DOUT[0]~DUPLICATE_q ) # (!\CPU|PC|DOUT[3]~DUPLICATE_q ))) ) ) # ( !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & 
// \CPU|PC|DOUT[3]~DUPLICATE_q )) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h05A005A0555A555A;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \ROM1|memROM~13 (
// Equation(s):
// \ROM1|memROM~13_combout  = ( \ROM1|memROM~7_combout  & ( \ROM1|memROM~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~13 .extended_lut = "off";
defparam \ROM1|memROM~13 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N33
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [2] & \CPU|PC|DOUT [1])) # (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h00000000303C303C;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N0
cyclonev_lcell_comb \ROM1|memROM~12 (
// Equation(s):
// \ROM1|memROM~12_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~12 .extended_lut = "off";
defparam \ROM1|memROM~12 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N6
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[5]~1 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[5]~1_combout  = ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout  & (\ROM1|memROM~13_combout  & \ROM1|memROM~11_combout )) ) ) # ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~13_combout  & 
// (!\ROM1|memROM~14_combout  $ (!\ROM1|memROM~11_combout ))) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[5]~1 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[5]~1 .lut_mask = 64'h30C030C0000C000C;
defparam \CPU|Dec_Instruction|sinais_controle[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N54
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[6]~4 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[6]~4_combout  = ( \ROM1|memROM~2_combout  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT [0])) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[6]~4 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[6]~4 .lut_mask = 64'h0000000000500050;
defparam \CPU|Dec_Instruction|sinais_controle[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N27
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[4]~2 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[4]~2_combout  = ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~11_combout  & (!\ROM1|memROM~14_combout  $ (\ROM1|memROM~13_combout ))) # (\ROM1|memROM~11_combout  & (!\ROM1|memROM~14_combout  & \ROM1|memROM~13_combout 
// )) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[4]~2 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[4]~2 .lut_mask = 64'h00000000A05AA05A;
defparam \CPU|Dec_Instruction|sinais_controle[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N3
cyclonev_lcell_comb \CPU|ULA|saida[6]~1 (
// Equation(s):
// \CPU|ULA|saida[6]~1_combout  = ((\CPU|Dec_Instruction|sinais_controle[6]~4_combout  & \CPU|Dec_Instruction|sinais_controle[4]~2_combout )) # (\CPU|Dec_Instruction|sinais_controle[5]~1_combout )

	.dataa(gnd),
	.datab(!\CPU|Dec_Instruction|sinais_controle[5]~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[6]~4_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle[4]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[6]~1 .extended_lut = "off";
defparam \CPU|ULA|saida[6]~1 .lut_mask = 64'h333F333F333F333F;
defparam \CPU|ULA|saida[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N3
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[7]~3 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[7]~3_combout  = ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\ROM1|memROM~2_combout  & \CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[7]~3 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[7]~3 .lut_mask = 64'h000F000000000000;
defparam \CPU|Dec_Instruction|sinais_controle[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N15
cyclonev_lcell_comb \ROM1|memROM~18 (
// Equation(s):
// \ROM1|memROM~18_combout  = ( \ROM1|memROM~17_combout  & ( !\CPU|PC|DOUT[8]~DUPLICATE_q  ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~18 .extended_lut = "off";
defparam \ROM1|memROM~18 .lut_mask = 64'h00000000AAAAAAAA;
defparam \ROM1|memROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N6
cyclonev_lcell_comb \CPU|Bloco_Reg|enableReg0 (
// Equation(s):
// \CPU|Bloco_Reg|enableReg0~combout  = ( !\ROM1|memROM~18_combout  & ( \CPU|Dec_Instruction|sinais_controle[7]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|enableReg0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|enableReg0 .extended_lut = "off";
defparam \CPU|Bloco_Reg|enableReg0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|Bloco_Reg|enableReg0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N10
dffeas \CPU|Bloco_Reg|REG0|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[7]~feeder_combout ),
	.asdata(\CPU|ULA|menor~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N21
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[7]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[7]~feeder_combout  = ( \CPU|ULA|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[7]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N9
cyclonev_lcell_comb \CPU|Bloco_Reg|enableReg2~0 (
// Equation(s):
// \CPU|Bloco_Reg|enableReg2~0_combout  = ( \ROM1|memROM~18_combout  & ( \CPU|Dec_Instruction|sinais_controle[7]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|enableReg2~0 .extended_lut = "off";
defparam \CPU|Bloco_Reg|enableReg2~0 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU|Bloco_Reg|enableReg2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N22
dffeas \CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[7]~feeder_combout ),
	.asdata(\CPU|ULA|menor~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [7] & ( ((!\ROM1|memROM~0_combout ) # ((!\ROM1|memROM~1_combout ) # (\CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q ))) # (\CPU|PC|DOUT[8]~DUPLICATE_q ) ) ) # ( 
// !\CPU|Bloco_Reg|REG0|DOUT [7] & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~0_combout  & (\CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q  & \ROM1|memROM~1_combout ))) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4 .lut_mask = 64'h00020002FFDFFFDF;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N27
cyclonev_lcell_comb \ROM1|memROM~15 (
// Equation(s):
// \ROM1|memROM~15_combout  = ( \ROM1|memROM~2_combout  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT [3])) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT [3]))))) # 
// (\CPU|PC|DOUT[2]~DUPLICATE_q  & (((!\CPU|PC|DOUT [3])))) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~15 .extended_lut = "off";
defparam \ROM1|memROM~15 .lut_mask = 64'h000000003F803F80;
defparam \ROM1|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \ROM1|memROM~19 (
// Equation(s):
// \ROM1|memROM~19_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [8] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [8] & 
// !\CPU|PC|DOUT[1]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~19 .extended_lut = "off";
defparam \ROM1|memROM~19 .lut_mask = 64'h50005000A050A050;
defparam \ROM1|memROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( \ROM1|memROM~19_combout  & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT [4]))) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT [7]),
	.datac(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'h0000000080000000;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N33
cyclonev_lcell_comb \RAM1|process_0~0 (
// Equation(s):
// \RAM1|process_0~0_combout  = ( !\CPU|PC|DOUT [0] & ( \ROM1|memROM~2_combout  & ( (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (!\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|process_0~0 .extended_lut = "off";
defparam \RAM1|process_0~0 .lut_mask = 64'h000000000AA00000;
defparam \RAM1|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \RAM1|ram~791 (
// Equation(s):
// \RAM1|ram~791_combout  = ( !\ROM1|memROM~10_combout  & ( \RAM1|process_0~0_combout  & ( (!\ROM1|memROM~4_combout  & (\ROM1|memROM~15_combout  & (\ROM1|memROM~3_combout  & !\ROM1|memROM~16_combout ))) ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~791_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~791 .extended_lut = "off";
defparam \RAM1|ram~791 .lut_mask = 64'h0000000002000000;
defparam \RAM1|ram~791 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N20
dffeas \RAM1|ram~94 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~94 .is_wysiwyg = "true";
defparam \RAM1|ram~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N3
cyclonev_lcell_comb \RAM1|ram~792 (
// Equation(s):
// \RAM1|ram~792_combout  = ( !\ROM1|memROM~4_combout  & ( \ROM1|memROM~3_combout  & ( (\RAM1|process_0~0_combout  & (!\ROM1|memROM~16_combout  & (\ROM1|memROM~15_combout  & \ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~792 .extended_lut = "off";
defparam \RAM1|ram~792 .lut_mask = 64'h0000000000040000;
defparam \RAM1|ram~792 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N8
dffeas \RAM1|ram~110 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~110 .is_wysiwyg = "true";
defparam \RAM1|ram~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N57
cyclonev_lcell_comb \RAM1|ram~794 (
// Equation(s):
// \RAM1|ram~794_combout  = ( !\ROM1|memROM~4_combout  & ( !\ROM1|memROM~3_combout  & ( (!\ROM1|memROM~16_combout  & (\ROM1|memROM~10_combout  & (\RAM1|process_0~0_combout  & \ROM1|memROM~15_combout ))) ) ) )

	.dataa(!\ROM1|memROM~16_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~794 .extended_lut = "off";
defparam \RAM1|ram~794 .lut_mask = 64'h0002000000000000;
defparam \RAM1|ram~794 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N56
dffeas \RAM1|ram~102 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~102 .is_wysiwyg = "true";
defparam \RAM1|ram~102 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N30
cyclonev_lcell_comb \RAM1|ram~793 (
// Equation(s):
// \RAM1|ram~793_combout  = ( \RAM1|process_0~0_combout  & ( !\ROM1|memROM~16_combout  & ( (!\ROM1|memROM~3_combout  & (!\ROM1|memROM~4_combout  & (\ROM1|memROM~15_combout  & !\ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~3_combout ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~793 .extended_lut = "off";
defparam \RAM1|ram~793 .lut_mask = 64'h0000080000000000;
defparam \RAM1|ram~793 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N29
dffeas \RAM1|ram~86 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~86 .is_wysiwyg = "true";
defparam \RAM1|ram~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \RAM1|ram~731 (
// Equation(s):
// \RAM1|ram~731_combout  = ( !\ROM1|memROM~10_combout  & ( ((!\ROM1|memROM~16_combout  & ((!\ROM1|memROM~3_combout  & ((\RAM1|ram~86_q ))) # (\ROM1|memROM~3_combout  & (\RAM1|ram~94_q )))) # (\ROM1|memROM~16_combout  & (((\ROM1|memROM~3_combout ))))) ) ) # 
// ( \ROM1|memROM~10_combout  & ( ((!\ROM1|memROM~16_combout  & ((!\ROM1|memROM~3_combout  & ((\RAM1|ram~102_q ))) # (\ROM1|memROM~3_combout  & (\RAM1|ram~110_q )))) # (\ROM1|memROM~16_combout  & (((\ROM1|memROM~3_combout ))))) ) )

	.dataa(!\RAM1|ram~94_q ),
	.datab(!\RAM1|ram~110_q ),
	.datac(!\RAM1|ram~102_q ),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(!\RAM1|ram~86_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~731_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~731 .extended_lut = "on";
defparam \RAM1|ram~731 .lut_mask = 64'h0F000F0055FF33FF;
defparam \RAM1|ram~731 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \RAM1|ram~599 (
// Equation(s):
// \RAM1|ram~599_combout  = ( \RAM1|ram~731_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~731_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~599 .extended_lut = "off";
defparam \RAM1|ram~599 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~599 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N27
cyclonev_lcell_comb \RAM1|ram~739 (
// Equation(s):
// \RAM1|ram~739_combout  = ( \ROM1|memROM~3_combout  & ( \ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~739 .extended_lut = "off";
defparam \RAM1|ram~739 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~739 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N51
cyclonev_lcell_comb \RAM1|ram~607 (
// Equation(s):
// \RAM1|ram~607_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~739_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~739_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~607 .extended_lut = "off";
defparam \RAM1|ram~607 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~607 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N6
cyclonev_lcell_comb \RAM1|ram~727 (
// Equation(s):
// \RAM1|ram~727_combout  = ( \ROM1|memROM~3_combout  & ( \ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~727 .extended_lut = "off";
defparam \RAM1|ram~727 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~727 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N0
cyclonev_lcell_comb \RAM1|ram~595 (
// Equation(s):
// \RAM1|ram~595_combout  = ( \RAM1|ram~727_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~727_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~595 .extended_lut = "off";
defparam \RAM1|ram~595 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RAM1|ram~595 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N18
cyclonev_lcell_comb \RAM1|ram~735 (
// Equation(s):
// \RAM1|ram~735_combout  = ( \ROM1|memROM~3_combout  & ( \ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~735_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~735 .extended_lut = "off";
defparam \RAM1|ram~735 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~735 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N30
cyclonev_lcell_comb \RAM1|ram~603 (
// Equation(s):
// \RAM1|ram~603_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~735_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~735_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~603 .extended_lut = "off";
defparam \RAM1|ram~603 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~603 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \RAM1|ram~611 (
// Equation(s):
// \RAM1|ram~611_combout  = ( \RAM1|ram~595_combout  & ( \RAM1|ram~603_combout  & ( (!\ROM1|memROM~15_combout ) # ((!\ROM1|memROM~4_combout  & (\RAM1|ram~599_combout )) # (\ROM1|memROM~4_combout  & ((\RAM1|ram~607_combout )))) ) ) ) # ( 
// !\RAM1|ram~595_combout  & ( \RAM1|ram~603_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM1|ram~599_combout  & ((\ROM1|memROM~15_combout )))) # (\ROM1|memROM~4_combout  & (((!\ROM1|memROM~15_combout ) # (\RAM1|ram~607_combout )))) ) ) ) # ( 
// \RAM1|ram~595_combout  & ( !\RAM1|ram~603_combout  & ( (!\ROM1|memROM~4_combout  & (((!\ROM1|memROM~15_combout )) # (\RAM1|ram~599_combout ))) # (\ROM1|memROM~4_combout  & (((\RAM1|ram~607_combout  & \ROM1|memROM~15_combout )))) ) ) ) # ( 
// !\RAM1|ram~595_combout  & ( !\RAM1|ram~603_combout  & ( (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~4_combout  & (\RAM1|ram~599_combout )) # (\ROM1|memROM~4_combout  & ((\RAM1|ram~607_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\RAM1|ram~599_combout ),
	.datac(!\RAM1|ram~607_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM1|ram~595_combout ),
	.dataf(!\RAM1|ram~603_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~611 .extended_lut = "off";
defparam \RAM1|ram~611 .lut_mask = 64'h0027AA275527FF27;
defparam \RAM1|ram~611 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N45
cyclonev_lcell_comb \CPU|ULA|saida[6]~0 (
// Equation(s):
// \CPU|ULA|saida[6]~0_combout  = ( \CPU|Dec_Instruction|sinais_controle[4]~2_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[5]~1_combout ) # (\CPU|Dec_Instruction|sinais_controle[6]~4_combout ) ) ) # ( !\CPU|Dec_Instruction|sinais_controle[4]~2_combout 
//  & ( (!\CPU|Dec_Instruction|sinais_controle[6]~4_combout ) # (\CPU|Dec_Instruction|sinais_controle[5]~1_combout ) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle[6]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Dec_Instruction|sinais_controle[5]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[6]~0 .extended_lut = "off";
defparam \CPU|ULA|saida[6]~0 .lut_mask = 64'hAAFFAAFFFF55FF55;
defparam \CPU|ULA|saida[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \CPU|ULA|menor~0 (
// Equation(s):
// \CPU|ULA|menor~0_combout  = ( \CPU|ULA|saida[6]~0_combout  & ( \CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q  & ( (\RAM1|ram~611_combout  & !\CPU|Dec_Instruction|sinais_controle[7]~3_combout ) ) ) ) # ( !\CPU|ULA|saida[6]~0_combout  & ( 
// \CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q  & ( (\RAM1|ram~611_combout  & (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ((\ROM1|memROM~18_combout ) # (\CPU|Bloco_Reg|REG0|DOUT [7])))) ) ) ) # ( \CPU|ULA|saida[6]~0_combout  & ( 
// !\CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q  & ( (\RAM1|ram~611_combout  & !\CPU|Dec_Instruction|sinais_controle[7]~3_combout ) ) ) ) # ( !\CPU|ULA|saida[6]~0_combout  & ( !\CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q  & ( (\CPU|Bloco_Reg|REG0|DOUT [7] & 
// (\RAM1|ram~611_combout  & (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & !\ROM1|memROM~18_combout ))) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT [7]),
	.datab(!\RAM1|ram~611_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\CPU|ULA|saida[6]~0_combout ),
	.dataf(!\CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|menor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|menor~0 .extended_lut = "off";
defparam \CPU|ULA|menor~0 .lut_mask = 64'h1000303010303030;
defparam \CPU|ULA|menor~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N44
dffeas \CPU|Flag_Lower|DOUT (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Flag_Lower|DOUT~feeder_combout ),
	.asdata(\CPU|ULA|menor~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Flag_Lower|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Flag_Lower|DOUT .is_wysiwyg = "true";
defparam \CPU|Flag_Lower|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N0
cyclonev_lcell_comb \CPU|Deviation|saida[0]~0 (
// Equation(s):
// \CPU|Deviation|saida[0]~0_combout  = ( \ROM1|memROM~13_combout  & ( \ROM1|memROM~11_combout  & ( (!\ROM1|memROM~12_combout  & ((!\ROM1|memROM~14_combout ) # (\CPU|Flag_Lower|DOUT~q ))) ) ) ) # ( !\ROM1|memROM~13_combout  & ( \ROM1|memROM~11_combout  & ( 
// (\ROM1|memROM~14_combout  & (\CPU|Flag_Equal|DOUT~q  & \ROM1|memROM~12_combout )) ) ) ) # ( !\ROM1|memROM~13_combout  & ( !\ROM1|memROM~11_combout  & ( (\ROM1|memROM~14_combout  & \ROM1|memROM~12_combout ) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\CPU|Flag_Lower|DOUT~q ),
	.datac(!\CPU|Flag_Equal|DOUT~q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~13_combout ),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Deviation|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Deviation|saida[0]~0 .extended_lut = "off";
defparam \CPU|Deviation|saida[0]~0 .lut_mask = 64'h005500000005BB00;
defparam \CPU|Deviation|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N0
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[6]~6 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[6]~6_combout  = ( !\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & ( (!\CPU|Deviation|saida[0]~0_combout  & \CPU|incrementa_PC|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Deviation|saida[0]~0_combout ),
	.datad(!\CPU|incrementa_PC|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[6]~6 .lut_mask = 64'h00F000F000000000;
defparam \CPU|Mux_Prox_PC|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N2
dffeas \CPU|PC|DOUT[6]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N24
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'hF000000000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N18
cyclonev_lcell_comb \ROM1|memROM~17 (
// Equation(s):
// \ROM1|memROM~17_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~17 .extended_lut = "off";
defparam \ROM1|memROM~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N23
dffeas \CPU|Bloco_Reg|REG1|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[7]~feeder_combout ),
	.asdata(\CPU|ULA|menor~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \CPU|ULA|Equal3~0 (
// Equation(s):
// \CPU|ULA|Equal3~0_combout  = ( \CPU|Dec_Instruction|sinais_controle[4]~2_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[5]~1_combout  & !\CPU|Dec_Instruction|sinais_controle[6]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Dec_Instruction|sinais_controle[5]~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[6]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Equal3~0 .extended_lut = "off";
defparam \CPU|ULA|Equal3~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \CPU|ULA|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N27
cyclonev_lcell_comb \CPU|ULA|Add0~40 (
// Equation(s):
// \CPU|ULA|Add0~40_combout  = ( \RAM1|ram~611_combout  & ( !\CPU|ULA|Equal3~0_combout  $ (\CPU|Dec_Instruction|sinais_controle[7]~3_combout ) ) ) # ( !\RAM1|ram~611_combout  & ( \CPU|ULA|Equal3~0_combout  ) )

	.dataa(!\CPU|ULA|Equal3~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|Add0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~40 .extended_lut = "off";
defparam \CPU|ULA|Add0~40 .lut_mask = 64'h55555555A5A5A5A5;
defparam \CPU|ULA|Add0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N3
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[6]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[6]~feeder_combout  = ( \CPU|ULA|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[6]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N39
cyclonev_lcell_comb \CPU|ULA|saida[6]~8 (
// Equation(s):
// \CPU|ULA|saida[6]~8_combout  = ( \CPU|ULA|saida[6]~0_combout  & ( !\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ( \RAM1|ram~662_combout  ) ) ) # ( !\CPU|ULA|saida[6]~0_combout  & ( !\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ( 
// (\RAM1|ram~662_combout  & ((!\ROM1|memROM~18_combout  & (\CPU|Bloco_Reg|REG0|DOUT [6])) # (\ROM1|memROM~18_combout  & ((\CPU|Bloco_Reg|REG1|DOUT [6]))))) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT [6]),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT [6]),
	.datad(!\RAM1|ram~662_combout ),
	.datae(!\CPU|ULA|saida[6]~0_combout ),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[6]~8 .extended_lut = "off";
defparam \CPU|ULA|saida[6]~8 .lut_mask = 64'h004700FF00000000;
defparam \CPU|ULA|saida[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N5
dffeas \CPU|Bloco_Reg|REG0|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[6]~feeder_combout ),
	.asdata(\CPU|ULA|saida[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N21
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7_combout  = ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & ((!\ROM1|memROM~0_combout  & (\CPU|Bloco_Reg|REG0|DOUT [6])) # (\ROM1|memROM~0_combout  & ((\CPU|Bloco_Reg|REG1|DOUT [6]))))) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & (((\CPU|Bloco_Reg|REG0|DOUT [6])))) ) ) # ( !\ROM1|memROM~1_combout  & ( \CPU|Bloco_Reg|REG0|DOUT [6] ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\CPU|Bloco_Reg|REG0|DOUT [6]),
	.datad(!\CPU|Bloco_Reg|REG1|DOUT [6]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N17
dffeas \RAM1|ram~93 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~93 .is_wysiwyg = "true";
defparam \RAM1|ram~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N13
dffeas \RAM1|ram~109 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~109 .is_wysiwyg = "true";
defparam \RAM1|ram~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N2
dffeas \RAM1|ram~101 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~101 .is_wysiwyg = "true";
defparam \RAM1|ram~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N29
dffeas \RAM1|ram~85 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~85 .is_wysiwyg = "true";
defparam \RAM1|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \RAM1|ram~779 (
// Equation(s):
// \RAM1|ram~779_combout  = ( !\ROM1|memROM~10_combout  & ( ((!\ROM1|memROM~3_combout  & (((\RAM1|ram~85_q  & !\ROM1|memROM~16_combout )))) # (\ROM1|memROM~3_combout  & (((\ROM1|memROM~16_combout )) # (\RAM1|ram~93_q )))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// ((!\ROM1|memROM~3_combout  & (((\RAM1|ram~101_q  & !\ROM1|memROM~16_combout )))) # (\ROM1|memROM~3_combout  & (((\ROM1|memROM~16_combout )) # (\RAM1|ram~109_q )))) ) )

	.dataa(!\RAM1|ram~93_q ),
	.datab(!\RAM1|ram~109_q ),
	.datac(!\RAM1|ram~101_q ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(!\RAM1|ram~85_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~779_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~779 .extended_lut = "on";
defparam \RAM1|ram~779 .lut_mask = 64'h0F550F3300FF00FF;
defparam \RAM1|ram~779 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \RAM1|ram~650 (
// Equation(s):
// \RAM1|ram~650_combout  = ( \RAM1|ram~779_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~779_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~650 .extended_lut = "off";
defparam \RAM1|ram~650 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~650 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \RAM1|ram~775 (
// Equation(s):
// \RAM1|ram~775_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~775 .extended_lut = "off";
defparam \RAM1|ram~775 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~775 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \RAM1|ram~646 (
// Equation(s):
// \RAM1|ram~646_combout  = ( \RAM1|ram~775_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~775_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~646 .extended_lut = "off";
defparam \RAM1|ram~646 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N24
cyclonev_lcell_comb \RAM1|ram~783 (
// Equation(s):
// \RAM1|ram~783_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~783_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~783 .extended_lut = "off";
defparam \RAM1|ram~783 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~783 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N9
cyclonev_lcell_comb \RAM1|ram~654 (
// Equation(s):
// \RAM1|ram~654_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~783_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~783_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~654 .extended_lut = "off";
defparam \RAM1|ram~654 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~654 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N18
cyclonev_lcell_comb \RAM1|ram~787 (
// Equation(s):
// \RAM1|ram~787_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~787_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~787 .extended_lut = "off";
defparam \RAM1|ram~787 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~787 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N45
cyclonev_lcell_comb \RAM1|ram~658 (
// Equation(s):
// \RAM1|ram~658_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~787_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~787_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~658 .extended_lut = "off";
defparam \RAM1|ram~658 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~658 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \RAM1|ram~662 (
// Equation(s):
// \RAM1|ram~662_combout  = ( \RAM1|ram~654_combout  & ( \RAM1|ram~658_combout  & ( ((!\ROM1|memROM~15_combout  & ((\RAM1|ram~646_combout ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~650_combout ))) # (\ROM1|memROM~4_combout ) ) ) ) # ( 
// !\RAM1|ram~654_combout  & ( \RAM1|ram~658_combout  & ( (!\ROM1|memROM~15_combout  & (((\RAM1|ram~646_combout  & !\ROM1|memROM~4_combout )))) # (\ROM1|memROM~15_combout  & (((\ROM1|memROM~4_combout )) # (\RAM1|ram~650_combout ))) ) ) ) # ( 
// \RAM1|ram~654_combout  & ( !\RAM1|ram~658_combout  & ( (!\ROM1|memROM~15_combout  & (((\ROM1|memROM~4_combout ) # (\RAM1|ram~646_combout )))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~650_combout  & ((!\ROM1|memROM~4_combout )))) ) ) ) # ( 
// !\RAM1|ram~654_combout  & ( !\RAM1|ram~658_combout  & ( (!\ROM1|memROM~4_combout  & ((!\ROM1|memROM~15_combout  & ((\RAM1|ram~646_combout ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~650_combout )))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\RAM1|ram~650_combout ),
	.datac(!\RAM1|ram~646_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(!\RAM1|ram~654_combout ),
	.dataf(!\RAM1|ram~658_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~662 .extended_lut = "off";
defparam \RAM1|ram~662 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \RAM1|ram~662 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N18
cyclonev_lcell_comb \CPU|ULA|Add0~43 (
// Equation(s):
// \CPU|ULA|Add0~43_combout  = ( \RAM1|ram~662_combout  & ( !\CPU|Dec_Instruction|sinais_controle[7]~3_combout  $ (\CPU|ULA|Equal3~0_combout ) ) ) # ( !\RAM1|ram~662_combout  & ( \CPU|ULA|Equal3~0_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datac(!\CPU|ULA|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|Add0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~43 .extended_lut = "off";
defparam \CPU|ULA|Add0~43 .lut_mask = 64'h0F0F0F0FC3C3C3C3;
defparam \CPU|ULA|Add0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N51
cyclonev_lcell_comb \RAM1|ram~743 (
// Equation(s):
// \RAM1|ram~743_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~743_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~743 .extended_lut = "off";
defparam \RAM1|ram~743 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~743 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N24
cyclonev_lcell_comb \RAM1|ram~612 (
// Equation(s):
// \RAM1|ram~612_combout  = ( \RAM1|ram~743_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~743_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~612 .extended_lut = "off";
defparam \RAM1|ram~612 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~612 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N9
cyclonev_lcell_comb \RAM1|ram~755 (
// Equation(s):
// \RAM1|ram~755_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~755_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~755 .extended_lut = "off";
defparam \RAM1|ram~755 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~755 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N12
cyclonev_lcell_comb \RAM1|ram~624 (
// Equation(s):
// \RAM1|ram~624_combout  = ( \RAM1|ram~755_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~755_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~624 .extended_lut = "off";
defparam \RAM1|ram~624 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~624 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N30
cyclonev_lcell_comb \RAM1|ram~751 (
// Equation(s):
// \RAM1|ram~751_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~751 .extended_lut = "off";
defparam \RAM1|ram~751 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~751 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N21
cyclonev_lcell_comb \RAM1|ram~620 (
// Equation(s):
// \RAM1|ram~620_combout  = ( \RAM1|ram~751_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~751_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~620 .extended_lut = "off";
defparam \RAM1|ram~620 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N21
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[5]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[5]~feeder_combout  = ( \CPU|ULA|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[5]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N48
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[5]~3 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[5]~3_combout  = ( \CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ( \ROM1|memROM~4_combout  ) ) # ( !\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ( \RAM1|ram~628_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\RAM1|ram~628_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~3 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N27
cyclonev_lcell_comb \CPU|ULA|saida[5]~6 (
// Equation(s):
// \CPU|ULA|saida[5]~6_combout  = ( \CPU|Mux_EntradaB_ULA|saida_MUX[5]~3_combout  & ( ((!\ROM1|memROM~18_combout  & (\CPU|Bloco_Reg|REG0|DOUT [5])) # (\ROM1|memROM~18_combout  & ((\CPU|Bloco_Reg|REG1|DOUT [5])))) # (\CPU|ULA|saida[6]~0_combout ) ) )

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT [5]),
	.datab(!\CPU|Bloco_Reg|REG1|DOUT [5]),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\CPU|ULA|saida[6]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Mux_EntradaB_ULA|saida_MUX[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[5]~6 .extended_lut = "off";
defparam \CPU|ULA|saida[5]~6 .lut_mask = 64'h0000000053FF53FF;
defparam \CPU|ULA|saida[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N22
dffeas \CPU|Bloco_Reg|REG0|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[5]~feeder_combout ),
	.asdata(\CPU|ULA|saida[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  = ( \ROM1|memROM~1_combout  & ( (!\ROM1|memROM~0_combout  & (\CPU|Bloco_Reg|REG0|DOUT [5])) # (\ROM1|memROM~0_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG1|DOUT [5]))) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG0|DOUT [5])))) ) ) # ( !\ROM1|memROM~1_combout  & ( \CPU|Bloco_Reg|REG0|DOUT [5] ) )

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT [5]),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(!\CPU|Bloco_Reg|REG1|DOUT [5]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5 .lut_mask = 64'h5555555545754575;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N53
dffeas \RAM1|ram~108 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~108 .is_wysiwyg = "true";
defparam \RAM1|ram~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N43
dffeas \RAM1|ram~100 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~100 .is_wysiwyg = "true";
defparam \RAM1|ram~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N26
dffeas \RAM1|ram~92 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~92 .is_wysiwyg = "true";
defparam \RAM1|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N38
dffeas \RAM1|ram~84 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~84 .is_wysiwyg = "true";
defparam \RAM1|ram~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \RAM1|ram~747 (
// Equation(s):
// \RAM1|ram~747_combout  = ( !\ROM1|memROM~10_combout  & ( ((!\ROM1|memROM~3_combout  & (\RAM1|ram~84_q  & (!\ROM1|memROM~16_combout ))) # (\ROM1|memROM~3_combout  & (((\RAM1|ram~92_q ) # (\ROM1|memROM~16_combout ))))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// (!\ROM1|memROM~3_combout  & (((\RAM1|ram~100_q  & (!\ROM1|memROM~16_combout ))))) # (\ROM1|memROM~3_combout  & ((((\ROM1|memROM~16_combout ))) # (\RAM1|ram~108_q ))) ) )

	.dataa(!\RAM1|ram~108_q ),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\RAM1|ram~100_q ),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\RAM1|ram~92_q ),
	.datag(!\RAM1|ram~84_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~747_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~747 .extended_lut = "on";
defparam \RAM1|ram~747 .lut_mask = 64'h0C331D333F331D33;
defparam \RAM1|ram~747 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N51
cyclonev_lcell_comb \RAM1|ram~616 (
// Equation(s):
// \RAM1|ram~616_combout  = ( \RAM1|ram~747_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~747_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~616 .extended_lut = "off";
defparam \RAM1|ram~616 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~616 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N54
cyclonev_lcell_comb \RAM1|ram~628 (
// Equation(s):
// \RAM1|ram~628_combout  = ( \RAM1|ram~620_combout  & ( \RAM1|ram~616_combout  & ( (!\ROM1|memROM~4_combout  & (((\RAM1|ram~612_combout )) # (\ROM1|memROM~15_combout ))) # (\ROM1|memROM~4_combout  & ((!\ROM1|memROM~15_combout ) # ((\RAM1|ram~624_combout 
// )))) ) ) ) # ( !\RAM1|ram~620_combout  & ( \RAM1|ram~616_combout  & ( (!\ROM1|memROM~4_combout  & (((\RAM1|ram~612_combout )) # (\ROM1|memROM~15_combout ))) # (\ROM1|memROM~4_combout  & (\ROM1|memROM~15_combout  & ((\RAM1|ram~624_combout )))) ) ) ) # ( 
// \RAM1|ram~620_combout  & ( !\RAM1|ram~616_combout  & ( (!\ROM1|memROM~4_combout  & (!\ROM1|memROM~15_combout  & (\RAM1|ram~612_combout ))) # (\ROM1|memROM~4_combout  & ((!\ROM1|memROM~15_combout ) # ((\RAM1|ram~624_combout )))) ) ) ) # ( 
// !\RAM1|ram~620_combout  & ( !\RAM1|ram~616_combout  & ( (!\ROM1|memROM~4_combout  & (!\ROM1|memROM~15_combout  & (\RAM1|ram~612_combout ))) # (\ROM1|memROM~4_combout  & (\ROM1|memROM~15_combout  & ((\RAM1|ram~624_combout )))) ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\RAM1|ram~612_combout ),
	.datad(!\RAM1|ram~624_combout ),
	.datae(!\RAM1|ram~620_combout ),
	.dataf(!\RAM1|ram~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~628 .extended_lut = "off";
defparam \RAM1|ram~628 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \RAM1|ram~628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \CPU|ULA|Add0~42 (
// Equation(s):
// \CPU|ULA|Add0~42_combout  = ( \RAM1|ram~628_combout  & ( !\CPU|ULA|Equal3~0_combout  $ (((\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & !\ROM1|memROM~4_combout ))) ) ) # ( !\RAM1|ram~628_combout  & ( !\CPU|ULA|Equal3~0_combout  $ 
// (((!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ) # (!\ROM1|memROM~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|ULA|Equal3~0_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~628_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|Add0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~42 .extended_lut = "off";
defparam \CPU|ULA|Add0~42 .lut_mask = 64'h333C333CC3CCC3CC;
defparam \CPU|ULA|Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N9
cyclonev_lcell_comb \RAM1|ram~767 (
// Equation(s):
// \RAM1|ram~767_combout  = ( \ROM1|memROM~3_combout  & ( \ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~767_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~767 .extended_lut = "off";
defparam \RAM1|ram~767 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~767 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N0
cyclonev_lcell_comb \RAM1|ram~637 (
// Equation(s):
// \RAM1|ram~637_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~767_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~767_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~637 .extended_lut = "off";
defparam \RAM1|ram~637 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~637 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N42
cyclonev_lcell_comb \RAM1|ram~759 (
// Equation(s):
// \RAM1|ram~759_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~759 .extended_lut = "off";
defparam \RAM1|ram~759 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~759 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N15
cyclonev_lcell_comb \RAM1|ram~629 (
// Equation(s):
// \RAM1|ram~629_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~759_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~759_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~629 .extended_lut = "off";
defparam \RAM1|ram~629 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~629 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N6
cyclonev_lcell_comb \RAM1|ram~771 (
// Equation(s):
// \RAM1|ram~771_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~771 .extended_lut = "off";
defparam \RAM1|ram~771 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~771 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N21
cyclonev_lcell_comb \RAM1|ram~641 (
// Equation(s):
// \RAM1|ram~641_combout  = ( \RAM1|ram~771_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~771_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~641 .extended_lut = "off";
defparam \RAM1|ram~641 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~641 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N6
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[4]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[4]~feeder_combout  = ( \CPU|ULA|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[4]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N36
cyclonev_lcell_comb \CPU|ULA|saida[4]~7 (
// Equation(s):
// \CPU|ULA|saida[4]~7_combout  = ( \RAM1|ram~645_combout  & ( \CPU|ULA|saida[6]~0_combout  & ( !\CPU|Dec_Instruction|sinais_controle[7]~3_combout  ) ) ) # ( \RAM1|ram~645_combout  & ( !\CPU|ULA|saida[6]~0_combout  & ( 
// (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ((!\ROM1|memROM~18_combout  & ((\CPU|Bloco_Reg|REG0|DOUT [4]))) # (\ROM1|memROM~18_combout  & (\CPU|Bloco_Reg|REG1|DOUT [4])))) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG1|DOUT [4]),
	.datab(!\CPU|Bloco_Reg|REG0|DOUT [4]),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datae(!\RAM1|ram~645_combout ),
	.dataf(!\CPU|ULA|saida[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[4]~7 .extended_lut = "off";
defparam \CPU|ULA|saida[4]~7 .lut_mask = 64'h000035000000FF00;
defparam \CPU|ULA|saida[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N8
dffeas \CPU|Bloco_Reg|REG0|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[4]~feeder_combout ),
	.asdata(\CPU|ULA|saida[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N57
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6_combout  = ( \ROM1|memROM~0_combout  & ( \CPU|Bloco_Reg|REG1|DOUT [4] & ( ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & \ROM1|memROM~1_combout )) # (\CPU|Bloco_Reg|REG0|DOUT [4]) ) ) ) # ( !\ROM1|memROM~0_combout  & ( 
// \CPU|Bloco_Reg|REG1|DOUT [4] & ( \CPU|Bloco_Reg|REG0|DOUT [4] ) ) ) # ( \ROM1|memROM~0_combout  & ( !\CPU|Bloco_Reg|REG1|DOUT [4] & ( (\CPU|Bloco_Reg|REG0|DOUT [4] & ((!\ROM1|memROM~1_combout ) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) ) ) # ( 
// !\ROM1|memROM~0_combout  & ( !\CPU|Bloco_Reg|REG1|DOUT [4] & ( \CPU|Bloco_Reg|REG0|DOUT [4] ) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|Bloco_Reg|REG0|DOUT [4]),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\ROM1|memROM~0_combout ),
	.dataf(!\CPU|Bloco_Reg|REG1|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6 .lut_mask = 64'h0F0F0F050F0F0FAF;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N49
dffeas \RAM1|ram~107 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~107 .is_wysiwyg = "true";
defparam \RAM1|ram~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N34
dffeas \RAM1|ram~91 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~91 .is_wysiwyg = "true";
defparam \RAM1|ram~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N31
dffeas \RAM1|ram~99 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~99 .is_wysiwyg = "true";
defparam \RAM1|ram~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N25
dffeas \RAM1|ram~83 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~83 .is_wysiwyg = "true";
defparam \RAM1|ram~83 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N48
cyclonev_lcell_comb \RAM1|ram~763 (
// Equation(s):
// \RAM1|ram~763_combout  = ( !\ROM1|memROM~10_combout  & ( ((!\ROM1|memROM~16_combout  & ((!\ROM1|memROM~3_combout  & ((\RAM1|ram~83_q ))) # (\ROM1|memROM~3_combout  & (\RAM1|ram~91_q )))) # (\ROM1|memROM~16_combout  & (((\ROM1|memROM~3_combout ))))) ) ) # 
// ( \ROM1|memROM~10_combout  & ( ((!\ROM1|memROM~16_combout  & ((!\ROM1|memROM~3_combout  & ((\RAM1|ram~99_q ))) # (\ROM1|memROM~3_combout  & (\RAM1|ram~107_q )))) # (\ROM1|memROM~16_combout  & (((\ROM1|memROM~3_combout ))))) ) )

	.dataa(!\RAM1|ram~107_q ),
	.datab(!\RAM1|ram~91_q ),
	.datac(!\RAM1|ram~99_q ),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(!\RAM1|ram~83_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~763 .extended_lut = "on";
defparam \RAM1|ram~763 .lut_mask = 64'h0F000F0033FF55FF;
defparam \RAM1|ram~763 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N18
cyclonev_lcell_comb \RAM1|ram~633 (
// Equation(s):
// \RAM1|ram~633_combout  = ( \RAM1|ram~763_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~763_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~633 .extended_lut = "off";
defparam \RAM1|ram~633 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~633 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N24
cyclonev_lcell_comb \RAM1|ram~645 (
// Equation(s):
// \RAM1|ram~645_combout  = ( \RAM1|ram~641_combout  & ( \RAM1|ram~633_combout  & ( ((!\ROM1|memROM~4_combout  & ((\RAM1|ram~629_combout ))) # (\ROM1|memROM~4_combout  & (\RAM1|ram~637_combout ))) # (\ROM1|memROM~15_combout ) ) ) ) # ( !\RAM1|ram~641_combout 
//  & ( \RAM1|ram~633_combout  & ( (!\ROM1|memROM~15_combout  & ((!\ROM1|memROM~4_combout  & ((\RAM1|ram~629_combout ))) # (\ROM1|memROM~4_combout  & (\RAM1|ram~637_combout )))) # (\ROM1|memROM~15_combout  & (!\ROM1|memROM~4_combout )) ) ) ) # ( 
// \RAM1|ram~641_combout  & ( !\RAM1|ram~633_combout  & ( (!\ROM1|memROM~15_combout  & ((!\ROM1|memROM~4_combout  & ((\RAM1|ram~629_combout ))) # (\ROM1|memROM~4_combout  & (\RAM1|ram~637_combout )))) # (\ROM1|memROM~15_combout  & (\ROM1|memROM~4_combout )) 
// ) ) ) # ( !\RAM1|ram~641_combout  & ( !\RAM1|ram~633_combout  & ( (!\ROM1|memROM~15_combout  & ((!\ROM1|memROM~4_combout  & ((\RAM1|ram~629_combout ))) # (\ROM1|memROM~4_combout  & (\RAM1|ram~637_combout )))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\RAM1|ram~637_combout ),
	.datad(!\RAM1|ram~629_combout ),
	.datae(!\RAM1|ram~641_combout ),
	.dataf(!\RAM1|ram~633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~645 .extended_lut = "off";
defparam \RAM1|ram~645 .lut_mask = 64'h028A139B46CE57DF;
defparam \RAM1|ram~645 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N21
cyclonev_lcell_comb \CPU|ULA|Add0~41 (
// Equation(s):
// \CPU|ULA|Add0~41_combout  = ( \RAM1|ram~645_combout  & ( !\CPU|ULA|Equal3~0_combout  $ (\CPU|Dec_Instruction|sinais_controle[7]~3_combout ) ) ) # ( !\RAM1|ram~645_combout  & ( \CPU|ULA|Equal3~0_combout  ) )

	.dataa(!\CPU|ULA|Equal3~0_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|Add0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~41 .extended_lut = "off";
defparam \CPU|ULA|Add0~41 .lut_mask = 64'h5555555599999999;
defparam \CPU|ULA|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N7
dffeas \CPU|Bloco_Reg|REG0|DOUT[4]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[4]~feeder_combout ),
	.asdata(\CPU|ULA|saida[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N30
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[3]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[3]~feeder_combout  = ( \CPU|ULA|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[3]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N13
dffeas \CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[3]~feeder_combout ),
	.asdata(\CPU|ULA|saida[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N33
cyclonev_lcell_comb \RAM1|ram~691 (
// Equation(s):
// \RAM1|ram~691_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~691 .extended_lut = "off";
defparam \RAM1|ram~691 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~691 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N0
cyclonev_lcell_comb \RAM1|ram~556 (
// Equation(s):
// \RAM1|ram~556_combout  = ( \RAM1|ram~691_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~691_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~556 .extended_lut = "off";
defparam \RAM1|ram~556 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RAM1|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N24
cyclonev_lcell_comb \RAM1|ram~687 (
// Equation(s):
// \RAM1|ram~687_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~687 .extended_lut = "off";
defparam \RAM1|ram~687 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~687 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N45
cyclonev_lcell_comb \RAM1|ram~552 (
// Equation(s):
// \RAM1|ram~552_combout  = ( \RAM1|ram~687_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~687_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~552 .extended_lut = "off";
defparam \RAM1|ram~552 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \RAM1|ram~679 (
// Equation(s):
// \RAM1|ram~679_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~679 .extended_lut = "off";
defparam \RAM1|ram~679 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~679 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N57
cyclonev_lcell_comb \RAM1|ram~544 (
// Equation(s):
// \RAM1|ram~544_combout  = ( \RAM1|ram~679_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~679_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~544 .extended_lut = "off";
defparam \RAM1|ram~544 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N32
dffeas \CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[3]~feeder_combout ),
	.asdata(\CPU|ULA|saida[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N9
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout  = ( \ROM1|memROM~1_combout  & ( \CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE_q  & ( ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & \ROM1|memROM~0_combout )) # (\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ) ) ) ) # ( 
// !\ROM1|memROM~1_combout  & ( \CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE_q  & ( \CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q  ) ) ) # ( \ROM1|memROM~1_combout  & ( !\CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE_q  & ( (\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q  & 
// ((!\ROM1|memROM~0_combout ) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) ) ) # ( !\ROM1|memROM~1_combout  & ( !\CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE_q  & ( \CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q  ) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\CPU|Bloco_Reg|REG0|DOUT[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1 .lut_mask = 64'h0F0F0D0D0F0F2F2F;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N1
dffeas \RAM1|ram~106 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~106 .is_wysiwyg = "true";
defparam \RAM1|ram~106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N57
cyclonev_lcell_comb \RAM1|ram~90feeder (
// Equation(s):
// \RAM1|ram~90feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~90feeder .extended_lut = "off";
defparam \RAM1|ram~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N59
dffeas \RAM1|ram~90 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RAM1|ram~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~90 .is_wysiwyg = "true";
defparam \RAM1|ram~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N34
dffeas \RAM1|ram~98 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~98 .is_wysiwyg = "true";
defparam \RAM1|ram~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N45
cyclonev_lcell_comb \RAM1|ram~82feeder (
// Equation(s):
// \RAM1|ram~82feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~82feeder .extended_lut = "off";
defparam \RAM1|ram~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N47
dffeas \RAM1|ram~82 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RAM1|ram~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~82 .is_wysiwyg = "true";
defparam \RAM1|ram~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \RAM1|ram~683 (
// Equation(s):
// \RAM1|ram~683_combout  = ( !\ROM1|memROM~10_combout  & ( ((!\ROM1|memROM~3_combout  & (((\RAM1|ram~82_q  & !\ROM1|memROM~16_combout )))) # (\ROM1|memROM~3_combout  & (((\ROM1|memROM~16_combout )) # (\RAM1|ram~90_q )))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// ((!\ROM1|memROM~3_combout  & (((\RAM1|ram~98_q  & !\ROM1|memROM~16_combout )))) # (\ROM1|memROM~3_combout  & (((\ROM1|memROM~16_combout )) # (\RAM1|ram~106_q )))) ) )

	.dataa(!\RAM1|ram~106_q ),
	.datab(!\RAM1|ram~90_q ),
	.datac(!\RAM1|ram~98_q ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(!\RAM1|ram~82_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~683 .extended_lut = "on";
defparam \RAM1|ram~683 .lut_mask = 64'h0F330F5500FF00FF;
defparam \RAM1|ram~683 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \RAM1|ram~548 (
// Equation(s):
// \RAM1|ram~548_combout  = ( \RAM1|ram~683_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~683_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~548 .extended_lut = "off";
defparam \RAM1|ram~548 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RAM1|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \RAM1|ram~560 (
// Equation(s):
// \RAM1|ram~560_combout  = ( \RAM1|ram~544_combout  & ( \RAM1|ram~548_combout  & ( (!\ROM1|memROM~4_combout ) # ((!\ROM1|memROM~15_combout  & ((\RAM1|ram~552_combout ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~556_combout ))) ) ) ) # ( 
// !\RAM1|ram~544_combout  & ( \RAM1|ram~548_combout  & ( (!\ROM1|memROM~4_combout  & (\ROM1|memROM~15_combout )) # (\ROM1|memROM~4_combout  & ((!\ROM1|memROM~15_combout  & ((\RAM1|ram~552_combout ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~556_combout )))) 
// ) ) ) # ( \RAM1|ram~544_combout  & ( !\RAM1|ram~548_combout  & ( (!\ROM1|memROM~4_combout  & (!\ROM1|memROM~15_combout )) # (\ROM1|memROM~4_combout  & ((!\ROM1|memROM~15_combout  & ((\RAM1|ram~552_combout ))) # (\ROM1|memROM~15_combout  & 
// (\RAM1|ram~556_combout )))) ) ) ) # ( !\RAM1|ram~544_combout  & ( !\RAM1|ram~548_combout  & ( (\ROM1|memROM~4_combout  & ((!\ROM1|memROM~15_combout  & ((\RAM1|ram~552_combout ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~556_combout )))) ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\RAM1|ram~556_combout ),
	.datad(!\RAM1|ram~552_combout ),
	.datae(!\RAM1|ram~544_combout ),
	.dataf(!\RAM1|ram~548_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~560 .extended_lut = "off";
defparam \RAM1|ram~560 .lut_mask = 64'h014589CD2367ABEF;
defparam \RAM1|ram~560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N9
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[3]~0 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[3]~0_combout  = ( \RAM1|ram~560_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ) # (\ROM1|memROM~15_combout ) ) ) # ( !\RAM1|ram~560_combout  & ( (\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & 
// \ROM1|memROM~15_combout ) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~560_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~0 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \CPU|ULA|saida[3]~2 (
// Equation(s):
// \CPU|ULA|saida[3]~2_combout  = ( \CPU|ULA|saida[6]~0_combout  & ( \CPU|Mux_EntradaB_ULA|saida_MUX[3]~0_combout  ) ) # ( !\CPU|ULA|saida[6]~0_combout  & ( (\CPU|Mux_EntradaB_ULA|saida_MUX[3]~0_combout  & ((!\ROM1|memROM~18_combout  & 
// ((\CPU|Bloco_Reg|REG0|DOUT [3]))) # (\ROM1|memROM~18_combout  & (\CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE_q )))) ) )

	.dataa(!\CPU|Bloco_Reg|REG1|DOUT[3]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\CPU|Bloco_Reg|REG0|DOUT [3]),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[3]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA|saida[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[3]~2 .extended_lut = "off";
defparam \CPU|ULA|saida[3]~2 .lut_mask = 64'h001D001D00FF00FF;
defparam \CPU|ULA|saida[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N31
dffeas \CPU|Bloco_Reg|REG0|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[3]~feeder_combout ),
	.asdata(\CPU|ULA|saida[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N3
cyclonev_lcell_comb \CPU|ULA|Add0~37 (
// Equation(s):
// \CPU|ULA|Add0~37_combout  = ( \RAM1|ram~560_combout  & ( !\CPU|ULA|Equal3~0_combout  $ (((!\ROM1|memROM~15_combout  & \CPU|Dec_Instruction|sinais_controle[7]~3_combout ))) ) ) # ( !\RAM1|ram~560_combout  & ( !\CPU|ULA|Equal3~0_combout  $ 
// (((!\ROM1|memROM~15_combout ) # (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ))) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(gnd),
	.datac(!\CPU|ULA|Equal3~0_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~560_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|Add0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~37 .extended_lut = "off";
defparam \CPU|ULA|Add0~37 .lut_mask = 64'h0F5A0F5AF05AF05A;
defparam \CPU|ULA|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \RAM1|ram~695 (
// Equation(s):
// \RAM1|ram~695_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~695 .extended_lut = "off";
defparam \RAM1|ram~695 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~695 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \RAM1|ram~561 (
// Equation(s):
// \RAM1|ram~561_combout  = ( \RAM1|ram~695_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~695_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~561 .extended_lut = "off";
defparam \RAM1|ram~561 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RAM1|ram~561 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \RAM1|ram~707 (
// Equation(s):
// \RAM1|ram~707_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~707 .extended_lut = "off";
defparam \RAM1|ram~707 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~707 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \RAM1|ram~573 (
// Equation(s):
// \RAM1|ram~573_combout  = ( \RAM1|ram~707_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~707_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~573 .extended_lut = "off";
defparam \RAM1|ram~573 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RAM1|ram~573 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N15
cyclonev_lcell_comb \RAM1|ram~703 (
// Equation(s):
// \RAM1|ram~703_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~703 .extended_lut = "off";
defparam \RAM1|ram~703 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~703 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \RAM1|ram~569 (
// Equation(s):
// \RAM1|ram~569_combout  = ( \RAM1|ram~703_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~703_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~569 .extended_lut = "off";
defparam \RAM1|ram~569 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~569 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N51
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[2]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[2]~feeder_combout  = ( \CPU|ULA|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[2]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N52
dffeas \CPU|Bloco_Reg|REG0|DOUT[2]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[2]~feeder_combout ),
	.asdata(\CPU|ULA|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[2]~1 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[2]~1_combout  = ( \ROM1|memROM~16_combout  & ( (\RAM1|ram~577_combout ) # (\CPU|Dec_Instruction|sinais_controle[7]~3_combout ) ) ) # ( !\ROM1|memROM~16_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & 
// \RAM1|ram~577_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datad(!\RAM1|ram~577_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~1 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \CPU|ULA|saida[2]~3 (
// Equation(s):
// \CPU|ULA|saida[2]~3_combout  = ( \CPU|ULA|saida[6]~0_combout  & ( \CPU|Mux_EntradaB_ULA|saida_MUX[2]~1_combout  ) ) # ( !\CPU|ULA|saida[6]~0_combout  & ( (\CPU|Mux_EntradaB_ULA|saida_MUX[2]~1_combout  & ((!\ROM1|memROM~18_combout  & 
// ((\CPU|Bloco_Reg|REG0|DOUT[2]~DUPLICATE_q ))) # (\ROM1|memROM~18_combout  & (\CPU|Bloco_Reg|REG1|DOUT [2])))) ) )

	.dataa(!\CPU|Bloco_Reg|REG1|DOUT [2]),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\CPU|Bloco_Reg|REG0|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[2]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA|saida[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[2]~3 .extended_lut = "off";
defparam \CPU|ULA|saida[2]~3 .lut_mask = 64'h001D001D00FF00FF;
defparam \CPU|ULA|saida[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N53
dffeas \CPU|Bloco_Reg|REG0|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[2]~feeder_combout ),
	.asdata(\CPU|ULA|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N3
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  = ( \ROM1|memROM~1_combout  & ( \CPU|Bloco_Reg|REG1|DOUT [2] & ( ((\ROM1|memROM~0_combout  & !\CPU|PC|DOUT[8]~DUPLICATE_q )) # (\CPU|Bloco_Reg|REG0|DOUT [2]) ) ) ) # ( !\ROM1|memROM~1_combout  & ( 
// \CPU|Bloco_Reg|REG1|DOUT [2] & ( \CPU|Bloco_Reg|REG0|DOUT [2] ) ) ) # ( \ROM1|memROM~1_combout  & ( !\CPU|Bloco_Reg|REG1|DOUT [2] & ( (\CPU|Bloco_Reg|REG0|DOUT [2] & ((!\ROM1|memROM~0_combout ) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) ) ) # ( 
// !\ROM1|memROM~1_combout  & ( !\CPU|Bloco_Reg|REG1|DOUT [2] & ( \CPU|Bloco_Reg|REG0|DOUT [2] ) ) )

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT [2]),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\CPU|Bloco_Reg|REG1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2 .lut_mask = 64'h5555445555557755;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N56
dffeas \RAM1|ram~89 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~89 .is_wysiwyg = "true";
defparam \RAM1|ram~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N17
dffeas \RAM1|ram~97 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~97 .is_wysiwyg = "true";
defparam \RAM1|ram~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N53
dffeas \RAM1|ram~105 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~105 .is_wysiwyg = "true";
defparam \RAM1|ram~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N52
dffeas \RAM1|ram~81 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~81 .is_wysiwyg = "true";
defparam \RAM1|ram~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \RAM1|ram~699 (
// Equation(s):
// \RAM1|ram~699_combout  = ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~3_combout  & (((\RAM1|ram~81_q  & ((!\ROM1|memROM~16_combout )))))) # (\ROM1|memROM~3_combout  & ((((\ROM1|memROM~16_combout ))) # (\RAM1|ram~89_q ))) ) ) # ( \ROM1|memROM~10_combout  
// & ( ((!\ROM1|memROM~3_combout  & (\RAM1|ram~97_q  & ((!\ROM1|memROM~16_combout )))) # (\ROM1|memROM~3_combout  & (((\ROM1|memROM~16_combout ) # (\RAM1|ram~105_q ))))) ) )

	.dataa(!\RAM1|ram~89_q ),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\RAM1|ram~97_q ),
	.datad(!\RAM1|ram~105_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(!\RAM1|ram~81_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~699 .extended_lut = "on";
defparam \RAM1|ram~699 .lut_mask = 64'h1D1D0C3F33333333;
defparam \RAM1|ram~699 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \RAM1|ram~565 (
// Equation(s):
// \RAM1|ram~565_combout  = ( \RAM1|ram~699_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~699_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~565 .extended_lut = "off";
defparam \RAM1|ram~565 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RAM1|ram~565 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \RAM1|ram~577 (
// Equation(s):
// \RAM1|ram~577_combout  = ( \RAM1|ram~569_combout  & ( \RAM1|ram~565_combout  & ( (!\ROM1|memROM~15_combout  & (((\RAM1|ram~561_combout )) # (\ROM1|memROM~4_combout ))) # (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~4_combout ) # ((\RAM1|ram~573_combout 
// )))) ) ) ) # ( !\RAM1|ram~569_combout  & ( \RAM1|ram~565_combout  & ( (!\ROM1|memROM~15_combout  & (!\ROM1|memROM~4_combout  & (\RAM1|ram~561_combout ))) # (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~4_combout ) # ((\RAM1|ram~573_combout )))) ) ) ) # ( 
// \RAM1|ram~569_combout  & ( !\RAM1|ram~565_combout  & ( (!\ROM1|memROM~15_combout  & (((\RAM1|ram~561_combout )) # (\ROM1|memROM~4_combout ))) # (\ROM1|memROM~15_combout  & (\ROM1|memROM~4_combout  & ((\RAM1|ram~573_combout )))) ) ) ) # ( 
// !\RAM1|ram~569_combout  & ( !\RAM1|ram~565_combout  & ( (!\ROM1|memROM~15_combout  & (!\ROM1|memROM~4_combout  & (\RAM1|ram~561_combout ))) # (\ROM1|memROM~15_combout  & (\ROM1|memROM~4_combout  & ((\RAM1|ram~573_combout )))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\RAM1|ram~561_combout ),
	.datad(!\RAM1|ram~573_combout ),
	.datae(!\RAM1|ram~569_combout ),
	.dataf(!\RAM1|ram~565_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~577 .extended_lut = "off";
defparam \RAM1|ram~577 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \RAM1|ram~577 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N12
cyclonev_lcell_comb \CPU|ULA|Add0~38 (
// Equation(s):
// \CPU|ULA|Add0~38_combout  = ( \RAM1|ram~577_combout  & ( !\CPU|ULA|Equal3~0_combout  $ (((\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & !\ROM1|memROM~16_combout ))) ) ) # ( !\RAM1|ram~577_combout  & ( !\CPU|ULA|Equal3~0_combout  $ 
// (((!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ) # (!\ROM1|memROM~16_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datac(!\CPU|ULA|Equal3~0_combout ),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~577_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|Add0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~38 .extended_lut = "off";
defparam \CPU|ULA|Add0~38 .lut_mask = 64'h0F3C0F3CC3F0C3F0;
defparam \CPU|ULA|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \RAM1|ram~711 (
// Equation(s):
// \RAM1|ram~711_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~711 .extended_lut = "off";
defparam \RAM1|ram~711 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~711 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \RAM1|ram~578 (
// Equation(s):
// \RAM1|ram~578_combout  = ( \RAM1|ram~711_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~711_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~578 .extended_lut = "off";
defparam \RAM1|ram~578 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~578 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N48
cyclonev_lcell_comb \RAM1|ram~719 (
// Equation(s):
// \RAM1|ram~719_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~719 .extended_lut = "off";
defparam \RAM1|ram~719 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~719 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N39
cyclonev_lcell_comb \RAM1|ram~586 (
// Equation(s):
// \RAM1|ram~586_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~719_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~719_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~586 .extended_lut = "off";
defparam \RAM1|ram~586 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N36
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[1]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[1]~feeder_combout  = \CPU|ULA|Add0~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|ULA|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[1]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \CPU|Bloco_Reg|REG0|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N56
dffeas \CPU|Bloco_Reg|REG1|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[1]~feeder_combout ),
	.asdata(\CPU|ULA|saida[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[1]~2 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[1]~2_combout  = ( \RAM1|ram~594_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ) # (\ROM1|memROM~10_combout ) ) ) # ( !\RAM1|ram~594_combout  & ( (\ROM1|memROM~10_combout  & 
// \CPU|Dec_Instruction|sinais_controle[7]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~594_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~2 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \CPU|ULA|saida[1]~4 (
// Equation(s):
// \CPU|ULA|saida[1]~4_combout  = ( \CPU|ULA|saida[6]~0_combout  & ( \CPU|Mux_EntradaB_ULA|saida_MUX[1]~2_combout  ) ) # ( !\CPU|ULA|saida[6]~0_combout  & ( (\CPU|Mux_EntradaB_ULA|saida_MUX[1]~2_combout  & ((!\ROM1|memROM~18_combout  & 
// (\CPU|Bloco_Reg|REG0|DOUT [1])) # (\ROM1|memROM~18_combout  & ((\CPU|Bloco_Reg|REG1|DOUT [1]))))) ) )

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT [1]),
	.datab(!\CPU|Bloco_Reg|REG1|DOUT [1]),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[1]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA|saida[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[1]~4 .extended_lut = "off";
defparam \CPU|ULA|saida[1]~4 .lut_mask = 64'h0053005300FF00FF;
defparam \CPU|ULA|saida[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N37
dffeas \CPU|Bloco_Reg|REG0|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[1]~feeder_combout ),
	.asdata(\CPU|ULA|saida[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N57
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout  = ( \CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE_q  & ( ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~1_combout  & \ROM1|memROM~0_combout ))) # (\CPU|Bloco_Reg|REG0|DOUT [1]) ) ) # ( 
// !\CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE_q  & ( (\CPU|Bloco_Reg|REG0|DOUT [1] & (((!\ROM1|memROM~1_combout ) # (!\ROM1|memROM~0_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\ROM1|memROM~0_combout ),
	.datad(!\CPU|Bloco_Reg|REG0|DOUT [1]),
	.datae(!\CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3 .lut_mask = 64'h00FD02FF00FD02FF;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N20
dffeas \RAM1|ram~104 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~104 .is_wysiwyg = "true";
defparam \RAM1|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N12
cyclonev_lcell_comb \RAM1|ram~88feeder (
// Equation(s):
// \RAM1|ram~88feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~88feeder .extended_lut = "off";
defparam \RAM1|ram~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N13
dffeas \RAM1|ram~88 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RAM1|ram~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~88 .is_wysiwyg = "true";
defparam \RAM1|ram~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N47
dffeas \RAM1|ram~96 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~96 .is_wysiwyg = "true";
defparam \RAM1|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N48
cyclonev_lcell_comb \RAM1|ram~80feeder (
// Equation(s):
// \RAM1|ram~80feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~80feeder .extended_lut = "off";
defparam \RAM1|ram~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N49
dffeas \RAM1|ram~80 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RAM1|ram~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~80 .is_wysiwyg = "true";
defparam \RAM1|ram~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \RAM1|ram~715 (
// Equation(s):
// \RAM1|ram~715_combout  = ( !\ROM1|memROM~10_combout  & ( ((!\ROM1|memROM~3_combout  & (((\RAM1|ram~80_q  & !\ROM1|memROM~16_combout )))) # (\ROM1|memROM~3_combout  & (((\ROM1|memROM~16_combout )) # (\RAM1|ram~88_q )))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// ((!\ROM1|memROM~3_combout  & (((\RAM1|ram~96_q  & !\ROM1|memROM~16_combout )))) # (\ROM1|memROM~3_combout  & (((\ROM1|memROM~16_combout )) # (\RAM1|ram~104_q )))) ) )

	.dataa(!\RAM1|ram~104_q ),
	.datab(!\RAM1|ram~88_q ),
	.datac(!\RAM1|ram~96_q ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(!\RAM1|ram~80_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~715 .extended_lut = "on";
defparam \RAM1|ram~715 .lut_mask = 64'h0F330F5500FF00FF;
defparam \RAM1|ram~715 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \RAM1|ram~582 (
// Equation(s):
// \RAM1|ram~582_combout  = ( \RAM1|ram~715_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~715_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~582 .extended_lut = "off";
defparam \RAM1|ram~582 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~582 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N12
cyclonev_lcell_comb \RAM1|ram~723 (
// Equation(s):
// \RAM1|ram~723_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~723 .extended_lut = "off";
defparam \RAM1|ram~723 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~723 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N33
cyclonev_lcell_comb \RAM1|ram~590 (
// Equation(s):
// \RAM1|ram~590_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~723_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~723_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~590 .extended_lut = "off";
defparam \RAM1|ram~590 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~590 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \RAM1|ram~594 (
// Equation(s):
// \RAM1|ram~594_combout  = ( \RAM1|ram~582_combout  & ( \RAM1|ram~590_combout  & ( ((!\ROM1|memROM~4_combout  & (\RAM1|ram~578_combout )) # (\ROM1|memROM~4_combout  & ((\RAM1|ram~586_combout )))) # (\ROM1|memROM~15_combout ) ) ) ) # ( !\RAM1|ram~582_combout 
//  & ( \RAM1|ram~590_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM1|ram~578_combout  & (!\ROM1|memROM~15_combout ))) # (\ROM1|memROM~4_combout  & (((\RAM1|ram~586_combout ) # (\ROM1|memROM~15_combout )))) ) ) ) # ( \RAM1|ram~582_combout  & ( 
// !\RAM1|ram~590_combout  & ( (!\ROM1|memROM~4_combout  & (((\ROM1|memROM~15_combout )) # (\RAM1|ram~578_combout ))) # (\ROM1|memROM~4_combout  & (((!\ROM1|memROM~15_combout  & \RAM1|ram~586_combout )))) ) ) ) # ( !\RAM1|ram~582_combout  & ( 
// !\RAM1|ram~590_combout  & ( (!\ROM1|memROM~15_combout  & ((!\ROM1|memROM~4_combout  & (\RAM1|ram~578_combout )) # (\ROM1|memROM~4_combout  & ((\RAM1|ram~586_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\RAM1|ram~578_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~586_combout ),
	.datae(!\RAM1|ram~582_combout ),
	.dataf(!\RAM1|ram~590_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~594 .extended_lut = "off";
defparam \RAM1|ram~594 .lut_mask = 64'h20702A7A25752F7F;
defparam \RAM1|ram~594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \CPU|ULA|Add0~39 (
// Equation(s):
// \CPU|ULA|Add0~39_combout  = ( \CPU|ULA|Equal3~0_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ((!\RAM1|ram~594_combout ))) # (\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & (!\ROM1|memROM~10_combout )) ) ) # ( 
// !\CPU|ULA|Equal3~0_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ((\RAM1|ram~594_combout ))) # (\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & (\ROM1|memROM~10_combout )) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~594_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|Add0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~39 .extended_lut = "off";
defparam \CPU|ULA|Add0~39 .lut_mask = 64'h0F550F55F0AAF0AA;
defparam \CPU|ULA|Add0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N12
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[0]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[0]~feeder_combout  = ( \CPU|ULA|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[0]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N14
dffeas \CPU|Bloco_Reg|REG1|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[0]~feeder_combout ),
	.asdata(\CPU|ULA|saida[0]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N39
cyclonev_lcell_comb \RAM1|ram~663 (
// Equation(s):
// \RAM1|ram~663_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~663 .extended_lut = "off";
defparam \RAM1|ram~663 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~663 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \RAM1|ram~527 (
// Equation(s):
// \RAM1|ram~527_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~663_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~663_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~527 .extended_lut = "off";
defparam \RAM1|ram~527 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N33
cyclonev_lcell_comb \RAM1|ram~675 (
// Equation(s):
// \RAM1|ram~675_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~675 .extended_lut = "off";
defparam \RAM1|ram~675 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~675 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \RAM1|ram~539 (
// Equation(s):
// \RAM1|ram~539_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~675_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~675_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~539 .extended_lut = "off";
defparam \RAM1|ram~539 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \RAM1|ram~671 (
// Equation(s):
// \RAM1|ram~671_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~671 .extended_lut = "off";
defparam \RAM1|ram~671 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~671 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N27
cyclonev_lcell_comb \RAM1|ram~535 (
// Equation(s):
// \RAM1|ram~535_combout  = ( !\ROM1|memROM~16_combout  & ( \RAM1|ram~671_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\RAM1|ram~671_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~535 .extended_lut = "off";
defparam \RAM1|ram~535 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N2
dffeas \RAM1|ram~103 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~103 .is_wysiwyg = "true";
defparam \RAM1|ram~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N37
dffeas \RAM1|ram~87 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~87 .is_wysiwyg = "true";
defparam \RAM1|ram~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N37
dffeas \RAM1|ram~95 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~95 .is_wysiwyg = "true";
defparam \RAM1|ram~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N10
dffeas \RAM1|ram~79 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~79 .is_wysiwyg = "true";
defparam \RAM1|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N54
cyclonev_lcell_comb \RAM1|ram~667 (
// Equation(s):
// \RAM1|ram~667_combout  = ( !\ROM1|memROM~10_combout  & ( ((!\ROM1|memROM~3_combout  & (((\RAM1|ram~79_q  & !\ROM1|memROM~16_combout )))) # (\ROM1|memROM~3_combout  & (((\ROM1|memROM~16_combout )) # (\RAM1|ram~87_q )))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// ((!\ROM1|memROM~3_combout  & (((\RAM1|ram~95_q  & !\ROM1|memROM~16_combout )))) # (\ROM1|memROM~3_combout  & (((\ROM1|memROM~16_combout )) # (\RAM1|ram~103_q )))) ) )

	.dataa(!\RAM1|ram~103_q ),
	.datab(!\RAM1|ram~87_q ),
	.datac(!\RAM1|ram~95_q ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(!\RAM1|ram~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~667 .extended_lut = "on";
defparam \RAM1|ram~667 .lut_mask = 64'h0F330F5500FF00FF;
defparam \RAM1|ram~667 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N42
cyclonev_lcell_comb \RAM1|ram~531 (
// Equation(s):
// \RAM1|ram~531_combout  = ( \RAM1|ram~667_combout  & ( !\ROM1|memROM~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~667_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~531 .extended_lut = "off";
defparam \RAM1|ram~531 .lut_mask = 64'h0000FFFF00000000;
defparam \RAM1|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N6
cyclonev_lcell_comb \RAM1|ram~543 (
// Equation(s):
// \RAM1|ram~543_combout  = ( \RAM1|ram~535_combout  & ( \RAM1|ram~531_combout  & ( (!\ROM1|memROM~15_combout  & (((\ROM1|memROM~4_combout )) # (\RAM1|ram~527_combout ))) # (\ROM1|memROM~15_combout  & (((!\ROM1|memROM~4_combout ) # (\RAM1|ram~539_combout 
// )))) ) ) ) # ( !\RAM1|ram~535_combout  & ( \RAM1|ram~531_combout  & ( (!\ROM1|memROM~15_combout  & (\RAM1|ram~527_combout  & ((!\ROM1|memROM~4_combout )))) # (\ROM1|memROM~15_combout  & (((!\ROM1|memROM~4_combout ) # (\RAM1|ram~539_combout )))) ) ) ) # ( 
// \RAM1|ram~535_combout  & ( !\RAM1|ram~531_combout  & ( (!\ROM1|memROM~15_combout  & (((\ROM1|memROM~4_combout )) # (\RAM1|ram~527_combout ))) # (\ROM1|memROM~15_combout  & (((\RAM1|ram~539_combout  & \ROM1|memROM~4_combout )))) ) ) ) # ( 
// !\RAM1|ram~535_combout  & ( !\RAM1|ram~531_combout  & ( (!\ROM1|memROM~15_combout  & (\RAM1|ram~527_combout  & ((!\ROM1|memROM~4_combout )))) # (\ROM1|memROM~15_combout  & (((\RAM1|ram~539_combout  & \ROM1|memROM~4_combout )))) ) ) )

	.dataa(!\RAM1|ram~527_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\RAM1|ram~539_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(!\RAM1|ram~535_combout ),
	.dataf(!\RAM1|ram~531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~543 .extended_lut = "off";
defparam \RAM1|ram~543 .lut_mask = 64'h440344CF770377CF;
defparam \RAM1|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N42
cyclonev_lcell_comb \CPU|ULA|saida[0]~9 (
// Equation(s):
// \CPU|ULA|saida[0]~9_combout  = ( !\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ( (\RAM1|ram~543_combout  & (((!\ROM1|memROM~18_combout  & ((\CPU|Bloco_Reg|REG0|DOUT [0]))) # (\ROM1|memROM~18_combout  & (\CPU|Bloco_Reg|REG1|DOUT [0]))) # 
// (\CPU|ULA|saida[6]~0_combout ))) ) ) # ( \CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ( (\ROM1|memROM~3_combout  & (((!\ROM1|memROM~18_combout  & ((\CPU|Bloco_Reg|REG0|DOUT [0]))) # (\ROM1|memROM~18_combout  & (\CPU|Bloco_Reg|REG1|DOUT [0]))) # 
// (\CPU|ULA|saida[6]~0_combout ))) ) )

	.dataa(!\CPU|Bloco_Reg|REG1|DOUT [0]),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(!\CPU|ULA|saida[6]~0_combout ),
	.datae(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [0]),
	.datag(!\RAM1|ram~543_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[0]~9 .extended_lut = "on";
defparam \CPU|ULA|saida[0]~9 .lut_mask = 64'h010F010F0D0F0D0F;
defparam \CPU|ULA|saida[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N13
dffeas \CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[0]~feeder_combout ),
	.asdata(\CPU|ULA|saida[0]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N15
cyclonev_lcell_comb \CPU|ULA|Add0~32 (
// Equation(s):
// \CPU|ULA|Add0~32_combout  = ( \CPU|ULA|Equal3~0_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & (!\RAM1|ram~543_combout )) # (\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ((!\ROM1|memROM~3_combout ))) ) ) # ( 
// !\CPU|ULA|Equal3~0_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & (\RAM1|ram~543_combout )) # (\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ((\ROM1|memROM~3_combout ))) ) )

	.dataa(!\RAM1|ram~543_combout ),
	.datab(gnd),
	.datac(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|Add0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~32 .extended_lut = "off";
defparam \CPU|ULA|Add0~32 .lut_mask = 64'h505F505FAFA0AFA0;
defparam \CPU|ULA|Add0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N30
cyclonev_lcell_comb \CPU|ULA|Add0~35 (
// Equation(s):
// \CPU|ULA|Add0~35_cout  = CARRY(( !\CPU|ULA|Equal3~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ULA|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA|Add0~35_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~35 .extended_lut = "off";
defparam \CPU|ULA|Add0~35 .lut_mask = 64'h000000000000F0F0;
defparam \CPU|ULA|Add0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N33
cyclonev_lcell_comb \CPU|ULA|Add0~1 (
// Equation(s):
// \CPU|ULA|Add0~1_sumout  = SUM(( !\CPU|ULA|Add0~32_combout  ) + ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & ((!\ROM1|memROM~17_combout  & (\CPU|Bloco_Reg|REG0|DOUT [0])) # (\ROM1|memROM~17_combout  & ((\CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q ))))) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG0|DOUT [0])) ) + ( \CPU|ULA|Add0~35_cout  ))
// \CPU|ULA|Add0~2  = CARRY(( !\CPU|ULA|Add0~32_combout  ) + ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & ((!\ROM1|memROM~17_combout  & (\CPU|Bloco_Reg|REG0|DOUT [0])) # (\ROM1|memROM~17_combout  & ((\CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q ))))) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG0|DOUT [0])) ) + ( \CPU|ULA|Add0~35_cout  ))

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT [0]),
	.datab(!\CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(!\CPU|ULA|Add0~32_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~35_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~1_sumout ),
	.cout(\CPU|ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~1 .extended_lut = "off";
defparam \CPU|ULA|Add0~1 .lut_mask = 64'h0000AACA0000FF00;
defparam \CPU|ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N3
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[0]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[0]~feeder_combout  = ( \CPU|ULA|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[0]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N4
dffeas \CPU|Bloco_Reg|REG0|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[0]~feeder_combout ),
	.asdata(\CPU|ULA|saida[0]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N36
cyclonev_lcell_comb \CPU|ULA|Add0~13 (
// Equation(s):
// \CPU|ULA|Add0~13_sumout  = SUM(( !\CPU|ULA|Add0~39_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [1])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE_q )) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG0|DOUT [1]))))) ) + ( \CPU|ULA|Add0~2  ))
// \CPU|ULA|Add0~14  = CARRY(( !\CPU|ULA|Add0~39_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [1])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE_q )) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG0|DOUT [1]))))) ) + ( \CPU|ULA|Add0~2  ))

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|ULA|Add0~39_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [1]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~13_sumout ),
	.cout(\CPU|ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~13 .extended_lut = "off";
defparam \CPU|ULA|Add0~13 .lut_mask = 64'h0000FB400000FF00;
defparam \CPU|ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N54
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[1]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[1]~feeder_combout  = ( \CPU|ULA|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[1]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N55
dffeas \CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[1]~feeder_combout ),
	.asdata(\CPU|ULA|saida[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N39
cyclonev_lcell_comb \CPU|ULA|Add0~9 (
// Equation(s):
// \CPU|ULA|Add0~9_sumout  = SUM(( !\CPU|ULA|Add0~38_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [2])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [2])) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG0|DOUT [2]))))) ) + ( \CPU|ULA|Add0~14  ))
// \CPU|ULA|Add0~10  = CARRY(( !\CPU|ULA|Add0~38_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [2])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [2])) # (\CPU|PC|DOUT[8]~DUPLICATE_q  & 
// ((\CPU|Bloco_Reg|REG0|DOUT [2]))))) ) + ( \CPU|ULA|Add0~14  ))

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT [2]),
	.datad(!\CPU|ULA|Add0~38_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [2]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~9_sumout ),
	.cout(\CPU|ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~9 .extended_lut = "off";
defparam \CPU|ULA|Add0~9 .lut_mask = 64'h0000FB400000FF00;
defparam \CPU|ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N15
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[2]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[2]~feeder_combout  = ( \CPU|ULA|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[2]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N17
dffeas \CPU|Bloco_Reg|REG1|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[2]~feeder_combout ),
	.asdata(\CPU|ULA|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N42
cyclonev_lcell_comb \CPU|ULA|Add0~5 (
// Equation(s):
// \CPU|ULA|Add0~5_sumout  = SUM(( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [3])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [3])) # (\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG0|DOUT 
// [3]))))) ) + ( !\CPU|ULA|Add0~37_combout  ) + ( \CPU|ULA|Add0~10  ))
// \CPU|ULA|Add0~6  = CARRY(( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [3])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [3])) # (\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG0|DOUT 
// [3]))))) ) + ( !\CPU|ULA|Add0~37_combout  ) + ( \CPU|ULA|Add0~10  ))

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT [3]),
	.datad(!\CPU|Bloco_Reg|REG0|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~37_combout ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~5_sumout ),
	.cout(\CPU|ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~5 .extended_lut = "off";
defparam \CPU|ULA|Add0~5 .lut_mask = 64'h000000FF000004BF;
defparam \CPU|ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N12
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[3]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[3]~feeder_combout  = ( \CPU|ULA|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[3]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N14
dffeas \CPU|Bloco_Reg|REG1|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[3]~feeder_combout ),
	.asdata(\CPU|ULA|saida[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N45
cyclonev_lcell_comb \CPU|ULA|Add0~21 (
// Equation(s):
// \CPU|ULA|Add0~21_sumout  = SUM(( !\CPU|ULA|Add0~41_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT[4]~DUPLICATE_q )))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [4])) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG0|DOUT[4]~DUPLICATE_q ))))) ) + ( \CPU|ULA|Add0~6  ))
// \CPU|ULA|Add0~22  = CARRY(( !\CPU|ULA|Add0~41_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT[4]~DUPLICATE_q )))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [4])) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG0|DOUT[4]~DUPLICATE_q ))))) ) + ( \CPU|ULA|Add0~6  ))

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT [4]),
	.datad(!\CPU|ULA|Add0~41_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~21_sumout ),
	.cout(\CPU|ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~21 .extended_lut = "off";
defparam \CPU|ULA|Add0~21 .lut_mask = 64'h0000FB400000FF00;
defparam \CPU|ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N12
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[4]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[4]~feeder_combout  = ( \CPU|ULA|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[4]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N14
dffeas \CPU|Bloco_Reg|REG1|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[4]~feeder_combout ),
	.asdata(\CPU|ULA|saida[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N48
cyclonev_lcell_comb \CPU|ULA|Add0~25 (
// Equation(s):
// \CPU|ULA|Add0~25_sumout  = SUM(( !\CPU|ULA|Add0~42_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [5])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [5])) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG0|DOUT [5]))))) ) + ( \CPU|ULA|Add0~22  ))
// \CPU|ULA|Add0~26  = CARRY(( !\CPU|ULA|Add0~42_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [5])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [5])) # (\CPU|PC|DOUT[8]~DUPLICATE_q  & 
// ((\CPU|Bloco_Reg|REG0|DOUT [5]))))) ) + ( \CPU|ULA|Add0~22  ))

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT [5]),
	.datad(!\CPU|ULA|Add0~42_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [5]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~25_sumout ),
	.cout(\CPU|ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~25 .extended_lut = "off";
defparam \CPU|ULA|Add0~25 .lut_mask = 64'h0000FB400000FF00;
defparam \CPU|ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N57
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[5]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[5]~feeder_combout  = ( \CPU|ULA|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[5]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N58
dffeas \CPU|Bloco_Reg|REG1|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[5]~feeder_combout ),
	.asdata(\CPU|ULA|saida[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N51
cyclonev_lcell_comb \CPU|ULA|Add0~29 (
// Equation(s):
// \CPU|ULA|Add0~29_sumout  = SUM(( !\CPU|ULA|Add0~43_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [6])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [6])) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG0|DOUT [6]))))) ) + ( \CPU|ULA|Add0~26  ))
// \CPU|ULA|Add0~30  = CARRY(( !\CPU|ULA|Add0~43_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [6])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [6])) # (\CPU|PC|DOUT[8]~DUPLICATE_q  & 
// ((\CPU|Bloco_Reg|REG0|DOUT [6]))))) ) + ( \CPU|ULA|Add0~26  ))

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT [6]),
	.datad(!\CPU|ULA|Add0~43_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [6]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~29_sumout ),
	.cout(\CPU|ULA|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~29 .extended_lut = "off";
defparam \CPU|ULA|Add0~29 .lut_mask = 64'h0000FB400000FF00;
defparam \CPU|ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N27
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[6]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[6]~feeder_combout  = ( \CPU|ULA|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[6]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N28
dffeas \CPU|Bloco_Reg|REG1|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[6]~feeder_combout ),
	.asdata(\CPU|ULA|saida[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ULA|saida[6]~1_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N54
cyclonev_lcell_comb \CPU|ULA|Add0~17 (
// Equation(s):
// \CPU|ULA|Add0~17_sumout  = SUM(( !\CPU|ULA|Add0~40_combout  ) + ( (!\ROM1|memROM~17_combout  & (((\CPU|Bloco_Reg|REG0|DOUT [7])))) # (\ROM1|memROM~17_combout  & ((!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|Bloco_Reg|REG1|DOUT [7])) # 
// (\CPU|PC|DOUT[8]~DUPLICATE_q  & ((\CPU|Bloco_Reg|REG0|DOUT [7]))))) ) + ( \CPU|ULA|Add0~30  ))

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT [7]),
	.datad(!\CPU|ULA|Add0~40_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|REG0|DOUT [7]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~17 .extended_lut = "off";
defparam \CPU|ULA|Add0~17 .lut_mask = 64'h0000FB400000FF00;
defparam \CPU|ULA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \CPU|ULA|saida[0]~5 (
// Equation(s):
// \CPU|ULA|saida[0]~5_combout  = ( \CPU|Dec_Instruction|sinais_controle[5]~1_combout  & ( \ROM1|memROM~18_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[6]~4_combout  & (\CPU|Dec_Instruction|sinais_controle[4]~2_combout  & 
// !\CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q )) ) ) ) # ( !\CPU|Dec_Instruction|sinais_controle[5]~1_combout  & ( \ROM1|memROM~18_combout  & ( (\CPU|Dec_Instruction|sinais_controle[6]~4_combout  & (!\CPU|Dec_Instruction|sinais_controle[4]~2_combout  & 
// !\CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q )) ) ) ) # ( \CPU|Dec_Instruction|sinais_controle[5]~1_combout  & ( !\ROM1|memROM~18_combout  & ( (!\CPU|Bloco_Reg|REG0|DOUT [0] & (!\CPU|Dec_Instruction|sinais_controle[6]~4_combout  & 
// \CPU|Dec_Instruction|sinais_controle[4]~2_combout )) ) ) ) # ( !\CPU|Dec_Instruction|sinais_controle[5]~1_combout  & ( !\ROM1|memROM~18_combout  & ( (!\CPU|Bloco_Reg|REG0|DOUT [0] & (\CPU|Dec_Instruction|sinais_controle[6]~4_combout  & 
// !\CPU|Dec_Instruction|sinais_controle[4]~2_combout )) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT [0]),
	.datab(!\CPU|Dec_Instruction|sinais_controle[6]~4_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[4]~2_combout ),
	.datad(!\CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q ),
	.datae(!\CPU|Dec_Instruction|sinais_controle[5]~1_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[0]~5 .extended_lut = "off";
defparam \CPU|ULA|saida[0]~5 .lut_mask = 64'h2020080830000C00;
defparam \CPU|ULA|saida[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \CPU|ULA|menor~1 (
// Equation(s):
// \CPU|ULA|menor~1_combout  = ( \CPU|Dec_Instruction|sinais_controle[5]~1_combout  & ( \ROM1|memROM~18_combout  & ( (\CPU|Dec_Instruction|sinais_controle[4]~2_combout  & (!\CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q  & 
// !\CPU|Dec_Instruction|sinais_controle[6]~4_combout )) ) ) ) # ( !\CPU|Dec_Instruction|sinais_controle[5]~1_combout  & ( \ROM1|memROM~18_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[4]~2_combout  & (!\CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q  & 
// \CPU|Dec_Instruction|sinais_controle[6]~4_combout )) ) ) ) # ( \CPU|Dec_Instruction|sinais_controle[5]~1_combout  & ( !\ROM1|memROM~18_combout  & ( (\CPU|Dec_Instruction|sinais_controle[4]~2_combout  & (!\CPU|Bloco_Reg|REG0|DOUT [7] & 
// !\CPU|Dec_Instruction|sinais_controle[6]~4_combout )) ) ) ) # ( !\CPU|Dec_Instruction|sinais_controle[5]~1_combout  & ( !\ROM1|memROM~18_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[4]~2_combout  & (!\CPU|Bloco_Reg|REG0|DOUT [7] & 
// \CPU|Dec_Instruction|sinais_controle[6]~4_combout )) ) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle[4]~2_combout ),
	.datab(!\CPU|Bloco_Reg|REG0|DOUT [7]),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT[7]~DUPLICATE_q ),
	.datad(!\CPU|Dec_Instruction|sinais_controle[6]~4_combout ),
	.datae(!\CPU|Dec_Instruction|sinais_controle[5]~1_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|menor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|menor~1 .extended_lut = "off";
defparam \CPU|ULA|menor~1 .lut_mask = 64'h0088440000A05000;
defparam \CPU|ULA|menor~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N18
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~2 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~2_combout  = ( \RAM1|ram~611_combout  & ( \CPU|ULA|menor~1_combout  & ( (!\CPU|ULA|saida[0]~5_combout  & ((!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & (\RAM1|ram~543_combout )) # 
// (\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ((\ROM1|memROM~3_combout ))))) ) ) ) # ( !\RAM1|ram~611_combout  & ( \CPU|ULA|menor~1_combout  & ( (!\CPU|ULA|saida[0]~5_combout  & ((!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & 
// (\RAM1|ram~543_combout )) # (\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ((\ROM1|memROM~3_combout ))))) ) ) ) # ( \RAM1|ram~611_combout  & ( !\CPU|ULA|menor~1_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ) # 
// ((!\CPU|ULA|saida[0]~5_combout  & \ROM1|memROM~3_combout )) ) ) ) # ( !\RAM1|ram~611_combout  & ( !\CPU|ULA|menor~1_combout  & ( (!\CPU|ULA|saida[0]~5_combout  & ((!\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & (\RAM1|ram~543_combout )) # 
// (\CPU|Dec_Instruction|sinais_controle[7]~3_combout  & ((\ROM1|memROM~3_combout ))))) ) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datab(!\CPU|ULA|saida[0]~5_combout ),
	.datac(!\RAM1|ram~543_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\RAM1|ram~611_combout ),
	.dataf(!\CPU|ULA|menor~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~2 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~2 .lut_mask = 64'h084CAAEE084C084C;
defparam \CPU|Flag_Equal|DOUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N15
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~0 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~0_combout  = ( !\ROM1|memROM~11_combout  & ( (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~14_combout  & \ROM1|memROM~13_combout )) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~0 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~0 .lut_mask = 64'h00A000A000000000;
defparam \CPU|Flag_Equal|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~1 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~1_combout  = ( \CPU|Flag_Equal|DOUT~q  & ( !\CPU|Flag_Equal|DOUT~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|Flag_Equal|DOUT~q ),
	.dataf(!\CPU|Flag_Equal|DOUT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~1 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~1 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU|Flag_Equal|DOUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N18
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~3 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~3_combout  = ( \CPU|Dec_Instruction|sinais_controle[5]~1_combout  & ( \CPU|Flag_Equal|DOUT~0_combout  ) ) # ( !\CPU|Dec_Instruction|sinais_controle[5]~1_combout  & ( (\CPU|Flag_Equal|DOUT~0_combout  & 
// (\CPU|Dec_Instruction|sinais_controle[6]~4_combout  & \CPU|Dec_Instruction|sinais_controle[4]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Flag_Equal|DOUT~0_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[6]~4_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle[4]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~3 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~3 .lut_mask = 64'h0003000333333333;
defparam \CPU|Flag_Equal|DOUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[6]~4 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[6]~4_combout  = ( \RAM1|ram~662_combout  & ( !\CPU|Dec_Instruction|sinais_controle[7]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Dec_Instruction|sinais_controle[7]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~4 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~4 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~4_combout  = ( \CPU|Mux_EntradaB_ULA|saida_MUX[6]~4_combout  & ( \CPU|Bloco_Reg|REG1|DOUT [6] & ( (!\CPU|ULA|saida[6]~0_combout  & (!\CPU|Bloco_Reg|REG0|DOUT [6] & (!\ROM1|memROM~18_combout  & \CPU|Flag_Equal|DOUT~3_combout ))) ) ) ) 
// # ( !\CPU|Mux_EntradaB_ULA|saida_MUX[6]~4_combout  & ( \CPU|Bloco_Reg|REG1|DOUT [6] & ( \CPU|Flag_Equal|DOUT~3_combout  ) ) ) # ( \CPU|Mux_EntradaB_ULA|saida_MUX[6]~4_combout  & ( !\CPU|Bloco_Reg|REG1|DOUT [6] & ( (!\CPU|ULA|saida[6]~0_combout  & 
// (\CPU|Flag_Equal|DOUT~3_combout  & ((!\CPU|Bloco_Reg|REG0|DOUT [6]) # (\ROM1|memROM~18_combout )))) ) ) ) # ( !\CPU|Mux_EntradaB_ULA|saida_MUX[6]~4_combout  & ( !\CPU|Bloco_Reg|REG1|DOUT [6] & ( \CPU|Flag_Equal|DOUT~3_combout  ) ) )

	.dataa(!\CPU|ULA|saida[6]~0_combout ),
	.datab(!\CPU|Bloco_Reg|REG0|DOUT [6]),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\CPU|Flag_Equal|DOUT~3_combout ),
	.datae(!\CPU|Mux_EntradaB_ULA|saida_MUX[6]~4_combout ),
	.dataf(!\CPU|Bloco_Reg|REG1|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~4 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~4 .lut_mask = 64'h00FF008A00FF0080;
defparam \CPU|Flag_Equal|DOUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~5 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~5_combout  = ( !\CPU|ULA|saida[3]~2_combout  & ( !\CPU|ULA|saida[4]~7_combout  & ( (\CPU|Flag_Equal|DOUT~4_combout  & (!\CPU|ULA|saida[2]~3_combout  & (!\CPU|ULA|saida[5]~6_combout  & !\CPU|ULA|saida[1]~4_combout ))) ) ) )

	.dataa(!\CPU|Flag_Equal|DOUT~4_combout ),
	.datab(!\CPU|ULA|saida[2]~3_combout ),
	.datac(!\CPU|ULA|saida[5]~6_combout ),
	.datad(!\CPU|ULA|saida[1]~4_combout ),
	.datae(!\CPU|ULA|saida[3]~2_combout ),
	.dataf(!\CPU|ULA|saida[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~5 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~5 .lut_mask = 64'h4000000000000000;
defparam \CPU|Flag_Equal|DOUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N39
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~6 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~6_combout  = ( !\CPU|ULA|saida[6]~1_combout  & ( \CPU|Flag_Equal|DOUT~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Flag_Equal|DOUT~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|saida[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~6 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|Flag_Equal|DOUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N0
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~7 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~7_combout  = ( !\CPU|ULA|Add0~21_sumout  & ( !\CPU|ULA|Add0~5_sumout  & ( (!\CPU|ULA|Add0~13_sumout  & (\CPU|Flag_Equal|DOUT~6_combout  & (!\CPU|ULA|Add0~1_sumout  & !\CPU|ULA|Add0~9_sumout ))) ) ) )

	.dataa(!\CPU|ULA|Add0~13_sumout ),
	.datab(!\CPU|Flag_Equal|DOUT~6_combout ),
	.datac(!\CPU|ULA|Add0~1_sumout ),
	.datad(!\CPU|ULA|Add0~9_sumout ),
	.datae(!\CPU|ULA|Add0~21_sumout ),
	.dataf(!\CPU|ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~7 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~7 .lut_mask = 64'h2000000000000000;
defparam \CPU|Flag_Equal|DOUT~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N24
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~8 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~8_combout  = ( !\CPU|ULA|Add0~29_sumout  & ( !\CPU|ULA|Add0~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ULA|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~8 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~8 .lut_mask = 64'hF0F0F0F000000000;
defparam \CPU|Flag_Equal|DOUT~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N6
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~9 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~9_combout  = ( \CPU|Flag_Equal|DOUT~7_combout  & ( \CPU|Flag_Equal|DOUT~8_combout  & ( (!\CPU|ULA|Add0~17_sumout ) # (((!\CPU|Flag_Equal|DOUT~2_combout  & \CPU|Flag_Equal|DOUT~5_combout )) # (\CPU|Flag_Equal|DOUT~1_combout )) ) ) ) # 
// ( !\CPU|Flag_Equal|DOUT~7_combout  & ( \CPU|Flag_Equal|DOUT~8_combout  & ( ((!\CPU|Flag_Equal|DOUT~2_combout  & \CPU|Flag_Equal|DOUT~5_combout )) # (\CPU|Flag_Equal|DOUT~1_combout ) ) ) ) # ( \CPU|Flag_Equal|DOUT~7_combout  & ( 
// !\CPU|Flag_Equal|DOUT~8_combout  & ( ((!\CPU|Flag_Equal|DOUT~2_combout  & \CPU|Flag_Equal|DOUT~5_combout )) # (\CPU|Flag_Equal|DOUT~1_combout ) ) ) ) # ( !\CPU|Flag_Equal|DOUT~7_combout  & ( !\CPU|Flag_Equal|DOUT~8_combout  & ( 
// ((!\CPU|Flag_Equal|DOUT~2_combout  & \CPU|Flag_Equal|DOUT~5_combout )) # (\CPU|Flag_Equal|DOUT~1_combout ) ) ) )

	.dataa(!\CPU|ULA|Add0~17_sumout ),
	.datab(!\CPU|Flag_Equal|DOUT~2_combout ),
	.datac(!\CPU|Flag_Equal|DOUT~1_combout ),
	.datad(!\CPU|Flag_Equal|DOUT~5_combout ),
	.datae(!\CPU|Flag_Equal|DOUT~7_combout ),
	.dataf(!\CPU|Flag_Equal|DOUT~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~9 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~9 .lut_mask = 64'h0FCF0FCF0FCFAFEF;
defparam \CPU|Flag_Equal|DOUT~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N8
dffeas \CPU|Flag_Equal|DOUT (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Flag_Equal|DOUT~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Flag_Equal|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT .is_wysiwyg = "true";
defparam \CPU|Flag_Equal|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N54
cyclonev_lcell_comb \CPU|PC|DOUT[1]~0 (
// Equation(s):
// \CPU|PC|DOUT[1]~0_combout  = ( \ROM1|memROM~13_combout  & ( \ROM1|memROM~11_combout  & ( (!\ROM1|memROM~12_combout  & ((!\ROM1|memROM~14_combout ) # (\CPU|Flag_Lower|DOUT~q ))) ) ) ) # ( !\ROM1|memROM~13_combout  & ( \ROM1|memROM~11_combout  & ( 
// (\CPU|Flag_Equal|DOUT~q  & (\ROM1|memROM~12_combout  & \ROM1|memROM~14_combout )) ) ) ) # ( \ROM1|memROM~13_combout  & ( !\ROM1|memROM~11_combout  & ( (\ROM1|memROM~12_combout  & !\ROM1|memROM~14_combout ) ) ) ) # ( !\ROM1|memROM~13_combout  & ( 
// !\ROM1|memROM~11_combout  & ( (\ROM1|memROM~12_combout  & \ROM1|memROM~14_combout ) ) ) )

	.dataa(!\CPU|Flag_Equal|DOUT~q ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\CPU|Flag_Lower|DOUT~q ),
	.datae(!\ROM1|memROM~13_combout ),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~0 .extended_lut = "off";
defparam \CPU|PC|DOUT[1]~0 .lut_mask = 64'h030330300101C0CC;
defparam \CPU|PC|DOUT[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[0]~0 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[0]~0_combout  = ( !\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & ( (!\CPU|PC|DOUT[1]~0_combout  & (\CPU|incrementa_PC|Add0~1_sumout )) # (\CPU|PC|DOUT[1]~0_combout  & ((\ROM1|memROM~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[1]~0_combout ),
	.datac(!\CPU|incrementa_PC|Add0~1_sumout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[0]~0 .lut_mask = 64'h0C3F0C3F00000000;
defparam \CPU|Mux_Prox_PC|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N20
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N42
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q ) ) ) # ( !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (!\CPU|PC|DOUT[3]~DUPLICATE_q ))) # 
// (\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'h0CC30CC3CC00CC00;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N39
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[11]~0 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[11]~0_combout  = ( \ROM1|memROM~13_combout  & ( (!\ROM1|memROM~11_combout  & (!\ROM1|memROM~14_combout  & \ROM1|memROM~12_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[11]~0 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[11]~0 .lut_mask = 64'h0000000000C000C0;
defparam \CPU|Dec_Instruction|sinais_controle[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N45
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[3]~1 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[3]~1_combout  = ( \CPU|incrementa_PC|Add0~5_sumout  & ( (!\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & ((!\CPU|PC|DOUT[1]~0_combout ) # (\ROM1|memROM~15_combout ))) ) ) # ( !\CPU|incrementa_PC|Add0~5_sumout  & ( 
// (!\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & (\ROM1|memROM~15_combout  & \CPU|PC|DOUT[1]~0_combout )) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle[11]~0_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\CPU|PC|DOUT[1]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|incrementa_PC|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[3]~1 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[3]~1 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \CPU|Mux_Prox_PC|saida_MUX[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N23
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Mux_Prox_PC|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N3
cyclonev_lcell_comb \ROM1|memROM~16 (
// Equation(s):
// \ROM1|memROM~16_combout  = ( \ROM1|memROM~2_combout  & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT [2]))) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~16 .extended_lut = "off";
defparam \ROM1|memROM~16 .lut_mask = 64'h0000000040004000;
defparam \ROM1|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N51
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[2]~2 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[2]~2_combout  = ( !\CPU|Dec_Instruction|sinais_controle[11]~0_combout  & ( (!\CPU|PC|DOUT[1]~0_combout  & ((\CPU|incrementa_PC|Add0~9_sumout ))) # (\CPU|PC|DOUT[1]~0_combout  & (\ROM1|memROM~16_combout )) ) )

	.dataa(!\ROM1|memROM~16_combout ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[1]~0_combout ),
	.datad(!\CPU|incrementa_PC|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[2]~2 .lut_mask = 64'h05F505F500000000;
defparam \CPU|Mux_Prox_PC|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N53
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N33
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( !\CPU|PC|DOUT [3] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT [0]) ) ) ) # ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT [0]) ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h0F00000000F00000;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N42
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [0] & ( \ROM1|memROM~1_combout  & ( (!\ROM1|memROM~0_combout ) # ((\CPU|PC|DOUT[8]~DUPLICATE_q ) # (\CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q )) ) ) ) # ( !\CPU|Bloco_Reg|REG0|DOUT 
// [0] & ( \ROM1|memROM~1_combout  & ( (\ROM1|memROM~0_combout  & (\CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[8]~DUPLICATE_q )) ) ) ) # ( \CPU|Bloco_Reg|REG0|DOUT [0] & ( !\ROM1|memROM~1_combout  ) )

	.dataa(!\ROM1|memROM~0_combout ),
	.datab(!\CPU|Bloco_Reg|REG1|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|Bloco_Reg|REG0|DOUT [0]),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0 .lut_mask = 64'h0000FFFF1010BFBF;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N6
cyclonev_lcell_comb \RegisterHEX0|DOUT[0]~feeder (
// Equation(s):
// \RegisterHEX0|DOUT[0]~feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterHEX0|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterHEX0|DOUT[0]~feeder .extended_lut = "off";
defparam \RegisterHEX0|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterHEX0|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N48
cyclonev_lcell_comb \CPU|Dec_Instruction|Equal15~0 (
// Equation(s):
// \CPU|Dec_Instruction|Equal15~0_combout  = ( \ROM1|memROM~5_combout  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~6_combout  & (!\ROM1|memROM~8_combout  & !\ROM1|memROM~7_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(!\ROM1|memROM~5_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|Equal15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|Equal15~0 .extended_lut = "off";
defparam \CPU|Dec_Instruction|Equal15~0 .lut_mask = 64'h000000000000C000;
defparam \CPU|Dec_Instruction|Equal15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N39
cyclonev_lcell_comb \DECODER1|enableHEX0~0 (
// Equation(s):
// \DECODER1|enableHEX0~0_combout  = ( \ROM1|memROM~4_combout  & ( \CPU|Dec_Instruction|Equal15~0_combout  & ( (!\ROM1|memROM~3_combout  & !\ROM1|memROM~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|Dec_Instruction|Equal15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX0~0 .extended_lut = "off";
defparam \DECODER1|enableHEX0~0 .lut_mask = 64'h000000000000C0C0;
defparam \DECODER1|enableHEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N7
dffeas \RegisterHEX0|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RegisterHEX0|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N41
dffeas \RegisterHEX0|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N2
dffeas \RegisterHEX0|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N4
dffeas \RegisterHEX0|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N21
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[0]~0_combout  = ( \RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [1] & (!\RegisterHEX0|DOUT [0] $ (\RegisterHEX0|DOUT [3]))) ) ) # ( !\RegisterHEX0|DOUT [2] & ( (\RegisterHEX0|DOUT [0] & (!\RegisterHEX0|DOUT [3] $ 
// (\RegisterHEX0|DOUT [1]))) ) )

	.dataa(!\RegisterHEX0|DOUT [0]),
	.datab(gnd),
	.datac(!\RegisterHEX0|DOUT [3]),
	.datad(!\RegisterHEX0|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[0]~0 .lut_mask = 64'h50055005A500A500;
defparam \HexDisplay0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N48
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[1]~1_combout  = ( \RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [3] & (!\RegisterHEX0|DOUT [0] $ (!\RegisterHEX0|DOUT [1]))) # (\RegisterHEX0|DOUT [3] & ((!\RegisterHEX0|DOUT [0]) # (\RegisterHEX0|DOUT [1]))) ) ) # ( 
// !\RegisterHEX0|DOUT [2] & ( (\RegisterHEX0|DOUT [3] & (\RegisterHEX0|DOUT [0] & \RegisterHEX0|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX0|DOUT [3]),
	.datac(!\RegisterHEX0|DOUT [0]),
	.datad(!\RegisterHEX0|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[1]~1 .lut_mask = 64'h000300033CF33CF3;
defparam \HexDisplay0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N45
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[2]~2_combout  = ( \RegisterHEX0|DOUT [2] & ( (\RegisterHEX0|DOUT [3] & ((!\RegisterHEX0|DOUT [0]) # (\RegisterHEX0|DOUT [1]))) ) ) # ( !\RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [0] & (!\RegisterHEX0|DOUT [3] & 
// \RegisterHEX0|DOUT [1])) ) )

	.dataa(!\RegisterHEX0|DOUT [0]),
	.datab(!\RegisterHEX0|DOUT [3]),
	.datac(gnd),
	.datad(!\RegisterHEX0|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[2]~2 .lut_mask = 64'h0088008822332233;
defparam \HexDisplay0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N42
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[3]~3_combout  = ( \RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [0] & (!\RegisterHEX0|DOUT [3] & !\RegisterHEX0|DOUT [1])) # (\RegisterHEX0|DOUT [0] & ((\RegisterHEX0|DOUT [1]))) ) ) # ( !\RegisterHEX0|DOUT [2] & ( 
// (!\RegisterHEX0|DOUT [0] & (\RegisterHEX0|DOUT [3] & \RegisterHEX0|DOUT [1])) # (\RegisterHEX0|DOUT [0] & (!\RegisterHEX0|DOUT [3] & !\RegisterHEX0|DOUT [1])) ) )

	.dataa(!\RegisterHEX0|DOUT [0]),
	.datab(!\RegisterHEX0|DOUT [3]),
	.datac(!\RegisterHEX0|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[3]~3 .lut_mask = 64'h4242424285858585;
defparam \HexDisplay0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N15
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[4]~4_combout  = ( \RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [3] & ((!\RegisterHEX0|DOUT [1]) # (\RegisterHEX0|DOUT [0]))) ) ) # ( !\RegisterHEX0|DOUT [2] & ( (\RegisterHEX0|DOUT [0] & ((!\RegisterHEX0|DOUT [3]) # 
// (!\RegisterHEX0|DOUT [1]))) ) )

	.dataa(!\RegisterHEX0|DOUT [0]),
	.datab(gnd),
	.datac(!\RegisterHEX0|DOUT [3]),
	.datad(!\RegisterHEX0|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[4]~4 .lut_mask = 64'h55505550F050F050;
defparam \HexDisplay0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N9
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[5]~5_combout  = ( \RegisterHEX0|DOUT [2] & ( (\RegisterHEX0|DOUT [0] & (!\RegisterHEX0|DOUT [3] $ (!\RegisterHEX0|DOUT [1]))) ) ) # ( !\RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [3] & ((\RegisterHEX0|DOUT [1]) # 
// (\RegisterHEX0|DOUT [0]))) ) )

	.dataa(!\RegisterHEX0|DOUT [0]),
	.datab(gnd),
	.datac(!\RegisterHEX0|DOUT [3]),
	.datad(!\RegisterHEX0|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[5]~5 .lut_mask = 64'h50F050F005500550;
defparam \HexDisplay0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N27
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[6]~6_combout  = ( \RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [0] & (\RegisterHEX0|DOUT [3] & !\RegisterHEX0|DOUT [1])) # (\RegisterHEX0|DOUT [0] & (!\RegisterHEX0|DOUT [3] & \RegisterHEX0|DOUT [1])) ) ) # ( 
// !\RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [3] & !\RegisterHEX0|DOUT [1]) ) )

	.dataa(!\RegisterHEX0|DOUT [0]),
	.datab(gnd),
	.datac(!\RegisterHEX0|DOUT [3]),
	.datad(!\RegisterHEX0|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[6]~6 .lut_mask = 64'hF000F0000A500A50;
defparam \HexDisplay0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N33
cyclonev_lcell_comb \DECODER1|enableHEX1~0 (
// Equation(s):
// \DECODER1|enableHEX1~0_combout  = ( !\ROM1|memROM~10_combout  & ( (\ROM1|memROM~3_combout  & (\ROM1|memROM~4_combout  & \CPU|Dec_Instruction|Equal15~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\CPU|Dec_Instruction|Equal15~0_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX1~0 .extended_lut = "off";
defparam \DECODER1|enableHEX1~0 .lut_mask = 64'h0003000000030000;
defparam \DECODER1|enableHEX1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N49
dffeas \RegisterHEX1|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N35
dffeas \RegisterHEX1|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N40
dffeas \RegisterHEX1|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N32
dffeas \RegisterHEX1|DOUT[2]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N6
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[0]~0_combout  = ( \RegisterHEX1|DOUT[2]~DUPLICATE_q  & ( (!\RegisterHEX1|DOUT [1] & (!\RegisterHEX1|DOUT [0] $ (\RegisterHEX1|DOUT [3]))) ) ) # ( !\RegisterHEX1|DOUT[2]~DUPLICATE_q  & ( (\RegisterHEX1|DOUT [0] & 
// (!\RegisterHEX1|DOUT [3] $ (\RegisterHEX1|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT [0]),
	.datac(!\RegisterHEX1|DOUT [3]),
	.datad(!\RegisterHEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[0]~0 .lut_mask = 64'h30033003C300C300;
defparam \HexDisplay1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N9
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[1]~1_combout  = ( \RegisterHEX1|DOUT [3] & ( (!\RegisterHEX1|DOUT [0] & (\RegisterHEX1|DOUT[2]~DUPLICATE_q )) # (\RegisterHEX1|DOUT [0] & ((\RegisterHEX1|DOUT [1]))) ) ) # ( !\RegisterHEX1|DOUT [3] & ( 
// (\RegisterHEX1|DOUT[2]~DUPLICATE_q  & (!\RegisterHEX1|DOUT [0] $ (!\RegisterHEX1|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT [0]),
	.datac(!\RegisterHEX1|DOUT[2]~DUPLICATE_q ),
	.datad(!\RegisterHEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[1]~1 .lut_mask = 64'h030C030C0C3F0C3F;
defparam \HexDisplay1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N31
dffeas \RegisterHEX1|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N24
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[2]~2_combout  = ( \RegisterHEX1|DOUT [3] & ( (\RegisterHEX1|DOUT [2] & ((!\RegisterHEX1|DOUT [0]) # (\RegisterHEX1|DOUT [1]))) ) ) # ( !\RegisterHEX1|DOUT [3] & ( (!\RegisterHEX1|DOUT [0] & (!\RegisterHEX1|DOUT [2] & 
// \RegisterHEX1|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT [0]),
	.datac(!\RegisterHEX1|DOUT [2]),
	.datad(!\RegisterHEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[2]~2 .lut_mask = 64'h00C000C00C0F0C0F;
defparam \HexDisplay1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N45
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[3]~3_combout  = ( \RegisterHEX1|DOUT [3] & ( (\RegisterHEX1|DOUT [1] & (!\RegisterHEX1|DOUT [0] $ (\RegisterHEX1|DOUT[2]~DUPLICATE_q ))) ) ) # ( !\RegisterHEX1|DOUT [3] & ( (!\RegisterHEX1|DOUT [0] & 
// (\RegisterHEX1|DOUT[2]~DUPLICATE_q  & !\RegisterHEX1|DOUT [1])) # (\RegisterHEX1|DOUT [0] & (!\RegisterHEX1|DOUT[2]~DUPLICATE_q  $ (\RegisterHEX1|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT [0]),
	.datac(!\RegisterHEX1|DOUT[2]~DUPLICATE_q ),
	.datad(!\RegisterHEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[3]~3 .lut_mask = 64'h3C033C0300C300C3;
defparam \HexDisplay1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N42
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[4]~4_combout  = ( \RegisterHEX1|DOUT[2]~DUPLICATE_q  & ( (!\RegisterHEX1|DOUT [3] & ((!\RegisterHEX1|DOUT [1]) # (\RegisterHEX1|DOUT [0]))) ) ) # ( !\RegisterHEX1|DOUT[2]~DUPLICATE_q  & ( (\RegisterHEX1|DOUT [0] & 
// ((!\RegisterHEX1|DOUT [3]) # (!\RegisterHEX1|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT [0]),
	.datac(!\RegisterHEX1|DOUT [3]),
	.datad(!\RegisterHEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[4]~4 .lut_mask = 64'h33303330F030F030;
defparam \HexDisplay1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N51
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[5]~5_combout  = ( \RegisterHEX1|DOUT[2]~DUPLICATE_q  & ( (\RegisterHEX1|DOUT [0] & (!\RegisterHEX1|DOUT [3] $ (!\RegisterHEX1|DOUT [1]))) ) ) # ( !\RegisterHEX1|DOUT[2]~DUPLICATE_q  & ( (!\RegisterHEX1|DOUT [3] & 
// ((\RegisterHEX1|DOUT [0]) # (\RegisterHEX1|DOUT [1]))) ) )

	.dataa(!\RegisterHEX1|DOUT [3]),
	.datab(!\RegisterHEX1|DOUT [1]),
	.datac(!\RegisterHEX1|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[5]~5 .lut_mask = 64'h2A2A2A2A06060606;
defparam \HexDisplay1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N36
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[6]~6_combout  = ( \RegisterHEX1|DOUT [0] & ( \RegisterHEX1|DOUT[2]~DUPLICATE_q  & ( (!\RegisterHEX1|DOUT [3] & \RegisterHEX1|DOUT [1]) ) ) ) # ( !\RegisterHEX1|DOUT [0] & ( \RegisterHEX1|DOUT[2]~DUPLICATE_q  & ( 
// (\RegisterHEX1|DOUT [3] & !\RegisterHEX1|DOUT [1]) ) ) ) # ( \RegisterHEX1|DOUT [0] & ( !\RegisterHEX1|DOUT[2]~DUPLICATE_q  & ( (!\RegisterHEX1|DOUT [3] & !\RegisterHEX1|DOUT [1]) ) ) ) # ( !\RegisterHEX1|DOUT [0] & ( !\RegisterHEX1|DOUT[2]~DUPLICATE_q  & 
// ( (!\RegisterHEX1|DOUT [3] & !\RegisterHEX1|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegisterHEX1|DOUT [3]),
	.datad(!\RegisterHEX1|DOUT [1]),
	.datae(!\RegisterHEX1|DOUT [0]),
	.dataf(!\RegisterHEX1|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[6]~6 .lut_mask = 64'hF000F0000F0000F0;
defparam \HexDisplay1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N12
cyclonev_lcell_comb \DECODER1|enableHEX2~0 (
// Equation(s):
// \DECODER1|enableHEX2~0_combout  = ( \ROM1|memROM~10_combout  & ( \CPU|Dec_Instruction|Equal15~0_combout  & ( (\ROM1|memROM~4_combout  & !\ROM1|memROM~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\CPU|Dec_Instruction|Equal15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX2~0 .extended_lut = "off";
defparam \DECODER1|enableHEX2~0 .lut_mask = 64'h0000000000003300;
defparam \DECODER1|enableHEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N14
dffeas \RegisterHEX2|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N59
dffeas \RegisterHEX2|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N5
dffeas \RegisterHEX2|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N17
dffeas \RegisterHEX2|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N18
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[0]~0_combout  = ( \RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [3] & (!\RegisterHEX2|DOUT [2] & !\RegisterHEX2|DOUT [1])) # (\RegisterHEX2|DOUT [3] & (!\RegisterHEX2|DOUT [2] $ (!\RegisterHEX2|DOUT [1]))) ) ) # ( 
// !\RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [3] & (\RegisterHEX2|DOUT [2] & !\RegisterHEX2|DOUT [1])) ) )

	.dataa(!\RegisterHEX2|DOUT [3]),
	.datab(!\RegisterHEX2|DOUT [2]),
	.datac(!\RegisterHEX2|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[0]~0 .lut_mask = 64'h2020202094949494;
defparam \HexDisplay2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N21
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[1]~1_combout  = ( \RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [3] & (\RegisterHEX2|DOUT [2] & !\RegisterHEX2|DOUT [1])) # (\RegisterHEX2|DOUT [3] & ((\RegisterHEX2|DOUT [1]))) ) ) # ( !\RegisterHEX2|DOUT [0] & ( 
// (\RegisterHEX2|DOUT [2] & ((\RegisterHEX2|DOUT [1]) # (\RegisterHEX2|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX2|DOUT [2]),
	.datac(!\RegisterHEX2|DOUT [3]),
	.datad(!\RegisterHEX2|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[1]~1 .lut_mask = 64'h03330333300F300F;
defparam \HexDisplay2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N54
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[2]~2_combout  = (!\RegisterHEX2|DOUT [3] & (\RegisterHEX2|DOUT [1] & (!\RegisterHEX2|DOUT [0] & !\RegisterHEX2|DOUT [2]))) # (\RegisterHEX2|DOUT [3] & (\RegisterHEX2|DOUT [2] & ((!\RegisterHEX2|DOUT [0]) # (\RegisterHEX2|DOUT 
// [1]))))

	.dataa(!\RegisterHEX2|DOUT [1]),
	.datab(!\RegisterHEX2|DOUT [0]),
	.datac(!\RegisterHEX2|DOUT [3]),
	.datad(!\RegisterHEX2|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[2]~2 .lut_mask = 64'h400D400D400D400D;
defparam \HexDisplay2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N27
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[3]~3_combout  = ( \RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [2] & (!\RegisterHEX2|DOUT [3] & !\RegisterHEX2|DOUT [1])) # (\RegisterHEX2|DOUT [2] & ((\RegisterHEX2|DOUT [1]))) ) ) # ( !\RegisterHEX2|DOUT [0] & ( 
// (!\RegisterHEX2|DOUT [3] & (\RegisterHEX2|DOUT [2] & !\RegisterHEX2|DOUT [1])) # (\RegisterHEX2|DOUT [3] & (!\RegisterHEX2|DOUT [2] & \RegisterHEX2|DOUT [1])) ) )

	.dataa(!\RegisterHEX2|DOUT [3]),
	.datab(gnd),
	.datac(!\RegisterHEX2|DOUT [2]),
	.datad(!\RegisterHEX2|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[3]~3 .lut_mask = 64'h0A500A50A00FA00F;
defparam \HexDisplay2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N0
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[4]~4_combout  = ( \RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [3]) # ((!\RegisterHEX2|DOUT [2] & !\RegisterHEX2|DOUT [1])) ) ) # ( !\RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [3] & (\RegisterHEX2|DOUT [2] & 
// !\RegisterHEX2|DOUT [1])) ) )

	.dataa(!\RegisterHEX2|DOUT [3]),
	.datab(!\RegisterHEX2|DOUT [2]),
	.datac(!\RegisterHEX2|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[4]~4 .lut_mask = 64'h20202020EAEAEAEA;
defparam \HexDisplay2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N57
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[5]~5_combout  = ( \RegisterHEX2|DOUT [0] & ( !\RegisterHEX2|DOUT [3] $ (((!\RegisterHEX2|DOUT [1] & \RegisterHEX2|DOUT [2]))) ) ) # ( !\RegisterHEX2|DOUT [0] & ( (\RegisterHEX2|DOUT [1] & (!\RegisterHEX2|DOUT [3] & 
// !\RegisterHEX2|DOUT [2])) ) )

	.dataa(!\RegisterHEX2|DOUT [1]),
	.datab(gnd),
	.datac(!\RegisterHEX2|DOUT [3]),
	.datad(!\RegisterHEX2|DOUT [2]),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[5]~5 .lut_mask = 64'h50005000F05AF05A;
defparam \HexDisplay2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N3
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[6]~6_combout  = ( \RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [3] & (!\RegisterHEX2|DOUT [2] $ (\RegisterHEX2|DOUT [1]))) ) ) # ( !\RegisterHEX2|DOUT [0] & ( (!\RegisterHEX2|DOUT [1] & (!\RegisterHEX2|DOUT [3] $ 
// (\RegisterHEX2|DOUT [2]))) ) )

	.dataa(!\RegisterHEX2|DOUT [3]),
	.datab(gnd),
	.datac(!\RegisterHEX2|DOUT [2]),
	.datad(!\RegisterHEX2|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[6]~6 .lut_mask = 64'hA500A500A00AA00A;
defparam \HexDisplay2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N3
cyclonev_lcell_comb \RegisterHEX3|DOUT[2]~feeder (
// Equation(s):
// \RegisterHEX3|DOUT[2]~feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterHEX3|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterHEX3|DOUT[2]~feeder .extended_lut = "off";
defparam \RegisterHEX3|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterHEX3|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N33
cyclonev_lcell_comb \DECODER1|enableHEX3~0 (
// Equation(s):
// \DECODER1|enableHEX3~0_combout  = ( \ROM1|memROM~4_combout  & ( \CPU|Dec_Instruction|Equal15~0_combout  & ( (\ROM1|memROM~3_combout  & \ROM1|memROM~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|Dec_Instruction|Equal15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX3~0 .extended_lut = "off";
defparam \DECODER1|enableHEX3~0 .lut_mask = 64'h0000000000000303;
defparam \DECODER1|enableHEX3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N5
dffeas \RegisterHEX3|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RegisterHEX3|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N32
dffeas \RegisterHEX3|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N2
dffeas \RegisterHEX3|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N35
dffeas \RegisterHEX3|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N57
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[0]~0_combout  = ( \RegisterHEX3|DOUT [3] & ( (\RegisterHEX3|DOUT [0] & (!\RegisterHEX3|DOUT [2] $ (!\RegisterHEX3|DOUT [1]))) ) ) # ( !\RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [1] & (!\RegisterHEX3|DOUT [2] $ 
// (!\RegisterHEX3|DOUT [0]))) ) )

	.dataa(!\RegisterHEX3|DOUT [2]),
	.datab(!\RegisterHEX3|DOUT [0]),
	.datac(gnd),
	.datad(!\RegisterHEX3|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[0]~0 .lut_mask = 64'h6600660011221122;
defparam \HexDisplay3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N6
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[1]~1_combout  = ( \RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [0] & (\RegisterHEX3|DOUT [2])) # (\RegisterHEX3|DOUT [0] & ((\RegisterHEX3|DOUT [1]))) ) ) # ( !\RegisterHEX3|DOUT [3] & ( (\RegisterHEX3|DOUT [2] & 
// (!\RegisterHEX3|DOUT [0] $ (!\RegisterHEX3|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX3|DOUT [0]),
	.datac(!\RegisterHEX3|DOUT [2]),
	.datad(!\RegisterHEX3|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[1]~1 .lut_mask = 64'h030C030C0C3F0C3F;
defparam \HexDisplay3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N54
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[2]~2_combout  = ( \RegisterHEX3|DOUT [3] & ( (\RegisterHEX3|DOUT [2] & ((!\RegisterHEX3|DOUT [0]) # (\RegisterHEX3|DOUT [1]))) ) ) # ( !\RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [0] & (\RegisterHEX3|DOUT [1] & 
// !\RegisterHEX3|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX3|DOUT [0]),
	.datac(!\RegisterHEX3|DOUT [1]),
	.datad(!\RegisterHEX3|DOUT [2]),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[2]~2 .lut_mask = 64'h0C000C0000CF00CF;
defparam \HexDisplay3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N18
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[3]~3_combout  = ( \RegisterHEX3|DOUT [3] & ( (\RegisterHEX3|DOUT [1] & (!\RegisterHEX3|DOUT [0] $ (\RegisterHEX3|DOUT [2]))) ) ) # ( !\RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [0] & (\RegisterHEX3|DOUT [2] & 
// !\RegisterHEX3|DOUT [1])) # (\RegisterHEX3|DOUT [0] & (!\RegisterHEX3|DOUT [2] $ (\RegisterHEX3|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX3|DOUT [0]),
	.datac(!\RegisterHEX3|DOUT [2]),
	.datad(!\RegisterHEX3|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[3]~3 .lut_mask = 64'h3C033C0300C300C3;
defparam \HexDisplay3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N12
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[4]~4_combout  = ( \RegisterHEX3|DOUT [3] & ( (\RegisterHEX3|DOUT [0] & (!\RegisterHEX3|DOUT [2] & !\RegisterHEX3|DOUT [1])) ) ) # ( !\RegisterHEX3|DOUT [3] & ( ((\RegisterHEX3|DOUT [2] & !\RegisterHEX3|DOUT [1])) # 
// (\RegisterHEX3|DOUT [0]) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX3|DOUT [0]),
	.datac(!\RegisterHEX3|DOUT [2]),
	.datad(!\RegisterHEX3|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[4]~4 .lut_mask = 64'h3F333F3330003000;
defparam \HexDisplay3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N51
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[5]~5_combout  = ( \RegisterHEX3|DOUT [3] & ( (\RegisterHEX3|DOUT [2] & (\RegisterHEX3|DOUT [0] & !\RegisterHEX3|DOUT [1])) ) ) # ( !\RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [2] & ((\RegisterHEX3|DOUT [1]) # 
// (\RegisterHEX3|DOUT [0]))) # (\RegisterHEX3|DOUT [2] & (\RegisterHEX3|DOUT [0] & \RegisterHEX3|DOUT [1])) ) )

	.dataa(!\RegisterHEX3|DOUT [2]),
	.datab(gnd),
	.datac(!\RegisterHEX3|DOUT [0]),
	.datad(!\RegisterHEX3|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[5]~5 .lut_mask = 64'h0AAF0AAF05000500;
defparam \HexDisplay3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N24
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[6]~6_combout  = ( \RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [0] & (\RegisterHEX3|DOUT [2] & !\RegisterHEX3|DOUT [1])) ) ) # ( !\RegisterHEX3|DOUT [3] & ( (!\RegisterHEX3|DOUT [2] & ((!\RegisterHEX3|DOUT [1]))) # 
// (\RegisterHEX3|DOUT [2] & (\RegisterHEX3|DOUT [0] & \RegisterHEX3|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX3|DOUT [0]),
	.datac(!\RegisterHEX3|DOUT [2]),
	.datad(!\RegisterHEX3|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[6]~6 .lut_mask = 64'hF003F0030C000C00;
defparam \HexDisplay3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N48
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[0]~0_combout  = ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT [3] & \CPU|PC|DOUT [0]) ) ) ) # ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] $ 
// (\CPU|PC|DOUT [0]) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [0]) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[0]~0 .lut_mask = 64'h2222999911110000;
defparam \HexDisplay4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N54
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[1]~1_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [3]) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT [3] & 
// \CPU|PC|DOUT [0]) ) ) ) # ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] $ (!\CPU|PC|DOUT [0]) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[1]~1 .lut_mask = 64'h000066661111DDDD;
defparam \HexDisplay4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N51
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[2]~2_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT [3]) ) ) ) # ( !\CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  $ 
// (\CPU|PC|DOUT [3]) ) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT [3]) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[2]~2 .lut_mask = 64'h05050000A5A50505;
defparam \HexDisplay4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N42
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[3]~3_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  ) ) ) # ( !\CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( 
// \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & !\CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[3]~3 .lut_mask = 64'h0C0CC0C030300F0F;
defparam \HexDisplay4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N0
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[4]~4_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] ) ) ) # ( \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( 
// !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[4]~4 .lut_mask = 64'h0C0CFCFC0000CCCC;
defparam \HexDisplay4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N57
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[5]~5_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] ) ) ) # ( !\CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT [3]) ) ) ) # ( 
// \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  $ (\CPU|PC|DOUT [3]) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[5]~5 .lut_mask = 64'h0000A5A5A0A0F0F0;
defparam \HexDisplay4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N36
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[6]~6_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & 
// !\CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] $ (\CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[6]~6 .lut_mask = 64'hC3C3C0C000000C0C;
defparam \HexDisplay4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[0]~0_combout  = ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  $ (\CPU|PC|DOUT[4]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( 
// (\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT[4]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT[4]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[0]~0 .lut_mask = 64'h0A0A0505A5A50000;
defparam \HexDisplay5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N51
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[1]~1_combout  = ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  $ (\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( 
// (\CPU|PC|DOUT[5]~DUPLICATE_q ) # (\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[1]~1 .lut_mask = 64'h0000005555FFAA55;
defparam \HexDisplay5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[2]~2_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT[7]~DUPLICATE_q  ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & 
// \CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[2]~2 .lut_mask = 64'h0000C0C00C0C0F0F;
defparam \HexDisplay5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N0
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[3]~3_combout  = ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT[5]~DUPLICATE_q  ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & 
// !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( 
// (\CPU|PC|DOUT[5]~DUPLICATE_q  & \CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[3]~3 .lut_mask = 64'h0303C0C0C0C03333;
defparam \HexDisplay5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[4]~4_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT[4]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( 
// !\CPU|PC|DOUT[7]~DUPLICATE_q  ) ) ) # ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT[4]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( 
// \CPU|PC|DOUT[4]~DUPLICATE_q  ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[4]~4 .lut_mask = 64'h0F0F0A0AAAAA0A0A;
defparam \HexDisplay5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[5]~5_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (\CPU|PC|DOUT[4]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( 
// (\CPU|PC|DOUT[4]~DUPLICATE_q  & \CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( 
// (\CPU|PC|DOUT[4]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[5]~5 .lut_mask = 64'h3030F0F003033030;
defparam \HexDisplay5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N33
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[6]~6_combout  = ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( 
// (\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( 
// !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[6]~6 .lut_mask = 64'hA0A0A0A050500A0A;
defparam \HexDisplay5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y9_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
