# MicroprocessorApplication
Implementaion of Memory Based 64pt FFT Accelerator with RISC-V (multi core processing)

TP1: FFT Accelerator with a Single Core
<img width="408" height="242" alt="image" src="https://github.com/user-attachments/assets/f722fae9-80f3-4487-90f3-206604fc04f6" />

TP2: FFT Accelerator with Multiple Cores
<img width="569" height="321" alt="image" src="https://github.com/user-attachments/assets/82ac7a00-9f5e-4239-a927-d7bea267f9bb" />

TP_1과 TP_2 모두 아래의 동일한 시스템을 이용한다.
<img width="330" height="776" alt="image" src="https://github.com/user-attachments/assets/155ba85c-a588-481e-a0a9-963542ac2b63" />

두 과제 모두 64pt FFT 시간 단축을 목표로 unrolling, scheduling 등의 기법을 이용한다.
