

================================================================
== Vitis HLS Report for 'reduce_accum4_ii_is_3_Pipeline_1'
================================================================
* Date:           Sun Jul 10 12:43:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.100 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      19|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       5|      46|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_14_fu_152_p2    |         +|   0|  0|  10|           3|           1|
    |exitcond24_fu_146_p2  |      icmp|   0|  0|   9|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  19|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    3|          6|
    |empty_fu_46              |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_46  |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|accum_3_0_out               |  out|   32|      ap_vld|                     accum_3_0_out|       pointer|
|accum_3_0_out_ap_vld        |  out|    1|      ap_vld|                     accum_3_0_out|       pointer|
|accum_2_0_out               |  out|   32|      ap_vld|                     accum_2_0_out|       pointer|
|accum_2_0_out_ap_vld        |  out|    1|      ap_vld|                     accum_2_0_out|       pointer|
|accum_1_0_out               |  out|   32|      ap_vld|                     accum_1_0_out|       pointer|
|accum_1_0_out_ap_vld        |  out|    1|      ap_vld|                     accum_1_0_out|       pointer|
|accum_0_0_out               |  out|   32|      ap_vld|                     accum_0_0_out|       pointer|
|accum_0_0_out_ap_vld        |  out|    1|      ap_vld|                     accum_0_0_out|       pointer|
|accum_load_1145_out         |  out|   32|      ap_vld|               accum_load_1145_out|       pointer|
|accum_load_1145_out_ap_vld  |  out|    1|      ap_vld|               accum_load_1145_out|       pointer|
|accum_load_1041_out         |  out|   32|      ap_vld|               accum_load_1041_out|       pointer|
|accum_load_1041_out_ap_vld  |  out|    1|      ap_vld|               accum_load_1041_out|       pointer|
|accum_load_937_out          |  out|   32|      ap_vld|                accum_load_937_out|       pointer|
|accum_load_937_out_ap_vld   |  out|    1|      ap_vld|                accum_load_937_out|       pointer|
|accum_load33_out            |  out|   32|      ap_vld|                  accum_load33_out|       pointer|
|accum_load33_out_ap_vld     |  out|    1|      ap_vld|                  accum_load33_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%accum_load33 = alloca i32 1"   --->   Operation 5 'alloca' 'accum_load33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%accum_load_937 = alloca i32 1"   --->   Operation 6 'alloca' 'accum_load_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%accum_load_1041 = alloca i32 1"   --->   Operation 7 'alloca' 'accum_load_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%accum_load_1145 = alloca i32 1"   --->   Operation 8 'alloca' 'accum_load_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%accum_0_0 = alloca i32 1"   --->   Operation 9 'alloca' 'accum_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%accum_1_0 = alloca i32 1"   --->   Operation 10 'alloca' 'accum_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%accum_2_0 = alloca i32 1"   --->   Operation 11 'alloca' 'accum_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%accum_3_0 = alloca i32 1"   --->   Operation 12 'alloca' 'accum_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %empty"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_load = load i3 %empty"   --->   Operation 15 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.58ns)   --->   "%exitcond24 = icmp_eq  i3 %p_load, i3 4"   --->   Operation 17 'icmp' 'exitcond24' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 18 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%empty_14 = add i3 %p_load, i3 1"   --->   Operation 19 'add' 'empty_14' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond24, void %memset.loop.split, void %split.preheader.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_15 = trunc i3 %p_load"   --->   Operation 21 'trunc' 'empty_15' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%switch_ln0 = switch i2 %empty_15, void %branch7, i2 0, void %memset.loop.split.memset.loop.split29_crit_edge, i2 1, void %memset.loop.split.memset.loop.split29_crit_edge1, i2 2, void %branch6"   --->   Operation 22 'switch' 'switch_ln0' <Predicate = (!exitcond24)> <Delay = 0.72>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accum_2_0"   --->   Operation 23 'store' 'store_ln0' <Predicate = (!exitcond24 & empty_15 == 2)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accum_load_1041"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond24 & empty_15 == 2)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split29"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!exitcond24 & empty_15 == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accum_1_0"   --->   Operation 26 'store' 'store_ln0' <Predicate = (!exitcond24 & empty_15 == 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accum_load_937"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond24 & empty_15 == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split29"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond24 & empty_15 == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accum_0_0"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond24 & empty_15 == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accum_load33"   --->   Operation 30 'store' 'store_ln0' <Predicate = (!exitcond24 & empty_15 == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split29"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!exitcond24 & empty_15 == 0)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accum_3_0"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!exitcond24 & empty_15 == 3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %accum_load_1145"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond24 & empty_15 == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split29"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond24 & empty_15 == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 %empty_14, i3 %empty"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond24)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%accum_load = load i32 %accum_load33"   --->   Operation 37 'load' 'accum_load' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%accum_load_8 = load i32 %accum_load_937"   --->   Operation 38 'load' 'accum_load_8' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%accum_load_9 = load i32 %accum_load_1041"   --->   Operation 39 'load' 'accum_load_9' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%accum_load_10 = load i32 %accum_load_1145"   --->   Operation 40 'load' 'accum_load_10' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%accum_0_0_load = load i32 %accum_0_0"   --->   Operation 41 'load' 'accum_0_0_load' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%accum_1_0_load = load i32 %accum_1_0"   --->   Operation 42 'load' 'accum_1_0_load' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%accum_2_0_load = load i32 %accum_2_0"   --->   Operation 43 'load' 'accum_2_0_load' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%accum_3_0_load = load i32 %accum_3_0"   --->   Operation 44 'load' 'accum_3_0_load' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_3_0_out, i32 %accum_3_0_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_2_0_out, i32 %accum_2_0_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_1_0_out, i32 %accum_1_0_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_0_0_out, i32 %accum_0_0_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_load_1145_out, i32 %accum_load_10"   --->   Operation 49 'write' 'write_ln0' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_load_1041_out, i32 %accum_load_9"   --->   Operation 50 'write' 'write_ln0' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_load_937_out, i32 %accum_load_8"   --->   Operation 51 'write' 'write_ln0' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_load33_out, i32 %accum_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (exitcond24)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (exitcond24)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ accum_3_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_2_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_load_1145_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_load_1041_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_load_937_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_load33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (alloca           ) [ 01]
accum_load33     (alloca           ) [ 01]
accum_load_937   (alloca           ) [ 01]
accum_load_1041  (alloca           ) [ 01]
accum_load_1145  (alloca           ) [ 01]
accum_0_0        (alloca           ) [ 01]
accum_1_0        (alloca           ) [ 01]
accum_2_0        (alloca           ) [ 01]
accum_3_0        (alloca           ) [ 01]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
p_load           (load             ) [ 00]
specpipeline_ln0 (specpipeline     ) [ 00]
exitcond24       (icmp             ) [ 01]
empty_13         (speclooptripcount) [ 00]
empty_14         (add              ) [ 00]
br_ln0           (br               ) [ 00]
empty_15         (trunc            ) [ 01]
switch_ln0       (switch           ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
accum_load       (load             ) [ 00]
accum_load_8     (load             ) [ 00]
accum_load_9     (load             ) [ 00]
accum_load_10    (load             ) [ 00]
accum_0_0_load   (load             ) [ 00]
accum_1_0_load   (load             ) [ 00]
accum_2_0_load   (load             ) [ 00]
accum_3_0_load   (load             ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
ret_ln0          (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="accum_3_0_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_3_0_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="accum_2_0_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_2_0_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="accum_1_0_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="accum_0_0_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="accum_load_1145_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_load_1145_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="accum_load_1041_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_load_1041_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="accum_load_937_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_load_937_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="accum_load33_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_load33_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="empty_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="accum_load33_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load33/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="accum_load_937_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load_937/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="accum_load_1041_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load_1041/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="accum_load_1145_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_load_1145/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="accum_0_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_0_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="accum_1_0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="accum_2_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_2_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="accum_3_0_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_3_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln0_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln0_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln0_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln0_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="exitcond24_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond24/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_14_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_15_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="accum_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="accum_load_8_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_8/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="accum_load_9_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_9/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="accum_load_10_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load_10/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="accum_0_0_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_0_0_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="accum_1_0_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_0_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="accum_2_0_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_2_0_load/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="accum_3_0_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_3_0_load/1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="empty_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="246" class="1005" name="accum_load33_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_load33 "/>
</bind>
</comp>

<comp id="252" class="1005" name="accum_load_937_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_load_937 "/>
</bind>
</comp>

<comp id="258" class="1005" name="accum_load_1041_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_load_1041 "/>
</bind>
</comp>

<comp id="264" class="1005" name="accum_load_1145_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_load_1145 "/>
</bind>
</comp>

<comp id="270" class="1005" name="accum_0_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_0_0 "/>
</bind>
</comp>

<comp id="276" class="1005" name="accum_1_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_1_0 "/>
</bind>
</comp>

<comp id="282" class="1005" name="accum_2_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_2_0 "/>
</bind>
</comp>

<comp id="288" class="1005" name="accum_3_0_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_3_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="143" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="152" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="242"><net_src comp="46" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="249"><net_src comp="50" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="255"><net_src comp="54" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="261"><net_src comp="58" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="267"><net_src comp="62" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="273"><net_src comp="66" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="279"><net_src comp="70" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="285"><net_src comp="74" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="291"><net_src comp="78" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="235" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: accum_3_0_out | {1 }
	Port: accum_2_0_out | {1 }
	Port: accum_1_0_out | {1 }
	Port: accum_0_0_out | {1 }
	Port: accum_load_1145_out | {1 }
	Port: accum_load_1041_out | {1 }
	Port: accum_load_937_out | {1 }
	Port: accum_load33_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		exitcond24 : 2
		empty_14 : 2
		br_ln0 : 3
		empty_15 : 2
		switch_ln0 : 3
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 3
		accum_load : 1
		accum_load_8 : 1
		accum_load_9 : 1
		accum_load_10 : 1
		accum_0_0_load : 1
		accum_1_0_load : 1
		accum_2_0_load : 1
		accum_3_0_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     empty_14_fu_152    |    0    |    10   |
|----------|------------------------|---------|---------|
|   icmp   |    exitcond24_fu_146   |    0    |    8    |
|----------|------------------------|---------|---------|
|          |  write_ln0_write_fu_82 |    0    |    0    |
|          |  write_ln0_write_fu_89 |    0    |    0    |
|          |  write_ln0_write_fu_96 |    0    |    0    |
|   write  | write_ln0_write_fu_103 |    0    |    0    |
|          | write_ln0_write_fu_110 |    0    |    0    |
|          | write_ln0_write_fu_117 |    0    |    0    |
|          | write_ln0_write_fu_124 |    0    |    0    |
|          | write_ln0_write_fu_131 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |     empty_15_fu_158    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    18   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   accum_0_0_reg_270   |   32   |
|   accum_1_0_reg_276   |   32   |
|   accum_2_0_reg_282   |   32   |
|   accum_3_0_reg_288   |   32   |
|  accum_load33_reg_246 |   32   |
|accum_load_1041_reg_258|   32   |
|accum_load_1145_reg_264|   32   |
| accum_load_937_reg_252|   32   |
|     empty_reg_239     |    3   |
+-----------------------+--------+
|         Total         |   259  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   18   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   259  |    -   |
+-----------+--------+--------+
|   Total   |   259  |   18   |
+-----------+--------+--------+
