// Seed: 1892092712
module module_0 (
    input wire id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    output tri id_4,
    output wire id_5,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8
);
  wire \id_10 , id_11;
  wire id_12, id_13, id_14, id_15;
  assign id_12 = id_11;
  supply0 id_16 = -1'b0, id_17;
  wire id_18;
  if (\id_10 ) wire id_19 = id_11;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wor id_5
);
  wire id_7;
  supply1 id_8;
  always $display(id_8, 1'd0);
  string id_9 = "";
  always id_7 = id_0;
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_1,
      id_7,
      id_1,
      id_1,
      id_7,
      id_4,
      id_0
  );
endmodule
