decode_pipe
pipelinedregs
decoder
mips_core
r32_reg_clr_cls
r5_reg_clr_cls
rd_sel
jack
ctl_FSM
mips_dvc
alu_we_reg_clr_cls
alu_muxa
alu_muxb
ext_ctl_reg_clr_cls
mips_sys
ext
alu_func_reg_clr_cls
rf_stage
rd_sel_reg_clr_cls
wb_we_reg_clr_cls
mips_alu
exec_stage
muxb_ctl_reg_clr_cls
muxa_ctl_reg_clr_cls
forward
forward_node
alu
mips_core/wire_BUS1726
mips_core/wire_BUS1724
mips_core/inst_rnd_pass0
mips_core/inst_rnd_pass1
mips_core/inst_iforward
mips_core/inst_iRF_stage
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6/block_1/case_1
ctl_FSM/reg_id2ra_ins_clr
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/reg_id2ra_ins_cls
ctl_FSM/reg_ra2exec_ctl_clr
decode_pipe/input_id2ra_ctl_cls
decode_pipe/input_id2ra_ctl_clr
mips_sys/input_pause
mips_core/input_pause
rf_stage/input_pause
mips_sys/input_zz_ins_i
mips_core/input_zz_ins_i
decode_pipe/input_ins_i
decoder/input_ins_i
decoder/wire_inst_op
decoder/assign_1_inst_op
decoder/assign_2_inst_func
decoder/wire_inst_func
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_10
rf_stage/input_rst_i
mips_core/input_rst
mips_sys/input_rst
ctl_FSM/input_rst
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
ctl_FSM/input_pause
ctl_FSM/always_5/block_1/case_1/stmt_1
decoder/always_1/block_1/case_1/block_4/stmt_5
decoder/always_1/block_1/case_1/block_4
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_10/stmt_5
decoder/always_1/block_1/case_1/block_13
decoder/always_1/block_1/case_1/block_13/stmt_5
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_14
decoder/always_1/block_1/case_1/block_14/stmt_5
rf_stage/input_ins_i
rf_stage/input_irq_i
mips_sys/wire_w_irq
mips_sys/inst_imips_dvc
ctl_FSM/input_irq
mips_dvc/always_6
mips_dvc/reg_irq_req_o
mips_core/input_irq_i
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
mips_dvc/always_6/stmt_1
mips_dvc/always_5/if_1
mips_sys/inst_i_mips_core
mips_dvc/always_5
mips_dvc/reg_cmd
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/always_5/if_1/block_2
pipelinedregs/input_pause
pipelinedregs/input_ext_ctl_i
pipelinedregs/input_muxa_ctl_i
pipelinedregs/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/input_clr
decoder/always_1/block_1/case_1/block_21/stmt_5
decoder/always_1/block_1/case_1/block_21
mips_sys/wire_cop_addr
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
ctl_FSM/always_6/block_1/case_1/block_1/stmt_1
rf_stage/wire_NET6609
rf_stage/wire_ra2ex_ctl_clr_o
alu_muxa/input_ctl
decoder/always_1/block_1/case_1/block_21/stmt_6
decoder/always_1/block_1/case_1/block_21/stmt_8
decoder/always_1/block_1/case_1/block_14/stmt_8
ext/always_1/case_1/stmt_1
forward/input_rns_i
ext_ctl_reg_clr_cls/input_cls
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/input_ext_ctl_i
decoder/reg_ext_ctl
decode_pipe/wire_BUS2072
decode_pipe/input_ra2ex_ctl_clr
decode_pipe/wire_BUS2040
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
decoder/reg_alu_func
decode_pipe/inst_idecoder
mips_core/inst_decoder_pipe
ctl_FSM/input_id_cmd
decode_pipe/wire_fsm_dly
decoder/reg_fsm_dly
mips_core/wire_BUS197
rf_stage/input_id_cmd
rd_sel_reg_clr_cls/input_rd_sel_i
rd_sel_reg_clr_cls/reg_rd_sel_o
rf_stage/input_ext_ctl_i
rd_sel/always_1/case_1/stmt_2
rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_2
rd_sel_reg_clr_cls/always_1/if_1/if_1
rd_sel_reg_clr_cls/input_cls
pipelinedregs/input_rd_sel_i
decode_pipe/wire_BUS2110
decode_pipe/wire_BUS2086
muxa_ctl_reg_clr_cls/input_cls
decoder/reg_muxa_ctl
decode_pipe/input_pause
decode_pipe/wire_BUS2048
decode_pipe/wire_BUS2094
decoder/always_1/block_1/case_1/block_21/stmt_1
wb_we_reg_clr_cls/input_cls
pipelinedregs/input_alu_func_i
pipelinedregs/input_alu_we_i
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
decoder/reg_rd_sel
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
decoder/reg_muxb_ctl
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
decoder/reg_alu_we
alu_we_reg_clr_cls/input_cls
r5_reg_clr_cls/input_cls
r5_reg_clr_cls/input_clr
wb_we_reg_clr_cls/input_clr
alu_muxa/input_fw_alu
alu/always_1/block_1/case_1/stmt_5
forward_node/always_1/if_1/stmt_1
exec_stage/input_fw_alu
pipelinedregs/inst_U17
pipelinedregs/wire_muxa_ctl_o
r32_reg_clr_cls/input_clr
muxb_ctl_reg_clr_cls/input_cls
r32_reg_clr_cls/input_cls
rf_stage/wire_NET6658
ctl_FSM/reg_CurrState
ctl_FSM/always_4
alu_we_reg_clr_cls/always_1/if_1/if_1
alu_we_reg_clr_cls/always_1
alu_we_reg_clr_cls/always_1/if_1
alu_we_reg_clr_cls/reg_alu_we_o
alu_we_reg_clr_cls/input_clr
alu_we_reg_clr_cls/input_alu_we_i
alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_muxa/reg_a_o
alu_muxa/always_1/block_1/case_1
alu_muxa/always_1/block_1
alu_muxa/always_1
alu_muxb/input_ext
alu_muxb/always_1/case_1/stmt_1
alu_muxa/always_1/block_1/case_1/stmt_1
alu_muxb/input_ctl
rf_stage/wire_rs_n_o
rf_stage/inst_jack1
rf_stage/wire_rt_n_o
rf_stage/wire_BUS2085
rf_stage/inst_ins_reg
jack/assign_2_rt_o
jack/wire_rt_o
jack/input_ins_i
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/reg_NextState
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext_ctl_reg_clr_cls/input_clr
ext_ctl_reg_clr_cls/always_1/if_1
ext/input_ctl
ext/assign_1_instr25_0
ext/wire_instr25_0
ext/input_ins_i
exec_stage/input_muxa_ctl_i
decode_pipe/wire_rd_sel_o
pipelinedregs/wire_rd_sel_o
pipelinedregs/inst_U5
pipelinedregs/inst_U6
pipelinedregs/wire_BUS4987
pipelinedregs/inst_U24
pipelinedregs/wire_BUS7299
jack/wire_rs_o
jack/assign_1_rs_o
forward_node/input_rn
forward_node/reg_mux_fw
forward_node/always_1/if_1
forward_node/always_1
mips_core/wire_NET1640
pipelinedregs/input_ra2ex_ctl_clr
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
pipelinedregs/inst_U7
pipelinedregs/wire_BUS5008
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
decode_pipe/wire_muxa_ctl_o
mips_core/wire_BUS5832
muxa_ctl_reg_clr_cls/always_1/if_1
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
muxa_ctl_reg_clr_cls/always_1
mips_core/wire_BUS748
mips_core/wire_BUS371
rf_stage/input_rd_sel_i
decode_pipe/wire_ext_ctl_o
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_core/wire_BUS5840
mips_core/wire_BUS7219
muxb_ctl_reg_clr_cls/always_1/if_1/if_1
muxb_ctl_reg_clr_cls/always_1/if_1
mips_core/wire_BUS775
wb_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
wb_we_reg_clr_cls/input_wb_we_i
wb_we_reg_clr_cls/always_1
wb_we_reg_clr_cls/reg_wb_we_o
pipelinedregs/wire_alu_we_o
pipelinedregs/inst_U22
wb_we_reg_clr_cls/always_1/if_1/if_1
wb_we_reg_clr_cls/always_1/if_1
alu/input_a
mips_alu/input_a
exec_stage/wire_BUS476
exec_stage/inst_i_alu_muxa
rd_sel/input_ctl
rd_sel_reg_clr_cls/input_clr
pipelinedregs/inst_U1
pipelinedregs/wire_BUS5483
muxb_ctl_reg_clr_cls/input_muxb_ctl_i
mips_core/wire_BUS117
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
decode_pipe/wire_muxb_ctl_o
pipelinedregs/wire_muxb_ctl_o
pipelinedregs/inst_U14
exec_stage/input_muxb_ctl_i
alu_func_reg_clr_cls/input_cls
pipelinedregs/input_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_cls_o
mips_core/wire_NET1572
ctl_FSM/reg_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_clr_o
pipelinedregs/input_id2ra_ctl_clr
mips_core/wire_NET1606
ctl_FSM/reg_id2ra_ctl_clr
rd_sel/input_rt_i
muxb_ctl_reg_clr_cls/always_1
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
mips_core/inst_iexec_stage
mips_core/wire_BUS9589
mips_core/wire_cop_addr_o
mips_core/inst_alu_pass0
mips_alu/wire_alu_c
mips_alu/inst_mips_alu
mips_alu/wire_c
mips_alu/assign_1_c
exec_stage/inst_MIPS_alu
exec_stage/wire_alu_ur_o
alu_func_reg_clr_cls/input_clr
alu/reg_alu_out
alu/always_1/block_1/case_1
alu/always_1/block_1
alu/always_1
rd_sel_reg_clr_cls/always_1
rd_sel_reg_clr_cls/always_1/if_1
mips_core/inst_ext_reg
mips_core/wire_BUS7231
ext/reg_res
ext/always_1/case_1
ext/always_1
rf_stage/inst_i_ext
rf_stage/wire_ext_o
exec_stage/input_ext_i
alu/always_1/block_1/case_1/stmt_3
alu/input_b
r32_reg_clr_cls/input_r32_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_alu/input_b
r5_reg_clr_cls/input_r5_i
r5_reg_clr_cls/always_1/if_1/if_1/stmt_2
r5_reg_clr_cls/reg_r5_o
r5_reg_clr_cls/always_1
r5_reg_clr_cls/always_1/if_1
r5_reg_clr_cls/always_1/if_1/if_1
rd_sel/reg_rd_o
rd_sel/always_1/case_1
rd_sel/always_1
alu_muxb/always_1/case_1
alu_muxb/always_1
alu_muxb/reg_b_o
pipelinedregs/wire_alu_func_o
pipelinedregs/inst_U16
pipelinedregs/wire_BUS5674
pipelinedregs/inst_U26
mips_core/wire_BUS6275
mips_alu/input_ctl
decode_pipe/inst_pipereg
decode_pipe/wire_alu_func_o
exec_stage/input_alu_func
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_func_reg_clr_cls/always_1
alu_func_reg_clr_cls/reg_alu_func_o
alu_func_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/always_1/if_1/if_1
exec_stage/inst_i_alu_muxb
exec_stage/wire_BUS468
rf_stage/inst_rd_sel
rf_stage/wire_rd_index_o
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/always_1
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1
alu/input_alu_func
alu/always_1/block_1/case_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
pipelinedregs/inst_U6/expr_1
r5_reg_clr_cls/always_1/if_1/if_1/cond
r5_reg_clr_cls/always_1/if_1/cond
rd_sel/always_1/case_1/cond
rd_sel_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U5/expr_1
rd_sel_reg_clr_cls/always_1/if_1/cond
alu_we_reg_clr_cls/always_1/if_1/if_1/cond
alu_we_reg_clr_cls/always_1/if_1/cond
mips_alu/assign_1_c/expr_1/expr_1
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U1/expr_1
muxb_ctl_reg_clr_cls/always_1/if_1/cond
alu_func_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U26/expr_1
alu_func_reg_clr_cls/always_1/if_1/cond
ext/always_1/case_1/cond
r32_reg_clr_cls/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
wb_we_reg_clr_cls/always_1/if_1/if_1/cond
wb_we_reg_clr_cls/always_1/if_1/cond
rf_stage/inst_ins_reg/expr_1
alu_muxb/always_1/case_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
alu_muxa/always_1/block_1/case_1/cond
pipelinedregs/inst_U7/expr_1
mips_alu/assign_1_c/expr_1
alu/always_1/block_1/case_1/stmt_5/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
alu/always_1/block_1/case_1/stmt_3/expr_1
