/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 176 240)
	(text "cpu" (rect 5 0 26 12)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 210 25 220)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 24 12)(font "Arial" (font_size 8)))
		(text "CLK" (rect 21 27 45 39)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 160 32)
		(output)
		(text "stage[3..0]" (rect 0 0 60 12)(font "Arial" (font_size 8)))
		(text "stage[3..0]" (rect 79 27 139 39)(font "Arial" (font_size 8)))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(port
		(pt 160 64)
		(output)
		(text "reg_add[3..0]" (rect 0 0 75 12)(font "Arial" (font_size 8)))
		(text "reg_add[3..0]" (rect 64 59 139 71)(font "Arial" (font_size 8)))
		(line (pt 160 64)(pt 144 64)(line_width 3))
	)
	(port
		(pt 160 80)
		(output)
		(text "reg_dat[15..0]" (rect 0 0 79 12)(font "Arial" (font_size 8)))
		(text "reg_dat[15..0]" (rect 60 75 139 87)(font "Arial" (font_size 8)))
		(line (pt 160 80)(pt 144 80)(line_width 3))
	)
	(port
		(pt 160 96)
		(output)
		(text "Address[10..0]" (rect 0 0 83 12)(font "Arial" (font_size 8)))
		(text "Address[10..0]" (rect 56 91 139 103)(font "Arial" (font_size 8)))
		(line (pt 160 96)(pt 144 96)(line_width 3))
	)
	(port
		(pt 160 112)
		(output)
		(text "reg_ct[1..0]" (rect 0 0 64 12)(font "Arial" (font_size 8)))
		(text "reg_ct[1..0]" (rect 75 107 139 119)(font "Arial" (font_size 8)))
		(line (pt 160 112)(pt 144 112)(line_width 3))
	)
	(port
		(pt 160 128)
		(output)
		(text "op1[15..0]" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "op1[15..0]" (rect 83 123 139 135)(font "Arial" (font_size 8)))
		(line (pt 160 128)(pt 144 128)(line_width 3))
	)
	(port
		(pt 160 144)
		(output)
		(text "op2[15..0]" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "op2[15..0]" (rect 83 139 139 151)(font "Arial" (font_size 8)))
		(line (pt 160 144)(pt 144 144)(line_width 3))
	)
	(port
		(pt 160 160)
		(output)
		(text "cmd[3..0]" (rect 0 0 53 12)(font "Arial" (font_size 8)))
		(text "cmd[3..0]" (rect 86 155 139 167)(font "Arial" (font_size 8)))
		(line (pt 160 160)(pt 144 160)(line_width 3))
	)
	(port
		(pt 160 176)
		(output)
		(text "control[5..0]" (rect 0 0 67 12)(font "Arial" (font_size 8)))
		(text "control[5..0]" (rect 72 171 139 183)(font "Arial" (font_size 8)))
		(line (pt 160 176)(pt 144 176)(line_width 3))
	)
	(port
		(pt 160 48)
		(bidir)
		(text "data[15..0]" (rect 0 0 60 12)(font "Arial" (font_size 8)))
		(text "data[15..0]" (rect 79 43 139 55)(font "Arial" (font_size 8)))
		(line (pt 160 48)(pt 144 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 208)(line_width 1))
	)
)
