

================================================================
== Vivado HLS Report for 'get_result'
================================================================
* Date:           Mon Apr  9 21:30:07 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist_edpa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     12.57|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 12.57ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%CompleteRegister_m_c = call i80 @_ssdm_op_Read.ap_auto.i80(i80 %CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 79)" [mnist_edpa/complete_register.hpp:36]
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_PartSelect.i64.i80.i32.i32(i80 %CompleteRegister_m_c, i32 16, i32 79)" [mnist_edpa/complete_register.hpp:41]
ST_1 : Operation 6 [1/1] (4.06ns)   --->   "%tmp_19 = call i64 @llvm.ctlz.i64(i64 %p_Result_3, i1 true) nounwind" [mnist_edpa/complete_register.hpp:41]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (2.77ns)   --->   "%tmp_28 = icmp eq i64 %p_Result_3, 0" [mnist_edpa/complete_register.hpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.91ns)   --->   "%flipped_V = xor i80 %CompleteRegister_m_c, -1" [mnist_edpa/complete_register.hpp:38]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_PartSelect.i64.i80.i32.i32(i80 %flipped_V, i32 16, i32 79)" [mnist_edpa/complete_register.hpp:39]
ST_1 : Operation 10 [1/1] (4.06ns)   --->   "%tmp_23 = call i64 @llvm.ctlz.i64(i64 %p_Result_1, i1 true) nounwind" [mnist_edpa/complete_register.hpp:39]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.77ns)   --->   "%tmp_31 = icmp eq i64 %p_Result_1, 0" [mnist_edpa/complete_register.hpp:39]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i80.i32.i32(i80 %CompleteRegister_m_c, i32 15, i32 0)" [mnist_edpa/complete_register.hpp:41]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s_31 = call i64 @llvm.part.set.i64.i16(i64 -1, i16 %p_Result_s, i32 63, i32 48)" [mnist_edpa/complete_register.hpp:41]
ST_1 : Operation 14 [1/1] (4.06ns)   --->   "%tmp_8 = call i64 @llvm.ctlz.i64(i64 %p_Result_s_31, i1 true) nounwind" [mnist_edpa/complete_register.hpp:41]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i64 %tmp_19 to i8" [mnist_edpa/complete_register.hpp:41]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %tmp_8 to i8" [mnist_edpa/complete_register.hpp:41]
ST_1 : Operation 17 [1/1] (1.91ns)   --->   "%tmp_2 = add i8 %tmp_71, %tmp_70" [mnist_edpa/complete_register.hpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.37ns)   --->   "%leading_signs_V = select i1 %tmp_28, i8 %tmp_2, i8 %tmp_70" [mnist_edpa/complete_register.hpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.55ns)   --->   "%tmp_10 = icmp eq i8 %leading_signs_V, 80" [mnist_edpa/complete_register.hpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i80.i32.i32(i80 %flipped_V, i32 15, i32 0)" [mnist_edpa/complete_register.hpp:39]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @llvm.part.set.i64.i16(i64 -1, i16 %p_Result_4, i32 63, i32 48)" [mnist_edpa/complete_register.hpp:39]
ST_1 : Operation 22 [1/1] (4.06ns)   --->   "%tmp_11 = call i64 @llvm.ctlz.i64(i64 %p_Result_2, i1 true) nounwind" [mnist_edpa/complete_register.hpp:39]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %tmp_23 to i8" [mnist_edpa/complete_register.hpp:39]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i64 %tmp_11 to i8" [mnist_edpa/complete_register.hpp:39]
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%tmp_7 = add i8 %tmp_73, %tmp_72" [mnist_edpa/complete_register.hpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node leading_signs_V_2)   --->   "%leading_signs_V_1 = select i1 %tmp_31, i8 %tmp_7, i8 %tmp_72" [mnist_edpa/complete_register.hpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.37ns) (out node of the LUT)   --->   "%leading_signs_V_2 = select i1 %tmp, i8 %leading_signs_V_1, i8 %leading_signs_V" [mnist_edpa/complete_register.hpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i8 %leading_signs_V_2 to i5" [mnist_edpa/complete_register.hpp:48]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i8 %leading_signs_V_2 to i9" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%addconv = sub i9 78, %rhs_V_cast" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i9 %addconv to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %addconv, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %tmp_16_cast)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 34 [1/1] (1.66ns)   --->   "%tmp_36_1 = icmp sgt i9 %addconv, 0" [mnist_edpa/complete_register.hpp:53]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.93ns)   --->   "%index_assign_1_1 = add i9 -1, %addconv" [mnist_edpa/complete_register.hpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%index_assign_1_1_cas = zext i9 %index_assign_1_1 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_1_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 38 [1/1] (1.93ns)   --->   "%r_V_2 = add i9 -2, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_2, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%index_assign_1_2_cas = zext i9 %r_V_2 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_2_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 42 [1/1] (1.93ns)   --->   "%r_V_3 = add i9 -3, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_3, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%index_assign_1_3_cas = zext i9 %r_V_3 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_3_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 46 [1/1] (1.93ns)   --->   "%r_V_4 = add i9 -4, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_4, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%index_assign_1_4_cas = zext i9 %r_V_4 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_4_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 50 [1/1] (1.93ns)   --->   "%r_V_5 = add i9 -5, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_5, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%index_assign_1_5_cas = zext i9 %r_V_5 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_5_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 54 [1/1] (1.93ns)   --->   "%r_V_6 = add i9 -6, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_6, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%index_assign_1_6_cas = zext i9 %r_V_6 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_6_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 58 [1/1] (1.93ns)   --->   "%r_V_7 = add i9 -7, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_7, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%index_assign_1_7_cas = zext i9 %r_V_7 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_7_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 62 [1/1] (1.93ns)   --->   "%r_V_8 = add i9 -8, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_8, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%index_assign_1_8_cas = zext i9 %r_V_8 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_8_cas)" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 66 [1/1] (1.93ns)   --->   "%r_V_9 = add i9 -9, %addconv" [mnist_edpa/complete_register.hpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_9, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%index_assign_1_9_cas = zext i9 %r_V_9 to i32" [mnist_edpa/complete_register.hpp:55]
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 %index_assign_1_9_cas)" [mnist_edpa/complete_register.hpp:55]

 <State 2> : 6.07ns
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %CompleteRegister_m_c, i32 79)" [mnist_edpa/complete_register.hpp:32]
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V)   --->   "%tmp_s = xor i1 %tmp, true" [mnist_edpa/complete_register.hpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.78ns)   --->   "%tmp_14 = sub i5 8, %tmp_74" [mnist_edpa/complete_register.hpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%exponent_V = xor i5 %tmp_14, -16" [mnist_edpa/complete_register.hpp:48]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_6 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_76, i9 0)" [mnist_edpa/complete_register.hpp:55]
ST_2 : Operation 75 [1/1] (1.37ns)   --->   "%p_0274_1 = select i1 %tmp_75, i10 0, i10 %p_Result_6" [mnist_edpa/complete_register.hpp:53]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.93ns)   --->   "%tmp_15 = and i1 %tmp_36_1, %tmp_77" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev7 = xor i1 %tmp_78, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_16 = and i1 %tmp_79, %rev7" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev = xor i1 %tmp_80, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_17 = and i1 %tmp_81, %rev" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev1 = xor i1 %tmp_82, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_18 = and i1 %tmp_83, %rev1" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev2 = xor i1 %tmp_84, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_20 = and i1 %tmp_85, %rev2" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev3 = xor i1 %tmp_86, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_21 = and i1 %tmp_87, %rev3" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev4 = xor i1 %tmp_88, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_22 = and i1 %tmp_89, %rev4" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev5 = xor i1 %tmp_90, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_24 = and i1 %tmp_91, %rev5" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev6 = xor i1 %tmp_92, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_25 = and i1 %tmp_93, %rev6" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_26 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_15, i1 %tmp_16, i1 %tmp_17, i1 %tmp_18, i1 %tmp_20, i1 %tmp_21, i1 %tmp_22, i1 %tmp_24, i1 %tmp_25)" [mnist_edpa/complete_register.hpp:53]
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_0274_1_9 = call i10 @_ssdm_op_PartSet.i10.i10.i9.i32.i32(i10 %p_0274_1, i9 %tmp_26, i32 0, i32 8)" [mnist_edpa/complete_register.hpp:53]
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not = xor i1 %tmp_93, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39 = or i1 %tmp_92, %p_not" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not1 = xor i1 %tmp_91, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_1 = or i1 %tmp_90, %p_not1" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not2 = xor i1 %tmp_89, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_2 = or i1 %tmp_88, %p_not2" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not3 = xor i1 %tmp_87, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_3 = or i1 %tmp_86, %p_not3" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not4 = xor i1 %tmp_85, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_4 = or i1 %tmp_84, %p_not4" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not5 = xor i1 %tmp_83, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_5 = or i1 %tmp_82, %p_not5" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not6 = xor i1 %tmp_81, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_6 = or i1 %tmp_80, %p_not6" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_not7 = xor i1 %tmp_79, true" [mnist_edpa/complete_register.hpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_7 = or i1 %tmp_78, %p_not7" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_8 = xor i1 %tmp_15, true" [mnist_edpa/complete_register.hpp:53]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_0274_1, i32 9)" [mnist_edpa/complete_register.hpp:63]
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%tmp_39_9 = xor i1 %tmp_94, true" [mnist_edpa/complete_register.hpp:63]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node mantissa_V)   --->   "%p_Result_27_9 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_39_9, i1 %tmp_39_8, i1 %tmp_39_7, i1 %tmp_39_6, i1 %tmp_39_5, i1 %tmp_39_4, i1 %tmp_39_3, i1 %tmp_39_2, i1 %tmp_39_1, i1 %tmp_39)" [mnist_edpa/complete_register.hpp:63]
ST_2 : Operation 115 [1/1] (1.95ns) (out node of the LUT)   --->   "%mantissa_V = add i10 1, %p_Result_27_9" [mnist_edpa/complete_register.hpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_Repl2_s = select i1 %tmp, i10 %mantissa_V, i10 %p_0274_1_9" [mnist_edpa/complete_register.hpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Result_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10(i1 %p_Repl2_2, i5 %exponent_V, i10 %p_Repl2_s)" [mnist_edpa/complete_register.hpp:68]
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V)   --->   "%sel_tmp = and i1 %tmp_10, %tmp_s" [mnist_edpa/complete_register.hpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.37ns) (out node of the LUT)   --->   "%agg_result_V = select i1 %sel_tmp, i16 0, i16 %p_Result_5" [mnist_edpa/complete_register.hpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "ret i16 %agg_result_V" [mnist_edpa/complete_register.hpp:71]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 1.88ns.

 <State 1>: 12.6ns
The critical path consists of the following:
	wire read on port 'CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read' [2]  (0 ns)
	'ctlz' operation ('tmp_19', mnist_edpa/complete_register.hpp:41) [7]  (4.06 ns)
	'add' operation ('tmp_2', mnist_edpa/complete_register.hpp:41) [18]  (1.92 ns)
	'select' operation ('leading_signs.V', mnist_edpa/complete_register.hpp:41) [19]  (1.37 ns)
	'select' operation ('leading_signs.V', mnist_edpa/complete_register.hpp:36) [28]  (1.37 ns)
	'sub' operation ('addconv', mnist_edpa/complete_register.hpp:53) [33]  (1.92 ns)
	'add' operation ('index_assign_1_1', mnist_edpa/complete_register.hpp:55) [40]  (1.94 ns)

 <State 2>: 6.07ns
The critical path consists of the following:
	'select' operation ('p_0274_1', mnist_edpa/complete_register.hpp:53) [38]  (1.37 ns)
	'xor' operation ('tmp_39_9', mnist_edpa/complete_register.hpp:63) [112]  (0 ns)
	'add' operation ('mantissa.V', mnist_edpa/complete_register.hpp:65) [114]  (1.96 ns)
	'select' operation ('__Repl2__', mnist_edpa/complete_register.hpp:68) [115]  (0 ns)
	'select' operation ('agg_result_V', mnist_edpa/complete_register.hpp:42) [118]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
