#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 25 17:46:45 2024
# Process ID: 13404
# Current directory: E:/xilinx/final_project/lab6.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: E:/xilinx/final_project/lab6.runs/impl_1\vivado.jou
# Running On: yinuo, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16855 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 373.266 ; gain = 62.707
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/frame_buffer_0/frame_buffer_0.dcp' for cell 'FB'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/bullet_rom/bullet_rom.dcp' for cell 'BE/s_bullet_rom'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/red_brick_rom/red_brick_rom.dcp' for cell 'BK/RB/red_brick_rom'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/ip/tank3_rom/tank3_rom.dcp' for cell 'TE2/tank2_rom'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.410 . Memory (MB): peak = 910.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 786 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1534.336 ; gain = 481.332
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_1/mb_block_axi_gpio_3_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_2/mb_block_axi_gpio_3_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [F:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [F:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1534.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

38 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1534.336 ; gain = 1099.305
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1534.336 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c900fe0c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.554 . Memory (MB): peak = 1534.336 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1911c386c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.741 . Memory (MB): peak = 1842.438 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 296 cells and removed 409 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 1dbb32779

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.916 . Memory (MB): peak = 1842.438 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 137 cells and removed 330 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a939f9d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1842.438 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 561 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 163 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 12d6d4c0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1842.438 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12d6d4c0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1842.438 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c40cdd52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1842.438 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             296  |             409  |                                              4  |
|  Constant propagation         |             137  |             330  |                                              2  |
|  Sweep                        |               0  |             561  |                                              7  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1842.438 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bfce3cb6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1842.438 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 57 BRAM(s) out of a total of 69 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 57 newly gated: 1 Total Ports: 138
Ending PowerOpt Patch Enables Task | Checksum: 14e94ad3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.351 . Memory (MB): peak = 2015.938 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14e94ad3a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.938 ; gain = 173.500

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14e94ad3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.938 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2015.938 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a8eb712b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.938 ; gain = 481.602
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-804] Only the first 20 REQP-1840 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1840]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-804] Only the first 20 REQP-1840 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1840]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2015.938 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 130747225

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2015.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8c0450a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16c1cf147

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16c1cf147

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.938 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16c1cf147

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eba1e7cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c1f2282e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c1f2282e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1791aee1b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 449 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 7, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 213 nets or LUTs. Breaked 8 LUTs, combined 205 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2015.938 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |            205  |                   213  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |            205  |                   213  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 151f49f43

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.938 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 10c90731f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.938 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10c90731f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 156f2b831

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1800ec616

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1449675ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f6d143b0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 153fd683f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f1bdf8d3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21c0aa770

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e9ab1626

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 212cc3953

Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2015.938 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 212cc3953

Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 252f34777

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.308 | TNS=-363.672 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d97cd6d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 25e857326

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.442 . Memory (MB): peak = 2015.938 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 252f34777

Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.368. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 138f10a45

Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.938 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.938 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 138f10a45

Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 138f10a45

Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 138f10a45

Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.938 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 138f10a45

Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2015.938 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.938 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10fd1fda5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.938 ; gain = 0.000
Ending Placer Task | Checksum: 10b812a5e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.865 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2015.938 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.29s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2015.938 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.368 | TNS=-336.134 |
Phase 1 Physical Synthesis Initialization | Checksum: 86fa7e22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.934 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.368 | TNS=-336.134 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 86fa7e22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.368 | TNS=-336.134 |
INFO: [Physopt 32-702] Processed net TE2/tank2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net counter_reg_n_0_[10]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.365 | TNS=-336.005 |
INFO: [Physopt 32-81] Processed net counter_reg_n_0_[10]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[10]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.342 | TNS=-335.016 |
INFO: [Physopt 32-81] Processed net counter_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.311 | TNS=-333.683 |
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[5].  Re-placed instance TK2/tank2_rom_i_5
INFO: [Physopt 32-735] Processed net TK2/addra[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.270 | TNS=-333.036 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[9].  Re-placed instance TK2/tank2_rom_i_1
INFO: [Physopt 32-735] Processed net TK2/addra[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.101 | TNS=-332.581 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[8].  Re-placed instance TK2/tank2_rom_i_2
INFO: [Physopt 32-735] Processed net TK2/addra[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.082 | TNS=-332.053 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[6].  Re-placed instance TK2/tank2_rom_i_4
INFO: [Physopt 32-735] Processed net TK2/addra[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.062 | TNS=-331.549 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[4].  Re-placed instance TK2/tank2_rom_i_6
INFO: [Physopt 32-735] Processed net TK2/addra[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.041 | TNS=-331.034 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[7].  Re-placed instance TK2/tank2_rom_i_3
INFO: [Physopt 32-735] Processed net TK2/addra[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.982 | TNS=-330.518 |
INFO: [Physopt 32-702] Processed net TE3/tank3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[5].  Re-placed instance TK/tank3_rom_i_5
INFO: [Physopt 32-735] Processed net TK/addra[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.893 | TNS=-330.010 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[6].  Re-placed instance TK/tank3_rom_i_4
INFO: [Physopt 32-735] Processed net TK/addra[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.883 | TNS=-329.529 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[3].  Re-placed instance TK/tank3_rom_i_7
INFO: [Physopt 32-735] Processed net TK/addra[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.865 | TNS=-328.980 |
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK2/addra[2].  Re-placed instance TK2/tank2_rom_i_8
INFO: [Physopt 32-735] Processed net TK2/addra[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.843 | TNS=-328.628 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net TK/tank3_rom_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.843 | TNS=-328.628 |
INFO: [Physopt 32-663] Processed net TK/addra[8].  Re-placed instance TK/tank3_rom_i_2
INFO: [Physopt 32-735] Processed net TK/addra[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.835 | TNS=-328.121 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[2].  Re-placed instance TK/tank3_rom_i_8
INFO: [Physopt 32-735] Processed net TK/addra[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.826 | TNS=-327.648 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[7].  Re-placed instance TK/tank3_rom_i_3
INFO: [Physopt 32-735] Processed net TK/addra[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.823 | TNS=-327.160 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[9].  Re-placed instance TK/tank3_rom_i_1
INFO: [Physopt 32-735] Processed net TK/addra[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.815 | TNS=-326.702 |
INFO: [Physopt 32-702] Processed net TK2/addra[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/BallY_reg[7]_3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TE2/counter_reg[18]_3. Critical path length was reduced through logic transformation on cell TE2/rom_address1_i_7__1_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.777 | TNS=-325.756 |
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[4].  Re-placed instance TK/tank3_rom_i_6
INFO: [Physopt 32-735] Processed net TK/addra[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.734 | TNS=-325.055 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net TK2/rom_address1_i_13__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.726 | TNS=-324.975 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/rom_address1_i_14__0_n_0. Critical path length was reduced through logic transformation on cell TK2/rom_address1_i_14__0_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.696 | TNS=-324.896 |
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TE2/counter_reg[18]_4. Critical path length was reduced through logic transformation on cell TE2/rom_address1_i_6__1_comp.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.689 | TNS=-324.727 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_13__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TE2/counter_reg[18]_5.  Re-placed instance TE2/rom_address1_i_5
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.673 | TNS=-325.027 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.646 | TNS=-323.477 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/rom_address1_i_7__0_n_0. Critical path length was reduced through logic transformation on cell TK2/rom_address1_i_7__0_comp.
INFO: [Physopt 32-735] Processed net TE3/counter_reg[18]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.614 | TNS=-323.318 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TE2/counter_reg[18]_7. Critical path length was reduced through logic transformation on cell TE2/rom_address1_i_3__1_comp.
INFO: [Physopt 32-735] Processed net TE2/rom_address1_i_14__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.593 | TNS=-323.141 |
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TE2/counter_reg[18]_6. Critical path length was reduced through logic transformation on cell TE2/rom_address1_i_4__1_comp.
INFO: [Physopt 32-735] Processed net TE2/rom_address1_i_14__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.546 | TNS=-322.671 |
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TE2/counter_reg[18]_5. Critical path length was reduced through logic transformation on cell TE2/rom_address1_i_5_comp_2.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.460 | TNS=-319.036 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/rom_address1_i_6__0_n_0. Critical path length was reduced through logic transformation on cell TK2/rom_address1_i_6__0_comp.
INFO: [Physopt 32-735] Processed net TE3/counter_reg[18]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.418 | TNS=-318.804 |
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_53_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[17]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_i_16__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[9]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/tank2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/addra[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/BallY_reg[7]_3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net TK2/rom_address1_i_12__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.412 | TNS=-318.744 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net TK2/rom_address1_i_13__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.404 | TNS=-318.664 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_13__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TE2/counter_reg[18]_5.  Re-placed instance TE2/rom_address1_i_5_comp_2
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.340 | TNS=-318.024 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/counter_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE3/rom_address1_i_12__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_53_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[17]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[9]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.340 | TNS=-318.024 |
Phase 3 Critical Path Optimization | Checksum: ecf0137b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.938 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.340 | TNS=-318.024 |
INFO: [Physopt 32-702] Processed net TE2/tank2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/addra[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/BallY_reg[7]_3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/rom_address1_i_6__0_n_0. Critical path length was reduced through logic transformation on cell TK2/rom_address1_i_6__0_comp_1.
INFO: [Physopt 32-735] Processed net TE3/counter_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.312 | TNS=-317.698 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/rom_address1_i_7__0_n_0. Critical path length was reduced through logic transformation on cell TK2/rom_address1_i_7__0_comp_1.
INFO: [Physopt 32-735] Processed net TE3/rom_address1_i_12__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.303 | TNS=-317.674 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_13__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net TE2/counter_reg[18]_5. Replicated 3 times.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.291 | TNS=-317.653 |
INFO: [Physopt 32-81] Processed net TE2/counter_reg[18]_5. Replicated 1 times.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.289 | TNS=-317.666 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.253 | TNS=-317.306 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net TE2/counter_reg[18]_6. Net driver TE2/rom_address1_i_4__1_comp was replaced.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.200 | TNS=-316.776 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net TK2/rom_address1_i_14__0_n_0. Critical path length was reduced through logic transformation on cell TK2/rom_address1_i_14__0_comp_1.
INFO: [Physopt 32-735] Processed net TE2/counter_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.195 | TNS=-316.421 |
INFO: [Physopt 32-702] Processed net TE3/tank3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/TE3/rom_address0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK/tank3_rom_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net TK/addra[1].  Re-placed instance TK/tank3_rom_i_9
INFO: [Physopt 32-735] Processed net TK/addra[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.181 | TNS=-315.923 |
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_53_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[17]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_i_16__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[9]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/rom_address1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/tank2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/TE2/rom_address0__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/tank2_rom_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/addra[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/BallY_reg[7]_3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TK2/rom_address1_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[18]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_53_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rom_address1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[17]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net TE2/counter_reg[9]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.181 | TNS=-315.923 |
Phase 4 Critical Path Optimization | Checksum: ecf0137b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-9.181 | TNS=-315.923 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.187  |         20.211  |            8  |              0  |                    41  |           0  |           2  |  00:00:13  |
|  Total          |          1.187  |         20.211  |            8  |              0  |                    41  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2015.938 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: d07256ae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
376 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.903 . Memory (MB): peak = 2015.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 35bfe04d ConstDB: 0 ShapeSum: fd75ee5 RouteDB: 0
Post Restoration Checksum: NetGraph: 3b32283a NumContArr: 358a6def Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 70bc9629

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2034.930 ; gain = 18.992

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 70bc9629

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.938 ; gain = 25.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 70bc9629

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.938 ; gain = 25.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ca952b9f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2067.004 ; gain = 51.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.061 | TNS=-309.119| WHS=-0.955 | THS=-121.227|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0502272 %
  Global Horizontal Routing Utilization  = 0.0355284 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6930
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6855
  Number of Partially Routed Nets     = 75
  Number of Node Overlaps             = 106

Phase 2 Router Initialization | Checksum: 1a4be120b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2097.086 ; gain = 81.148

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a4be120b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2097.086 ; gain = 81.148
Phase 3 Initial Routing | Checksum: 10551b016

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2101.379 ; gain = 85.441

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 730
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.585 | TNS=-451.429| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 201a4b371

Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2101.379 ; gain = 85.441

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.567 | TNS=-451.143| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18c50e1e7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2101.379 ; gain = 85.441
Phase 4 Rip-up And Reroute | Checksum: 18c50e1e7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2101.379 ; gain = 85.441

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a5d24bf6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2101.379 ; gain = 85.441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.488 | TNS=-447.170| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1cb3d8251

Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2146.891 ; gain = 130.953

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cb3d8251

Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2146.891 ; gain = 130.953
Phase 5 Delay and Skew Optimization | Checksum: 1cb3d8251

Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2146.891 ; gain = 130.953

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cdcbefa3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 2146.891 ; gain = 130.953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.443 | TNS=-416.819| WHS=-0.039 | THS=-0.039 |

Phase 6.1 Hold Fix Iter | Checksum: 2055420af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 2146.891 ; gain = 130.953
Phase 6 Post Hold Fix | Checksum: 220cc50c5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 2146.891 ; gain = 130.953

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.35103 %
  Global Horizontal Routing Utilization  = 3.45042 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1bce8ad76

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 2146.891 ; gain = 130.953

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bce8ad76

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2146.891 ; gain = 130.953

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b302dbd2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2146.891 ; gain = 130.953

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2423d3afd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2146.891 ; gain = 130.953
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.443 | TNS=-416.819| WHS=0.062  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2423d3afd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2146.891 ; gain = 130.953
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2146.891 ; gain = 130.953

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
394 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2146.891 ; gain = 130.953
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.994 . Memory (MB): peak = 2146.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/xilinx/final_project/lab6.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
406 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 17:49:39 2024...
