{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1498071708233 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ghrd_10as066n2 10AS066N3F40E2SG " "Selected device 10AS066N3F40E2SG for design \"ghrd_10as066n2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498071708606 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 0.9V " "Core supply voltage operating condition is not set. Assuming a default value of '0.9V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1498071708654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498071708655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498071708655 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498071709481 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1498071718400 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_START_INFO" "" "Loading the periphery placement data." {  } {  } 0 12290 "Loading the periphery placement data." 0 0 "Fitter" 0 -1 1498071719408 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_END_INFO" "00:00:40 " "Periphery placement data loaded: elapsed time is 00:00:40" {  } {  } 0 12291 "Periphery placement data loaded: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498071760349 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AH18 " "Pin ~ALTERA_DATA0~ is reserved at location AH18" {  } { { "" "" { Generic "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/" { { 0 { 0 ""} 0 60741 14046 14942 0 0 ""}  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1498071760371 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CLKUSR~ AP20 " "Pin ~ALTERA_CLKUSR~ is reserved at location AP20" {  } { { "" "" { Generic "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/" { { 0 { 0 ""} 0 60743 14046 14942 0 0 ""}  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1498071760371 ""}
{ "Info" "ICIO_ASSIGN_CLKUSR_TO_100_125_MHZ_CLOCK" "" "Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock." {  } {  } 0 18163 "Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock." 0 0 "Fitter" 0 -1 1498071760371 ""}
{ "Info" "ICIO_COMPLEMENT_PIN_CREATED_GROUP" "2 " "2 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins" { { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "fpga_clk_100 fpga_clk_100(n) " "Differential I/O pin \"fpga_clk_100\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"fpga_clk_100(n)\"" {  } { { "ghrd_10as066n2_top.v" "" { Text "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/ghrd_10as066n2_top.v" 83 0 0 } } { "" "" { Generic "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/" { { 0 { 0 ""} 0 1153 14046 14942 0 0 ""} { 0 { 0 ""} 0 60745 14046 14942 0 0 ""}  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1498071760392 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "emif_ref_clk emif_ref_clk(n) " "Differential I/O pin \"emif_ref_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"emif_ref_clk(n)\"" {  } { { "ghrd_10as066n2_top.v" "" { Text "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/ghrd_10as066n2_top.v" 25 0 0 } } { "" "" { Generic "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/" { { 0 { 0 ""} 0 1098 14046 14942 0 0 ""} { 0 { 0 ""} 0 1292 14046 14942 0 0 ""}  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1498071760392 ""}  } {  } 0 11685 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins" 0 0 "Fitter" 0 -1 1498071760392 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1498071760402 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1498071763542 ""}
{ "Info" "IPCC_PDP_CONSTRAINT_PROP_SUCCESS" "" "Plan updated with currently enabled project assignments." {  } {  } 0 16210 "Plan updated with currently enabled project assignments." 0 0 "Fitter" 0 -1 1498071765115 ""}
{ "Info" "IPCC_PERIPHERY_PLACE_ALL_END_INFO" "00:00:00 " "Periphery placement of all unplaced cells complete: elapsed time is 00:00:00" {  } {  } 0 12295 "Periphery placement of all unplaced cells complete: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498071767490 ""}
{ "Warning" "WHSSI_HSSI_UNUSED_RX_DEPRECATED" "" "The QSF assignment ENABLE_UNUSED_RX_CLOCK_WORKAROUND has been deprecated. It has been superseded by the QSF assignment PRESERVE_UNUSED_XCVR_CHANNEL." {  } {  } 2 18687 "The QSF assignment ENABLE_UNUSED_RX_CLOCK_WORKAROUND has been deprecated. It has been superseded by the QSF assignment PRESERVE_UNUSED_XCVR_CHANNEL." 0 0 "Fitter" 0 -1 1498071769188 ""}
{ "Info" "IHSSI_HSSI_NUM_UNUSED_RX_CLOCKS" "Channel-specific 10 " "Channel-specific preservation of unused RX channels is enabled. Preserving 10 unused RX channel location(s)." {  } {  } 0 17952 "%1!s! preservation of unused RX channels is enabled. Preserving %2!d! unused RX channel location(s)." 0 0 "Fitter" 0 -1 1498071769189 ""}
{ "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_APPLIED" "10 " "Preserved 10 unused RX channel(s)." {  } {  } 0 17953 "Preserved %1!d! unused RX channel(s)." 0 0 "Fitter" 0 -1 1498071773543 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_160_z5pkcay:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 1 Global Clock Region CLKCTRL_2L_G_I21 " "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_160_z5pkcay:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 (1 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I21" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1498071775564 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1498071775564 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "fpga_clk_100~inputCLKENA0 18998 Global Clock Region CLKCTRL_3A_G_I20 " "fpga_clk_100~inputCLKENA0 (18998 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I20" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1498071775564 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "ghrd_10as066n2:soc_inst\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 12871 Global Clock Region CLKCTRL_3A_G_I22 " "ghrd_10as066n2:soc_inst\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 (12871 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I22" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1498071775564 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1498071775564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498071776971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498071777036 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498071777200 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1498071777335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1498071777336 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498071777403 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498071812219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498071812219 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498071812219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498071812219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498071812219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498071812219 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1498071812219 ""}
{ "Info" "ISTA_SDC_FOUND" "ghrd_10as066n2/altera_emif_arch_nf_160/synth/ghrd_10as066n2_altera_emif_arch_nf_160_sm6oguy.sdc " "Reading SDC File: 'ghrd_10as066n2/altera_emif_arch_nf_160/synth/ghrd_10as066n2_altera_emif_arch_nf_160_sm6oguy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498071812459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1498071812485 ""}
{ "Info" "ISTA_SDC_FOUND" "ghrd_10as066n2/altera_reset_controller_160/synth/altera_reset_controller.sdc " "Reading SDC File: 'ghrd_10as066n2/altera_reset_controller_160/synth/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498071814007 ""}
{ "Info" "ISTA_SDC_FOUND" "ghrd_10as066n2/altera_jtag_dc_streaming_160/synth/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'ghrd_10as066n2/altera_jtag_dc_streaming_160/synth/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498071814123 ""}
{ "Info" "ISTA_SDC_FOUND" "ghrd_timing.sdc " "Reading SDC File: 'ghrd_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498071814124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ghrd_timing.sdc 5 Incorrect assignment for clock.  Source node: emif_ref_clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at ghrd_timing.sdc(5): Incorrect assignment for clock.  Source node: emif_ref_clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name EMIF_REF_CLOCK -period 7.5 \[get_ports emif_ref_clk\] " "create_clock -name EMIF_REF_CLOCK -period 7.5 \[get_ports emif_ref_clk\]" {  } { { "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/ghrd_timing.sdc" "" { Text "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/ghrd_timing.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1498071814125 ""}  } { { "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/ghrd_timing.sdc" "" { Text "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/ghrd_timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1498071814125 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1498071814126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1498071814126 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|emif_a10_hps_0\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[0\].b\|cal_oct.obuf  from: oe  to: o " "Cell: soc_inst\|emif_a10_hps_0\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[0\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498071814270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|emif_a10_hps_0\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[1\].b\|cal_oct.obuf  from: oe  to: o " "Cell: soc_inst\|emif_a10_hps_0\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[1\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498071814270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|emif_a10_hps_0\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[2\].b\|cal_oct.obuf  from: oe  to: o " "Cell: soc_inst\|emif_a10_hps_0\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[2\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498071814270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_inst\|emif_a10_hps_0\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[3\].b\|cal_oct.obuf  from: oe  to: o " "Cell: soc_inst\|emif_a10_hps_0\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[3\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498071814270 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1498071814270 ""}
{ "Warning" "WSTA_CLOCK_UNCERTAINTY_NUMBERS_ARE_PRELIMINARY" "Arria 10 " "Clock uncertainty characteristics of the Arria 10 device family are preliminary" {  } {  } 0 332158 "Clock uncertainty characteristics of the %1!s! device family are preliminary" 0 0 "Fitter" 0 -1 1498071814341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1498071814364 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1498071814514 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 20 clocks " "Found 20 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 altera_reserved_tck " "  41.666 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 hps_memory_mem_dqs\[0\]_IN " "   0.937 hps_memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 hps_memory_mem_dqs\[1\]_IN " "   0.937 hps_memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 hps_memory_mem_dqs\[2\]_IN " "   0.937 hps_memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 hps_memory_mem_dqs\[3\]_IN " "   0.937 hps_memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000   MAIN_CLOCK " "  10.000   MAIN_CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.876 soc_inst\|emif_a10_hps_0_phy_clk_0 " "   1.876 soc_inst\|emif_a10_hps_0_phy_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.876 soc_inst\|emif_a10_hps_0_phy_clk_1 " "   1.876 soc_inst\|emif_a10_hps_0_phy_clk_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.876 soc_inst\|emif_a10_hps_0_phy_clk_l_0 " "   1.876 soc_inst\|emif_a10_hps_0_phy_clk_l_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.876 soc_inst\|emif_a10_hps_0_phy_clk_l_1 " "   1.876 soc_inst\|emif_a10_hps_0_phy_clk_l_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.504 soc_inst\|emif_a10_hps_0_ref_clock " "   7.504 soc_inst\|emif_a10_hps_0_ref_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 soc_inst\|emif_a10_hps_0_vco_clk_0 " "   0.938 soc_inst\|emif_a10_hps_0_vco_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 soc_inst\|emif_a10_hps_0_vco_clk_1 " "   0.938 soc_inst\|emif_a10_hps_0_vco_clk_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_0 " "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_1 " "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_2 " "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_3 " "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_4 " "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_5 " "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_6 " "   0.938 soc_inst\|emif_a10_hps_0_wf_clk_6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498071814514 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1498071814514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498071816561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1498071816634 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498071816634 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_END_INFO" "00:01:57 " "Fitter periphery placement operations ending: elapsed time is 00:01:57" {  } {  } 0 12263 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498071824508 ""}
{ "Info" "IFDRGN_FITTER_PREPARATION_END" "00:01:47 " "Fitter preparation operations ending: elapsed time is 00:01:47" {  } {  } 0 11165 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498071825243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498071838813 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1498071848356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:42 " "Fitter placement preparation operations ending: elapsed time is 00:00:42" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498071881064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498071900394 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498071928171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:47 " "Fitter placement operations ending: elapsed time is 00:00:47" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498071928171 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Placement 22.82 " "Total time spent on timing analysis during Placement is 22.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498071978494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498071978564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X111_Y177 X123_Y188 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X111_Y177 to location X123_Y188" {  } { { "loc" "" { Generic "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X111_Y177 to location X123_Y188"} { { 12 { 0 ""} 111 177 13 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1498072019160 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498072019160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1498072031916 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1498072031916 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Routing 15.43 " "Total time spent on timing analysis during Routing is 15.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498072034429 ""}
{ "Info" "IFDRGN_FITTER_ROUTING_END" "00:00:56 " "Fitter routing operations ending: elapsed time is 00:00:56" {  } {  } 0 16607 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498072034440 ""}
{ "Info" "IPTI_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 18289 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498072037083 ""}
{ "Warning" "WPTI_PRELIMINARY_TIMING" "10AS066N3F40E2SG " "Timing characteristics of device 10AS066N3F40E2SG are preliminary" {  } {  } 0 18291 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1498072037083 ""}
{ "Info" "IPTI_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 18290 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498072048149 ""}
{ "Info" "IPTI_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 18289 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498072048154 ""}
{ "Warning" "WPTI_PRELIMINARY_TIMING" "10AS066N3F40E2SG " "Timing characteristics of device 10AS066N3F40E2SG are preliminary" {  } {  } 0 18291 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1498072048154 ""}
{ "Info" "IPTI_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 18290 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498072057539 ""}
{ "Info" "IPTI_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 18289 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498072067198 ""}
{ "Warning" "WPTI_PRELIMINARY_TIMING" "10AS066N3F40E2SG " "Timing characteristics of device 10AS066N3F40E2SG are preliminary" {  } {  } 0 18291 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1498072067198 ""}
{ "Info" "IPTI_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 18290 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498072076843 ""}
{ "Info" "IPTI_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 18289 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498072101374 ""}
{ "Warning" "WPTI_PRELIMINARY_TIMING" "10AS066N3F40E2SG " "Timing characteristics of device 10AS066N3F40E2SG are preliminary" {  } {  } 0 18291 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1498072101375 ""}
{ "Info" "IPTI_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 18290 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498072109668 ""}
{ "Info" "IPTI_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 18289 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498072109688 ""}
{ "Warning" "WPTI_PRELIMINARY_TIMING" "10AS066N3F40E2SG " "Timing characteristics of device 10AS066N3F40E2SG are preliminary" {  } {  } 0 18291 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1498072109688 ""}
{ "Info" "IPTI_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 18290 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498072117876 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Post-Routing 0.69 " "Total time spent on timing analysis during Post-Routing is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498072117984 ""}
{ "Info" "IFDRGN_FITTER_POST_OPERATION_END" "00:01:27 " "Fitter post-fit operations ending: elapsed time is 00:01:27" {  } {  } 0 16557 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498072121296 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1498072122238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mladmon/workspace/firework/a10_soc_devkit_ghrd/output_files/ghrd_10as066n2.fit.smsg " "Generated suppressed messages file /home/mladmon/workspace/firework/a10_soc_devkit_ghrd/output_files/ghrd_10as066n2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498072129043 ""}
{ "Info" "IFIT2_SUCCESSFULLY_SPLIT_FITTER_NETLIST" "" "Fitter databases successfully split." {  } {  } 0 11793 "Fitter databases successfully split." 0 0 "Fitter" 0 -1 1498072130265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "12246 " "Peak virtual memory: 12246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498072131247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 12:08:51 2017 " "Processing ended: Wed Jun 21 12:08:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498072131247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:05 " "Elapsed time: 00:07:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498072131247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:35:15 " "Total CPU time (on all processors): 00:35:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498072131247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498072131247 ""}
