// Seed: 1719099451
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_1 = id_3;
  end
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2;
  assign id_1[1] = 1;
  wand id_3;
  assign id_3 = (1 || 1 < id_3 - 1);
endmodule
