 
set ::env(PROJECT_NAME) aes_core
set ::env(DESIGN_TOP) aes_cipher_top
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/aes_core/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/aes_core/rtl/verilog/aes_cipher_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design

