// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module msm_arr_bucket_unit_csim_sr_Block_split30_proc9 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        num_padd_ops,
        B_i_address0,
        B_i_ce0,
        B_i_we0,
        B_i_d0,
        B_i_address1,
        B_i_ce1,
        B_i_we1,
        B_i_d1,
        BFIFO_1176_dout,
        BFIFO_1176_empty_n,
        BFIFO_1176_read,
        count_B_address0,
        count_B_ce0,
        count_B_q0,
        BFIFO_2_dout,
        BFIFO_2_empty_n,
        BFIFO_2_read,
        BFIFO_2_din,
        BFIFO_2_full_n,
        BFIFO_2_write,
        CFIFO_din,
        CFIFO_full_n,
        CFIFO_write,
        num_padd_ops_out_din,
        num_padd_ops_out_full_n,
        num_padd_ops_out_write
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_pp2_stage0 = 33'd4096;
parameter    ap_ST_fsm_pp2_stage1 = 33'd8192;
parameter    ap_ST_fsm_pp2_stage2 = 33'd16384;
parameter    ap_ST_fsm_pp2_stage3 = 33'd32768;
parameter    ap_ST_fsm_pp2_stage4 = 33'd65536;
parameter    ap_ST_fsm_pp2_stage5 = 33'd131072;
parameter    ap_ST_fsm_pp2_stage6 = 33'd262144;
parameter    ap_ST_fsm_pp2_stage7 = 33'd524288;
parameter    ap_ST_fsm_pp2_stage8 = 33'd1048576;
parameter    ap_ST_fsm_pp2_stage9 = 33'd2097152;
parameter    ap_ST_fsm_pp2_stage10 = 33'd4194304;
parameter    ap_ST_fsm_pp2_stage11 = 33'd8388608;
parameter    ap_ST_fsm_pp2_stage12 = 33'd16777216;
parameter    ap_ST_fsm_pp2_stage13 = 33'd33554432;
parameter    ap_ST_fsm_pp2_stage14 = 33'd67108864;
parameter    ap_ST_fsm_pp2_stage15 = 33'd134217728;
parameter    ap_ST_fsm_pp2_stage16 = 33'd268435456;
parameter    ap_ST_fsm_pp2_stage17 = 33'd536870912;
parameter    ap_ST_fsm_pp2_stage18 = 33'd1073741824;
parameter    ap_ST_fsm_pp2_stage19 = 33'd2147483648;
parameter    ap_ST_fsm_state35 = 33'd4294967296;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [12:0] num_padd_ops;
output  [4:0] B_i_address0;
output   B_i_ce0;
output   B_i_we0;
output  [31:0] B_i_d0;
output  [4:0] B_i_address1;
output   B_i_ce1;
output   B_i_we1;
output  [31:0] B_i_d1;
input  [42:0] BFIFO_1176_dout;
input   BFIFO_1176_empty_n;
output   BFIFO_1176_read;
output  [3:0] count_B_address0;
output   count_B_ce0;
input  [12:0] count_B_q0;
input  [42:0] BFIFO_2_dout;
input   BFIFO_2_empty_n;
output   BFIFO_2_read;
output  [42:0] BFIFO_2_din;
input   BFIFO_2_full_n;
output   BFIFO_2_write;
output  [81:0] CFIFO_din;
input   CFIFO_full_n;
output   CFIFO_write;
output  [12:0] num_padd_ops_out_din;
input   num_padd_ops_out_full_n;
output   num_padd_ops_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg[4:0] B_i_address0;
reg B_i_ce0;
reg B_i_we0;
reg[31:0] B_i_d0;
reg[4:0] B_i_address1;
reg B_i_ce1;
reg B_i_we1;
reg[31:0] B_i_d1;
reg BFIFO_1176_read;
reg[3:0] count_B_address0;
reg count_B_ce0;
reg BFIFO_2_read;
reg CFIFO_write;
reg num_padd_ops_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    BFIFO_1176_blk_n;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] or_ln142_reg_1425;
reg   [0:0] icmp_ln878_reg_1417;
reg   [0:0] tmp_i_reg_1429;
reg   [0:0] tmp_6_i_reg_1433;
reg    BFIFO_2_i_blk_n;
reg   [0:0] icmp_ln878_13_reg_1421;
reg   [0:0] tmp_i_32_reg_1437;
reg    CFIFO_blk_n;
reg    ap_enable_reg_pp2_iter1;
reg   [0:0] and_ln209_reg_1606;
reg   [0:0] icmp_ln209_1_reg_1615;
reg    num_padd_ops_out_blk_n;
reg   [3:0] nibble_K_V_2_reg_806;
wire   [4:0] empty_27_fu_897_p2;
wire    ap_CS_fsm_state9;
wire   [4:0] empty_30_fu_914_p2;
wire    ap_CS_fsm_state11;
wire   [31:0] conv3_i540_i_fu_931_p1;
reg   [31:0] conv3_i540_i_reg_1327;
wire    ap_CS_fsm_state12;
reg   [12:0] count_BF2_V_2_reg_1407;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state13_pp2_stage0_iter0;
wire    ap_block_state33_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
reg   [12:0] count_BF1_V_2_reg_1412;
wire   [0:0] icmp_ln878_fu_965_p2;
wire   [0:0] icmp_ln878_13_fu_971_p2;
wire   [0:0] or_ln142_fu_976_p2;
wire   [0:0] tmp_i_nbreadreq_fu_246_p3;
wire   [0:0] tmp_6_i_nbwritereq_fu_254_p3;
wire   [0:0] tmp_i_32_nbreadreq_fu_262_p3;
reg   [42:0] p_Val2_1_reg_1441;
reg    ap_predicate_op153_read_state14;
reg    ap_predicate_op160_read_state14;
reg    ap_block_state14_pp2_stage1_iter0;
reg    ap_predicate_op364_write_state34;
reg    ap_block_state34_pp2_stage1_iter1;
reg    ap_block_pp2_stage1_11001;
wire   [3:0] lhs_V_2_fu_982_p4;
reg   [3:0] lhs_V_2_reg_1448;
reg   [3:0] padd_count_V_addr_16_reg_1453;
reg   [42:0] p_Val2_s_reg_1464;
wire   [3:0] lhs_V_fu_998_p4;
reg   [3:0] lhs_V_reg_1471;
wire   [0:0] icmp_ln870_3_fu_1040_p2;
reg   [0:0] icmp_ln870_3_reg_1481;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_state15_pp2_stage2_iter0;
wire    ap_block_pp2_stage2_11001;
wire   [0:0] icmp_ln870_fu_1103_p2;
reg   [0:0] icmp_ln870_reg_1485;
wire   [0:0] icmp_ln874_fu_1119_p2;
reg   [0:0] icmp_ln874_reg_1489;
wire   [63:0] conv_i156_i_fu_1125_p1;
reg   [63:0] conv_i156_i_reg_1493;
reg   [3:0] B_V_1_addr_reg_1498;
reg   [3:0] B_V_2_addr_reg_1503;
reg   [3:0] B_V_3_addr_reg_1508;
reg   [3:0] B_V_4_addr_reg_1513;
reg   [3:0] B_V_5_addr_reg_1518;
reg   [3:0] B_V_6_addr_reg_1523;
reg   [3:0] bcount_addr_16_reg_1533;
reg   [3:0] fill_count_addr_1_reg_1538;
wire   [0:0] grp_fu_888_p2;
reg   [0:0] icmp_ln199_reg_1543;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_state18_pp2_stage5_iter0;
wire    ap_block_pp2_stage5_11001;
reg   [0:0] icmp_ln199_1_reg_1547;
wire    ap_CS_fsm_pp2_stage6;
wire    ap_block_state19_pp2_stage6_iter0;
wire    ap_block_pp2_stage6_11001;
reg   [0:0] icmp_ln199_2_reg_1551;
wire    ap_CS_fsm_pp2_stage7;
wire    ap_block_state20_pp2_stage7_iter0;
wire    ap_block_pp2_stage7_11001;
reg   [0:0] icmp_ln199_3_reg_1555;
wire    ap_CS_fsm_pp2_stage8;
wire    ap_block_state21_pp2_stage8_iter0;
wire    ap_block_pp2_stage8_11001;
reg   [0:0] icmp_ln199_4_reg_1559;
wire    ap_CS_fsm_pp2_stage9;
wire    ap_block_state22_pp2_stage9_iter0;
wire    ap_block_pp2_stage9_11001;
reg   [0:0] icmp_ln199_5_reg_1563;
wire    ap_CS_fsm_pp2_stage10;
wire    ap_block_state23_pp2_stage10_iter0;
wire    ap_block_pp2_stage10_11001;
reg   [0:0] icmp_ln199_6_reg_1567;
wire    ap_CS_fsm_pp2_stage11;
wire    ap_block_state24_pp2_stage11_iter0;
wire    ap_block_pp2_stage11_11001;
reg   [0:0] icmp_ln199_7_reg_1571;
wire    ap_CS_fsm_pp2_stage12;
wire    ap_block_state25_pp2_stage12_iter0;
wire    ap_block_pp2_stage12_11001;
reg   [0:0] icmp_ln199_8_reg_1575;
wire    ap_CS_fsm_pp2_stage13;
wire    ap_block_state26_pp2_stage13_iter0;
wire    ap_block_pp2_stage13_11001;
reg   [0:0] icmp_ln199_9_reg_1579;
wire    ap_CS_fsm_pp2_stage14;
wire    ap_block_state27_pp2_stage14_iter0;
wire    ap_block_pp2_stage14_11001;
reg   [0:0] icmp_ln199_10_reg_1583;
wire    ap_CS_fsm_pp2_stage15;
wire    ap_block_state28_pp2_stage15_iter0;
wire    ap_block_pp2_stage15_11001;
reg   [0:0] icmp_ln199_11_reg_1587;
wire    ap_CS_fsm_pp2_stage16;
wire    ap_block_state29_pp2_stage16_iter0;
wire    ap_block_pp2_stage16_11001;
reg   [0:0] icmp_ln199_12_reg_1591;
wire    ap_CS_fsm_pp2_stage17;
wire    ap_block_state30_pp2_stage17_iter0;
wire    ap_block_pp2_stage17_11001;
reg   [0:0] icmp_ln199_13_reg_1595;
wire    ap_CS_fsm_pp2_stage18;
wire    ap_block_state31_pp2_stage18_iter0;
wire    ap_block_pp2_stage18_11001;
wire   [63:0] zext_ln534_fu_1217_p1;
reg   [63:0] zext_ln534_reg_1599;
wire    ap_CS_fsm_pp2_stage19;
wire    ap_block_state32_pp2_stage19_iter0;
wire    ap_block_pp2_stage19_11001;
wire   [0:0] and_ln209_fu_1233_p2;
wire   [0:0] icmp_ln209_1_fu_1249_p2;
reg   [3:0] bcount_addr_17_reg_1629;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state13;
wire    ap_block_pp2_stage19_subdone;
reg    ap_block_pp2_stage1_subdone;
reg   [3:0] padd_count_V_address0;
reg    padd_count_V_ce0;
reg    padd_count_V_we0;
wire   [12:0] padd_count_V_q0;
reg   [3:0] padd_count_V_address1;
reg    padd_count_V_ce1;
reg    padd_count_V_we1;
reg   [12:0] padd_count_V_d1;
reg   [3:0] bcount_address0;
reg    bcount_ce0;
reg    bcount_we0;
reg   [31:0] bcount_d0;
wire   [31:0] bcount_q0;
reg   [3:0] fill_count_address0;
reg    fill_count_ce0;
reg    fill_count_we0;
reg   [31:0] fill_count_d0;
wire   [31:0] fill_count_q0;
reg   [3:0] B_V_1_address0;
reg    B_V_1_ce0;
reg    B_V_1_we0;
wire   [38:0] B_V_1_q0;
reg   [3:0] B_V_0_address0;
reg    B_V_0_ce0;
reg    B_V_0_we0;
wire   [38:0] B_V_0_q0;
reg   [3:0] B_V_2_address0;
reg    B_V_2_ce0;
reg    B_V_2_we0;
wire   [38:0] B_V_2_q0;
reg   [3:0] B_V_3_address0;
reg    B_V_3_ce0;
reg    B_V_3_we0;
wire   [38:0] B_V_3_q0;
reg   [3:0] B_V_4_address0;
reg    B_V_4_ce0;
reg    B_V_4_we0;
wire   [38:0] B_V_4_q0;
reg   [3:0] B_V_5_address0;
reg    B_V_5_ce0;
reg    B_V_5_we0;
wire   [38:0] B_V_5_q0;
reg   [3:0] B_V_6_address0;
reg    B_V_6_ce0;
reg    B_V_6_we0;
wire   [38:0] B_V_6_q0;
wire   [3:0] B_V_7_address0;
reg    B_V_7_ce0;
reg    B_V_7_we0;
wire   [38:0] B_V_7_d0;
wire   [38:0] B_V_7_q0;
reg   [4:0] empty_reg_775;
wire    ap_CS_fsm_state8;
wire   [0:0] exitcond2936_i_fu_903_p2;
reg   [4:0] empty_29_reg_786;
wire   [0:0] exitcond2835_i_fu_920_p2;
wire    ap_CS_fsm_state10;
reg   [42:0] ap_phi_mux_data_V_phi_fu_800_p4;
wire   [42:0] ap_phi_reg_pp2_iter0_data_V_reg_797;
reg   [3:0] ap_phi_mux_nibble_K_V_2_phi_fu_823_p30;
reg   [3:0] ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806;
wire   [3:0] select_ln199_fu_1208_p3;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] p_cast_i_fu_909_p1;
wire   [63:0] p_cast19_i_fu_926_p1;
wire   [63:0] zext_ln708_1_fu_992_p1;
wire   [63:0] zext_ln708_fu_1008_p1;
wire   [63:0] zext_ln167_fu_1073_p1;
wire    ap_block_pp2_stage2;
wire   [63:0] zext_ln168_fu_1092_p1;
wire   [63:0] zext_ln150_fu_1170_p1;
wire   [63:0] zext_ln151_fu_1189_p1;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_pp2_stage3;
wire    ap_block_pp2_stage19;
wire    ap_block_pp2_stage0;
reg   [12:0] count_BF2_V_fu_220;
wire   [12:0] count_BF2_V_3_fu_1013_p2;
reg   [12:0] count_BF1_V_fu_224;
wire   [12:0] count_BF1_V_3_fu_1097_p2;
reg   [31:0] loop_2_iter_2_fu_228;
wire   [31:0] loop_2_iter_fu_1255_p2;
reg    ap_block_state1;
reg    ap_block_pp2_stage1_01001;
wire   [12:0] add_ln691_fu_1019_p2;
wire    ap_block_state16_pp2_stage3_iter0;
wire    ap_block_pp2_stage3_11001;
wire   [31:0] add_ln186_fu_1194_p2;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_state17_pp2_stage4_iter0;
wire    ap_block_pp2_stage4_11001;
wire    ap_block_pp2_stage4;
wire    ap_block_pp2_stage5;
wire    ap_block_pp2_stage6;
wire    ap_block_pp2_stage7;
wire    ap_block_pp2_stage8;
wire    ap_block_pp2_stage9;
wire    ap_block_pp2_stage10;
wire    ap_block_pp2_stage11;
wire    ap_block_pp2_stage12;
wire    ap_block_pp2_stage13;
wire    ap_block_pp2_stage14;
wire    ap_block_pp2_stage15;
wire    ap_block_pp2_stage16;
wire    ap_block_pp2_stage17;
wire    ap_block_pp2_stage18;
wire   [31:0] add_ln212_fu_1266_p2;
wire   [31:0] add_ln187_fu_1201_p2;
wire   [31:0] zext_ln358_2_fu_1055_p1;
wire   [31:0] zext_ln358_3_fu_1081_p1;
wire   [31:0] zext_ln358_fu_1152_p1;
wire   [31:0] zext_ln358_1_fu_1178_p1;
wire   [30:0] grp_fu_878_p4;
wire   [5:0] tmp_fu_955_p4;
wire   [13:0] zext_ln1347_fu_1030_p1;
wire   [13:0] zext_ln870_fu_1026_p1;
wire   [13:0] ret_V_1_fu_1034_p2;
wire   [25:0] p_Result_4_i_fu_1046_p4;
wire   [3:0] ret_V_2_fu_1060_p2;
wire   [4:0] shl_ln1_fu_1065_p3;
wire   [12:0] trunc_ln674_1_fu_1078_p1;
wire   [4:0] or_ln168_fu_1086_p2;
wire   [3:0] nibble_K_V_fu_1109_p4;
wire   [25:0] p_Result_1_i_fu_1143_p4;
wire   [3:0] ret_V_fu_1157_p2;
wire   [4:0] shl_ln_fu_1162_p3;
wire   [12:0] trunc_ln674_fu_1175_p1;
wire   [4:0] or_ln151_fu_1183_p2;
wire   [0:0] icmp_ln209_fu_1222_p2;
wire   [0:0] icmp_ln874_1_fu_1227_p2;
wire   [28:0] tmp_19_fu_1239_p4;
wire    ap_CS_fsm_state35;
reg   [32:0] ap_NS_fsm;
wire    ap_block_pp2_stage2_subdone;
wire    ap_block_pp2_stage3_subdone;
wire    ap_block_pp2_stage4_subdone;
wire    ap_block_pp2_stage5_subdone;
wire    ap_block_pp2_stage6_subdone;
wire    ap_block_pp2_stage7_subdone;
wire    ap_block_pp2_stage8_subdone;
wire    ap_block_pp2_stage9_subdone;
wire    ap_block_pp2_stage10_subdone;
wire    ap_block_pp2_stage11_subdone;
wire    ap_block_pp2_stage12_subdone;
wire    ap_block_pp2_stage13_subdone;
wire    ap_block_pp2_stage14_subdone;
wire    ap_block_pp2_stage15_subdone;
wire    ap_block_pp2_stage16_subdone;
wire    ap_block_pp2_stage17_subdone;
wire    ap_block_pp2_stage18_subdone;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_933;
reg    ap_condition_941;
reg    ap_condition_927;
reg    ap_condition_1542;
reg    ap_condition_1547;
reg    ap_condition_1553;
reg    ap_condition_1560;
reg    ap_condition_1568;
reg    ap_condition_1577;
reg    ap_condition_1587;
reg    ap_condition_1598;
reg    ap_condition_1610;
reg    ap_condition_1623;
reg    ap_condition_1637;
reg    ap_condition_1652;
reg    ap_condition_1668;
reg    ap_condition_1539;
reg    ap_condition_153;
reg    ap_condition_132;
reg    ap_condition_120;
reg    ap_condition_852;
reg    ap_condition_810;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 33'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
end

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padd_count_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padd_count_V_address0),
    .ce0(padd_count_V_ce0),
    .we0(padd_count_V_we0),
    .d0(13'd0),
    .q0(padd_count_V_q0),
    .address1(padd_count_V_address1),
    .ce1(padd_count_V_ce1),
    .we1(padd_count_V_we1),
    .d1(padd_count_V_d1)
);

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
bcount_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bcount_address0),
    .ce0(bcount_ce0),
    .we0(bcount_we0),
    .d0(bcount_d0),
    .q0(bcount_q0)
);

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
fill_count_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fill_count_address0),
    .ce0(fill_count_ce0),
    .we0(fill_count_we0),
    .d0(fill_count_d0),
    .q0(fill_count_q0)
);

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1 #(
    .DataWidth( 39 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_address0),
    .ce0(B_V_1_ce0),
    .we0(B_V_1_we0),
    .d0(B_V_2_q0),
    .q0(B_V_1_q0)
);

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0 #(
    .DataWidth( 39 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_0_address0),
    .ce0(B_V_0_ce0),
    .we0(B_V_0_we0),
    .d0(B_V_1_q0),
    .q0(B_V_0_q0)
);

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0 #(
    .DataWidth( 39 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_address0),
    .ce0(B_V_2_ce0),
    .we0(B_V_2_we0),
    .d0(B_V_3_q0),
    .q0(B_V_2_q0)
);

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0 #(
    .DataWidth( 39 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_3_address0),
    .ce0(B_V_3_ce0),
    .we0(B_V_3_we0),
    .d0(B_V_4_q0),
    .q0(B_V_3_q0)
);

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0 #(
    .DataWidth( 39 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_4_address0),
    .ce0(B_V_4_ce0),
    .we0(B_V_4_we0),
    .d0(B_V_5_q0),
    .q0(B_V_4_q0)
);

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0 #(
    .DataWidth( 39 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_5_address0),
    .ce0(B_V_5_ce0),
    .we0(B_V_5_we0),
    .d0(B_V_6_q0),
    .q0(B_V_5_q0)
);

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0 #(
    .DataWidth( 39 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_address0),
    .ce0(B_V_6_ce0),
    .we0(B_V_6_we0),
    .d0(B_V_7_q0),
    .q0(B_V_6_q0)
);

msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0 #(
    .DataWidth( 39 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_7_address0),
    .ce0(B_V_7_ce0),
    .we0(B_V_7_we0),
    .d0(B_V_7_d0),
    .q0(B_V_7_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state35)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state13) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp2_stage19) & (1'b0 == ap_block_pp2_stage19_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1539)) begin
        if ((1'b1 == ap_condition_1668)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd14;
        end else if ((1'b1 == ap_condition_1652)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd13;
        end else if ((1'b1 == ap_condition_1637)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd12;
        end else if ((1'b1 == ap_condition_1623)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd11;
        end else if ((1'b1 == ap_condition_1610)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd10;
        end else if ((1'b1 == ap_condition_1598)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd9;
        end else if ((1'b1 == ap_condition_1587)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd8;
        end else if ((1'b1 == ap_condition_1577)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd7;
        end else if ((1'b1 == ap_condition_1568)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd6;
        end else if ((1'b1 == ap_condition_1560)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd5;
        end else if ((1'b1 == ap_condition_1553)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd4;
        end else if ((1'b1 == ap_condition_1547)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd3;
        end else if ((1'b1 == ap_condition_1542)) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd2;
        end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (1'b0 == ap_block_pp2_stage5_11001))) begin
            ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806 <= 4'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        count_BF1_V_fu_224 <= 13'd0;
    end else if ((((icmp_ln870_fu_1103_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((icmp_ln870_fu_1103_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        count_BF1_V_fu_224 <= count_BF1_V_3_fu_1097_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        count_BF2_V_fu_220 <= 13'd0;
    end else if ((((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & ((((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & ((((icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))))) begin
        count_BF2_V_fu_220 <= count_BF2_V_3_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_29_reg_786 <= 5'd0;
    end else if (((exitcond2835_i_fu_920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_29_reg_786 <= empty_30_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2936_i_fu_903_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        empty_reg_775 <= empty_27_fu_897_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        empty_reg_775 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        loop_2_iter_2_fu_228 <= 32'd0;
    end else if (((icmp_ln209_1_fu_1249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'd1 == and_ln209_reg_1606) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        loop_2_iter_2_fu_228 <= loop_2_iter_fu_1255_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_810)) begin
        if ((1'b1 == ap_condition_852)) begin
            nibble_K_V_2_reg_806 <= select_ln199_fu_1208_p3;
        end else if ((1'b1 == 1'b1)) begin
            nibble_K_V_2_reg_806 <= ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (((((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_fu_1103_p2 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        B_V_1_addr_reg_1498 <= conv_i156_i_fu_1125_p1;
        B_V_2_addr_reg_1503 <= conv_i156_i_fu_1125_p1;
        B_V_3_addr_reg_1508 <= conv_i156_i_fu_1125_p1;
        B_V_4_addr_reg_1513 <= conv_i156_i_fu_1125_p1;
        B_V_5_addr_reg_1518 <= conv_i156_i_fu_1125_p1;
        B_V_6_addr_reg_1523 <= conv_i156_i_fu_1125_p1;
        bcount_addr_16_reg_1533 <= conv_i156_i_fu_1125_p1;
        conv_i156_i_reg_1493[3 : 0] <= conv_i156_i_fu_1125_p1[3 : 0];
        fill_count_addr_1_reg_1538 <= conv_i156_i_fu_1125_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage19) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage19_11001))) begin
        and_ln209_reg_1606 <= and_ln209_fu_1233_p2;
        zext_ln534_reg_1599[3 : 0] <= zext_ln534_fu_1217_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln209_1_fu_1249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd1 == and_ln209_reg_1606) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        bcount_addr_17_reg_1629 <= zext_ln534_reg_1599;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv3_i540_i_reg_1327[12 : 0] <= conv3_i540_i_fu_931_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        count_BF1_V_2_reg_1412 <= count_BF1_V_fu_224;
        count_BF2_V_2_reg_1407 <= count_BF2_V_fu_220;
        icmp_ln878_13_reg_1421 <= icmp_ln878_13_fu_971_p2;
        icmp_ln878_reg_1417 <= icmp_ln878_fu_965_p2;
        or_ln142_reg_1425 <= or_ln142_fu_976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_9_reg_1579 == 1'd0) & (icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage15) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage15_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_10_reg_1583 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_10_reg_1583 == 1'd0) & (icmp_ln199_9_reg_1579 == 1'd0) & (icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage16) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage16_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_11_reg_1587 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_11_reg_1587 == 1'd0) & (icmp_ln199_10_reg_1583 == 1'd0) & (icmp_ln199_9_reg_1579 == 1'd0) & (icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage17) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage17_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_12_reg_1591 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_12_reg_1591 == 1'd0) & (icmp_ln199_11_reg_1587 == 1'd0) & (icmp_ln199_10_reg_1583 == 1'd0) & (icmp_ln199_9_reg_1579 == 1'd0) & (icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage18) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage18_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_13_reg_1595 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage6) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage6_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_1_reg_1547 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage7) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_2_reg_1551 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage8) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage8_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_3_reg_1555 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage9) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage9_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_4_reg_1559 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage10) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage10_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_5_reg_1563 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage11) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage11_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_6_reg_1567 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage12) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage12_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_7_reg_1571 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage13) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage13_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_8_reg_1575 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage14) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage14_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_9_reg_1579 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage5) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage5_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        icmp_ln199_reg_1543 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'd1 == and_ln209_reg_1606) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln209_1_reg_1615 <= icmp_ln209_1_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & ((((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        icmp_ln870_3_reg_1481 <= icmp_ln870_3_fu_1040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        icmp_ln870_reg_1485 <= icmp_ln870_fu_1103_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (((((icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln870_fu_1103_p2 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        icmp_ln874_reg_1489 <= icmp_ln874_fu_1119_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001) & ((((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        lhs_V_2_reg_1448 <= {{BFIFO_2_dout[42:39]}};
        padd_count_V_addr_16_reg_1453 <= zext_ln708_1_fu_992_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        lhs_V_reg_1471 <= {{BFIFO_1176_dout[42:39]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op153_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        p_Val2_1_reg_1441 <= BFIFO_2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op160_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        p_Val2_s_reg_1464 <= BFIFO_1176_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_246_p3 == 1'd1) & (or_ln142_fu_976_p2 == 1'd1) & (icmp_ln878_fu_965_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_6_i_reg_1433 <= BFIFO_2_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & ((((tmp_i_nbreadreq_fu_246_p3 == 1'd0) & (or_ln142_fu_976_p2 == 1'd1) & (icmp_ln878_13_fu_971_p2 == 1'd1)) | ((tmp_6_i_nbwritereq_fu_254_p3 == 1'd0) & (or_ln142_fu_976_p2 == 1'd1) & (icmp_ln878_13_fu_971_p2 == 1'd1))) | ((or_ln142_fu_976_p2 == 1'd1) & (icmp_ln878_13_fu_971_p2 == 1'd1) & (icmp_ln878_fu_965_p2 == 1'd0))))) begin
        tmp_i_32_reg_1437 <= tmp_i_32_nbreadreq_fu_262_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln142_fu_976_p2 == 1'd1) & (icmp_ln878_fu_965_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_i_reg_1429 <= tmp_i_nbreadreq_fu_246_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        BFIFO_1176_blk_n = BFIFO_1176_empty_n;
    end else begin
        BFIFO_1176_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op160_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        BFIFO_1176_read = 1'b1;
    end else begin
        BFIFO_1176_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & ((((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        BFIFO_2_i_blk_n = BFIFO_2_empty_n;
    end else begin
        BFIFO_2_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op153_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        BFIFO_2_read = 1'b1;
    end else begin
        BFIFO_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        B_V_0_address0 = zext_ln534_reg_1599;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        B_V_0_address0 = conv_i156_i_reg_1493;
    end else begin
        B_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        B_V_0_ce0 = 1'b1;
    end else begin
        B_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_reg_1485 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        B_V_0_we0 = 1'b1;
    end else begin
        B_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        B_V_1_address0 = zext_ln534_reg_1599;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        B_V_1_address0 = B_V_1_addr_reg_1498;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        B_V_1_address0 = conv_i156_i_fu_1125_p1;
    end else begin
        B_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        B_V_1_ce0 = 1'b1;
    end else begin
        B_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_reg_1485 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        B_V_1_we0 = 1'b1;
    end else begin
        B_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3))) begin
            B_V_2_address0 = B_V_2_addr_reg_1503;
        end else if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2))) begin
            B_V_2_address0 = conv_i156_i_fu_1125_p1;
        end else begin
            B_V_2_address0 = 'bx;
        end
    end else begin
        B_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        B_V_2_ce0 = 1'b1;
    end else begin
        B_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_reg_1485 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        B_V_2_we0 = 1'b1;
    end else begin
        B_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3))) begin
            B_V_3_address0 = B_V_3_addr_reg_1508;
        end else if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2))) begin
            B_V_3_address0 = conv_i156_i_fu_1125_p1;
        end else begin
            B_V_3_address0 = 'bx;
        end
    end else begin
        B_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        B_V_3_ce0 = 1'b1;
    end else begin
        B_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_reg_1485 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        B_V_3_we0 = 1'b1;
    end else begin
        B_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3))) begin
            B_V_4_address0 = B_V_4_addr_reg_1513;
        end else if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2))) begin
            B_V_4_address0 = conv_i156_i_fu_1125_p1;
        end else begin
            B_V_4_address0 = 'bx;
        end
    end else begin
        B_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        B_V_4_ce0 = 1'b1;
    end else begin
        B_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_reg_1485 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        B_V_4_we0 = 1'b1;
    end else begin
        B_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3))) begin
            B_V_5_address0 = B_V_5_addr_reg_1518;
        end else if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2))) begin
            B_V_5_address0 = conv_i156_i_fu_1125_p1;
        end else begin
            B_V_5_address0 = 'bx;
        end
    end else begin
        B_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        B_V_5_ce0 = 1'b1;
    end else begin
        B_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_reg_1485 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        B_V_5_we0 = 1'b1;
    end else begin
        B_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3))) begin
            B_V_6_address0 = B_V_6_addr_reg_1523;
        end else if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2))) begin
            B_V_6_address0 = conv_i156_i_fu_1125_p1;
        end else begin
            B_V_6_address0 = 'bx;
        end
    end else begin
        B_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        B_V_6_ce0 = 1'b1;
    end else begin
        B_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_reg_1485 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        B_V_6_we0 = 1'b1;
    end else begin
        B_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_fu_1103_p2 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        B_V_7_ce0 = 1'b1;
    end else begin
        B_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_fu_1103_p2 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_fu_1119_p2 == 1'd0) & (icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1))))) begin
        B_V_7_we0 = 1'b1;
    end else begin
        B_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_927)) begin
        if ((1'b1 == ap_condition_941)) begin
            B_i_address0 = zext_ln151_fu_1189_p1;
        end else if ((1'b1 == ap_condition_933)) begin
            B_i_address0 = zext_ln168_fu_1092_p1;
        end else begin
            B_i_address0 = 'bx;
        end
    end else begin
        B_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_927)) begin
        if ((1'b1 == ap_condition_941)) begin
            B_i_address1 = zext_ln150_fu_1170_p1;
        end else if ((1'b1 == ap_condition_933)) begin
            B_i_address1 = zext_ln167_fu_1073_p1;
        end else begin
            B_i_address1 = 'bx;
        end
    end else begin
        B_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_1103_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & ((((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))))) begin
        B_i_ce0 = 1'b1;
    end else begin
        B_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_1103_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & ((((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))))) begin
        B_i_ce1 = 1'b1;
    end else begin
        B_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_927)) begin
        if ((1'b1 == ap_condition_941)) begin
            B_i_d0 = zext_ln358_1_fu_1178_p1;
        end else if ((1'b1 == ap_condition_933)) begin
            B_i_d0 = zext_ln358_3_fu_1081_p1;
        end else begin
            B_i_d0 = 'bx;
        end
    end else begin
        B_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_927)) begin
        if ((1'b1 == ap_condition_941)) begin
            B_i_d1 = zext_ln358_fu_1152_p1;
        end else if ((1'b1 == ap_condition_933)) begin
            B_i_d1 = zext_ln358_2_fu_1055_p1;
        end else begin
            B_i_d1 = 'bx;
        end
    end else begin
        B_i_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_1103_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & ((((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))))) begin
        B_i_we0 = 1'b1;
    end else begin
        B_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_1103_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & ((((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))))) begin
        B_i_we1 = 1'b1;
    end else begin
        B_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln209_1_reg_1615 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'd1 == and_ln209_reg_1606) & (1'b0 == ap_block_pp2_stage1))) begin
        CFIFO_blk_n = CFIFO_full_n;
    end else begin
        CFIFO_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op364_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        CFIFO_write = 1'b1;
    end else begin
        CFIFO_write = 1'b0;
    end
end

always @ (*) begin
    if ((or_ln142_fu_976_p2 == 1'd0)) begin
        ap_condition_pp2_exit_iter0_state13 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state13 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((((icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln870_3_fu_1040_p2 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))) begin
        ap_phi_mux_data_V_phi_fu_800_p4 = p_Val2_1_reg_1441;
    end else if (((icmp_ln870_fu_1103_p2 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) begin
        ap_phi_mux_data_V_phi_fu_800_p4 = p_Val2_s_reg_1464;
    end else begin
        ap_phi_mux_data_V_phi_fu_800_p4 = ap_phi_reg_pp2_iter0_data_V_reg_797;
    end
end

always @ (*) begin
    if (((icmp_ln199_13_reg_1595 == 1'd0) & (icmp_ln199_12_reg_1591 == 1'd0) & (icmp_ln199_11_reg_1587 == 1'd0) & (icmp_ln199_10_reg_1583 == 1'd0) & (icmp_ln199_9_reg_1579 == 1'd0) & (icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) begin
        ap_phi_mux_nibble_K_V_2_phi_fu_823_p30 = select_ln199_fu_1208_p3;
    end else begin
        ap_phi_mux_nibble_K_V_2_phi_fu_823_p30 = ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_806;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        bcount_address0 = bcount_addr_17_reg_1629;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        bcount_address0 = zext_ln534_reg_1599;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage18) & (1'b0 == ap_block_pp2_stage18) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage17) & (1'b0 == ap_block_pp2_stage17) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage16) & (1'b0 == ap_block_pp2_stage16) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage15) & (1'b0 == ap_block_pp2_stage15) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage14) & (1'b0 == ap_block_pp2_stage14) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage13) & (1'b0 == ap_block_pp2_stage13) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage12) & (1'b0 == ap_block_pp2_stage12) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage11) & (1'b0 == ap_block_pp2_stage11) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage10) & (1'b0 == ap_block_pp2_stage10) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage9) & (1'b0 == ap_block_pp2_stage9) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage8) & (1'b0 == ap_block_pp2_stage8) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage6) & (1'b0 == ap_block_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage5) & (1'b0 == ap_block_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = bcount_addr_16_reg_1533;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_address0 = conv_i156_i_fu_1125_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bcount_address0 = p_cast_i_fu_909_p1;
    end else begin
        bcount_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage18) & (1'b0 == ap_block_pp2_stage18_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage17) & (1'b0 == ap_block_pp2_stage17_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage16) & (1'b0 == ap_block_pp2_stage16_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage15) & (1'b0 == ap_block_pp2_stage15_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage14) & (1'b0 == ap_block_pp2_stage14_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage13) & (1'b0 == ap_block_pp2_stage13_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage12) & (1'b0 == ap_block_pp2_stage12_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage11) & (1'b0 == ap_block_pp2_stage11_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage10) & (1'b0 == ap_block_pp2_stage10_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage9) & (1'b0 == ap_block_pp2_stage9_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage8) & (1'b0 == ap_block_pp2_stage8_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (1'b0 == ap_block_pp2_stage6_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (1'b0 == ap_block_pp2_stage5_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        bcount_ce0 = 1'b1;
    end else begin
        bcount_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1))) begin
        bcount_d0 = add_ln212_fu_1266_p2;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        bcount_d0 = add_ln186_fu_1194_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bcount_d0 = 32'd0;
    end else begin
        bcount_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_reg_1485 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))) | ((exitcond2936_i_fu_903_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln209_1_reg_1615 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'd1 == and_ln209_reg_1606) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        bcount_we0 = 1'b1;
    end else begin
        bcount_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_120)) begin
        if ((1'b1 == ap_condition_132)) begin
            count_B_address0 = zext_ln708_fu_1008_p1;
        end else if ((1'b1 == ap_condition_153)) begin
            count_B_address0 = zext_ln708_1_fu_992_p1;
        end else begin
            count_B_address0 = 'bx;
        end
    end else begin
        count_B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & ((((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        count_B_ce0 = 1'b1;
    end else begin
        count_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage19) & (1'b0 == ap_block_pp2_stage19) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        fill_count_address0 = zext_ln534_fu_1217_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        fill_count_address0 = fill_count_addr_1_reg_1538;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        fill_count_address0 = conv_i156_i_fu_1125_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fill_count_address0 = p_cast19_i_fu_926_p1;
    end else begin
        fill_count_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage19) & (1'b0 == ap_block_pp2_stage19_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        fill_count_ce0 = 1'b1;
    end else begin
        fill_count_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        fill_count_d0 = add_ln187_fu_1201_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fill_count_d0 = 32'd0;
    end else begin
        fill_count_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (((((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_reg_1485 == 1'd0) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln874_reg_1489 == 1'd0) & (icmp_ln870_3_reg_1481 == 1'd0) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))) | ((exitcond2835_i_fu_920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        fill_count_we0 = 1'b1;
    end else begin
        fill_count_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_padd_ops_out_blk_n = num_padd_ops_out_full_n;
    end else begin
        num_padd_ops_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_padd_ops_out_write = 1'b1;
    end else begin
        num_padd_ops_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        padd_count_V_address0 = zext_ln708_1_fu_992_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        padd_count_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        padd_count_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        padd_count_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        padd_count_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        padd_count_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        padd_count_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padd_count_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        padd_count_V_address0 = 64'd1;
    end else begin
        padd_count_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        padd_count_V_address1 = padd_count_V_addr_16_reg_1453;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        padd_count_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        padd_count_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        padd_count_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        padd_count_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        padd_count_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        padd_count_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padd_count_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        padd_count_V_address1 = 64'd0;
    end else begin
        padd_count_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        padd_count_V_ce0 = 1'b1;
    end else begin
        padd_count_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        padd_count_V_ce1 = 1'b1;
    end else begin
        padd_count_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        padd_count_V_d1 = add_ln691_fu_1019_p2;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state1))) begin
        padd_count_V_d1 = 13'd0;
    end else begin
        padd_count_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state8) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        padd_count_V_we0 = 1'b1;
    end else begin
        padd_count_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & ((((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)))) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        padd_count_V_we1 = 1'b1;
    end else begin
        padd_count_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((exitcond2936_i_fu_903_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((exitcond2835_i_fu_920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((or_ln142_fu_976_p2 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((or_ln142_fu_976_p2 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((1'b0 == ap_block_pp2_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_pp2_stage6 : begin
            if ((1'b0 == ap_block_pp2_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end
        end
        ap_ST_fsm_pp2_stage7 : begin
            if ((1'b0 == ap_block_pp2_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end
        end
        ap_ST_fsm_pp2_stage8 : begin
            if ((1'b0 == ap_block_pp2_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage8;
            end
        end
        ap_ST_fsm_pp2_stage9 : begin
            if ((1'b0 == ap_block_pp2_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage9;
            end
        end
        ap_ST_fsm_pp2_stage10 : begin
            if ((1'b0 == ap_block_pp2_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage10;
            end
        end
        ap_ST_fsm_pp2_stage11 : begin
            if ((1'b0 == ap_block_pp2_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage11;
            end
        end
        ap_ST_fsm_pp2_stage12 : begin
            if ((1'b0 == ap_block_pp2_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage12;
            end
        end
        ap_ST_fsm_pp2_stage13 : begin
            if ((1'b0 == ap_block_pp2_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage13;
            end
        end
        ap_ST_fsm_pp2_stage14 : begin
            if ((1'b0 == ap_block_pp2_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage14;
            end
        end
        ap_ST_fsm_pp2_stage15 : begin
            if ((1'b0 == ap_block_pp2_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage15;
            end
        end
        ap_ST_fsm_pp2_stage16 : begin
            if ((1'b0 == ap_block_pp2_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage16;
            end
        end
        ap_ST_fsm_pp2_stage17 : begin
            if ((1'b0 == ap_block_pp2_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage17;
            end
        end
        ap_ST_fsm_pp2_stage18 : begin
            if ((1'b0 == ap_block_pp2_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage18;
            end
        end
        ap_ST_fsm_pp2_stage19 : begin
            if ((1'b0 == ap_block_pp2_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage19;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign BFIFO_2_din = 43'd0;

assign BFIFO_2_write = 1'b0;

assign B_V_7_address0 = conv_i156_i_fu_1125_p1;

assign B_V_7_d0 = ap_phi_mux_data_V_phi_fu_800_p4[38:0];

assign CFIFO_din = {{{nibble_K_V_2_reg_806}, {B_V_1_q0}}, {B_V_0_q0}};

assign add_ln186_fu_1194_p2 = (bcount_q0 + 32'd1);

assign add_ln187_fu_1201_p2 = (fill_count_q0 + 32'd1);

assign add_ln212_fu_1266_p2 = ($signed(bcount_q0) + $signed(32'd4294967294));

assign add_ln691_fu_1019_p2 = (padd_count_V_q0 + 13'd1);

assign and_ln209_fu_1233_p2 = (icmp_ln874_1_fu_1227_p2 & icmp_ln209_fu_1222_p2);

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp2_stage10 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp2_stage11 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp2_stage12 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp2_stage13 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp2_stage14 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp2_stage15 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp2_stage16 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp2_stage17 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp2_stage18 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp2_stage19 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp2_stage6 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp2_stage7 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage8 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp2_stage9 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage19_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = (((1'b0 == CFIFO_full_n) & (ap_predicate_op364_write_state34 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (((1'b0 == BFIFO_1176_empty_n) & (ap_predicate_op160_read_state14 == 1'b1)) | ((1'b0 == BFIFO_2_empty_n) & (ap_predicate_op153_read_state14 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = (((1'b0 == CFIFO_full_n) & (ap_predicate_op364_write_state34 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (((1'b0 == BFIFO_1176_empty_n) & (ap_predicate_op160_read_state14 == 1'b1)) | ((1'b0 == BFIFO_2_empty_n) & (ap_predicate_op153_read_state14 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = (((1'b0 == CFIFO_full_n) & (ap_predicate_op364_write_state34 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (((1'b0 == BFIFO_1176_empty_n) & (ap_predicate_op160_read_state14 == 1'b1)) | ((1'b0 == BFIFO_2_empty_n) & (ap_predicate_op153_read_state14 == 1'b1)))));
end

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (num_padd_ops_out_full_n == 1'b0));
end

assign ap_block_state13_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp2_stage1_iter0 = (((1'b0 == BFIFO_1176_empty_n) & (ap_predicate_op160_read_state14 == 1'b1)) | ((1'b0 == BFIFO_2_empty_n) & (ap_predicate_op153_read_state14 == 1'b1)));
end

assign ap_block_state15_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34_pp2_stage1_iter1 = ((1'b0 == CFIFO_full_n) & (ap_predicate_op364_write_state34 == 1'b1));
end

always @ (*) begin
    ap_condition_120 = ((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_132 = ((tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1));
end

always @ (*) begin
    ap_condition_153 = ((((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)));
end

always @ (*) begin
    ap_condition_1539 = ((grp_fu_888_p2 == 1'd1) & (or_ln142_reg_1425 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1542 = ((icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage6) & (1'b0 == ap_block_pp2_stage6_11001));
end

always @ (*) begin
    ap_condition_1547 = ((icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_11001));
end

always @ (*) begin
    ap_condition_1553 = ((icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage8) & (1'b0 == ap_block_pp2_stage8_11001));
end

always @ (*) begin
    ap_condition_1560 = ((icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage9) & (1'b0 == ap_block_pp2_stage9_11001));
end

always @ (*) begin
    ap_condition_1568 = ((icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage10) & (1'b0 == ap_block_pp2_stage10_11001));
end

always @ (*) begin
    ap_condition_1577 = ((icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage11) & (1'b0 == ap_block_pp2_stage11_11001));
end

always @ (*) begin
    ap_condition_1587 = ((icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage12) & (1'b0 == ap_block_pp2_stage12_11001));
end

always @ (*) begin
    ap_condition_1598 = ((icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage13) & (1'b0 == ap_block_pp2_stage13_11001));
end

always @ (*) begin
    ap_condition_1610 = ((icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage14) & (1'b0 == ap_block_pp2_stage14_11001));
end

always @ (*) begin
    ap_condition_1623 = ((icmp_ln199_9_reg_1579 == 1'd0) & (icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage15) & (1'b0 == ap_block_pp2_stage15_11001));
end

always @ (*) begin
    ap_condition_1637 = ((icmp_ln199_10_reg_1583 == 1'd0) & (icmp_ln199_9_reg_1579 == 1'd0) & (icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage16) & (1'b0 == ap_block_pp2_stage16_11001));
end

always @ (*) begin
    ap_condition_1652 = ((icmp_ln199_11_reg_1587 == 1'd0) & (icmp_ln199_10_reg_1583 == 1'd0) & (icmp_ln199_9_reg_1579 == 1'd0) & (icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage17) & (1'b0 == ap_block_pp2_stage17_11001));
end

always @ (*) begin
    ap_condition_1668 = ((icmp_ln199_12_reg_1591 == 1'd0) & (icmp_ln199_11_reg_1587 == 1'd0) & (icmp_ln199_10_reg_1583 == 1'd0) & (icmp_ln199_9_reg_1579 == 1'd0) & (icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage18) & (1'b0 == ap_block_pp2_stage18_11001));
end

always @ (*) begin
    ap_condition_810 = ((1'b1 == ap_CS_fsm_pp2_stage19) & (1'b0 == ap_block_pp2_stage19_11001) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_852 = ((icmp_ln199_13_reg_1595 == 1'd0) & (icmp_ln199_12_reg_1591 == 1'd0) & (icmp_ln199_11_reg_1587 == 1'd0) & (icmp_ln199_10_reg_1583 == 1'd0) & (icmp_ln199_9_reg_1579 == 1'd0) & (icmp_ln199_8_reg_1575 == 1'd0) & (icmp_ln199_7_reg_1571 == 1'd0) & (icmp_ln199_6_reg_1567 == 1'd0) & (icmp_ln199_5_reg_1563 == 1'd0) & (icmp_ln199_4_reg_1559 == 1'd0) & (icmp_ln199_3_reg_1555 == 1'd0) & (icmp_ln199_2_reg_1551 == 1'd0) & (icmp_ln199_1_reg_1547 == 1'd0) & (icmp_ln199_reg_1543 == 1'd0) & (or_ln142_reg_1425 == 1'd1));
end

always @ (*) begin
    ap_condition_927 = ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_933 = ((((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((icmp_ln870_3_fu_1040_p2 == 1'd1) & (tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)));
end

always @ (*) begin
    ap_condition_941 = ((icmp_ln870_fu_1103_p2 == 1'd1) & (tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1));
end

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp2_iter0_data_V_reg_797 = 'bx;

always @ (*) begin
    ap_predicate_op153_read_state14 = ((((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_i_reg_1429 == 1'd0) & (or_ln142_reg_1425 == 1'd1)) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (tmp_6_i_reg_1433 == 1'd0) & (or_ln142_reg_1425 == 1'd1))) | ((tmp_i_32_reg_1437 == 1'd1) & (icmp_ln878_13_reg_1421 == 1'd1) & (icmp_ln878_reg_1417 == 1'd0) & (or_ln142_reg_1425 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op160_read_state14 = ((tmp_6_i_reg_1433 == 1'd1) & (tmp_i_reg_1429 == 1'd1) & (icmp_ln878_reg_1417 == 1'd1) & (or_ln142_reg_1425 == 1'd1));
end

always @ (*) begin
    ap_predicate_op364_write_state34 = ((icmp_ln209_1_reg_1615 == 1'd1) & (1'd1 == and_ln209_reg_1606));
end

assign ap_ready = internal_ap_ready;

assign conv3_i540_i_fu_931_p1 = num_padd_ops;

assign conv_i156_i_fu_1125_p1 = nibble_K_V_fu_1109_p4;

assign count_BF1_V_3_fu_1097_p2 = (count_BF1_V_2_reg_1412 + 13'd1);

assign count_BF2_V_3_fu_1013_p2 = (count_BF2_V_2_reg_1407 + 13'd1);

assign empty_27_fu_897_p2 = (empty_reg_775 + 5'd1);

assign empty_30_fu_914_p2 = (empty_29_reg_786 + 5'd1);

assign exitcond2835_i_fu_920_p2 = ((empty_29_reg_786 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond2936_i_fu_903_p2 = ((empty_reg_775 == 5'd16) ? 1'b1 : 1'b0);

assign grp_fu_878_p4 = {{bcount_q0[31:1]}};

assign grp_fu_888_p2 = (($signed(grp_fu_878_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln209_1_fu_1249_p2 = (($signed(tmp_19_fu_1239_p4) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_1222_p2 = (($signed(loop_2_iter_2_fu_228) < $signed(conv3_i540_i_reg_1327)) ? 1'b1 : 1'b0);

assign icmp_ln870_3_fu_1040_p2 = ((zext_ln870_fu_1026_p1 == ret_V_1_fu_1034_p2) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_1103_p2 = ((count_B_q0 == 13'd1) ? 1'b1 : 1'b0);

assign icmp_ln874_1_fu_1227_p2 = ((ap_phi_mux_nibble_K_V_2_phi_fu_823_p30 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1119_p2 = ((nibble_K_V_fu_1109_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_13_fu_971_p2 = ((count_BF2_V_fu_220 < num_padd_ops) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_965_p2 = ((tmp_fu_955_p4 == 6'd0) ? 1'b1 : 1'b0);

assign lhs_V_2_fu_982_p4 = {{BFIFO_2_dout[42:39]}};

assign lhs_V_fu_998_p4 = {{BFIFO_1176_dout[42:39]}};

assign loop_2_iter_fu_1255_p2 = (loop_2_iter_2_fu_228 + 32'd1);

assign nibble_K_V_fu_1109_p4 = {{ap_phi_mux_data_V_phi_fu_800_p4[42:39]}};

assign num_padd_ops_out_din = num_padd_ops;

assign or_ln142_fu_976_p2 = (icmp_ln878_fu_965_p2 | icmp_ln878_13_fu_971_p2);

assign or_ln151_fu_1183_p2 = (shl_ln_fu_1162_p3 | 5'd1);

assign or_ln168_fu_1086_p2 = (shl_ln1_fu_1065_p3 | 5'd1);

assign p_Result_1_i_fu_1143_p4 = {{p_Val2_s_reg_1464[38:13]}};

assign p_Result_4_i_fu_1046_p4 = {{p_Val2_1_reg_1441[38:13]}};

assign p_cast19_i_fu_926_p1 = empty_29_reg_786;

assign p_cast_i_fu_909_p1 = empty_reg_775;

assign ret_V_1_fu_1034_p2 = ($signed(zext_ln1347_fu_1030_p1) + $signed(14'd16383));

assign ret_V_2_fu_1060_p2 = ($signed(lhs_V_2_reg_1448) + $signed(4'd15));

assign ret_V_fu_1157_p2 = ($signed(lhs_V_reg_1471) + $signed(4'd15));

assign select_ln199_fu_1208_p3 = ((grp_fu_888_p2[0:0] == 1'b1) ? 4'd15 : 4'd0);

assign shl_ln1_fu_1065_p3 = {{ret_V_2_fu_1060_p2}, {1'd0}};

assign shl_ln_fu_1162_p3 = {{ret_V_fu_1157_p2}, {1'd0}};

assign start_out = real_start;

assign tmp_19_fu_1239_p4 = {{fill_count_q0[31:3]}};

assign tmp_6_i_nbwritereq_fu_254_p3 = BFIFO_2_full_n;

assign tmp_fu_955_p4 = {{count_BF1_V_fu_224[12:7]}};

assign tmp_i_32_nbreadreq_fu_262_p3 = BFIFO_2_empty_n;

assign tmp_i_nbreadreq_fu_246_p3 = BFIFO_1176_empty_n;

assign trunc_ln674_1_fu_1078_p1 = p_Val2_1_reg_1441[12:0];

assign trunc_ln674_fu_1175_p1 = p_Val2_s_reg_1464[12:0];

assign zext_ln1347_fu_1030_p1 = count_B_q0;

assign zext_ln150_fu_1170_p1 = shl_ln_fu_1162_p3;

assign zext_ln151_fu_1189_p1 = or_ln151_fu_1183_p2;

assign zext_ln167_fu_1073_p1 = shl_ln1_fu_1065_p3;

assign zext_ln168_fu_1092_p1 = or_ln168_fu_1086_p2;

assign zext_ln358_1_fu_1178_p1 = trunc_ln674_fu_1175_p1;

assign zext_ln358_2_fu_1055_p1 = p_Result_4_i_fu_1046_p4;

assign zext_ln358_3_fu_1081_p1 = trunc_ln674_1_fu_1078_p1;

assign zext_ln358_fu_1152_p1 = p_Result_1_i_fu_1143_p4;

assign zext_ln534_fu_1217_p1 = ap_phi_mux_nibble_K_V_2_phi_fu_823_p30;

assign zext_ln708_1_fu_992_p1 = lhs_V_2_fu_982_p4;

assign zext_ln708_fu_1008_p1 = lhs_V_fu_998_p4;

assign zext_ln870_fu_1026_p1 = add_ln691_fu_1019_p2;

always @ (posedge ap_clk) begin
    conv3_i540_i_reg_1327[31:13] <= 19'b0000000000000000000;
    conv_i156_i_reg_1493[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln534_reg_1599[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //msm_arr_bucket_unit_csim_sr_Block_split30_proc9
