// Seed: 3824739216
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_17 = 1;
  wire id_18;
endmodule
module module_1 #(
    parameter id_16 = 32'd17,
    parameter id_17 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    _id_17
);
  input wire _id_17;
  inout wire _id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_18;
  wire id_19;
  generate
    wire id_20;
    ;
  endgenerate
  assign id_18[-1 : id_16] = 1'b0;
  logic id_21 = (id_5);
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_5,
      id_10,
      id_6,
      id_4,
      id_9,
      id_21,
      id_21,
      id_20,
      id_20,
      id_14,
      id_6,
      id_4,
      id_11
  );
  wire id_22;
  wire [id_17 : 1] id_23;
endmodule
