5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd race5.vcd -o race5.cdd -v race5.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" race5.v 11 45 1
2 1 26 8000c 1 3d 5002 0 0 1 26 2 $u2
1 a 13 3000a 1 0 3 0 4 25 21aa
1 b 13 3000d 1 0 3 0 4 25 13aa
1 clk 14 83000a 1 0 0 0 1 25 1102
4 1 1 0 0
7 3 17 17
3 1 main.$u2 "main.$u2" race5.v 0 34 1
2 2 27 e0011 1 0 21004 0 0 1 16 0
2 3 27 8000a 0 1 1410 0 0 1 9 clk
2 4 27 80011 1 37 16 2 3
2 5 28 90009 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 6 28 80009 2 2c 900a 5 0 32 26 aa aa aa aa aa aa aa aa
2 7 29 e0011 1 0 21008 0 0 1 20 1
2 8 29 8000a 0 1 1410 0 0 1 9 clk
2 9 29 80011 1 37 1a 7 8
2 10 30 90009 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 11 30 80009 2 2c 900a 10 0 32 26 aa aa aa aa aa aa aa aa
2 12 31 e0011 1 0 21004 0 0 1 16 0
2 13 31 8000a 0 1 1410 0 0 1 9 clk
2 14 31 80011 1 37 16 12 13
2 15 32 90009 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 16 32 80009 2 2c 900a 15 0 32 26 aa aa aa aa aa aa aa aa
2 17 33 e0011 1 0 21008 0 0 1 20 1
2 18 33 8000a 0 1 1410 0 0 1 9 clk
2 19 33 80011 1 37 1a 17 18
4 19 0 0 0
4 16 0 19 0
4 14 0 16 16
4 11 0 14 0
4 9 0 11 11
4 6 0 9 0
4 4 11 6 6
3 1 main.$u3 "main.$u3" race5.v 0 43 1
