/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Qualcomm Technologies, Inc. SDMMAGPIE SoC";
	compatible = "qcom,sdmmagpie";
	qcom,msm-id = <0x16d 0x0>;
	qcom,msm-name = "SDMMAGPIE";
	interrupt-parent = <0x1>;
	qcom,pmic-name = "PM6150";
	qcom,board-id = <0x0 0x0>;

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			next-level-cache = <0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x4>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x3>;
					phandle = <0x6>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x35>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3d>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x49>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			next-level-cache = <0x7>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x7>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x36>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3e>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4a>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			next-level-cache = <0x8>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x8>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x37>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3f>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4b>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			next-level-cache = <0x9>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x9>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x38>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x40>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4c>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			next-level-cache = <0xa>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xa>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x39>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x41>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4d>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x2 0x3>;
			next-level-cache = <0xb>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xb>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x3a>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x42>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x4e>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			sched-energy-costs = <0xc 0xd>;
			next-level-cache = <0xe>;
			qcom,lmh-dcvs = <0xf>;
			#cooling-cells = <0x2>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				qcom,dump-size = <0x48000>;
				phandle = <0xe>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x3b>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x43>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x45>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x47>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0x4f>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			sched-energy-costs = <0xc 0xd>;
			next-level-cache = <0x10>;
			qcom,lmh-dcvs = <0xf>;
			#cooling-cells = <0x2>;
			phandle = <0x18>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				qcom,dump-size = <0x48000>;
				phandle = <0x10>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x3c>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x44>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x46>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x48>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0x50>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};

				core3 {
					cpu = <0x14>;
				};

				core4 {
					cpu = <0x15>;
				};

				core5 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x2a0>;

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x19 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x11>;
			phandle = <0x2a1>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x19 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x12>;
			phandle = <0x2a2>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x19 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x2a3>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x19 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x2a4>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x19 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x2a5>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x19 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x2a6>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x19 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x2a7>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x19 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x18>;
			phandle = <0x2a8>;
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x3>;
			interrupt-controller;
			#redistributor-regions = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x1 0x9 0x4>;
			interrupt-parent = <0x1a>;
			phandle = <0x1a>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,pdc-sdmmagpie";
			reg = <0xb220000 0x400>;
			#interrupt-cells = <0x3>;
			interrupt-parent = <0x1a>;
			interrupt-controller;
			phandle = <0x1>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x2>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x1>;
				qcom,allocate-on-request;
				label = "modem";
				phandle = <0x2a9>;
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
			clock-frequency = <0x124f800>;
		};

		timer@0x17c20000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@0x17c21000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		clocks {

			sleep-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "chip_sleep_clk";
				#clock-cells = <0x1>;
				phandle = <0x2aa>;
			};
		};

		qcom,rpmh {
			compatible = "qcom,rpmh-clk-sdmmagpie";
			mboxes = <0x1b 0x0>;
			mbox-names = "apps";
			#clock-cells = <0x1>;
			phandle = <0x2f>;
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			#clock-cells = <0x1>;
			mboxes = <0x1c 0x0>;
			mbox-names = "qdss_clk";
			phandle = <0x19>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,gcc-sdmmagpie", "syscon";
			vdd_cx-supply = <0x1d>;
			vdd_cx_ao-supply = <0x1e>;
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x27>;
		};

		qcom,camcc {
			compatible = "qcom,camcc-sdmmagpie", "syscon";
			vdd_cx-supply = <0x1d>;
			vdd_mx-supply = <0x1f>;
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x29>;
		};

		qcom,gpucc {
			compatible = "qcom,gpucc-sdmmagpie", "syscon";
			reg = <0x5090000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1d>;
			vdd_mx-supply = <0x1f>;
			vdd_gfx-supply = <0x20>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x21>;
			qcom,gpu_cc_gmu_clk_src-opp-handle = <0x22>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x2b>;
		};

		qcom,videocc@ab00000 {
			compatible = "qcom,videocc-sdmmagpie", "syscon";
			vdd_cx-supply = <0x1d>;
			reg = <0xab00000 0x10000 0x786018 0x4>;
			reg-names = "cc_base", "efuse";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x28>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,dispcc-sdmmagpie", "syscon";
			vdd_cx-supply = <0x1d>;
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x2a>;
		};

		qcom,npucc {
			compatible = "qcom,npucc-sdmmagpie", "syscon";
			reg = <0x9910000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1d>;
			npu_gdsc-supply = <0x23>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x2c>;
		};

		qcom,cpucc@18321000 {
			compatible = "qcom,clk-cpu-osm-sdmmagpie";
			reg = <0x18321000 0x1400 0x18323000 0x1400 0x18325800 0x1400>;
			reg-names = "osm_l3_base", "osm_pwrcl_base", "osm_perfcl_base";
			l3-devs = <0x24 0x25 0x26>;
			#clock-cells = <0x1>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0xb8>;

			qcom,limits-dcvs@18358800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x20 0x4>;
				qcom,affinity = <0x0>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
				#thermal-sensor-cells = <0x0>;
				phandle = <0x5>;
			};

			qcom,limits-dcvs@18350800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x21 0x4>;
				qcom,affinity = <0x1>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
				#thermal-sensor-cells = <0x0>;
				phandle = <0xf>;
			};
		};

		syscon@182a0018 {
			compatible = "syscon";
			reg = <0x182a0018 0x4>;
			phandle = <0x2d>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			reg = <0x90b0000 0x1000>;
			phandle = <0x2e>;
		};

		qcom,cc-debug {
			compatible = "qcom,debugcc-sdmmagpie";
			qcom,cc-count = <0x8>;
			qcom,gcc = <0x27>;
			qcom,videocc = <0x28>;
			qcom,camcc = <0x29>;
			qcom,dispcc = <0x2a>;
			qcom,gpucc = <0x2b>;
			qcom,npucc = <0x2c>;
			qcom,cpucc = <0x2d>;
			qcom,mccc = <0x2e>;
			clocks = <0x2f 0x0>;
			clock-names = "xo_clk_src";
			#clock-cells = <0x1>;
			phandle = <0x2ab>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x1 0x5 0x4>;
			phandle = <0x2ac>;
		};

		dsu_pmu@0 {
			compatible = "arm,dsu-pmu";
			interrupts = <0x0 0x32 0x4>;
			cpus = <0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18>;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			reg = <0x146aa000 0x1000>;
			ranges = <0x0 0x146aa000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			upload_cause@66c {
				compatible = "qcom,msm-imem-upload_cause";
				reg = <0x66c 0x4>;
			};
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x1c 0x0>;
			mbox-names = "aop";
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,gpi-dma@0x800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0xf4 0x0 0x0 0xf5 0x0 0x0 0xf6 0x0 0x0 0xf7 0x0 0x0 0xf8 0x0 0x0 0xf9 0x0 0x0 0xfa 0x0 0x0 0xfb 0x0>;
			qcom,max-num-gpii = <0x8>;
			qcom,gpii-mask = <0xf>;
			qcom,ev-factor = <0x2>;
			iommus = <0x30 0x216 0x0>;
			qcom,smmu-cfg = <0x1>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			status = "ok";
			phandle = <0x15d>;
		};

		qcom,gpi-dma@0xa00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0x117 0x0 0x0 0x118 0x0 0x0 0x119 0x0 0x0 0x11a 0x0 0x0 0x11b 0x0 0x0 0x11c 0x0 0x0 0x125 0x0 0x0 0x126 0x0>;
			qcom,max-num-gpii = <0x8>;
			qcom,gpii-mask = <0xf>;
			qcom,ev-factor = <0x2>;
			iommus = <0x30 0x4d6 0x0>;
			qcom,smmu-cfg = <0x1>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			status = "ok";
			phandle = <0x17b>;
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			qca,bt-vdd-io-supply = <0x31>;
			qca,bt-vdd-core-supply = <0x32>;
			qca,bt-vdd-pa-supply = <0x33>;
			qca,bt-vdd-xtal-supply = <0x34>;
			qca,bt-vdd-io-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-core-voltage-level = <0x12ff48 0x149970>;
			qca,bt-vdd-pa-voltage-level = <0x30d400 0x33e140>;
			qca,bt-vdd-xtal-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-io-current-level = <0x1>;
			qca,bt-vdd-core-current-level = <0x1>;
			qca,bt-vdd-pa-current-level = <0x1>;
			qca,bt-vdd-xtal-current-level = <0x1>;
			phandle = <0x2ad>;
		};

		slim@62dc0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			reg = <0x62dc0000 0x2c000 0x62d84000 0x2a000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0xa3 0x0 0x0 0xa4 0x0>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x7c0000>;
			qcom,ea-pc = <0x300>;
			status = "disabled";
			qcom,iommu-s1-bypass;
			phandle = <0x2ae>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x30 0x1be6 0x8 0x30 0x1bed 0x2 0x30 0x1bf0 0x1>;
				phandle = <0x2af>;
			};

			msm_dai_slim {
				status = "disabled";
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
				phandle = <0x2b0>;
			};
		};

		slim@62e40000 {
			cell-index = <0x3>;
			compatible = "qcom,slim-ngd";
			reg = <0x62e40000 0x2c000 0x62e04000 0x20000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0x123 0x0 0x0 0x124 0x0>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			status = "ok";
			qcom,iommu-s1-bypass;
			phandle = <0x2b1>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x30 0x1bf3 0x0>;
				phandle = <0x2b2>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x2b3>;
			};
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x0 0x0 0x0 0x1 0x0>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x10100 0x10100 0x25900 0x25900>;
			phandle = <0x2b4>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0x1ec 0x4>;
			reg = <0x88e0000 0x2000 0x88e4000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			qcom,secure-eud-en;
			qcom,eud-clock-vote-req;
			clocks = <0x27 0x97>;
			clock-names = "eud_ahb2phy_clk";
			status = "ok";
			phandle = <0x254>;
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x18060058 0x18070058>;
			qcom,config-arr = <0x18060060 0x18070060>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x1 0x6 0x4 0x0 0x23 0x4>;
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,threshold-arr = <0x17e0041c>;
			qcom,config-reg = <0x17e00434>;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x35>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x36>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache200 {
				qcom,dump-node = <0x37>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache300 {
				qcom,dump-node = <0x38>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache400 {
				qcom,dump-node = <0x39>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache500 {
				qcom,dump-node = <0x3a>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache600 {
				qcom,dump-node = <0x3b>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache700 {
				qcom,dump-node = <0x3c>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x3d>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x3e>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache200 {
				qcom,dump-node = <0x3f>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache300 {
				qcom,dump-node = <0x40>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache400 {
				qcom,dump-node = <0x41>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache500 {
				qcom,dump-node = <0x42>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache600 {
				qcom,dump-node = <0x43>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache700 {
				qcom,dump-node = <0x44>;
				qcom,dump-id = <0x87>;
			};

			qcom,l1_i_tlb_dump600 {
				qcom,dump-node = <0x45>;
				qcom,dump-id = <0x26>;
			};

			qcom,l1_i_tlb_dump700 {
				qcom,dump-node = <0x46>;
				qcom,dump-id = <0x27>;
			};

			qcom,l1_d_tlb_dump600 {
				qcom,dump-node = <0x47>;
				qcom,dump-id = <0x46>;
			};

			qcom,l1_d_tlb_dump700 {
				qcom,dump-node = <0x48>;
				qcom,dump-id = <0x47>;
			};

			qcom,l2_cache_dump600 {
				qcom,dump-node = <0xe>;
				qcom,dump-id = <0xc6>;
			};

			qcom,l2_cache_dump700 {
				qcom,dump-node = <0x10>;
				qcom,dump-id = <0xc7>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-node = <0x49>;
				qcom,dump-id = <0x120>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-node = <0x4a>;
				qcom,dump-id = <0x121>;
			};

			qcom,l2_tlb_dump200 {
				qcom,dump-node = <0x4b>;
				qcom,dump-id = <0x122>;
			};

			qcom,l2_tlb_dump300 {
				qcom,dump-node = <0x4c>;
				qcom,dump-id = <0x123>;
			};

			qcom,l2_tlb_dump400 {
				qcom,dump-node = <0x4d>;
				qcom,dump-id = <0x124>;
			};

			qcom,l2_tlb_dump500 {
				qcom,dump-node = <0x4e>;
				qcom,dump-id = <0x125>;
			};

			qcom,l2_tlb_dump600 {
				qcom,dump-node = <0x4f>;
				qcom,dump-id = <0x126>;
			};

			qcom,l2_tlb_dump700 {
				qcom,dump-node = <0x50>;
				qcom,dump-id = <0x127>;
			};

			qcom,llcc1_d_cache {
				qcom,dump-node = <0x51>;
				qcom,dump-id = <0x140>;
			};

			qcom,llcc2_d_cache {
				qcom,dump-node = <0x52>;
				qcom,dump-id = <0x141>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x53>;

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			tmc_etf {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf0>;
			};

			etf_swao {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etf_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};
		};

		thermal-zones {
			phandle = <0x2b5>;

			pm6150-tz {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x54>;
				wake-capable-sensor;
				phandle = <0x2b6>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2b7>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2b8>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			pm6150-ibat-lvl0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x55 0x0>;
				wake-capable-sensor;

				trips {

					ibat-lvl0 {
						temperature = <0x157c>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2b9>;
					};
				};
			};

			pm6150-ibat-lvl1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x55 0x1>;
				wake-capable-sensor;

				trips {

					ibat-lvl1 {
						temperature = <0x1770>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2ba>;
					};
				};
			};

			pm6150-vbat-lvl0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x55 0x2>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2bb>;
					};
				};
			};

			pm6150-vbat-lvl1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x55 0x3>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl1 {
						temperature = <0xaf0>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2bc>;
					};
				};
			};

			pm6150-vbat-lvl2 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x55 0x4>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl2 {
						temperature = <0xa28>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2bd>;
					};
				};
			};

			pm6150-bcl-lvl0 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x55 0x5>;
				wake-capable-sensor;

				trips {

					bcl-lvl0 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2be>;
					};
				};
			};

			pm6150-bcl-lvl1 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x55 0x6>;
				wake-capable-sensor;

				trips {

					bcl-lvl1 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2bf>;
					};
				};
			};

			pm6150-bcl-lvl2 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x55 0x7>;
				wake-capable-sensor;

				trips {

					bcl-lvl2 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2c0>;
					};
				};
			};

			soc {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x56>;
				wake-capable-sensor;
				tracks-low;

				trips {

					soc-trip {
						temperature = <0xa>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2c1>;
					};
				};
			};

			pm6150l-tz {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x57>;
				wake-capable-sensor;
				phandle = <0x2c2>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2c3>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2c4>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			pm6150l-vph-lvl0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x58 0x2>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2c5>;
					};
				};
			};

			pm6150l-vph-lvl1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x58 0x3>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl1 {
						temperature = <0xabe>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2c6>;
					};
				};
			};

			pm6150l-vph-lvl2 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x58 0x4>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl2 {
						temperature = <0x9c4>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2c7>;
					};
				};
			};

			pm6150l-bcl-lvl0 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x58 0x5>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl0 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2c8>;
					};
				};
			};

			pm6150l-bcl-lvl1 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x58 0x6>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl1 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2c9>;
					};
				};
			};

			pm6150l-bcl-lvl2 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x58 0x7>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl2 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2ca>;
					};
				};
			};

			aoss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x59 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x59 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x59 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x59 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0x4>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-4-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0x5>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-5-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0x6>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0x7>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0x8>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0x9>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0xa>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0xb>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0xc>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0xd>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x59 0xe>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x0>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x1>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			audio-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x2>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x3>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x4>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x5>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x6>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-dsp-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x7>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x8>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x9>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			xo-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x4c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			rf-pa0-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x4e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			rf-pa1-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			quiet-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x50>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			conn-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-ftherm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			nvm-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5c 0x55>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-00 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5>;
				wake-capable-sensor;

				trips {

					active-config {
						temperature = <0x17318>;
						hysteresis = <0x7530>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-01 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xf>;
				wake-capable-sensor;

				trips {

					active-config {
						temperature = <0x17318>;
						hysteresis = <0x7530>;
						type = "passive";
					};
				};
			};

			gpuss-max-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gpu-trip {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x5d>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x5d>;
						cooling-device = <0x21 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-0-max-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			cpu-1-max-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0x1>;
				wake-capable-sensor;

				trips {

					cpu0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x5e>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0x5e>;
						cooling-device = <0x11 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0x2>;
				wake-capable-sensor;

				trips {

					cpu1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x5f>;
					};
				};

				cooling-maps {

					cpu1_cdev {
						trip = <0x5f>;
						cooling-device = <0x12 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0x3>;
				wake-capable-sensor;

				trips {

					cpu2-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x60>;
					};
				};

				cooling-maps {

					cpu2_cdev {
						trip = <0x60>;
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0x4>;
				wake-capable-sensor;

				trips {

					cpu3-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x61>;
					};
				};

				cooling-maps {

					cpu3_cdev {
						trip = <0x61>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-4-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0x5>;
				wake-capable-sensor;

				trips {

					cpu4-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x62>;
					};
				};

				cooling-maps {

					cpu4_cdev {
						trip = <0x62>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-5-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0x6>;
				wake-capable-sensor;

				trips {

					cpu5-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x63>;
					};
				};

				cooling-maps {

					cpu5_cdev {
						trip = <0x63>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0x9>;
				wake-capable-sensor;

				trips {

					cpu6-0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x64>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0x64>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0xa>;
				wake-capable-sensor;

				trips {

					cpu6-1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x65>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0x65>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0xb>;
				wake-capable-sensor;

				trips {

					cpu7-0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x66>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0x66>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0xc>;
				wake-capable-sensor;

				trips {

					cpu7-1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x67>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0x67>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			aoss-lowc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x59 0x0>;
				wake-capable-sensor;
				tracks-low;

				trips {

					aoss-lowc {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x68>;
					};
				};

				cooling-maps {

					audio_cdev {
						trip = <0x68>;
					};
				};
			};

			cpu-1-0-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x59 0x9>;
				wake-capable-sensor;
				tracks-low;

				trips {

					cpu-1-0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x69>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0x69>;
						cooling-device = <0x11 0x2 0x2>;
					};

					cpu1_cdev {
						trip = <0x69>;
						cooling-device = <0x17 0x4 0x4>;
					};

					gpu_vdd_cdev {
						trip = <0x69>;
						cooling-device = <0x21 0xfffffffb 0xfffffffb>;
					};

					cx_vdd_cdev {
						trip = <0x69>;
						cooling-device = <0x6a 0x0 0x0>;
					};

					mx_vdd_cdev {
						trip = <0x69>;
						cooling-device = <0x6b 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0x69>;
						cooling-device = <0x6c 0x0 0x0>;
					};

					adsp_vdd_cdev {
						trip = <0x69>;
						cooling-device = <0x6d 0x0 0x0>;
					};

					cdsp_vdd_cdev {
						trip = <0x69>;
						cooling-device = <0x6e 0x0 0x0>;
					};
				};
			};

			npu-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x8>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					npu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x6f>;
					};
				};

				cooling-maps {

					npu_cdev {
						trip = <0x6f>;
						cooling-device = <0x70 0xffffffff 0xffffffff>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0x5a 0x4>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					q6-hvx-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x4e20>;
						type = "passive";
						phandle = <0x71>;
					};

					q6-hvx-trip1 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x73>;
					};

					q6-hvx-trip2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x75>;
					};
				};

				cooling-maps {

					cxip-cdev {
						trip = <0x71>;
						cooling-device = <0x72 0x1 0x1>;
					};

					cdsp-cdev0 {
						trip = <0x73>;
						cooling-device = <0x74 0xffffffff 0x4>;
					};

					cdsp-cdev1 {
						trip = <0x75>;
						cooling-device = <0x74 0x4 0x4>;
					};
				};
			};

			quiet-therm-step {
				polling-delay-passive = <0x3e8>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5b 0x50>;
				wake-capable-sensor;

				trips {

					batt-trip0 {
						temperature = <0xa7f8>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x7f>;
					};

					batt-trip1 {
						temperature = <0xafc8>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x81>;
					};

					batt-trip2 {
						temperature = <0xb798>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x82>;
					};

					modem-trip0 {
						temperature = <0xbb80>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x7d>;
					};

					batt-trip3 {
						temperature = <0xbf68>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x83>;
					};

					modem-trip1-hvx-trip {
						temperature = <0xc350>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x79>;
					};

					gold-trip {
						temperature = <0xc350>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x76>;
					};

					batt-trip4 {
						temperature = <0xc738>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x84>;
					};

					skin-gpu-trip {
						temperature = <0xcb20>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x78>;
					};

					modem-trip2 {
						temperature = <0xcb20>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x7b>;
					};

					silver-trip {
						temperature = <0xd2f0>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x77>;
					};

					modem-trip3 {
						temperature = <0xe290>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x7c>;
					};
				};

				cooling-maps {

					skin_cpu6 {
						trip = <0x76>;
						cooling-device = <0x17 0xffffffff 0xfffffff5>;
					};

					skin_cpu7 {
						trip = <0x76>;
						cooling-device = <0x18 0xffffffff 0xfffffff5>;
					};

					skin_cpu0 {
						trip = <0x77>;
						cooling-device = <0x11 0xffffffff 0xfffffff7>;
					};

					skin_cpu1 {
						trip = <0x77>;
						cooling-device = <0x12 0xffffffff 0xfffffff7>;
					};

					skin_cpu2 {
						trip = <0x77>;
						cooling-device = <0x13 0xffffffff 0xfffffff7>;
					};

					skin_cpu3 {
						trip = <0x77>;
						cooling-device = <0x14 0xffffffff 0xfffffff7>;
					};

					skin_cpu4 {
						trip = <0x77>;
						cooling-device = <0x15 0xffffffff 0xfffffff7>;
					};

					skin_cpu5 {
						trip = <0x77>;
						cooling-device = <0x16 0xffffffff 0xfffffff7>;
					};

					skin_gpu {
						trip = <0x78>;
						cooling-device = <0x21 0xfffffff9 0xfffffff9>;
					};

					modem_lvl1 {
						trip = <0x79>;
						cooling-device = <0x7a 0x1 0x1>;
					};

					modem_lvl2 {
						trip = <0x7b>;
						cooling-device = <0x7a 0x2 0x2>;
					};

					modem_lvl3 {
						trip = <0x7c>;
						cooling-device = <0x7a 0x3 0x3>;
					};

					modem_proc_lvl1 {
						trip = <0x7d>;
						cooling-device = <0x7e 0x1 0x1>;
					};

					modem_proc_lvl3 {
						trip = <0x7c>;
						cooling-device = <0x7e 0x3 0x3>;
					};

					cdsp_cdev1 {
						trip = <0x79>;
						cooling-device = <0x74 0x4 0x4>;
					};

					battery_lvl0 {
						trip = <0x7f>;
						cooling-device = <0x80 0x1 0x1>;
					};

					battery_lvl1 {
						trip = <0x81>;
						cooling-device = <0x80 0x2 0x2>;
					};

					battery_lvl2 {
						trip = <0x82>;
						cooling-device = <0x80 0x4 0x4>;
					};

					battery_lvl3 {
						trip = <0x83>;
						cooling-device = <0x80 0x5 0x5>;
					};

					battery_lvl4 {
						trip = <0x84>;
						cooling-device = <0x80 0x6 0x6>;
					};
				};
			};
		};

		tsens@c222000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc222000 0x8 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x0 0x1fa 0x0 0x0 0x1fc 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x1>;
			phandle = <0x59>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc223000 0x8 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x0 0x1fb 0x0 0x0 0x1fd 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x1>;
			phandle = <0x5a>;
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			reg = <0x10a2000 0x1000 0x10ae000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0x6000>;
			phandle = <0x2cb>;
		};

		qcom,llcc@9200000 {
			compatible = "qcom,llcc-core", "syscon", "simple-mfd";
			reg = <0x9200000 0x450000>;
			reg-names = "llcc_base";
			qcom,llcc-banks-off = <0x0 0x80000>;
			qcom,llcc-broadcast-off = <0x400000>;

			qcom,sdmmagpie-llcc {
				compatible = "qcom,sdmmagpie-llcc";
				#cache-cells = <0x1>;
				max-slices = <0x20>;
				cap-based-alloc-and-pwr-collapse;
				phandle = <0x19f>;
			};

			qcom,llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x19 0x0>;
				clock-names = "qdss_clk";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};

			llcc_1_dcache {
				qcom,dump-size = <0x6c000>;
				phandle = <0x51>;
			};

			llcc_2_dcache {
				qcom,dump-size = <0x6c000>;
				phandle = <0x52>;
			};
		};

		mailbox@18220000 {
			compatible = "qcom,tcs-drv";
			label = "apps_rsc";
			reg = <0x18220000 0x100 0x18220d00 0x3000>;
			interrupts = <0x0 0x5 0x0>;
			#mbox-cells = <0x1>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x1>;
			phandle = <0x1b>;
		};

		mailbox@af20000 {
			compatible = "qcom,tcs-drv";
			label = "display_rsc";
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
			interrupts = <0x0 0x81 0x0>;
			#mbox-cells = <0x1>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x0 0x1 0x1 0x1 0x2 0x2 0x3 0x0>;
			phandle = <0xc7>;
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x1b 0x0>;
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			reg = <0xc3f000c 0x8>;
			phandle = <0x2cc>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x85>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x85 0x0 0x1000>;
			#hwlock-cells = <0x1>;
			phandle = <0x87>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x86>;
			hwlocks = <0x87 0x3>;
			phandle = <0x2cd>;
		};

		syscon@17c0000c {
			compatible = "syscon";
			reg = <0x17c0000c 0x4>;
			phandle = <0x8f>;
		};

		mailbox@17c00000 {
			compatible = "qcom,sm8150-apcs-hmss-global";
			reg = <0x17c00000 0x1000>;
			#mbox-cells = <0x1>;
			phandle = <0x89>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x88>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,rpc-latency-us = <0x263>;
			qcom,secure-domains = <0xf>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x30 0x1421 0x0 0x30 0x1441 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x30 0x1422 0x0 0x30 0x1442 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x30 0x1423 0x0 0x30 0x1443 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x30 0x1424 0x0 0x30 0x1444 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x30 0x1425 0x0 0x30 0x1445 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x30 0x1406 0x60>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x30 0x1409 0x60>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x30 0x1b23 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x30 0x1b24 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x30 0x1b25 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x30 0x1b26 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x30 0x1b27 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x30 0x1b28 0x0>;
				shared-cb = <0x3>;
				dma-coherent;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;

			modem {
				qcom,remote-pid = <0x1>;
				transport = "smem";
				mboxes = <0x89 0xc>;
				mbox-names = "mpss_smem";
				interrupts = <0x0 0x1c1 0x1>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0x8c>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x8a 0x8b>;
				};
			};

			adsp {
				qcom,remote-pid = <0x2>;
				transport = "smem";
				mboxes = <0x89 0x18>;
				mbox-names = "adsp_smem";
				interrupts = <0x0 0xaa 0x1>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x8a>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x8c 0x8b>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x5>;
				transport = "smem";
				mboxes = <0x89 0x4>;
				mbox-names = "cdsp_smem";
				interrupts = <0x0 0x23e 0x1>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x8b>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x26>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x2>;
						#cooling-cells = <0x2>;
						phandle = <0x74>;
					};

					qcom,msm_hvx_rm {
						compatible = "qcom,msm-hvx-rm";
						#cooling-cells = <0x2>;
						phandle = <0x2ce>;
					};
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x8c 0x8a>;
				};
			};

			wdsp {
				qcom,remote-pid = <0xa>;
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;
				rx-descriptors = <0x1200c 0x12010>;
				label = "wdsp";
				qcom,glink-label = "wdsp";
				phandle = <0x2cf>;

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x1>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x2>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x1>;
				};

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x1>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,qmp-npu-low@9818000 {
			compatible = "qcom,qmp-mbox";
			reg = <0x9818000 0x8000 0x17c00010 0x4>;
			reg-names = "msgram", "irq-reg-base";
			qcom,irq-mask = <0x20>;
			interrupts = <0x0 0x24c 0x1>;
			label = "npu_qmp_low";
			priority = <0x0>;
			mbox-desc-offset = <0x0>;
			#mbox-cells = <0x1>;
			phandle = <0x29e>;
		};

		qcom,qmp-npu-high@9818000 {
			compatible = "qcom,qmp-mbox";
			reg = <0x9818000 0x8000 0x17c00010 0x4>;
			reg-names = "msgram", "irq-reg-base";
			qcom,irq-mask = <0x40>;
			interrupts = <0x0 0x24d 0x1>;
			label = "npu_qmp_high";
			priority = <0x1>;
			mbox-desc-offset = <0x2000>;
			#mbox-cells = <0x1>;
			phandle = <0x29f>;
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x1000 0x17c0000c 0x4>;
			reg-names = "msgram", "irq-reg-base";
			qcom,irq-mask = <0x1>;
			interrupts = <0x0 0x185 0x1>;
			label = "aop";
			qcom,early-boot;
			priority = <0x0>;
			mbox-desc-offset = <0x0>;
			#mbox-cells = <0x1>;
			phandle = <0x1c>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x8d 0x0>;
			interrupt-parent = <0x8e>;
			interrupts = <0x0 0x0>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupts = <0x0 0x1c3 0x1>;
			qcom,ipc = <0x8f 0x0 0xe>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xab>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0xaa>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xb2>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0xb3>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0xb1>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupts = <0x0 0xac 0x1>;
			qcom,ipc = <0x8f 0x0 0x1a>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x99>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x98>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1b4>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x1b5>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x8d>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x8e>;
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupts = <0x0 0x240 0x1>;
			qcom,ipc = <0x8f 0x0 0x6>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xa7>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0xa6>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1b6>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x1b7>;
			};

			qcom,smp2p-qvrexternal5-out {
				qcom,entry-name = "qvrexternal";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1b8>;
			};
		};

		sdcc1ice@7C8000 {
			compatible = "qcom,ice";
			reg = <0x7c8000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ice_core_clk_src", "ice_core_clk", "bus_clk", "iface_clk";
			clocks = <0x27 0x6f 0x27 0x6e 0x27 0x6b 0x27 0x6c>;
			qcom,op-freq-hz = <0x11e1a300 0x0 0x0 0x0>;
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x2f5 0x0 0x0 0x1 0x2f5 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "sdcc";
			phandle = <0x2d0>;
		};

		sdhci@7c4000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000 0x7c8000 0x8000>;
			reg-names = "hc_mem", "cmdq_mem", "cmdq_ice";
			interrupts = <0x0 0x281 0x0 0x0 0x284 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x8>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x9>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x96 0x200 0x0 0x0 0x1 0x326 0x0 0x0 0x96 0x200 0x3e8 0x7d0 0x1 0x326 0x7d0 0xfa0 0x96 0x200 0x61a8 0xc350 0x1 0x326 0x4e20 0x9c40 0x96 0x200 0xc350 0x186a0 0x1 0x326 0x7530 0xea60 0x96 0x200 0x13880 0x249f0 0x1 0x326 0x9c40 0x13880 0x96 0x200 0x186a0 0x30d40 0x1 0x326 0xc350 0x186a0 0x96 0x200 0x249f0 0x3d090 0x1 0x326 0x13880 0x1d4c0 0x96 0x200 0x3fd3e 0x297c66 0x1 0x326 0x493e0 0x14be33 0x96 0x200 0x146cc2 0x3e8000 0x1 0x326 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cmdq-latency-us = <0x43 0x43 0x43 0x43>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x27 0x6b 0x27 0x6c 0x27 0x6e>;
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			qcom,ice-clk-rates = <0x11e1a300 0x47868c0>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			qcom,dll-hsr-list = <0xf642c 0x0 0x0 0x10800 0x80040868>;
			qcom,nonremovable;
			status = "disabled";
			phandle = <0x2d1>;
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x0 0xcc 0x0 0x0 0xde 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x4>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x3e8 0x7d0 0x1 0x260 0x640 0x4e20 0x51 0x200 0x4e20 0x9c40 0x1 0x260 0x4e20 0x9c40 0x51 0x200 0x9c40 0x13880 0x1 0x260 0x7530 0xea60 0x51 0x200 0xea60 0x1d4c0 0x1 0x260 0x9c40 0x13880 0x51 0x200 0x13880 0x27100 0x1 0x260 0xc350 0x186a0 0x51 0x200 0x186a0 0x30d40 0x1 0x260 0xea60 0x1d4c0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x27 0x70 0x27 0x71>;
			clock-names = "iface_clk", "core_clk";
			qcom,dll-hsr-list = <0x7642c 0x0 0x0 0x10800 0x80040868>;
			status = "disabled";
			phandle = <0x2d2>;
		};

		qseecom@86d00000 {
			compatible = "qcom,qseecom";
			reg = <0x86d00000 0xe00000>;
			reg-names = "secapp-region";
			memory-region = <0x90>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x2>;
			phandle = <0x2d3>;
		};

		smcinvoke@86d00000 {
			compatible = "qcom,smcinvoke";
			reg = <0x86d00000 0xe00000>;
			reg-names = "secapp-region";
			phandle = <0x2d4>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x493e0>;
			clocks = <0x27 0x41>;
			clock-names = "iface_clk";
			phandle = <0x2d5>;
		};

		ufsice@1d90000 {
			compatible = "qcom,ice";
			reg = <0x1d90000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
			clocks = <0x27 0x7e 0x27 0x7c 0x27 0x7d 0x27 0x81>;
			qcom,op-freq-hz = <0x0 0x0 0x0 0x11e1a300>;
			vdd-hba-supply = <0x91>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x28a 0x0 0x0 0x1 0x28a 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "ufs";
			phandle = <0x2d6>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xddc>;
			reg-names = "phy_mem";
			#phy-cells = <0x0>;
			lanes-per-direction = <0x1>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x2f 0x0 0x27 0x7c 0x27 0x84>;
			status = "disabled";
			phandle = <0x92>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d90000 0x8000>;
			reg-names = "ufs_mem", "ufs_ice";
			interrupts = <0x0 0x109 0x0>;
			phys = <0x92>;
			phy-names = "ufsphy";
			lanes-per-direction = <0x1>;
			dev-ref-clk-freq = <0x0>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk";
			clocks = <0x27 0x7e 0x27 0x9 0x27 0x7d 0x27 0x89 0x27 0x81 0x2f 0x0 0x27 0x88 0x27 0x87>;
			freq-table-hz = <0x2faf080 0xbebc200 0x0 0x0 0x0 0x0 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "MAX";
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cpu-group-latency-us = <0x43 0x43>;
			qcom,pm-qos-default-cpu = <0x0>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			pinctrl-0 = <0x93>;
			pinctrl-1 = <0x94>;
			resets = <0x27 0x3>;
			reset-names = "core_reset";
			non-removable;
			status = "disabled";
			phandle = <0x2d7>;
		};

		qcom,lpass@62400000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x62400000 0x100>;
			vdd_lpi_cx-supply = <0x95>;
			qcom,vdd_cx-uV-uA = <0x181 0x0>;
			vdd_lpi_mx-supply = <0x96>;
			qcom,vdd_mx-uV-uA = <0x181 0x0>;
			qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";
			clocks = <0x2f 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x1>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x1>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x97>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x1 0x0 0xa2 0x1 0x98 0x0 0x0 0x98 0x1 0x0 0x98 0x2 0x0 0x98 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack";
			qcom,smem-states = <0x99 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1c 0x0>;
			mbox-names = "adsp-pil";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x0>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x30 0x506 0x11 0x30 0x516 0x11>;
			phandle = <0x2d8>;
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x2d9>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,bam-ee = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x30 0x504 0x11 0x30 0x514 0x11>;
			phandle = <0x2da>;
		};

		tz-log@146aa720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x2db>;
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x0 0x1e1 0x0>;
			qcom,ee = <0x0>;
			qcom,channel = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			cell-index = <0x0>;
			phandle = <0x2dc>;

			qcom,pm6150@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x9a>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x0 0x8 0x0 0x0 0x0 0x8 0x1 0x0>;
					interrupt-names = "kpdpwr", "resin";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;

					qcom,pon_1 {
						qcom,pon-type = <0x0>;
						qcom,pull-up;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x1>;
						qcom,pull-up;
						linux,code = <0x72>;
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100 0x3700 0x100>;
					reg-names = "adc5-usr-base", "adc5-cal-base";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x0 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x1>;
					io-channel-ranges;
					qcom,pmic-revid = <0x9a>;
					phandle = <0x9b>;

					ref_gnd {
						reg = <0x0>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vref_1p25 {
						reg = <0x1>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
					};

					die_temp {
						reg = <0x6>;
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
					};

					vbat_sns {
						reg = <0x84>;
						label = "vbat_sns";
						qcom,pre-scaling = <0x1 0x3>;
					};

					vcoin {
						reg = <0x85>;
						label = "vcoin";
						qcom,pre-scaling = <0x1 0x3>;
					};

					usb_in_i_uv {
						reg = <0x7>;
						label = "usb_in_i_uv";
						qcom,pre-scaling = <0x1 0x1>;
					};

					usb_in_v_div_16 {
						reg = <0x8>;
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x1 0x10>;
					};

					chg_temp {
						reg = <0x9>;
						label = "chg_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_therm {
						reg = <0x4a>;
						label = "bat_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_therm_30k {
						reg = <0x2a>;
						label = "bat_therm_30k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_therm_400k {
						reg = <0x6a>;
						label = "bat_therm_400k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_id {
						reg = <0x4b>;
						label = "bat_id";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					xo_therm {
						reg = <0x4c>;
						label = "xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					chg_sbux {
						reg = <0x99>;
						label = "chg_sbux";
						qcom,pre-scaling = <0x1 0x3>;
					};

					mid_chg_div6 {
						reg = <0x1e>;
						label = "chg_mid";
						qcom,pre-scaling = <0x1 0x6>;
					};

					v_i_int_ext {
						reg = <0xb0>;
						label = "v_i_int_vbat_vdata";
						qcom,pre-scaling = <0x1 0x1>;
					};

					v_i_parallel {
						reg = <0xb4>;
						label = "v_i_parallel_vbat_vdata";
						qcom,pre-scaling = <0x1 0x1>;
					};

					rf_pa0_therm {
						reg = <0x4e>;
						label = "rf_pa0_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					rf_pa1_therm {
						reg = <0x4f>;
						label = "rf_pa1_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					quiet_therm {
						reg = <0x50>;
						label = "quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x0 0x35 0x0 0x1>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					io-channels = <0x9b 0x4c 0x9b 0x4e 0x9b 0x4f 0x9b 0x50>;
					phandle = <0x5b>;

					xo_therm {
						reg = <0x4c>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					rf_pa0_therm {
						reg = <0x4e>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					rf_pa1_therm {
						reg = <0x4f>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					quiet_therm {
						reg = <0x50>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				qcom,misc@900 {
					compatible = "qcom,qpnp-misc";
					reg = <0x900 0x100>;
					phandle = <0x2dd>;
				};

				qcom,qpnp-smb5 {
					compatible = "qcom,qpnp-smb5";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					#cooling-cells = <0x2>;
					qcom,pmic-revid = <0x9a>;
					phandle = <0x80>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x0 0x10 0x0 0x1 0x0 0x10 0x1 0x1 0x0 0x10 0x2 0x1 0x0 0x10 0x3 0x1 0x0 0x10 0x4 0x1 0x0 0x10 0x5 0x1 0x0 0x10 0x6 0x1 0x0 0x10 0x7 0x1>;
						interrupt-names = "chgr-error", "chg-state-change", "step-chg-state-change", "step-chg-soc-update-fail", "step-chg-soc-update-req", "fg-fvcal-qualified", "vph-alarm", "vph-drop-prechg";
					};

					qcom,dcdc@1100 {
						reg = <0x1100 0x100>;
						interrupts = <0x0 0x11 0x0 0x1 0x0 0x11 0x1 0x1 0x0 0x11 0x2 0x1 0x0 0x11 0x3 0x3 0x0 0x11 0x4 0x3 0x0 0x11 0x5 0x3 0x0 0x11 0x6 0x1 0x0 0x11 0x7 0x3>;
						interrupt-names = "otg-fail", "otg-oc-disable-sw", "otg-oc-hiccup", "bsm-active", "high-duty-cycle", "input-current-limiting", "concurrent-mode-disable", "switcher-power-ok";
					};

					qcom,batif@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x0 0x12 0x0 0x1 0x0 0x12 0x2 0x3 0x0 0x12 0x3 0x3 0x0 0x12 0x4 0x3 0x0 0x12 0x5 0x3 0x0 0x12 0x6 0x3 0x0 0x12 0x7 0x3>;
						interrupt-names = "bat-temp", "bat-ov", "bat-low", "bat-therm-or-id-missing", "bat-terminal-missing", "buck-oc", "vph-ov";
					};

					qcom,usb@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x0 0x13 0x0 0x3 0x0 0x13 0x1 0x3 0x0 0x13 0x2 0x3 0x0 0x13 0x3 0x3 0x0 0x13 0x4 0x3 0x0 0x13 0x5 0x1 0x0 0x13 0x6 0x1 0x0 0x13 0x7 0x1>;
						interrupt-names = "usbin-collapse", "usbin-vashdn", "usbin-uv", "usbin-ov", "usbin-plugin", "usbin-revi-change", "usbin-src-change", "usbin-icl-change";
					};

					qcom,dc@1400 {
						reg = <0x1400 0x100>;
						interrupts = <0x0 0x14 0x1 0x3 0x0 0x14 0x2 0x3 0x0 0x14 0x3 0x3 0x0 0x14 0x4 0x3 0x0 0x14 0x5 0x1 0x0 0x14 0x6 0x1 0x0 0x14 0x7 0x1>;
						interrupt-names = "dcin-vashdn", "dcin-uv", "dcin-ov", "dcin-plugin", "dcin-revi", "dcin-pon", "dcin-en";
					};

					qcom,typec@1500 {
						reg = <0x1500 0x100>;
						interrupts = <0x0 0x15 0x0 0x1 0x0 0x15 0x1 0x1 0x0 0x15 0x2 0x1 0x0 0x15 0x3 0x1 0x0 0x15 0x4 0x1 0x0 0x15 0x5 0x1 0x0 0x15 0x6 0x1 0x0 0x15 0x7 0x1>;
						interrupt-names = "typec-or-rid-detect-change", "typec-vpd-detect", "typec-cc-state-change", "typec-vconn-oc", "typec-vbus-change", "typec-attach-detach", "typec-legacy-cable-detect", "typec-try-snk-src-detect";
					};

					qcom,misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x0 0x16 0x0 0x1 0x0 0x16 0x1 0x1 0x0 0x16 0x2 0x1 0x0 0x16 0x3 0x1 0x0 0x16 0x4 0x3 0x0 0x16 0x5 0x1 0x0 0x16 0x6 0x1 0x0 0x16 0x7 0x1>;
						interrupt-names = "wdog-snarl", "wdog-bark", "aicl-fail", "aicl-done", "smb-en", "imp-trigger", "temp-change", "temp-change-smb";
					};

					qcom,sdam@b100 {
						reg = <0xb100 0x100>;
						interrupts = <0x0 0xb1 0x1 0x1>;
						interrupt-names = "sdam-sts";
					};

					qcom,smb5-vbus {
						regulator-name = "smb5-vbus";
						phandle = <0x9d>;
					};

					qcom,smb5-vconn {
						regulator-name = "smb5-vconn";
						phandle = <0x9e>;
					};
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					reg = <0x1700 0x100>;
					vdd-pdphy-supply = <0x9c>;
					vbus-supply = <0x9d>;
					vconn-supply = <0x9e>;
					interrupts = <0x0 0x17 0x0 0x1 0x0 0x17 0x1 0x1 0x0 0x17 0x2 0x1 0x0 0x17 0x3 0x1 0x0 0x17 0x4 0x1 0x0 0x17 0x5 0x1 0x0 0x17 0x6 0x1 0x0 0x17 0x7 0x1>;
					interrupt-names = "sig-tx", "sig-rx", "msg-tx", "msg-rx", "msg-tx-failed", "msg-tx-discarded", "msg-rx-discarded", "fr-swap";
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8 0x2ee0 0x8ca>;
					phandle = <0x253>;
				};

				qpnp,qg {
					compatible = "qcom,qpnp-qg";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,vbatt-cutoff-mv = <0xc80>;
					qcom,vbatt-low-mv = <0xce4>;
					qcom,vbatt-low-cold-mv = <0xe74>;
					qcom,vbatt-empty-mv = <0xbb8>;
					qcom,vbatt-empty-cold-mv = <0xbb8>;
					qcom,s3-entry-fifo-length = <0x2>;
					qcom,s3-entry-ibat-ua = <0x3a98>;
					qcom,s3-exit-ibat-ua = <0x88b8>;
					qcom,pmic-revid = <0x9a>;
					io-channels = <0x9b 0x4a 0x9b 0x4b>;
					io-channel-names = "batt-therm", "batt-id";
					phandle = <0x2de>;

					qcom,qgauge@4800 {
						status = "okay";
						reg = <0x4800 0x100>;
						interrupts = <0x0 0x48 0x0 0x3 0x0 0x48 0x1 0x3 0x0 0x48 0x2 0x1 0x0 0x48 0x3 0x1 0x0 0x48 0x4 0x1>;
						interrupt-names = "qg-batt-missing", "qg-vbat-low", "qg-vbat-empty", "qg-fifo-done", "qg-good-ocv";
					};

					qcom,qg-sdam@b600 {
						status = "okay";
						reg = <0xb600 0x100>;
					};
				};

				bcl@1d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x1d00 0x100>;
					interrupts = <0x0 0x1d 0x0 0x0 0x0 0x1d 0x1 0x0 0x0 0x1d 0x2 0x0>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					#thermal-sensor-cells = <0x1>;
					phandle = <0x55>;
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0x0>;
					phandle = <0x56>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x0 0x24 0x0 0x1>;
					#thermal-sensor-cells = <0x0>;
					qcom,temperature-threshold-set = <0x1>;
					phandle = <0x54>;
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x1>;
					qcom,num-clkdivs = <0x1>;
					clock-output-names = "pm6150_div_clk1";
					clocks = <0x2f 0x0>;
					clock-names = "xo";
					assigned-clocks = <0x9f 0x1>;
					assigned-clock-rates = <0x124f800>;
					phandle = <0x9f>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xa00>;
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc2 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc6 0x0 0x0 0x0 0xc7 0x0 0x0>;
					interrupt-names = "pm6150_gpio1", "pm6150_gpio2", "pm6150_gpio3", "pm6150_gpio4", "pm6150_gpio7", "pm6150_gpio8";
					gpio-controller;
					#gpio-cells = <0x2>;
					qcom,gpios-disallowed = <0x5 0x6 0x9 0xa>;
					phandle = <0x2df>;

					afc_switch {

						gpio1_afc_switch_default {
							pins = "gpio1";
							function = "normal";
							power-source = <0x0>;
							output-low;
							input-disable;
							phandle = <0x2e0>;
						};
					};

					wcd934x_mclk {

						wcd934x_mclk_default {
							pins = "gpio8";
							function = "func1";
							qcom,drive-strength = <0x2>;
							power-source = <0x0>;
							bias-disable;
							output-low;
							phandle = <0x2e1>;
						};
					};
				};

				qcom,pm6150_rtc {
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,qpnp-rtc-write = <0x0>;
					qcom,qpnp-rtc-alarm-pwrup = <0x0>;
					phandle = <0x2e2>;

					qcom,pm6150_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm6150_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x0 0x61 0x1 0x0>;
					};
				};
			};

			qcom,pm6150@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				qcom,vibrator@5300 {
					compatible = "qcom,qpnp-vibrator-ldo";
					reg = <0x5300 0x100>;
					qcom,vib-ldo-volt-uv = <0x325aa0>;
					qcom,disable-overdrive;
					phandle = <0x2e3>;
				};
			};

			qcom,pm6150l@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x4 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0xa3>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x4 0x24 0x0 0x1>;
					#thermal-sensor-cells = <0x0>;
					qcom,temperature-threshold-set = <0x1>;
					phandle = <0x57>;
				};

				bcl@3d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x3d00 0x100>;
					interrupts = <0x4 0x3d 0x0 0x0 0x4 0x3d 0x1 0x0 0x4 0x3d 0x2 0x0>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					#thermal-sensor-cells = <0x1>;
					phandle = <0x58>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x4 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x1>;
					io-channel-ranges;
					pinctrl-names = "default";
					pinctrl-0 = <0xa0>;
					phandle = <0xa1>;

					ref_gnd {
						reg = <0x0>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vref_1p25 {
						reg = <0x1>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
					};

					die_temp {
						reg = <0x6>;
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
					};

					rid_adc {
						reg = <0x15>;
						label = "rid_adc";
						qcom,pre-scaling = <0x1 0x1>;
						qcom,hw-settle-time = <0x2bc>;
						qcom,decimation = <0x348>;
						qcom,avg-samples = <0x4>;
					};

					conn_therm {
						reg = <0x4d>;
						label = "conn_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					smb_therm {
						reg = <0xe>;
						label = "smb_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					camera_ftherm {
						reg = <0x4f>;
						label = "camera_ftherm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					nvm_therm {
						reg = <0x55>;
						label = "nvm_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x4 0x35 0x0 0x1>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					io-channels = <0xa1 0x4d 0xa1 0x4f 0xa1 0x55>;
					phandle = <0x5c>;

					conn_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					camera_ftherm {
						reg = <0x4f>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					nvm_therm {
						reg = <0x55>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x1>;
					qcom,num-clkdivs = <0x1>;
					clock-output-names = "pm6150l_div_clk1";
					clocks = <0x2f 0x0>;
					clock-names = "xo";
					assigned-clocks = <0xa2 0x1>;
					assigned-clock-rates = <0x927c00>;
					phandle = <0xa2>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xc00>;
					interrupts = <0x4 0xc0 0x0 0x0 0x4 0xc1 0x0 0x0 0x4 0xc2 0x0 0x0 0x4 0xc3 0x0 0x0 0x4 0xc4 0x0 0x0 0x4 0xc5 0x0 0x0 0x4 0xc6 0x0 0x0 0x4 0xc7 0x0 0x0 0x4 0xc8 0x0 0x0 0x4 0xc9 0x0 0x0 0x4 0xca 0x0 0x0 0x4 0xcb 0x0 0x0>;
					interrupt-names = "pm6150l_gpio1", "pm6150l_gpio2", "pm6150l_gpio3", "pm6150l_gpio4", "pm6150l_gpio5", "pm6150l_gpio6", "pm6150l_gpio7", "pm6150l_gpio8", "pm6150l_gpio9", "pm6150l_gpio10", "pm6150l_gpio11", "pm6150l_gpio12";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x2e4>;

					rid_adc_irq {

						rid_adc_irq_default {
							pins = "gpio9";
							function = "normal";
							bias-disable;
							power-source = <0x1>;
							input-enable;
							phandle = <0x2e5>;
						};
					};

					gpio11_dig_out {

						gpio11_dig_out_default {
							pins = "gpio11";
							function = "normal";
							power-source = <0x0>;
							input-disable;
							phandle = <0x2e6>;
						};
					};

					disp_pins {

						disp_pins_default {
							pins = "gpio9";
							function = "func1";
							qcom,drive-strength = <0x2>;
							power-source = <0x1>;
							bias-disable;
							output-low;
							phandle = <0x2e7>;
						};
					};

					nvm_therm {

						nvm_therm_default {
							pins = "gpio10";
							bias-high-impedance;
							phandle = <0xa0>;
						};
					};
				};
			};

			qcom,pm6150l@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x5 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				qcom,lcdb@ec00 {
					compatible = "qcom,qpnp-lcdb-regulator";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					reg = <0xec00 0x100>;
					interrupts = <0x5 0xec 0x1 0x1>;
					interrupt-names = "sc-irq";
					qcom,pmic-revid = <0xa3>;
					qcom,voltage-step-ramp;
					status = "disabled";
					phandle = <0x2e8>;

					ldo {
						label = "ldo";
						regulator-name = "lcdb_ldo";
						regulator-min-microvolt = <0x3d0900>;
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x2e9>;
					};

					ncp {
						label = "ncp";
						regulator-name = "lcdb_ncp";
						regulator-min-microvolt = <0x3d0900>;
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x2ea>;
					};

					bst {
						label = "bst";
						regulator-name = "lcdb_bst";
						regulator-min-microvolt = <0x47b760>;
						regulator-max-microvolt = <0x5fbfb8>;
						phandle = <0x2eb>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					status = "okay";
					reg = <0xd300 0x100>;
					label = "flash";
					interrupts = <0x5 0xd3 0x0 0x1 0x5 0xd3 0x3 0x1 0x5 0xd3 0x4 0x1>;
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					qcom,hdrm-auto-mode;
					qcom,short-circuit-det;
					qcom,open-circuit-det;
					qcom,vph-droop-det;
					qcom,thermal-derate-en;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,isc-delay = <0xc0>;
					qcom,pmic-revid = <0xa3>;
					phandle = <0x2ec>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x0>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x2ed>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x1>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x2ee>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x2ee>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x2>;
						qcom,current-ma = <0x1f4>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						status = "disabled";
						phandle = <0x2ef>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x0>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x2f0>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x1>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x2f1>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x2>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						status = "disabled";
						phandle = <0x2f2>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,led-mask = <0x1>;
						qcom,default-led-trigger = "switch0_trigger";
						phandle = <0x2f3>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,led-mask = <0x2>;
						qcom,default-led-trigger = "switch1_trigger";
						phandle = <0x2f4>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,led-mask = <0x3>;
						qcom,default-led-trigger = "switch2_trigger";
						phandle = <0x2f5>;
					};
				};

				qcom,wled@d800 {
					compatible = "qcom,pm6150l-spmi-wled";
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "wled-ctrl-base", "wled-sink-base";
					label = "backlight";
					interrupts = <0x5 0xd8 0x1 0x1 0x5 0xd8 0x4 0x3 0x5 0xd8 0x5 0x3>;
					interrupt-names = "ovp-irq", "pre-flash-irq", "flash-irq";
					qcom,pmic-revid = <0xa3>;
					qcom,auto-calibration;
					status = "disabled";
					phandle = <0x2f6>;

					qcom,wled-flash {
						label = "flash";
						qcom,default-led-trigger = "wled_flash";
						phandle = <0x2f7>;
					};

					qcom,wled-torch {
						label = "torch";
						qcom,default-led-trigger = "wled_torch";
						qcom,wled-torch-timer = <0x4b0>;
						phandle = <0x2f8>;
					};

					qcom,wled-switch {
						label = "switch";
						qcom,default-led-trigger = "wled_switch";
						phandle = <0x2f9>;
					};
				};

				qcom,pwms@b100 {
					compatible = "qcom,pwm-lpg";
					reg = <0xb100 0x300 0xb000 0x100>;
					reg-names = "lpg-base", "lut-base";
					#pwm-cells = <0x2>;
					qcom,num-lpg-channels = <0x3>;
					qcom,lut-patterns = <0x0 0xa 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0xa 0x0>;
					phandle = <0xa4>;

					lpg1 {
						qcom,lpg-chan-id = <0x1>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg2 {
						qcom,lpg-chan-id = <0x2>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg3 {
						qcom,lpg-chan-id = <0x3>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};
				};

				qcom,pwms@bc00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xbc00 0x200>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x2>;
					#pwm-cells = <0x2>;
					phandle = <0x2fa>;
				};

				qcom,leds@d000 {
					compatible = "qcom,tri-led";
					reg = <0xd000 0x100>;
					phandle = <0x2fb>;

					red {
						label = "red";
						pwms = <0xa4 0x0 0xf4240>;
						led-sources = <0x0>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0xa4 0x1 0xf4240>;
						led-sources = <0x1>;
						linux,default-trigger = "timer";
					};

					blue {
						label = "blue";
						pwms = <0xa4 0x2 0xf4240>;
						led-sources = <0x2>;
						linux,default-trigger = "timer";
					};
				};

				qcom,amoled {
					compatible = "qcom,qpnp-amoled-regulator";
					status = "disabled";
					phandle = <0x2fc>;

					oledb@e000 {
						reg = <0xe000 0x100>;
						reg-names = "oledb_base";
						regulator-name = "oledb";
						regulator-min-microvolt = <0x4b2648>;
						regulator-max-microvolt = <0x7b98a0>;
						qcom,swire-control;
						phandle = <0x2fd>;
					};

					ab@de00 {
						reg = <0xde00 0x100>;
						reg-names = "ab_base";
						regulator-name = "ab";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5d1420>;
						qcom,swire-control;
						phandle = <0x2fe>;
					};

					ibb@dc00 {
						reg = <0xdc00 0x100>;
						reg-names = "ibb_base";
						regulator-name = "ibb";
						regulator-min-microvolt = <0xc3500>;
						regulator-max-microvolt = <0x5265c0>;
						qcom,swire-control;
						phandle = <0x2ff>;
					};
				};
			};

			qcom,pm8009@a {
				compatible = "qcom,spmi-pmic";
				reg = <0xa 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0x400>;
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc3 0x0 0x0>;
					interrupt-names = "pm8009_gpio1", "pm8009_gpio2", "pm8009_gpio4";
					gpio-controller;
					#gpio-cells = <0x2>;
					qcom,gpios-disallowed = <0x3>;
					phandle = <0x300>;
				};
			};

			qcom,pm8009@b {
				compatible = "qcom,spmi-pmic";
				reg = <0xb 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;
			};
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x1d>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mx-supply = <0x1f>;
			qcom,vdd_mx-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			clocks = <0x2f 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,sysmon-id = <0x7>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0xa5>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x1 0x0 0x242 0x1 0xa6 0x0 0x0 0xa6 0x1 0x0 0xa6 0x2 0x0 0xa6 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack";
			qcom,smem-states = <0xa7 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1c 0x0>;
			mbox-names = "cdsp-pil";
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x2f 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x1d>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mss-supply = <0xa8>;
			qcom,vdd_mss-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mss";
			qcom,firmware-name = "modem";
			memory-region = <0xa9>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x4>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,minidump-id = <0x3>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,complete-ramdump;
			qcom,msm-bus,name = "pil-modem";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x81 0x200 0x0 0x0 0x81 0x200 0x0 0x6acfc0>;
			interrupts-extended = <0x1 0x0 0x10a 0x1 0xaa 0x0 0x0 0xaa 0x1 0x0 0xaa 0x2 0x0 0xaa 0x3 0x0 0xaa 0x7 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack", "qcom,shutdown-ack";
			qcom,smem-states = <0xab 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1c 0x0>;
			mbox-names = "mss-pil";
			phandle = <0x301>;
		};

		qcom,venus@aae0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0xac>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0x28 0xa 0x28 0x7 0x28 0x1>;
			clock-names = "xo", "core", "ahb";
			qcom,proxy-clock-names = "xo", "core", "ahb";
			qcom,core-freq = <0xbebc200>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,pas-id = <0x9>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0xad>;
		};

		qcom,npu@0x9800000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x9800000 0x800000>;
			status = "ok";
			qcom,pas-id = <0x17>;
			qcom,firmware-name = "npu";
			memory-region = <0xae>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
			iommus = <0x30 0x240 0x1>;
			interrupts = <0x0 0x19e 0x0 0x0 0x19f 0x0 0x0 0x1a0 0x0 0x0 0x1a1 0x0 0x0 0x1a2 0x0 0x0 0x1a3 0x0 0x0 0x1a4 0x0 0x0 0x1a5 0x0 0x0 0x1a6 0x0 0x0 0x1a7 0x0 0x0 0x1a8 0x0 0x0 0x1a9 0x0>;
			qcom,smmu-s1-bypass;
			qcom,wlan-msa-memory = <0x100000>;
			qcom,wlan-msa-fixed-region = <0xaf>;
			vdd-cx-mx-supply = <0xb0>;
			vdd-1.8-xo-supply = <0x34>;
			vdd-1.3-rfa-supply = <0x32>;
			vdd-3.3-ch0-supply = <0x33>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			phandle = <0x302>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0xb1 0x0 0x0 0xb1 0x1 0x0>;
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			reg = <0x1e00000 0x34000 0x1e04000 0x2c000>;
			reg-names = "ipa-base", "gsi-base";
			interrupts = <0x0 0x137 0x0 0x0 0x1b0 0x0>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ee = <0x0>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,ipa-fltrt-not-hashable;
			qcom,use-64-bit-dma-mask;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-ipa-pm;
			qcom,bandwidth-vote-for-ipa;
			qcom,ipa-endp-delay-wa;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x4>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x8f 0x309 0x0 0x0 0x5a 0x200 0x13880 0x71868 0x5a 0x249 0x13880 0x10bda 0x1 0x2a4 0x13880 0x1e 0x8f 0x309 0x0 0x1e 0x5a 0x200 0x13880 0x1e8480 0x5a 0x249 0x13880 0x414c5 0x1 0x2a4 0x13880 0x1ad42 0x8f 0x309 0x0 0x6d 0x5a 0x200 0x324b0 0x3d0900 0x5a 0x249 0x324b0 0xae101 0x1 0x2a4 0x324b0 0x78000 0x8f 0x309 0x0 0x1eb 0x5a 0x200 0x324b0 0x556eb4 0x5a 0x249 0x324b0 0x15eb41 0x1 0x2a4 0x324b0 0x78000 0x8f 0x309 0x0 0x1eb>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			phandle = <0x303>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xb2 0x0>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xb3 0x0 0x0>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,qcom-llcc-pmu";
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x304>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xb4>;

			opp-300 {
				opp-hz = <0x0 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x0 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x0 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x0 0x300a>;
			};

			opp-933 {
				opp-hz = <0x0 0x379c>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0xb4>;
			phandle = <0xb5>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6300 0x300 0x90b6200 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x245 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xb5>;
			qcom,count-unit = <0x10000>;
			phandle = <0x305>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xb6>;

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xb6>;
			phandle = <0xb7>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
			interrupts = <0x0 0x51 0x4>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xb7>;
			qcom,count-unit = <0x10000>;
			phandle = <0x306>;
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xbf>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};
		};

		qcom,cdsp-cdsp-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xb8 0x3>;
			governor = "powersave";
			phandle = <0x26>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xb8 0x0>;
			governor = "performance";
			phandle = <0x24>;
		};

		qcom,cpu0-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x24>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0xbb800 0x11e1a300 0xf8700 0x21301800 0x130b00 0x2dc6c000 0x16d7a8 0x38137800 0x1b8a00 0x56f9a000>;
			phandle = <0x307>;
		};

		qcom,cpu6-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xb8 0x1>;
			governor = "performance";
			phandle = <0x25>;
		};

		qcom,cpu6-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x25>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x10b170 0x21301800 0x1433e0 0x2dc6c000 0x1a1300 0x46f41000 0x1d9638 0x5265c000 0x253500 0x56f9a000>;
			phandle = <0x308>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0xb4>;
			phandle = <0xb9>;
		};

		qcom,cpu0-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xb9>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x1433e0 0x11e1 0x16d7a8 0x1bc6 0x1b8a00 0x23c3>;
			phandle = <0x309>;
		};

		qcom,cpu6-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0xb4>;
			phandle = <0xba>;
		};

		qcom,cpu6-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xba>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0xc4c70 0x11e1 0x10b170 0x1bc6 0x1433e0 0x23c3 0x1a1300 0x300a 0x253500 0x379c>;
			phandle = <0x30a>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xb6>;
			phandle = <0xbb>;
		};

		qcom,cpu0-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xbb>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0xbb800 0x478 0xf8700 0x6b8 0x130b00 0x826 0x16d7a8 0xb71 0x1b8a00 0xf27>;
			phandle = <0x30b>;
		};

		qcom,cpu6-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xb6>;
			phandle = <0xbc>;
		};

		qcom,cpu6-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xbc>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0xc4c70 0x6b8 0x10b170 0x826 0x1433e0 0xf27 0x1a1300 0x172b 0x253500 0x1ae1>;
			phandle = <0x30c>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xb6>;
			phandle = <0xbd>;
		};

		qcom,cpu0-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xbd>;
			qcom,core-dev-table = <0xbb800 0x478 0x130b00 0x6b8 0x16d7a8 0x826 0x1b8a00 0xb71>;
			phandle = <0x30d>;
		};

		qcom,cpu6-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xb6>;
			phandle = <0xbe>;
		};

		qcom,cpu6-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xbe>;
			qcom,core-dev-table = <0x10b170 0x478 0x1433e0 0x826 0x17af48 0xb71 0x1a0fe0 0xf27 0x253500 0x1ae1>;
			phandle = <0x30e>;
		};

		qcom,npu-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x200>;
			operating-points-v2 = <0xbf>;
			phandle = <0xc0>;
		};

		qcom,npu-npu-ddr-bwmon@9960300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x9960300 0x300 0x9960200 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x16d 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xc0>;
			qcom,count-unit = <0x10000>;
			phandle = <0x30f>;
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			qcom,smmu-s1-bypass;
			iommus = <0x30 0x520 0x0>;
			qcom,iova-mapping = <0x20000000 0x40000000>;
			qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
			phandle = <0x310>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			qcom,smmu-s1-bypass;
			iommus = <0x30 0x521 0x0>;
			qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
			phandle = <0x311>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			qcom,smmu-s1-bypass;
			iommus = <0x30 0x522 0x0>;
			qcom,iova-mapping = <0x40400000 0x1fc00000>;
			phandle = <0x312>;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xf>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0xc1>;
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xc2>;

			opp-1 {
				opp-hz = <0x0 0x1>;
			};
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x273>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0xc2>;
			phandle = <0x313>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x4c4b40>;
			qcom,msm-bus,active-only;
			status = "ok";
			phandle = <0x314>;
		};

		demux {
			compatible = "qcom,demux";
		};

		cx_ipeak@01fed000 {
			compatible = "qcom,cx-ipeak-v2";
			reg = <0x1fed000 0x8008>;
			phandle = <0x19b>;
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_0_gdsc";
			reg = <0x16b004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x315>;
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_phy_gdsc";
			reg = <0x177004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x91>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_prim_gdsc";
			reg = <0x10f004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x251>;
		};

		qcom,gdsc@17d030 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
			reg = <0x17d030 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1c3>;
		};

		qcom,gdsc@17d03c {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
			reg = <0x17d03c 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1c4>;
		};

		qcom,gdsc@17d034 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
			reg = <0x17d034 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1be>;
		};

		qcom,gdsc@17d038 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
			reg = <0x17d038 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1bf>;
		};

		qcom,gdsc@17d040 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			reg = <0x17d040 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1c0>;
		};

		qcom,gdsc@17d048 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			reg = <0x17d048 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1c1>;
		};

		qcom,gdsc@17d044 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			reg = <0x17d044 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1c2>;
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			regulator-name = "bps_gdsc";
			reg = <0xad07004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x27 0xe>;
			qcom,support-hw-trigger;
			phandle = <0x1b3>;
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_0_gdsc";
			reg = <0xad0a004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x27 0xe>;
			phandle = <0x1af>;
		};

		qcom,gdsc@ad0b004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_1_gdsc";
			reg = <0xad0b004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x27 0xe>;
			phandle = <0x1b0>;
		};

		qcom,gdsc@ad08004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_0_gdsc";
			reg = <0xad08004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x27 0xe>;
			qcom,support-hw-trigger;
			phandle = <0x1b1>;
		};

		qcom,gdsc@ad09004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_1_gdsc";
			reg = <0xad09004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x27 0xe>;
			qcom,support-hw-trigger;
			phandle = <0x1b2>;
		};

		qcom,gdsc@ad0c1c4 {
			compatible = "qcom,gdsc";
			regulator-name = "titan_top_gdsc";
			reg = <0xad0c1c4 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x27 0xe>;
			phandle = <0x1a6>;
		};

		qcom,gdsc@0f03000 {
			compatible = "qcom,gdsc";
			regulator-name = "mdss_core_gdsc";
			reg = <0xaf03000 0x4>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			status = "ok";
			proxy-supply = <0xc3>;
			qcom,proxy-consumer-enable;
			clock-names = "ahb_clk";
			clocks = <0x27 0x1c>;
			phandle = <0xc3>;
		};

		syscon@5091540 {
			compatible = "syscon";
			reg = <0x5091540 0x4>;
			phandle = <0xc4>;
		};

		syscon@0x5091508 {
			compatible = "syscon";
			reg = <0x5091508 0x4>;
			phandle = <0xc5>;
		};

		syscon@0x5091008 {
			compatible = "syscon";
			reg = <0x5091008 0x4>;
			phandle = <0xc6>;
		};

		qcom,gdsc@509106c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_cx_gdsc";
			reg = <0x509106c 0x4>;
			hw-ctrl-addr = <0xc4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x8>;
			status = "ok";
			parent-supply = <0x1d>;
			phandle = <0x1bd>;
		};

		qcom,gdsc@509100c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_gx_gdsc";
			reg = <0x509100c 0x4>;
			qcom,poll-cfg-gdscr;
			domain-addr = <0xc5>;
			sw-reset = <0xc6>;
			status = "ok";
			clock-names = "core_root_clk";
			clocks = <0x2b 0x12>;
			qcom,force-enable-root-clk;
			parent-supply = <0x20>;
			qcom,reset-aon-logic;
			phandle = <0x246>;
		};

		qcom,gdsc@0b00814 {
			compatible = "qcom,gdsc";
			regulator-name = "mvsc_gdsc";
			reg = <0xab00814 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x27 0x9b>;
			phandle = <0xac>;
		};

		qcom,gdsc@ab00874 {
			compatible = "qcom,gdsc";
			regulator-name = "mvs0_gdsc";
			reg = <0xab00874 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x27 0x9b>;
			qcom,support-hw-trigger;
			phandle = <0x199>;
		};

		qcom,gdsc@ab008b4 {
			compatible = "qcom,gdsc";
			regulator-name = "mvs1_gdsc";
			reg = <0xab008b4 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x27 0x9b>;
			qcom,support-hw-trigger;
			phandle = <0x19a>;
		};

		qcom,gdsc@9911028 {
			compatible = "qcom,gdsc";
			regulator-name = "npu_core_gdsc";
			reg = <0x9911028 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x27 0x2f>;
			phandle = <0x23>;
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x16e0000 0x11080 0x1700000 0x1f080 0x1500000 0x28000 0x9160000 0x3200 0x9680000 0x3e200 0x1380000 0x40000 0x1740000 0x1c100 0x1620000 0x18080 0x1620000 0x40000 0x1620000 0x40000 0x80a8000 0x1400>;
			reg-names = "aggre1_noc-base", "aggre2_noc-base", "config_noc-base", "dc_noc-base", "gem_noc-base", "mc_virt-base", "mmss_noc-base", "system_noc-base", "ipa_virt-base", "camnoc_virt-base", "compute_noc-base";
			mbox-names = "apps_rsc", "disp_rsc";
			mboxes = <0x1b 0x0 0xc7 0x0>;
			phandle = <0x316>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x2>;
				phandle = <0xc8>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x2>;
				phandle = <0xc9>;
			};

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x14a>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x12d>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x149>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x147>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x14d>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0xd6>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x145>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x112>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x11d>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x11e>;
			};

			bcm-sh5 {
				cell-id = <0x1b60>;
				label = "SH5";
				qcom,bcm-name = "SH5";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x111>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x152>;
			};

			bcm-sh8 {
				cell-id = <0x1b8c>;
				label = "SH8";
				qcom,bcm-name = "SH8";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x13c>;
			};

			bcm-sh10 {
				cell-id = <0x1b8e>;
				label = "SH10";
				qcom,bcm-name = "SH10";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0xd9>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0xd2>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x148>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0xce>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0xcd>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x153>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x150>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x154>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				qcom,bcm-name = "SN9";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x127>;
			};

			bcm-sn11 {
				cell-id = <0x1b75>;
				label = "SN11";
				qcom,bcm-name = "SN11";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x129>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				qcom,bcm-name = "SN12";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x12c>;
			};

			bcm-sn14 {
				cell-id = <0x1b78>;
				label = "SN14";
				qcom,bcm-name = "SN14";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x13a>;
			};

			bcm-sn15 {
				cell-id = <0x1b79>;
				label = "SN15";
				qcom,bcm-name = "SN15";
				qcom,rscs = <0xc8>;
				qcom,bcm-dev;
				phandle = <0x12a>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0xc9>;
				qcom,bcm-dev;
				phandle = <0x158>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0xc9>;
				qcom,bcm-dev;
				phandle = <0x317>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0xc9>;
				qcom,bcm-dev;
				phandle = <0x157>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0xc9>;
				qcom,bcm-dev;
				phandle = <0x156>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0xc9>;
				qcom,bcm-dev;
				phandle = <0x15c>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0xc9>;
				qcom,bcm-dev;
				phandle = <0x134>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0xc9>;
				qcom,bcm-dev;
				phandle = <0x15a>;
			};

			bcm-mm3_display {
				cell-id = <0x697d>;
				label = "MM3_DISPLAY";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0xc9>;
				qcom,bcm-dev;
				phandle = <0x136>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0xcb>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				label = "fab-aggre2_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre2_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x5000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0xd0>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				label = "fab-camnoc_virt";
				qcom,fab-dev;
				qcom,base-name = "camnoc_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0xd5>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				label = "fab-compute_noc";
				qcom,fab-dev;
				qcom,base-name = "compute_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0xd8>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0xdb>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x10d>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				label = "fab-gem_noc";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x110>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				label = "fab-ipa_virt";
				qcom,fab-dev;
				qcom,base-name = "ipa_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x116>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				label = "fab-mc_virt";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x118>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x11a>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0xa000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x120>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				label = "fab-gem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x12f>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				label = "fab-mc_virt_display";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x131>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x133>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xca>;
				qcom,bus-dev = <0xcb>;
				phandle = <0x13d>;
			};

			mas-qhm-qup-center {
				cell-id = <0x97>;
				label = "mas-qhm-qup-center";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,connections = <0xcc>;
				qcom,bus-dev = <0xcb>;
				qcom,bcms = <0xcd>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x318>;
			};

			mas-qhm-tsif {
				cell-id = <0x52>;
				label = "mas-qhm-tsif";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xcc>;
				qcom,bus-dev = <0xcb>;
				qcom,bcms = <0xce>;
				phandle = <0x319>;
			};

			mas-xm-emmc {
				cell-id = <0x96>;
				label = "mas-xm-emmc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0xcc>;
				qcom,bus-dev = <0xcb>;
				qcom,bcms = <0xce>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x31a>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,connections = <0xcc>;
				qcom,bus-dev = <0xcb>;
				qcom,bcms = <0xce>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x31b>;
			};

			mas-xm-sdc4 {
				cell-id = <0x50>;
				label = "mas-xm-sdc4";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0xcc>;
				qcom,bus-dev = <0xcb>;
				qcom,bcms = <0xce>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x31c>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0xcc>;
				qcom,bus-dev = <0xcb>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x31d>;

				qcom,node-qos-clks {
					clocks = <0x27 0x9>;
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
				};
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xcf>;
				qcom,bus-dev = <0xd0>;
				phandle = <0x13e>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x8>;
				qcom,connections = <0xd1>;
				qcom,bus-dev = <0xd0>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x31e>;
			};

			mas-qhm-qup-north {
				cell-id = <0x98>;
				label = "mas-qhm-qup-north";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0xd1>;
				qcom,bus-dev = <0xd0>;
				qcom,bcms = <0xcd>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x31f>;
			};

			mas-qnm-cnoc {
				cell-id = <0x76>;
				label = "mas-qnm-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0xd1>;
				qcom,bus-dev = <0xd0>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x142>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,connections = <0xd1>;
				qcom,bus-dev = <0xd0>;
				qcom,bcms = <0xd2>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x320>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0xd1>;
				qcom,bus-dev = <0xd0>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x0 0x1>;
				phandle = <0x321>;
			};

			mas-xm-pcie3-0 {
				cell-id = <0x2d>;
				label = "mas-xm-pcie3-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xb>;
				qcom,connections = <0xd3>;
				qcom,bus-dev = <0xd0>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x322>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x9>;
				qcom,connections = <0xd1>;
				qcom,bus-dev = <0xd0>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x323>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xc>;
				qcom,connections = <0xd1>;
				qcom,bus-dev = <0xd0>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x324>;

				qcom,node-qos-clks {
					clocks = <0x27 0xb>;
					clock-names = "clk-aggre-usb3-prim-axi-no-rate";
				};
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0xd4>;
				qcom,bus-dev = <0xd5>;
				qcom,bcms = <0xd6>;
				phandle = <0x325>;
			};

			mas-qxm-camnoc-rt-uncomp {
				cell-id = <0xb2>;
				label = "mas-qxm-camnoc-rt-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xd4>;
				qcom,bus-dev = <0xd5>;
				qcom,bcms = <0xd6>;
				phandle = <0x326>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xd4>;
				qcom,bus-dev = <0xd5>;
				qcom,bcms = <0xd6>;
				phandle = <0x327>;
			};

			mas-qxm-camnoc-nrt-uncomp {
				cell-id = <0xb3>;
				label = "mas-qxm-camnoc-nrt-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xd4>;
				qcom,bus-dev = <0xd5>;
				qcom,bcms = <0xd6>;
				phandle = <0x328>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,connections = <0xd7>;
				qcom,bus-dev = <0xd8>;
				qcom,bcms = <0xd9>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				phandle = <0x329>;
			};

			mas-qhm-spdm {
				cell-id = <0x24>;
				label = "mas-qhm-spdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xda>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x32a>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb 0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0xf6 0xf7 0xf8 0xf9 0xfa 0xfb 0xfc 0xfd 0xfe 0xff 0x100 0x101 0x102 0x103 0x104 0x105 0x106 0x107 0x108 0x109 0x10a>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x14e>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb 0xec 0xed 0xee 0xda 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0xf6 0xf7 0xf8 0xf9 0xfa 0xfb 0xfc 0xfd 0xfe 0xff 0x100 0x101 0x102 0x103 0x104 0x105 0x106 0x107 0x108 0x109 0x10a>;
				qcom,bus-dev = <0xdb>;
				phandle = <0x32b>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x10b 0x10c>;
				qcom,bus-dev = <0x10d>;
				phandle = <0x13f>;
			};

			mas-acm-apps {
				cell-id = <0x1>;
				label = "mas-acm-apps";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x60 0x62>;
				qcom,connections = <0x10e 0x10f>;
				qcom,bus-dev = <0x110>;
				qcom,bcms = <0x111>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x32c>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x180>;
				qcom,connections = <0x10e 0x10f>;
				qcom,bus-dev = <0x110>;
				qcom,bcms = <0x112>;
				qcom,ap-owned;
				qcom,prio = <0x6>;
				phandle = <0x32d>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x113 0x114>;
				qcom,bus-dev = <0x110>;
				phandle = <0x143>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x40>;
				qcom,connections = <0x10e 0x10f>;
				qcom,bus-dev = <0x110>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				phandle = <0x13b>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x80 0x81>;
				qcom,connections = <0x10e>;
				qcom,bus-dev = <0x110>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x14c>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x140>;
				qcom,connections = <0x10e 0x10f>;
				qcom,bus-dev = <0x110>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x14b>;
			};

			mas-qnm-pcie {
				cell-id = <0x9f>;
				label = "mas-qnm-pcie";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xe0>;
				qcom,connections = <0x10e 0x10f>;
				qcom,bus-dev = <0x110>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x139>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x10e>;
				qcom,bus-dev = <0x110>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x14f>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x10e>;
				qcom,bus-dev = <0x110>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x151>;
			};

			mas-qxm-gpu {
				cell-id = <0x1a>;
				label = "mas-qxm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x120 0x121>;
				qcom,connections = <0x10e 0x10f>;
				qcom,bus-dev = <0x110>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x32e>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x115>;
				qcom,bus-dev = <0x116>;
				phandle = <0x32f>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0x117>;
				qcom,bus-dev = <0x118>;
				phandle = <0x146>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x119>;
				qcom,bus-dev = <0x11a>;
				phandle = <0x140>;
			};

			mas-qxm-camnoc-hf {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x20 0x40>;
				qcom,connections = <0x11b>;
				qcom,bus-dev = <0x11a>;
				qcom,bcms = <0xd6>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x330>;
			};

			mas-qxm-camnoc-nrt {
				cell-id = <0xab>;
				label = "mas-qxm-camnoc-nrt";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x102>;
				qcom,connections = <0x11c>;
				qcom,bus-dev = <0x11a>;
				qcom,bcms = <0x11d>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x331>;
			};

			mas-qxm-camnoc-rt {
				cell-id = <0xac>;
				label = "mas-qxm-camnoc-rt";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x101>;
				qcom,connections = <0x11b>;
				qcom,bus-dev = <0x11a>;
				qcom,bcms = <0xd6>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x332>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x11c>;
				qcom,bus-dev = <0x11a>;
				qcom,bcms = <0x11e>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x333>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x60>;
				qcom,connections = <0x11b>;
				qcom,bus-dev = <0x11a>;
				qcom,bcms = <0xd6>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x334>;
			};

			mas-qxm-mdp1 {
				cell-id = <0x17>;
				label = "mas-qxm-mdp1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x80>;
				qcom,connections = <0x11b>;
				qcom,bus-dev = <0x11a>;
				qcom,bcms = <0xd6>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x335>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x11c>;
				qcom,bus-dev = <0x11a>;
				qcom,bcms = <0x11e>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x336>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x11c>;
				qcom,bus-dev = <0x11a>;
				qcom,bcms = <0x11e>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x337>;
			};

			mas-qxm-venus1 {
				cell-id = <0x40>;
				label = "mas-qxm-venus1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xe0>;
				qcom,connections = <0x11c>;
				qcom,bus-dev = <0x11a>;
				qcom,bcms = <0x11e>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x338>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x100>;
				qcom,connections = <0x11c>;
				qcom,bus-dev = <0x11a>;
				qcom,bcms = <0x11e>;
				qcom,ap-owned;
				qcom,prio = <0x5>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x339>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x11f>;
				qcom,bus-dev = <0x120>;
				phandle = <0x141>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x121 0x122 0x123 0x124 0x125 0x126>;
				qcom,bus-dev = <0x120>;
				qcom,bcms = <0x127>;
				phandle = <0x137>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x121 0x122 0x123 0x124 0x125 0x128 0x126>;
				qcom,bus-dev = <0x120>;
				qcom,bcms = <0x129>;
				phandle = <0x138>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x122 0x123 0x124 0x125 0x128 0x126>;
				qcom,bus-dev = <0x120>;
				qcom,bcms = <0x12a>;
				phandle = <0x144>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x12b 0x123>;
				qcom,bus-dev = <0x120>;
				qcom,bcms = <0x12c>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x33a>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x12b 0x123>;
				qcom,bus-dev = <0x120>;
				qcom,bcms = <0x12c>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x33b>;
			};

			mas-alc {
				cell-id = <0x90>;
				label = "mas-alc";
				qcom,buswidth = <0x1>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x118>;
				qcom,bcms = <0x12d>;
				phandle = <0x33c>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x80 0x81>;
				qcom,connections = <0x12e>;
				qcom,bus-dev = <0x12f>;
				phandle = <0x15b>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x140>;
				qcom,connections = <0x12e>;
				qcom,bus-dev = <0x12f>;
				phandle = <0x159>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0x130>;
				qcom,bus-dev = <0x131>;
				phandle = <0x155>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x60>;
				qcom,connections = <0x132>;
				qcom,bus-dev = <0x133>;
				qcom,bcms = <0x134>;
				phandle = <0x33d>;
			};

			mas-qxm-mdp1_display {
				cell-id = <0x4e24>;
				label = "mas-qxm-mdp1_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x80>;
				qcom,connections = <0x132>;
				qcom,bus-dev = <0x133>;
				qcom,bcms = <0x134>;
				phandle = <0x33e>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x135>;
				qcom,bus-dev = <0x133>;
				qcom,bcms = <0x136>;
				phandle = <0x33f>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xcb>;
				qcom,connections = <0x137>;
				qcom,bcms = <0x127>;
				phandle = <0xcc>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xcb>;
				phandle = <0xca>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd0>;
				qcom,connections = <0x138>;
				qcom,bcms = <0x129>;
				phandle = <0xd1>;
			};

			slv-qns-pcie-gemnoc {
				cell-id = <0x2755>;
				label = "slv-qns-pcie-gemnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd0>;
				qcom,connections = <0x139>;
				qcom,bcms = <0x13a>;
				phandle = <0xd3>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd0>;
				phandle = <0xcf>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd5>;
				phandle = <0xd4>;
			};

			slv-qns-cdsp-gemnoc {
				cell-id = <0x275c>;
				label = "slv-qns-cdsp-gemnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd8>;
				qcom,connections = <0x13b>;
				qcom,bcms = <0x13c>;
				phandle = <0xd7>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,connections = <0x13d>;
				qcom,bcms = <0xce>;
				phandle = <0x100>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,connections = <0x13e>;
				qcom,bcms = <0xce>;
				phandle = <0xe6>;
			};

			slv-qhs-ahb2phy-north {
				cell-id = <0x327>;
				label = "slv-qhs-ahb2phy-north";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xef>;
			};

			slv-qhs-ahb2phy-south {
				cell-id = <0x30b>;
				label = "slv-qhs-ahb2phy-south";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xf8>;
			};

			slv-qhs-ahb2phy-west {
				cell-id = <0x319>;
				label = "slv-qhs-ahb2phy-west";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xfa>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xf6>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x101>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				qcom,disable-ports = <0x46 0x47>;
				phandle = <0xdd>;
			};

			slv-qhs-camera-nrt-thrott-cfg {
				cell-id = <0x328>;
				label = "slv-qhs-camera-nrt-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xe5>;
			};

			slv-qhs-camera-rt-throttle-cfg {
				cell-id = <0x329>;
				label = "slv-qhs-camera-rt-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xe8>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xf5>;
			};

			slv-qhs-compute-dsp-cfg {
				cell-id = <0x2ed>;
				label = "slv-qhs-compute-dsp-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xf4>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xfe>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x109>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x106>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,connections = <0x13f>;
				qcom,bcms = <0xce>;
				phandle = <0xee>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				qcom,disable-ports = <0x48 0x49>;
				phandle = <0xe9>;
			};

			slv-qhs-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-qhs-display-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xeb>;
			};

			slv-qhs-emmc-cfg {
				cell-id = <0x326>;
				label = "slv-qhs-emmc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x104>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xe3>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xf1>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x10a>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xfd>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,connections = <0x140>;
				qcom,bcms = <0xce>;
				phandle = <0xe0>;
			};

			slv-qhs-pcie-cfg {
				cell-id = <0x28d>;
				label = "slv-qhs-pcie-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xea>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xe4>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x107>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x102>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xe7>;
			};

			slv-qhs-qupv3-center {
				cell-id = <0x313>;
				label = "slv-qhs-qupv3-center";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xe2>;
			};

			slv-qhs-qupv3-north {
				cell-id = <0x312>;
				label = "slv-qhs-qupv3-north";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xf7>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xdf>;
			};

			slv-qhs-sdc4 {
				cell-id = <0x261>;
				label = "slv-qhs-sdc4";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xde>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,connections = <0x141>;
				qcom,bcms = <0xce>;
				phandle = <0xf0>;
			};

			slv-qhs-spdm {
				cell-id = <0x279>;
				label = "slv-qhs-spdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x105>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xec>;
			};

			slv-qhs-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-north";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x108>;
			};

			slv-qhs-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-south";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xdc>;
			};

			slv-qhs-tlmm-west {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-west";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xff>;
			};

			slv-qhs-tsif {
				cell-id = <0x23f>;
				label = "slv-qhs-tsif";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xf3>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xe1>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xfb>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				qcom,disable-ports = <0x4b 0x4c>;
				phandle = <0xf2>;
			};

			slv-qhs-venus-cvp-throttle-cfg {
				cell-id = <0x32a>;
				label = "slv-qhs-venus-cvp-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xed>;
			};

			slv-qhs-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-qhs-venus-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xfc>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0x103>;
			};

			slv-qns-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-qns-cnoc-a2noc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,connections = <0x142>;
				qcom,bcms = <0xce>;
				phandle = <0xda>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xdb>;
				qcom,bcms = <0xce>;
				phandle = <0xf9>;
			};

			slv-qhs-gemnoc {
				cell-id = <0x314>;
				label = "slv-qhs-gemnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10d>;
				qcom,connections = <0x143>;
				phandle = <0x10c>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10d>;
				phandle = <0x10b>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				phandle = <0x114>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,connections = <0x144>;
				qcom,bcms = <0x145>;
				phandle = <0x10f>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x110>;
				qcom,connections = <0x146>;
				qcom,bcms = <0x147>;
				phandle = <0x10e>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				phandle = <0x113>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x116>;
				qcom,bcms = <0x148>;
				phandle = <0x115>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x118>;
				qcom,bcms = <0x149 0x14a>;
				phandle = <0x117>;
			};

			slv-qns2-mem-noc {
				cell-id = <0x304>;
				label = "slv-qns2-mem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x11a>;
				qcom,connections = <0x14b>;
				qcom,bcms = <0x11d>;
				phandle = <0x11c>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x11a>;
				qcom,connections = <0x14c>;
				qcom,bcms = <0x14d>;
				phandle = <0x11b>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x11a>;
				phandle = <0x119>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x120>;
				phandle = <0x124>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x120>;
				qcom,connections = <0x14e>;
				phandle = <0x125>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x120>;
				qcom,connections = <0x14f>;
				qcom,bcms = <0x150>;
				phandle = <0x12b>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x120>;
				qcom,connections = <0x151>;
				qcom,bcms = <0x152>;
				phandle = <0x121>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x120>;
				qcom,bcms = <0x153>;
				phandle = <0x123>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x120>;
				qcom,bcms = <0x154>;
				phandle = <0x122>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x120>;
				phandle = <0x11f>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x120>;
				phandle = <0x126>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x120>;
				phandle = <0x128>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x12f>;
				qcom,connections = <0x155>;
				qcom,bcms = <0x156>;
				phandle = <0x12e>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x131>;
				qcom,bcms = <0x157 0x158>;
				phandle = <0x130>;
			};

			slv-qns2-mem-noc_display {
				cell-id = <0x5022>;
				label = "slv-qns2-mem-noc_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x133>;
				qcom,connections = <0x159>;
				qcom,bcms = <0x15a>;
				phandle = <0x135>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x133>;
				qcom,connections = <0x15b>;
				qcom,bcms = <0x15c>;
				phandle = <0x132>;
			};
		};

		qcom,qupv3_0_geni_se@0x8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x2000>;
			qcom,bus-mas-id = <0x97>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x160>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x30 0x203 0x0>;
				phandle = <0x340>;
			};
		};

		i2c@0x880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x0 0x259 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x44 0x27 0x67 0x27 0x68>;
			dmas = <0x15d 0x0 0x0 0x3 0x40 0x0 0x15d 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x15e>;
			pinctrl-1 = <0x15f>;
			qcom,wrapper-core = <0x160>;
			status = "disabled";
			phandle = <0x341>;
		};

		i2c@0x884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x0 0x25a 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x46 0x27 0x67 0x27 0x68>;
			dmas = <0x15d 0x0 0x1 0x3 0x40 0x0 0x15d 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x161>;
			pinctrl-1 = <0x162>;
			qcom,wrapper-core = <0x160>;
			status = "disabled";
			phandle = <0x342>;
		};

		i2c@0x888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x0 0x25b 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x48 0x27 0x67 0x27 0x68>;
			dmas = <0x15d 0x0 0x2 0x3 0x40 0x0 0x15d 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x163>;
			pinctrl-1 = <0x164>;
			qcom,wrapper-core = <0x160>;
			status = "disabled";
			phandle = <0x343>;
		};

		i2c@0x88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x0 0x25c 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x4a 0x27 0x67 0x27 0x68>;
			dmas = <0x15d 0x0 0x3 0x3 0x40 0x0 0x15d 0x1 0x3 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x165>;
			pinctrl-1 = <0x166>;
			qcom,wrapper-core = <0x160>;
			status = "disabled";
			phandle = <0x344>;
		};

		i2c@0x890000 {
			compatible = "qcom,i2c-geni";
			reg = <0x890000 0x4000>;
			interrupts = <0x0 0x25d 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x4c 0x27 0x67 0x27 0x68>;
			dmas = <0x15d 0x0 0x4 0x3 0x40 0x0 0x15d 0x1 0x4 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x167>;
			pinctrl-1 = <0x168>;
			qcom,wrapper-core = <0x160>;
			status = "disabled";
			phandle = <0x345>;
		};

		qcom,qup_uart@0x88c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x4a 0x27 0x67 0x27 0x68>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x169 0x16a 0x16b>;
			pinctrl-1 = <0x169 0x16a 0x16b>;
			interrupts-extended = <0x1 0x0 0x25c 0x0 0x16c 0x29 0x0>;
			status = "disabled";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x160>;
			phandle = <0x346>;
		};

		qcom,qup_uart@0x890000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x4c 0x27 0x67 0x27 0x68>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x16d 0x16e 0x16f>;
			pinctrl-1 = <0x16d 0x16e 0x16f>;
			interrupts-extended = <0x1 0x0 0x25d 0x0 0x16c 0x38 0x0>;
			status = "disabled";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x160>;
			phandle = <0x347>;
		};

		spi@0x880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x44 0x27 0x67 0x27 0x68>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x170>;
			pinctrl-1 = <0x171>;
			interrupts = <0x0 0x259 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x160>;
			dmas = <0x15d 0x0 0x0 0x1 0x40 0x0 0x15d 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x348>;
		};

		spi@0x884000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x46 0x27 0x67 0x27 0x68>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x172>;
			pinctrl-1 = <0x173>;
			interrupts = <0x0 0x25a 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x160>;
			dmas = <0x15d 0x0 0x1 0x1 0x40 0x0 0x15d 0x1 0x1 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x349>;
		};

		spi@0x88c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x4a 0x27 0x67 0x27 0x68>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x174>;
			pinctrl-1 = <0x175>;
			interrupts = <0x0 0x25c 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x160>;
			dmas = <0x15d 0x0 0x3 0x1 0x40 0x0 0x15d 0x1 0x3 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x34a>;
		};

		spi@0x890000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x4c 0x27 0x67 0x27 0x68>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x176>;
			pinctrl-1 = <0x177>;
			interrupts = <0x0 0x25d 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x160>;
			dmas = <0x15d 0x0 0x4 0x1 0x40 0x0 0x15d 0x1 0x4 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x34b>;
		};

		qcom,qupv3_1_geni_se@0xac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,bus-mas-id = <0x98>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x17a>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x30 0x4c3 0x0>;
				phandle = <0x34c>;
			};
		};

		qcom,qup_uart@0xa88000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x5b 0x27 0x69 0x27 0x6a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x178>;
			pinctrl-1 = <0x179>;
			interrupts = <0x0 0x163 0x0>;
			qcom,wrapper-core = <0x17a>;
			status = "disabled";
			phandle = <0x34d>;
		};

		i2c@0xa80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x0 0x161 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x57 0x27 0x69 0x27 0x6a>;
			dmas = <0x17b 0x0 0x0 0x3 0x40 0x0 0x17b 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x17c>;
			pinctrl-1 = <0x17d>;
			qcom,wrapper-core = <0x17a>;
			status = "disabled";
			phandle = <0x34e>;
		};

		i2c@0xa84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x0 0x162 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x59 0x27 0x69 0x27 0x6a>;
			dmas = <0x17b 0x0 0x1 0x3 0x40 0x0 0x17b 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x17e>;
			pinctrl-1 = <0x17f>;
			qcom,wrapper-core = <0x17a>;
			status = "disabled";
			phandle = <0x34f>;
		};

		i2c@0xa88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x0 0x163 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x5b 0x27 0x69 0x27 0x6a>;
			dmas = <0x17b 0x0 0x2 0x3 0x40 0x0 0x17b 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x180>;
			pinctrl-1 = <0x181>;
			qcom,wrapper-core = <0x17a>;
			status = "disabled";
			phandle = <0x350>;
		};

		i2c@0xa8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x0 0x164 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x5d 0x27 0x69 0x27 0x6a>;
			dmas = <0x17b 0x0 0x3 0x3 0x40 0x0 0x17b 0x1 0x3 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x182>;
			pinctrl-1 = <0x183>;
			qcom,wrapper-core = <0x17a>;
			status = "ok";
			phandle = <0x351>;

			fsa4480@43 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x43>;
				pinctrl-names = "default";
				pinctrl-0 = <0x184>;
				phandle = <0x29b>;
			};
		};

		i2c@0xa90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			interrupts = <0x0 0x165 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x5f 0x27 0x69 0x27 0x6a>;
			dmas = <0x17b 0x0 0x4 0x3 0x40 0x0 0x17b 0x1 0x4 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x185>;
			pinctrl-1 = <0x186>;
			qcom,wrapper-core = <0x17a>;
			status = "disabled";
			phandle = <0x352>;
		};

		i2c@0xa94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			interrupts = <0x0 0x166 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x61 0x27 0x69 0x27 0x6a>;
			dmas = <0x17b 0x0 0x5 0x3 0x40 0x0 0x17b 0x1 0x5 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x187>;
			pinctrl-1 = <0x188>;
			qcom,wrapper-core = <0x17a>;
			status = "disabled";
			phandle = <0x353>;
		};

		qcom,qup_uart@0xa90000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x4c 0x27 0x69 0x27 0x6a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x189 0x18a 0x18b>;
			pinctrl-1 = <0x189 0x18a 0x18b>;
			interrupts-extended = <0x1 0x0 0x165 0x0 0x16c 0x71 0x0>;
			status = "disabled";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x17a>;
			phandle = <0x354>;
		};

		qcom,qup_uart@0xa94000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x61 0x27 0x69 0x27 0x6a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x18c 0x18d 0x18e>;
			pinctrl-1 = <0x18c 0x18d 0x18e>;
			interrupts-extended = <0x1 0x0 0x166 0x0 0x16c 0x5c 0x0>;
			status = "disabled";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x17a>;
			phandle = <0x355>;
		};

		spi@0xa80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x57 0x27 0x69 0x27 0x6a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x18f>;
			pinctrl-1 = <0x190>;
			interrupts = <0x0 0x161 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x17a>;
			dmas = <0x17b 0x0 0x0 0x1 0x40 0x0 0x17b 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x356>;
		};

		spi@0xa84000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x59 0x27 0x69 0x27 0x6a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x191>;
			pinctrl-1 = <0x192>;
			interrupts = <0x0 0x162 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x17a>;
			dmas = <0x17b 0x0 0x1 0x1 0x40 0x0 0x17b 0x1 0x1 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x357>;
		};

		spi@0xa88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x5b 0x27 0x69 0x27 0x6a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x193>;
			pinctrl-1 = <0x194>;
			interrupts = <0x0 0x163 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x17a>;
			dmas = <0x17b 0x0 0x2 0x1 0x40 0x0 0x17b 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x358>;
		};

		spi@0xa90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x5f 0x27 0x69 0x27 0x6a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x195>;
			pinctrl-1 = <0x196>;
			interrupts = <0x0 0x165 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x17a>;
			dmas = <0x17b 0x0 0x4 0x1 0x40 0x0 0x17b 0x1 0x4 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x359>;
		};

		spi@0xa94000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x27 0x61 0x27 0x69 0x27 0x6a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x197>;
			pinctrl-1 = <0x198>;
			interrupts = <0x0 0x166 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x17a>;
			dmas = <0x17b 0x0 0x5 0x1 0x40 0x0 0x17b 0x1 0x5 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x35a>;
		};

		qcom,vidc0 {
			compatible = "qcom,msm-vidc", "qcom,sdmmagpie-vidc";
			status = "ok";
			sku-index = <0x0>;
			reg = <0xaa00000 0x200000>;
			interrupts = <0x0 0xae 0x4>;
			iris-ctl-supply = <0xac>;
			vcodec-supply = <0x199>;
			cvp-supply = <0x19a>;
			clock-names = "video_cc_mvsc_ctl_axi", "video_cc_mvs0_ctl_axi", "video_cc_mvs1_ctl_axi", "core_clk", "vcodec_clk", "cvp_clk", "iface_clk";
			clocks = <0x28 0x8 0x28 0x3 0x28 0x5 0x28 0x7 0x28 0x4 0x28 0x6 0x28 0x9>;
			qcom,proxy-clock-names = "video_cc_mvsc_ctl_axi", "video_cc_mvs0_ctl_axi", "video_cc_mvs1_ctl_axi", "core_clk", "vcodec_clk", "cvp_clk", "iface_clk";
			qcom,clock-configs = <0x0 0x0 0x0 0x1 0x1 0x1 0x0>;
			qcom,allowed-clock-rates = <0xe4e1c00 0x14257880 0x15c17540>;
			qcom,cx-ipeak-data = <0x19b 0x5>;
			qcom,clock-freq-threshold = <0x1fc4ef40>;
			phandle = <0x35b>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "msm-vidc-ddr";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x30 0x1080 0x60>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x30 0x1084 0x60>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x30 0x1081 0x4>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x30 0x1083 0x20>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			qcom,msm-vidc,mem_cdsp {
				compatible = "qcom,msm-vidc,mem-cdsp";
				memory-region = <0x19c>;
			};
		};

		qcom,vidc1 {
			compatible = "qcom,msm-vidc", "qcom,sdmmagpie-vidc";
			status = "ok";
			sku-index = <0x1>;
			reg = <0xaa00000 0x200000>;
			interrupts = <0x0 0xae 0x4>;
			iris-ctl-supply = <0xac>;
			vcodec-supply = <0x199>;
			cvp-supply = <0x19a>;
			clock-names = "video_cc_mvsc_ctl_axi", "video_cc_mvs0_ctl_axi", "video_cc_mvs1_ctl_axi", "core_clk", "vcodec_clk", "cvp_clk", "iface_clk";
			clocks = <0x28 0x8 0x28 0x3 0x28 0x5 0x28 0x7 0x28 0x4 0x28 0x6 0x28 0x9>;
			qcom,proxy-clock-names = "video_cc_mvsc_ctl_axi", "video_cc_mvs0_ctl_axi", "video_cc_mvs1_ctl_axi", "core_clk", "vcodec_clk", "cvp_clk", "iface_clk";
			qcom,clock-configs = <0x0 0x0 0x0 0x1 0x1 0x1 0x0>;
			qcom,allowed-clock-rates = <0xbebc200>;
			phandle = <0x35c>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "msm-vidc-ddr";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x30 0x1080 0x60>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x30 0x1084 0x60>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x30 0x1081 0x4>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x30 0x1083 0x20>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			qcom,msm-vidc,mem_cdsp {
				compatible = "qcom,msm-vidc,mem-cdsp";
				memory-region = <0x19c>;
			};
		};

		qcom,mdss_dsi_pll@ae94a00 {
			compatible = "qcom,mdss_dsi_pll_10nm";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0xae94a00 0x1e0 0xae94400 0x800 0xaf03000 0x8 0xae94200 0x100>;
			reg-names = "pll_base", "phy_base", "gdsc_base", "dynamic_pll_base";
			clocks = <0x2a 0x1>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			memory-region = <0x19d>;
			gdsc-supply = <0xc3>;
			phandle = <0x35d>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae96a00 {
			compatible = "qcom,mdss_dsi_pll_10nm";
			label = "MDSS DSI 1 PLL";
			cell-index = <0x1>;
			#clock-cells = <0x1>;
			reg = <0xae96a00 0x1e0 0xae96400 0x800 0xaf03000 0x8 0xae96200 0x100>;
			reg-names = "pll_base", "phy_base", "gdsc_base", "dynamic_pll_base";
			clocks = <0x2a 0x1>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			gdsc-supply = <0xc3>;
			phandle = <0x35e>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dp_pll@ae90000 {
			compatible = "qcom,mdss_dp_pll_10nm";
			label = "MDSS DP PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "ln_tx0_base", "ln_tx1_base", "gdsc_base";
			gdsc-supply = <0xc3>;
			clocks = <0x2a 0x1 0x2f 0x0 0x27 0x92 0x27 0x97 0x27 0x96>;
			clock-names = "iface_clk", "ref_clk_src", "ref_clk", "cfg_ahb_clk", "pipe_clk";
			clock-rate = <0x0>;
			phandle = <0x1a2>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";
			clocks = <0x27 0x1c 0x27 0x1f 0x27 0x20 0x2a 0x1 0x2a 0x1a 0x2a 0x26 0x2a 0x1c 0x2a 0x22>;
			clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x11e1a300 0x124f800 0xbebc200 0xbebc200>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x19a14780 0x124f800 0x19a14780 0x19a14780>;
			qcom,dss-cx-ipeak = <0x19b 0x4>;
			interrupts = <0x0 0x53 0x0>;
			interrupt-controller;
			#interrupt-cells = <0x1>;
			iommus = <0x30 0x800 0x440>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			#power-domain-cells = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x45c>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800 0x2a00>;
			qcom,sde-ctl-size = <0x1e0>;
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x0 0x0>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none";
			qcom,sde-mixer-cwb-pref = "none", "none", "cwb", "cwb", "none", "none";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000 0x57000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0xa0>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-pp-off = <0x71000 0x71800 0x72000 0x72800>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x0>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1>;
			qcom,sde-merge-3d-off = <0x84000 0x84100>;
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000 0x81400>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig", "vig", "dma", "dma", "dma";
			qcom,sde-sspp-off = <0x5000 0x7000 0x25000 0x27000 0x29000>;
			qcom,sde-sspp-src-size = <0x1f0>;
			qcom,sde-sspp-xin-id = <0x0 0x4 0x1 0x5 0x9>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-smart-dma-priority = <0x4 0x5 0x1 0x2 0x3>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x4 0x3 0x0 0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x3567e0 0x3567e0 0x3567e0 0x3567e0 0x3567e0>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2b4 0x0 0x2ac 0x8 0x2b4 0x8 0x2bc 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3lite";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0xb40>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-mixer-blendstages = <0xb>;
			qcom,sde-highest-bank-bit = <0x1>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-dest-scaler;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-bw-low-kbps = <0x6c5660>;
			qcom,sde-max-bw-high-kbps = <0x6c5660>;
			qcom,sde-min-core-ib-kbps = <0x249f00>;
			qcom,sde-min-llcc-ib-kbps = <0xc3500>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-dspp-ad-version = <0x40000>;
			qcom,sde-dspp-ad-off = <0x28000 0x27000>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-danger-lut = <0xf 0xffff 0x0 0x0 0xffff>;
			qcom,sde-safe-lut-linear = <0x0 0xfff8>;
			qcom,sde-safe-lut-macrotile = <0x0 0xf000>;
			qcom,sde-safe-lut-macrotile-qseed = <0x0 0xf000>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff>;
			qcom,sde-safe-lut-cwb = <0x0 0xffff>;
			qcom,sde-qos-lut-linear = <0x0 0x112222 0x22223357>;
			qcom,sde-qos-lut-macrotile = <0x0 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x0 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0>;
			qcom,sde-qos-lut-cwb = <0x0 0x75300000 0x0>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x0>;
			qcom,sde-reg-dma-version = <0x10001>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-secure-sid-mask = <0x4400801>;
			phandle = <0x19e>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x50000>;
				qcom,sde-vig-igc = <0x1d00 0x50000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40001>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x30 0x801 0x440>;
				phandle = <0x35f>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x1c44 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			qcom,sde-rsc-version = <0x2>;
			vdd-supply = <0xc3>;
			clocks = <0x2a 0x25 0x2a 0x1d 0x2a 0x24>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clock-rate = <0x0 0x0 0x0>;
			qcom,sde-dram-channels = <0x2>;
			mboxes = <0xc7 0x0>;
			mbox-names = "disp_rsc";
			phandle = <0x360>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x0 0x0 0x4e24 0x5023 0x0 0x0 0x4e23 0x5023 0x0 0x61a800 0x4e24 0x5023 0x0 0x61a800 0x4e23 0x5023 0x0 0x61a800 0x4e24 0x5023 0x0 0x61a800>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x0 0x0 0x4e21 0x5021 0x0 0x61a800 0x4e21 0x5021 0x0 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x0 0x0 0x4e20 0x5020 0x0 0x61a800 0x4e20 0x5020 0x0 0x61a800>;
			};
		};

		qcom,mdss_rotator@ae00000 {
			compatible = "qcom,sde_rotator";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			#list-cells = <0x1>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-highest-bank-bit = <0x1>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x0 0x0 0x19 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			rot-vdd-supply = <0xc3>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x27 0x1c 0x27 0x20 0x2a 0x1 0x2a 0x22>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "rot_clk";
			interrupt-parent = <0x19e>;
			interrupts = <0x2 0x0>;
			power-domains = <0x19e>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-rot-vbif-memtype = <0x3 0x3>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-qos-cpu-mask = <0xf>;
			qcom,mdss-rot-qos-cpu-dma-latency = <0x4b>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			cache-slice-names = "rotator";
			cache-slices = <0x19f 0x4>;
			phandle = <0x361>;

			qcom,rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>;
				phandle = <0x362>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x30 0x1020 0x0>;
				phandle = <0x363>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x30 0x1021 0x0>;
				phandle = <0x364>;
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			label = "dsi-ctrl-0";
			cell-index = <0x0>;
			reg = <0xae94000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			interrupt-parent = <0x19e>;
			interrupts = <0x4 0x0>;
			vdda-1p2-supply = <0x1a0>;
			clocks = <0x2a 0x3 0x2a 0x4 0x2a 0x6 0x2a 0x1e 0x2a 0x1f 0x2a 0x16>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			phandle = <0x365>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x1174c0>;
					qcom,supply-max-voltage = <0x12cc80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			label = "dsi-ctrl-1";
			cell-index = <0x1>;
			reg = <0xae96000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			interrupt-parent = <0x19e>;
			interrupts = <0x5 0x0>;
			vdda-1p2-supply = <0x1a0>;
			clocks = <0x2a 0x7 0x2a 0x8 0x2a 0xa 0x2a 0x20 0x2a 0x21 0x2a 0x18>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			phandle = <0x366>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x1174c0>;
					qcom,supply-max-voltage = <0x12cc80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			compatible = "qcom,dsi-phy-v3.0";
			label = "dsi-phy-0";
			cell-index = <0x0>;
			reg = <0xae94400 0x7c0 0xae94200 0x100>;
			reg-names = "dsi_phy", "dyn_refresh_base";
			vdda-0p9-supply = <0x1a1>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0x0 0x0 0x0 0x0 0x80>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			phandle = <0x367>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xc92c0>;
					qcom,supply-max-voltage = <0xe09c0>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae96400 {
			compatible = "qcom,dsi-phy-v3.0";
			label = "dsi-phy-1";
			cell-index = <0x1>;
			reg = <0xae96400 0x7c0 0xae96200 0x100>;
			reg-names = "dsi_phy", "dyn_refresh_base";
			vdda-0p9-supply = <0x1a1>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0x0 0x0 0x0 0x0 0x80>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			phandle = <0x368>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xc92c0>;
					qcom,supply-max-voltage = <0xe09c0>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x1a3>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x369>;
			};
		};

		qcom,dp_display@0 {
			cell-index = <0x0>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0x1a0>;
			vdda-0p9-supply = <0x1a1>;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae90a00 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1e0 0x780000 0x621c 0x88ea030 0x10 0x88e8000 0x20 0xaee1000 0x34 0xae91000 0x94>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "qfprom_physical", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1";
			interrupt-parent = <0x19e>;
			interrupts = <0xc 0x0>;
			clocks = <0x2a 0xb 0x27 0x97 0x2f 0x0 0x27 0x92 0x27 0x96 0x2a 0xf 0x2a 0x11 0x2a 0xd 0x2a 0x15 0x1a2 0x5 0x2a 0x13 0x1a2 0x5 0x2a 0x14 0x2a 0x12>;
			clock-names = "core_aux_clk", "core_usb_ahb_clk", "core_usb_ref_clk_src", "core_usb_ref_clk", "core_usb_pipe_clk", "link_clk", "link_iface_clk", "crypto_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "pixel1_parent", "strm0_pixel_clk", "strm1_pixel_clk";
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = [28 24];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 bb];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,ext-disp = <0x1a3>;
			qcom,usbplug-cc-gpio = <0x16c 0x68 0x0>;
			pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
			pinctrl-0 = <0x1a4>;
			pinctrl-1 = <0x1a5>;
			phandle = <0x36a>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x1174c0>;
					qcom,supply-max-voltage = <0x12cc80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xc92c0>;
					qcom,supply-max-voltage = <0xe09c0>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy@ace0000 {
			cell-index = <0x0>;
			compatible = "qcom,csiphy-v1.2", "qcom,csiphy";
			reg = <0xace0000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe0000>;
			interrupts = <0x0 0x1dd 0x0>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			gdscr-supply = <0x1a6>;
			refgen-supply = <0x1a7>;
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x1a0>;
			clocks = <0x29 0x1b 0x29 0x24 0x29 0x1d 0x29 0x1c>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-rates = <0x16e36000 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x36b>;
		};

		qcom,csiphy@ace2000 {
			cell-index = <0x1>;
			compatible = "qcom,csiphy-v1.2", "qcom,csiphy";
			reg = <0xace2000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe2000>;
			interrupts = <0x0 0x1de 0x0>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			gdscr-supply = <0x1a6>;
			refgen-supply = <0x1a7>;
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x1a0>;
			clocks = <0x29 0x1b 0x29 0x24 0x29 0x25 0x29 0x1f 0x29 0x1e>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-rates = <0x16e36000 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x36c>;
		};

		qcom,csiphy@ace4000 {
			cell-index = <0x2>;
			compatible = "qcom,csiphy-v1.2", "qcom,csiphy";
			reg = <0xace4000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe4000>;
			interrupts = <0x0 0x1df 0x0>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			gdscr-supply = <0x1a6>;
			refgen-supply = <0x1a7>;
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x1a0>;
			clocks = <0x29 0x1b 0x29 0x24 0x29 0x26 0x29 0x21 0x29 0x20>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-rates = <0x16e36000 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x36d>;
		};

		qcom,csiphy@ace6000 {
			cell-index = <0x3>;
			compatible = "qcom,csiphy-v1.2", "qcom,csiphy";
			reg = <0xace6000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe6000>;
			interrupts = <0x0 0x25f 0x0>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			gdscr-supply = <0x1a6>;
			refgen-supply = <0x1a7>;
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x1a0>;
			clocks = <0x29 0x1b 0x29 0x24 0x29 0x27 0x29 0x23 0x29 0x22>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-rates = <0x16e36000 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x36e>;
		};

		qcom,cci@ac4a000 {
			cell-index = <0x0>;
			compatible = "qcom,cci";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xac4a000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1cc 0x0>;
			status = "ok";
			gdscr-supply = <0x1a6>;
			regulator-names = "gdscr";
			clocks = <0x29 0x15 0x29 0x16>;
			clock-names = "cci_0_clk", "cci_0_clk_src";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x0 0x23c3460>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x1a8 0x1a9>;
			pinctrl-1 = <0x1aa 0x1ab>;
			gpios = <0x16c 0x11 0x0 0x16c 0x12 0x0 0x16c 0x13 0x0 0x16c 0x14 0x0>;
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			phandle = <0x36f>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x370>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x371>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x1>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x372>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x373>;
			};
		};

		qcom,cci@ac4b000 {
			cell-index = <0x1>;
			compatible = "qcom,cci";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xac4b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4b000>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1cd 0x0>;
			status = "ok";
			gdscr-supply = <0x1a6>;
			regulator-names = "gdscr";
			clocks = <0x29 0x17 0x29 0x18>;
			clock-names = "cci_clk", "cci_1_clk_src";
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x0 0x23c3460>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x1ac>;
			pinctrl-1 = <0x1ad>;
			gpios = <0x16c 0x1b 0x0 0x16c 0x1c 0x0>;
			gpio-req-tbl-num = <0x0 0x1>;
			gpio-req-tbl-flags = <0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA2", "CCI_I2C_CLK2";
			phandle = <0x374>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x375>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x376>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x1>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x377>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x378>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x30 0x900 0x460 0x30 0xd00 0x460 0x30 0x880 0x460 0x30 0xc80 0x460 0x30 0x820 0x440 0x30 0xc20 0x440 0x30 0x920 0x460 0x30 0xd20 0x460 0x30 0x8a0 0x460 0x30 0xca0 0x460 0x30 0x940 0x460 0x30 0xd40 0x460 0x30 0x8c0 0x460 0x30 0xcc0 0x460>;
				label = "ife";

				iova-mem-map {
					phandle = <0x379>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x30 0x1280 0x20 0x30 0x12a0 0x20>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x37a>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x1ae>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x30 0x1180 0x0 0x30 0x11e0 0x0 0x30 0x11a0 0x0 0x30 0x1200 0x0 0x30 0x1260 0x0 0x30 0x1220 0x0 0x30 0x1042 0x0 0x30 0x1300 0x60 0x30 0x1320 0x60>;
				label = "icp";

				iova-mem-map {
					phandle = <0x37b>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x0>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x9600000>;
						iova-region-id = <0x1>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x4>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xa9c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x5>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x30 0x1000 0x0>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x37c>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};

			msm_cam_smmu_fd {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x30 0x12c0 0x20 0x30 0x12e0 0x20>;
				label = "fd";

				iova-mem-map {
					phandle = <0x37d>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x30 0x11c0 0x0 0x30 0x1240 0x0>;
				label = "lrme";

				iova-mem-map {
					phandle = <0x37e>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x6400000>;
						iova-region-id = <0x1>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x0>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			cdm-client-names = "vfe", "jpegdma", "jpegenc", "fd", "lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0@ac48000 {
			cell-index = <0x0>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x0 0x1d4 0x0>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x1a6>;
			clock-names = "cam_cc_cpas_slow_ahb_clk", "cam_cc_cpas_ahb_clk";
			clocks = <0x29 0x5a 0x29 0x1a>;
			clock-rates = <0x0 0x0>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			cell-index = <0x0>;
			compatible = "qcom,csid175_200";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = <0xb3000>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d0 0x0>;
			regulator-names = "camss", "ife0";
			camss-supply = <0x1a6>;
			ife0-supply = <0x1af>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x29 0x35 0x29 0x34 0x29 0x1b 0x29 0x33 0x29 0x32 0x29 0x31 0x29 0x30>;
			clock-rates = <0x11e1a300 0x0 0x0 0x0 0x16a65700 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x1e65fb80 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x25f7d940 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x2d4cae00 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x37f>;
		};

		qcom,vfe0@acaf000 {
			cell-index = <0x0>;
			compatible = "qcom,vfe175_130";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacaf000 0x5200 0xac42000 0x6000>;
			reg-cam-base = <0xaf000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d1 0x0>;
			regulator-names = "camss", "ife0";
			camss-supply = <0x1a6>;
			ife0-supply = <0x1af>;
			clock-names = "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x29 0x32 0x29 0x31 0x29 0x30>;
			clock-rates = <0x16a65700 0x0 0x0 0x1e65fb80 0x0 0x0 0x25f7d940 0x0 0x0 0x2d4cae00 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x29 0x36>;
			clock-rates-option = <0x2d4cae00>;
			qcom,cam-cx-ipeak = <0x19b 0x3>;
			status = "ok";
			phandle = <0x380>;
		};

		qcom,csid1@acba000 {
			cell-index = <0x1>;
			compatible = "qcom,csid175_200";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d2 0x0>;
			regulator-names = "camss", "ife1";
			camss-supply = <0x1a6>;
			ife1-supply = <0x1b0>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x29 0x3c 0x29 0x3b 0x29 0x1b 0x29 0x3a 0x29 0x39 0x29 0x38 0x29 0x37>;
			clock-rates = <0x11e1a300 0x0 0x0 0x0 0x16a65700 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x1e65fb80 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x25f7d940 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x2d4cae00 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x381>;
		};

		qcom,vfe1@acb6000 {
			cell-index = <0x1>;
			compatible = "qcom,vfe175_130";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacb6000 0x5200 0xac42000 0x6000>;
			reg-cam-base = <0xb6000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d3 0x0>;
			regulator-names = "camss", "ife1";
			camss-supply = <0x1a6>;
			ife1-supply = <0x1b0>;
			clock-names = "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x29 0x39 0x29 0x38 0x29 0x37>;
			clock-rates = <0x16a65700 0x0 0x0 0x1e65fb80 0x0 0x0 0x25f7d940 0x0 0x0 0x2d4cae00 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x29 0x3d>;
			clock-rates-option = <0x2d4cae00>;
			qcom,cam-cx-ipeak = <0x19b 0x3>;
			status = "ok";
			phandle = <0x382>;
		};

		qcom,csid-lite0@acc8000 {
			cell-index = <0x2>;
			compatible = "qcom,csid-lite175";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1b6 0x0>;
			regulator-names = "camss";
			camss-supply = <0x1a6>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk";
			clocks = <0x29 0x42 0x29 0x41 0x29 0x1b 0x29 0x40 0x29 0x3f 0x29 0x3e>;
			clock-rates = <0x11e1a300 0x0 0x0 0x0 0x1312d000 0x0 0x16e36000 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x17d78400 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x383>;
		};

		qcom,vfe-lite0@acc4000 {
			cell-index = <0x2>;
			compatible = "qcom,vfe-lite175";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = <0xc4000>;
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1b2 0x0>;
			regulator-names = "camss";
			camss-supply = <0x1a6>;
			clock-names = "ife_clk_src", "ife_clk";
			clocks = <0x29 0x3f 0x29 0x3e>;
			clock-rates = <0x1312d000 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x384>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,ipe1", "qcom,bps";
			num-a5 = <0x1>;
			num-ipe = <0x2>;
			num-bps = <0x1>;
			icp_pc_en;
			status = "ok";
		};

		qcom,a5@ac00000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			reg-cam-base = <0x0 0x10000 0x18000>;
			interrupts = <0x0 0x1cf 0x0>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x1a6>;
			clock-names = "soc_fast_ahb", "icp_ahb_clk", "icp_clk_src", "icp_clk";
			clocks = <0x29 0x28 0x29 0x2d 0x29 0x2f 0x29 0x2e>;
			clock-rates = <0xbebc200 0x0 0x17d78400 0x0 0x17d78400 0x0 0x23c34600 0x0>;
			clock-cntl-level = "svs", "turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x73 0x1cf>;
			status = "ok";
			phandle = <0x385>;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0x3000>;
			reg-names = "ipe0_top";
			reg-cam-base = <0x87000>;
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x1b1>;
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk_src", "ipe_0_clk";
			src-clock-name = "ipe_0_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x29 0x43 0x29 0x44 0x29 0x45 0x29 0x47 0x29 0x46>;
			clock-rates = <0x0 0x0 0x0 0x1443fd00 0x0 0x0 0x0 0x0 0x19a14780 0x0 0x0 0x0 0x0 0x1efe9200 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,cam-cx-ipeak = <0x19b 0x3>;
			status = "ok";
			phandle = <0x386>;
		};

		qcom,ipe1 {
			cell-index = <0x1>;
			compatible = "qcom,cam-ipe";
			reg = <0xac91000 0x3000>;
			reg-names = "ipe1_top";
			reg-cam-base = <0x91000>;
			regulator-names = "ipe1-vdd";
			ipe1-vdd-supply = <0x1b2>;
			clock-names = "ipe_1_ahb_clk", "ipe_1_areg_clk", "ipe_1_axi_clk", "ipe_1_clk_src", "ipe_1_clk";
			src-clock-name = "ipe_1_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x29 0x48 0x29 0x49 0x29 0x4a 0x29 0x47 0x29 0x4b>;
			clock-rates = <0x0 0x0 0x0 0x1443fd00 0x0 0x0 0x0 0x0 0x19a14780 0x0 0x0 0x0 0x0 0x1efe9200 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,cam-cx-ipeak = <0x19b 0x3>;
			status = "ok";
			phandle = <0x387>;
		};

		qcom,bps {
			cell-index = <0x0>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x3000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x1b3>;
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk_src", "bps_clk";
			src-clock-name = "bps_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x29 0xd 0x29 0xe 0x29 0xf 0x29 0x11 0x29 0x10>;
			clock-rates = <0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,cam-cx-ipeak = <0x19b 0x3>;
			status = "ok";
			phandle = <0x388>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			num-jpeg-enc = <0x1>;
			num-jpeg-dma = <0x1>;
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			cell-index = <0x0>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x1a6>;
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clocks = <0x29 0x4d 0x29 0x4c>;
			clock-rates = <0x23c34600 0x0>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x389>;
		};

		qcom,jpegdma@ac52000 {
			cell-index = <0x0>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x1a6>;
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clocks = <0x29 0x4d 0x29 0x4c>;
			clock-rates = <0x23c34600 0x0>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x38a>;
		};

		qcom,cam-fd {
			compatible = "qcom,cam-fd";
			compat-hw-name = "qcom,fd";
			num-fd = <0x1>;
			status = "ok";
		};

		qcom,fd@ac5a000 {
			cell-index = <0x0>;
			compatible = "qcom,fd501";
			reg-names = "fd_core", "fd_wrapper";
			reg = <0xac5a000 0x1000 0xac5b000 0x400>;
			reg-cam-base = <0x5a000 0x5b000>;
			interrupt-names = "fd";
			interrupts = <0x0 0x1ce 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x1a6>;
			clock-names = "fd_core_clk_src", "fd_core_clk", "fd_core_uar_clk";
			clocks = <0x29 0x2a 0x29 0x29 0x29 0x2b>;
			src-clock-name = "fd_core_clk_src";
			clock-control-debugfs = "true";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-rates = <0x16a65700 0x0 0x0 0x16e36000 0x0 0x0 0x1c9c3800 0x0 0x0 0x23c34600 0x0 0x0>;
			status = "ok";
			phandle = <0x38b>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme@ac6b000 {
			cell-index = <0x0>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0xa00>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x0 0x1dc 0x0>;
			regulator-names = "camss";
			camss-supply = <0x1a6>;
			clock-names = "lrme_clk_src", "lrme_clk";
			clocks = <0x29 0x4f 0x29 0x4e>;
			clock-rates = <0xe4e1c00 0x0 0x11e1a300 0x0 0x1312d000 0x0 0x17d78400 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x38c>;
		};

		qcom,cam-cpas@ac40000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top", "cam_camnoc";
			reg = <0xac40000 0x1000 0xac42000 0x6000>;
			reg-cam-base = <0x40000 0x42000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x0>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x1a6>;
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk";
			clocks = <0x27 0xe 0x27 0xf 0x27 0x10 0x29 0x5a 0x29 0x1a 0x29 0x13 0x29 0x12>;
			src-clock-name = "camnoc_axi_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x8f0d180 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0xe4e1c00 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x1312d000 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x1c9c3800 0x0>;
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,cam-cx-ipeak = <0x19b 0x3>;
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x6>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1d4c0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			vdd-corners = <0x1 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;
			vdd-corner-ahb-mapping = "suspend", "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "cci0", "cci1", "csid0", "csid1", "csid2", "iferdi0", "ifenrdi0", "iferdi1", "ifenrdi1", "iferdi2", "ifenrdi2", "ipe0", "ipe1", "cam-cdm-intf0", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "fd0", "lrmecpas0";
			client-axi-port-names = "cam_hf_0", "cam_hf_0", "cam_hf_0", "cam_hf_0", "cam_sf_0", "cam_sf_0", "cam_hf_0", "cam_hf_0", "cam_hf_0", "cam_hf_1", "cam_hf_0", "cam_hf_1", "cam_hf_0", "cam_hf_1", "cam_hf_0", "cam_sf_0", "cam_sf_0", "cam_sf_0", "cam_sf_0", "cam_sf_0", "cam_sf_1", "cam_sf_0", "cam_sf_0", "cam_sf_0", "cam_sf_0";
			client-bus-camnoc-based;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_0";
					ib-bw-voting-needed;

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_0_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x0 0x0 0x88 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_0_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x0 0x0 0x92 0x30a 0x0 0x0>;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_1";
					ib-bw-voting-needed;

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0xac 0x200 0x0 0x0 0xac 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0xb2 0x30a 0x0 0x0 0xb2 0x30a 0x0 0x0>;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_0";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_0_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_0_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x0 0x0 0x94 0x30a 0x0 0x0>;
					};
				};

				qcom,axi-port4 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0xab 0x200 0x0 0x0 0xab 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0xb3 0x30a 0x0 0x0 0xb3 0x30a 0x0 0x0>;
					};
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x1b4 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x1b5 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x1b6 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x1b7 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_qvrexternal_5_out {
			compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
			qcom,smem-states = <0x1b8 0x0>;
			qcom,smem-state-names = "qvrexternal-smp2p-out";
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x38d>;
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x90>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0x1b9>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@13 {
				reg = <0xd>;
				memory-region = <0x1ba>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@10 {
				reg = <0xa>;
				memory-region = <0x1bb>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@14 {
				reg = <0xe>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0x1bc>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@9 {
				reg = <0x9>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};
		};

		arm,smmu-kgsl@5040000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			reg = <0x5040000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,dynamic;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x2>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x1bd>;
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4 0x0 0x172 0x4 0x0 0x173 0x4>;
			clock-names = "gcc_gpu_memnoc_gfx_clk";
			clocks = <0x27 0x2b>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x8 0x6794 0x28 0x6800 0x6 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			phandle = <0x1c5>;
		};

		apps-smmu@0x15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x1>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x41 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x19a 0x4 0x0 0x19b 0x4 0x0 0x19c 0x4 0x0 0x19d 0x4>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
			qcom,actlr = <0x800 0x7ff 0x103 0x1000 0x3ff 0x103 0x1460 0x1f 0x303>;
			phandle = <0x30>;

			anoc_1_tbu@0x15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x0 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1be>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x38e>;
			};

			anoc_2_tbu@0x15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1bf>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x38f>;
			};

			mnoc_hf_0_tbu@0x1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1c0>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				phandle = <0x390>;
			};

			mnoc_hf_1_tbu@0x15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1c1>;
				qcom,msm-bus,name = "mnoc_hf_1_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				phandle = <0x391>;
			};

			mnoc_sf_0_tbu@0x15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1c2>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x0 0x0 0x89 0x304 0x0 0x3e8>;
				phandle = <0x392>;
			};

			compute_dsp_0_tbu@0x15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x275c 0x0 0x0 0x9a 0x275c 0x0 0x3e8>;
				phandle = <0x393>;
			};

			adsp_tbu@0x1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1519d000 0x1000 0x15182230 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1c3>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x394>;
			};

			anoc_1_pcie_tbu@0x151a1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a1000 0x1000 0x15182238 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1c00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1c4>;
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				clocks = <0x27 0x8>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x395>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1c5 0x7>;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x30 0x21 0x0>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x30 0x23 0x0>;
			dma-coherent;
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,pm-cluster@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "L3";
				qcom,psci-mode-shift = <0x4>;
				qcom,psci-mode-mask = <0xfff>;
				qcom,clstr-tmr-add = <0x3e8>;

				qcom,pm-cluster-level@0 {
					reg = <0x0>;
					label = "l3-wfi";
					qcom,psci-mode = <0x1>;
					qcom,entry-latency-us = <0x294>;
					qcom,exit-latency-us = <0x258>;
					qcom,min-residency-us = <0x4ec>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x1>;
					label = "l3-pc";
					qcom,psci-mode = <0x4>;
					qcom,entry-latency-us = <0xac0>;
					qcom,exit-latency-us = <0xbe8>;
					qcom,min-residency-us = <0x17e6>;
					qcom,min-child-idx = <0x2>;
					qcom,is-reset;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x2>;
					label = "cx-off";
					qcom,psci-mode = <0x224>;
					qcom,entry-latency-us = <0xe36>;
					qcom,exit-latency-us = <0x11d2>;
					qcom,min-residency-us = <0x2113>;
					qcom,min-child-idx = <0x2>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cluster-level@3 {
					reg = <0x3>;
					label = "llcc-off";
					qcom,psci-mode = <0xc24>;
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,min-residency-us = <0x2662>;
					qcom,min-child-idx = <0x2>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,disable-ipi-prediction;
					qcom,cpu = <0x11 0x12 0x13 0x14 0x15 0x16>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,entry-latency-us = <0x3d>;
						qcom,exit-latency-us = <0x3c>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "pc";
						qcom,psci-cpu-mode = <0x3>;
						qcom,entry-latency-us = <0x225>;
						qcom,exit-latency-us = <0x385>;
						qcom,min-residency-us = <0x6ee>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x2>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x4>;
						qcom,entry-latency-us = <0x2be>;
						qcom,exit-latency-us = <0x393>;
						qcom,min-residency-us = <0xfa1>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,ref-stddev = <0x64>;
					qcom,tmr-add = <0x64>;
					qcom,ref-premature-cnt = <0x3>;
					qcom,disable-ipi-prediction;
					qcom,cpu = <0x17 0x18>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,entry-latency-us = <0x37>;
						qcom,exit-latency-us = <0x42>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "pc";
						qcom,psci-cpu-mode = <0x3>;
						qcom,entry-latency-us = <0x20b>;
						qcom,exit-latency-us = <0x4dc>;
						qcom,min-residency-us = <0x89f>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x2>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x4>;
						qcom,entry-latency-us = <0x20e>;
						qcom,exit-latency-us = <0x73e>;
						qcom,min-residency-us = <0x15b3>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
			qcom,num-records = <0x3>;
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		pinctrl@3400000 {
			compatible = "qcom,sdmmagpie-pinctrl";
			reg = <0x3400000 0xdc2000 0x17c000f0 0x60>;
			reg-names = "pinctrl", "spi_cfg";
			interrupts = <0x0 0xd0 0x0>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x16c>;

			ufs_dev_reset_assert {
				phandle = <0x93>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x94>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x396>;

				qupv3_se0_i2c_active {
					phandle = <0x15e>;

					mux {
						pins = "gpio49", "gpio50";
						function = "qup00";
					};

					config {
						pins = "gpio49", "gpio50";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x15f>;

					mux {
						pins = "gpio49", "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio49", "gpio50";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x397>;

				qupv3_se0_spi_active {
					phandle = <0x170>;

					mux {
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
						function = "qup00";
					};

					config {
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x171>;

					mux {
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x398>;

				qupv3_se1_i2c_active {
					phandle = <0x161>;

					mux {
						pins = "gpio0", "gpio1";
						function = "qup01";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x162>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x399>;

				qupv3_se1_spi_active {
					phandle = <0x172>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "qup01";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x173>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x39a>;

				qupv3_se2_i2c_active {
					phandle = <0x163>;

					mux {
						pins = "gpio34", "gpio35";
						function = "qup02";
					};

					config {
						pins = "gpio34", "gpio35";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x164>;

					mux {
						pins = "gpio34", "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio34", "gpio35";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x39b>;

					mux {
						pins = "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x39c>;

					mux {
						pins = "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x39d>;

					mux {
						pins = "gpio12", "gpio36";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio36";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x39e>;

					mux {
						pins = "gpio12", "gpio36";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio36";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x39f>;

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x3a0>;

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x3a1>;

				qupv3_se3_i2c_active {
					phandle = <0x165>;

					mux {
						pins = "gpio38", "gpio39";
						function = "qup03";
					};

					config {
						pins = "gpio38", "gpio39";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x166>;

					mux {
						pins = "gpio38", "gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio38", "gpio39";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se3_4uart_pins {
				phandle = <0x3a2>;

				qupv3_se3_ctsrx {
					phandle = <0x169>;

					mux {
						pins = "gpio38", "gpio41";
						function = "qup03";
					};

					config {
						pins = "gpio38", "gpio41";
						drive-strength = <0x2>;
						bias-no-pull;
					};
				};

				qupv3_se3_rts {
					phandle = <0x16a>;

					mux {
						pins = "gpio39";
						function = "qup03";
					};

					config {
						pins = "gpio39";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se3_tx {
					phandle = <0x16b>;

					mux {
						pins = "gpio40";
						function = "qup03";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x3a3>;

				qupv3_se3_spi_active {
					phandle = <0x174>;

					mux {
						pins = "gpio38", "gpio39", "gpio40", "gpio41";
						function = "qup03";
					};

					config {
						pins = "gpio38", "gpio39", "gpio40", "gpio41";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x175>;

					mux {
						pins = "gpio38", "gpio39", "gpio40", "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio38", "gpio39", "gpio40", "gpio41";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			fpc_reset_int {

				reset_low {
					phandle = <0x3a4>;

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x2>;
						bias-disable;
						output-low;
					};
				};

				reset_high {
					phandle = <0x3a5>;

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x2>;
						bias-disable;
						output-high;
					};
				};

				int_low {
					phandle = <0x3a6>;

					mux {
						pins = "gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x3a7>;

				qupv3_se4_i2c_active {
					phandle = <0x167>;

					mux {
						pins = "gpio53", "gpio54";
						function = "qup04";
					};

					config {
						pins = "gpio53", "gpio54";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x168>;

					mux {
						pins = "gpio53", "gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio53", "gpio54";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			smb1390_i2c {
				phandle = <0x3a8>;

				smb1390_i2c_active {
					phandle = <0x3a9>;

					mux {
						pins = "gpio43", "gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio43", "gpio42";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se4_4uart_pins {
				phandle = <0x3aa>;

				qupv3_se4_ctsrx {
					phandle = <0x16d>;

					mux {
						pins = "gpio53", "gpio56";
						function = "qup04";
					};

					config {
						pins = "gpio53", "gpio56";
						drive-strength = <0x2>;
						bias-no-pull;
					};
				};

				qupv3_se4_rts {
					phandle = <0x16e>;

					mux {
						pins = "gpio54";
						function = "qup04";
					};

					config {
						pins = "gpio54";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se4_tx {
					phandle = <0x16f>;

					mux {
						pins = "gpio55";
						function = "qup04";
					};

					config {
						pins = "gpio55";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x3ab>;

				qupv3_se4_spi_active {
					phandle = <0x176>;

					mux {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						function = "qup04";
					};

					config {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x177>;

					mux {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x3ac>;

				qupv3_se6_i2c_active {
					phandle = <0x17c>;

					mux {
						pins = "gpio59", "gpio60";
						function = "qup10";
					};

					config {
						pins = "gpio59", "gpio60";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x17d>;

					mux {
						pins = "gpio59", "gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio59", "gpio60";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x3ad>;

				qupv3_se6_spi_active {
					phandle = <0x18f>;

					mux {
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
						function = "qup10";
					};

					config {
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x190>;

					mux {
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x3ae>;

				qupv3_se7_i2c_active {
					phandle = <0x17e>;

					mux {
						pins = "gpio6", "gpio7";
						function = "qup11";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x17f>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x3af>;

				qupv3_se7_spi_active {
					phandle = <0x191>;

					mux {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						function = "qup11";
					};

					config {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x192>;

					mux {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x3b0>;

				qupv3_se8_i2c_active {
					phandle = <0x180>;

					mux {
						pins = "gpio42", "gpio43";
						function = "qup12";
					};

					config {
						pins = "gpio42", "gpio43";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x181>;

					mux {
						pins = "gpio42", "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio42", "gpio43";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_2uart_pins {
				phandle = <0x3b1>;

				qupv3_se8_2uart_active {
					phandle = <0x178>;

					mux {
						pins = "gpio44", "gpio45";
						function = "qup12";
					};

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se8_2uart_sleep {
					phandle = <0x179>;

					mux {
						pins = "gpio44", "gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x3b2>;

				qupv3_se8_spi_active {
					phandle = <0x193>;

					mux {
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
						function = "qup12";
					};

					config {
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x194>;

					mux {
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x3b3>;

				qupv3_se9_i2c_active {
					phandle = <0x182>;

					mux {
						pins = "gpio46", "gpio47";
						function = "qup13";
					};

					config {
						pins = "gpio46", "gpio47";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x183>;

					mux {
						pins = "gpio46", "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x3b4>;

				qupv3_se10_i2c_active {
					phandle = <0x185>;

					mux {
						pins = "gpio110", "gpio111";
						function = "qup14";
					};

					config {
						pins = "gpio110", "gpio111";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x186>;

					mux {
						pins = "gpio110", "gpio111";
						function = "gpio";
					};

					config {
						pins = "gpio110", "gpio111";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se10_4uart_pins {
				phandle = <0x3b5>;

				qupv3_se10_ctsrx {
					phandle = <0x189>;

					mux {
						pins = "gpio110", "gpio113";
						function = "qup14";
					};

					config {
						pins = "gpio110", "gpio113";
						drive-strength = <0x2>;
						bias-no-pull;
					};
				};

				qupv3_se10_rts {
					phandle = <0x18a>;

					mux {
						pins = "gpio111";
						function = "qup14";
					};

					config {
						pins = "gpio111";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se10_tx {
					phandle = <0x18b>;

					mux {
						pins = "gpio112";
						function = "qup14";
					};

					config {
						pins = "gpio112";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x3b6>;

				qupv3_se10_spi_active {
					phandle = <0x195>;

					mux {
						pins = "gpio110", "gpio111", "gpio112", "gpio113";
						function = "qup14";
					};

					config {
						pins = "gpio110", "gpio111", "gpio112", "gpio113";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x196>;

					mux {
						pins = "gpio110", "gpio111", "gpio112", "gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio110", "gpio111", "gpio112", "gpio113";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x3b7>;

				qupv3_se11_i2c_active {
					phandle = <0x187>;

					mux {
						pins = "gpio101", "gpio102";
						function = "qup15";
					};

					config {
						pins = "gpio101", "gpio102";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x188>;

					mux {
						pins = "gpio101", "gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio101", "gpio102";
						drive-strength = <0x2>;
						bias-pull-up;
						input-enable;
					};
				};
			};

			qupv3_se11_4uart_pins {
				phandle = <0x3b8>;

				qupv3_se11_ctsrx {
					phandle = <0x18c>;

					mux {
						pins = "gpio101", "gpio92";
						function = "qup15";
					};

					config {
						pins = "gpio101", "gpio92";
						drive-strength = <0x2>;
						bias-no-pull;
					};
				};

				qupv3_se11_rts {
					phandle = <0x18d>;

					mux {
						pins = "gpio102";
						function = "qup15";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se11_tx {
					phandle = <0x18e>;

					mux {
						pins = "gpio103";
						function = "qup15";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x3b9>;

				qupv3_se11_spi_active {
					phandle = <0x197>;

					mux {
						pins = "gpio101", "gpio102", "gpio103", "gpio92";
						function = "qup15";
					};

					config {
						pins = "gpio101", "gpio102", "gpio103", "gpio92";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x198>;

					mux {
						pins = "gpio101", "gpio102", "gpio103", "gpio92";
						function = "gpio";
					};

					config {
						pins = "gpio101", "gpio102", "gpio103", "gpio92";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x3ba>;

					mux {
						pins = "gpio10";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x3bb>;

					mux {
						pins = "gpio10";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te1_active {
					phandle = <0x3bc>;

					mux {
						pins = "gpio11";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te1_suspend {
					phandle = <0x3bd>;

					mux {
						pins = "gpio11";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			sde_dp_aux_active {
				phandle = <0x3be>;

				mux {
					pins = "gpio42", "gpio33";
					function = "gpio";
				};

				config {
					pins = "gpio42", "gpio33";
					bias-disable = <0x0>;
					drive-strength = <0x8>;
				};
			};

			sde_dp_aux_suspend {
				phandle = <0x3bf>;

				mux {
					pins = "gpio42", "gpio33";
					function = "gpio";
				};

				config {
					pins = "gpio42", "gpio33";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x1a4>;

				mux {
					pins = "gpio104";
					function = "gpio";
				};

				config {
					pins = "gpio104";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sde_dp_usbplug_cc_suspend {
				phandle = <0x1a5>;

				mux {
					pins = "gpio104";
					function = "gpio";
				};

				config {
					pins = "gpio104";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			wsa_swr_clk_pin {

				wsa_swr_clk_sleep {
					phandle = <0x3c0>;

					mux {
						pins = "gpio49";
						function = "wsa_clk";
					};

					config {
						pins = "gpio49";
						drive-strength = <0x2>;
						bias-bus-hold;
					};
				};

				wsa_swr_clk_active {
					phandle = <0x3c1>;

					mux {
						pins = "gpio49";
						function = "wsa_clk";
					};

					config {
						pins = "gpio49";
						drive-strength = <0x2>;
						bias-bus-hold;
					};
				};
			};

			wsa_swr_data_pin {

				wsa_swr_data_sleep {
					phandle = <0x3c2>;

					mux {
						pins = "gpio50";
						function = "wsa_data";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x4>;
						bias-bus-hold;
					};
				};

				wsa_swr_data_active {
					phandle = <0x3c3>;

					mux {
						pins = "gpio50";
						function = "wsa_data";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x4>;
						bias-bus-hold;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x3c4>;

					mux {
						pins = "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio51";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x3c5>;

					mux {
						pins = "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio51";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x3c6>;

					mux {
						pins = "gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x3c7>;

					mux {
						pins = "gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					phandle = <0x3c8>;

					mux {
						pins = "gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio58";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			fsa_usbc_ana_en_n@42 {

				fsa_usbc_ana_en {
					phandle = <0x184>;

					mux {
						pins = "gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio42";
						drive-strength = <0x2>;
						bias-disable;
						output-low;
					};
				};
			};

			cci0_active {
				phandle = <0x1a8>;

				mux {
					pins = "gpio17", "gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17", "gpio18";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			cci0_suspend {
				phandle = <0x1aa>;

				mux {
					pins = "gpio17", "gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17", "gpio18";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			cci1_active {
				phandle = <0x1a9>;

				mux {
					pins = "gpio19", "gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19", "gpio20";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			cci1_suspend {
				phandle = <0x1ab>;

				mux {
					pins = "gpio19", "gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19", "gpio20";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			cci2_active {
				phandle = <0x1ac>;

				mux {
					pins = "gpio27", "gpio28";
					function = "cci_i2c";
				};

				config {
					pins = "gpio27", "gpio28";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			cci2_suspend {
				phandle = <0x1ad>;

				mux {
					pins = "gpio27", "gpio28";
					function = "cci_i2c";
				};

				config {
					pins = "gpio27", "gpio28";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x3c9>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x3ca>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x3cb>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x3cc>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x3cd>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x3ce>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x3cf>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x3d0>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			sdc1_clk_on {
				phandle = <0x3d1>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0x3d2>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc1_cmd_on {
				phandle = <0x3d3>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_cmd_off {
				phandle = <0x3d4>;

				config {
					pins = "sdc1_cmd";
					num-grp-pins = <0x1>;
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_data_on {
				phandle = <0x3d5>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_data_off {
				phandle = <0x3d6>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_rclk_on {
				phandle = <0x3d7>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0x3d8>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {
				phandle = <0x3d9>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x3da>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x3db>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x3dc>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc2_data_on {
				phandle = <0x3dd>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_data_off {
				phandle = <0x3de>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cd_on {
				phandle = <0x3df>;

				mux {
					pins = "gpio00";
					function = "gpio";
				};

				config {
					pins = "gpio00";
					drive-strength = <0x2>;
					bias-pull-up;
				};
			};

			cd_off {
				phandle = <0x3e0>;

				mux {
					pins = "gpio00";
					function = "gpio";
				};

				config {
					pins = "gpio00";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x3e1>;

					mux {
						pins = "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x3e2>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x3e3>;

					mux {
						pins = "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x3e4>;

					mux {
						pins = "gpio9", "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio9", "gpio8";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};
		};

		rpmh-regulator-gfxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "gfx.lvl";

			regulator-pm6150-s2-level {
				regulator-name = "pm6150_s2_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x20>;
			};
		};

		rpmh-regulator-mxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "mx.lvl";

			regulator-pm6150-s3 {
				regulator-name = "pm6150_s3_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x1f>;
			};

			regulator-pm6150-s3-level-ao {
				regulator-name = "pm6150_s3_level_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x1c6>;
			};

			mx-cdev-lvl {
				compatible = "qcom,regulator-cooling-device";
				regulator-cdev-supply = <0x1f>;
				regulator-levels = <0x101 0x1>;
				#cooling-cells = <0x2>;
				phandle = <0x6b>;
			};
		};

		rpmh-regulator-smpc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "smpc1";

			regulator-pm6150l-s1 {
				regulator-name = "pm6150l_s1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xf4240>;
				regulator-max-microvolt = <0x124f80>;
				qcom,init-voltage = <0xf4240>;
				phandle = <0x3e5>;
			};
		};

		rpmh-regulator-cxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "cx.lvl";
			pm6150l-s2-level-parent-supply = <0x1f>;
			pm6150l-s2-level_ao-parent-supply = <0x1c6>;

			regulator-pm6150l-s2 {
				regulator-name = "pm6150l_s2_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x1d>;
			};

			regulator-pm6150l-s2-level-ao {
				qcom,set = <0x1>;
				regulator-name = "pm6150l_s2_level_ao";
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x1e>;
			};

			regulator-cdev {
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1c 0x0>;
				qcom,reg-resource-name = "cx";
				#cooling-cells = <0x2>;
				phandle = <0x6a>;
			};
		};

		rpmh-regulator-modemlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "mss.lvl";

			regulator-pm6150l-s7 {
				regulator-name = "pm6150l_s7_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0xa8>;
			};
		};

		rpmh-regulator-smpc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "smpc8";

			regulator-pm6150l-s8 {
				regulator-name = "pm6150l_s8";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x111700>;
				regulator-max-microvolt = <0x157c00>;
				qcom,init-voltage = <0x111700>;
				phandle = <0x3e6>;
			};
		};

		rpmh-regulator-smpf1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "smpf1";

			regulator-pm8009-s1 {
				regulator-name = "pm8009_s1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x103c40>;
				regulator-max-microvolt = <0x14c080>;
				qcom,init-voltage = <0x103c40>;
				phandle = <0x3e7>;
			};
		};

		rpmh-regulator-smpf2 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "smpf2";

			regulator-pm8009-s2 {
				regulator-name = "pm8009_s2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2c4020>;
				regulator-max-microvolt = <0x2c4020>;
				phandle = <0x3e8>;
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l1 {
				regulator-name = "pm6150_l1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x10b940>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x10b940>;
				qcom,init-mode = <0x2>;
				phandle = <0x3e9>;
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l2 {
				regulator-name = "pm6150_l2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xe6780>;
				regulator-max-microvolt = <0x101d00>;
				qcom,init-voltage = <0xe6780>;
				qcom,init-mode = <0x2>;
				phandle = <0x3ea>;
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l3 {
				regulator-name = "pm6150_l3";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xec540>;
				regulator-max-microvolt = <0x103c40>;
				qcom,init-voltage = <0xec540>;
				qcom,init-mode = <0x2>;
				phandle = <0x3eb>;
			};
		};

		rpmh-regulator-ldoa4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l4 {
				regulator-name = "pm6150_l4";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xc92c0>;
				regulator-max-microvolt = <0xe09c0>;
				qcom,init-voltage = <0xc92c0>;
				qcom,init-mode = <0x2>;
				phandle = <0x1a1>;
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l5 {
				regulator-name = "pm6150_l5";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x27ac40>;
				regulator-max-microvolt = <0x2ab980>;
				qcom,init-voltage = <0x27ac40>;
				qcom,init-mode = <0x2>;
				phandle = <0x3ec>;
			};
		};

		rpmh-regulator-ldoa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l6 {
				regulator-name = "pm6150_l6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x10b940>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x10b940>;
				qcom,init-mode = <0x2>;
				phandle = <0x3ed>;
			};
		};

		rpmh-regulator-lmxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "lmx.lvl";

			regulator-pm6150-l7 {
				regulator-name = "pm6150_l7_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x96>;
			};
		};

		rpmh-regulator-lcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "lcx.lvl";

			regulator-pm6150-l8 {
				regulator-name = "pm6150_l8_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x95>;
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l9 {
				regulator-name = "pm6150_l9";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x98580>;
				regulator-max-microvolt = <0xb98c0>;
				qcom,init-voltage = <0x98580>;
				qcom,init-mode = <0x2>;
				phandle = <0xb0>;
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm6150-l10 {
				regulator-name = "pm6150_l10";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1a3ec0>;
				regulator-max-microvolt = <0x1bf440>;
				qcom,init-voltage = <0x1a3ec0>;
				qcom,init-mode = <0x2>;
				phandle = <0x31>;
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l11 {
				regulator-name = "pm6150_l11";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1e4600>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x2>;
				phandle = <0x1c7>;
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa12";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l12 {
				regulator-name = "pm6150_l12";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1dc900>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x2>;
				phandle = <0x3ee>;
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa13";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l13 {
				regulator-name = "pm6150_l13";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x2>;
				phandle = <0x3ef>;
			};
		};

		rpmh-regulator-ldoa14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa14";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l14 {
				regulator-name = "pm6150_l14";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1a3ec0>;
				regulator-max-microvolt = <0x1c5200>;
				qcom,init-voltage = <0x1a3ec0>;
				qcom,init-mode = <0x2>;
				phandle = <0x3f0>;
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa15";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l15 {
				regulator-name = "pm6150_l15";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x2>;
				phandle = <0x3f1>;
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa16";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l16 {
				regulator-name = "pm6150_l16";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x24fcc0>;
				regulator-max-microvolt = <0x2d6900>;
				qcom,init-voltage = <0x24fcc0>;
				qcom,init-mode = <0x2>;
				phandle = <0x3f2>;
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa17";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			pm6150_l17-parent-supply = <0x1c7>;

			regulator-pm6150-l17 {
				regulator-name = "pm6150_l17";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x315100>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x2>;
				phandle = <0x9c>;
			};
		};

		rpmh-regulator-ldoa18 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa18";

			regulator-pm6150-l18 {
				regulator-name = "pm6150_l18";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x2dc6c0>;
				phandle = <0x3f3>;
			};
		};

		rpmh-regulator-ldoa19 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoa19";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150-l19 {
				regulator-name = "pm6150_l19";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2cec00>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x2cec00>;
				qcom,init-mode = <0x2>;
				phandle = <0x3f4>;
			};
		};

		rpmh-regulator-ldoc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm6150l-l1 {
				regulator-name = "pm6150l_l1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x18a880>;
				regulator-max-microvolt = <0x1e4600>;
				qcom,init-voltage = <0x18a880>;
				qcom,init-mode = <0x2>;
				phandle = <0x34>;
			};
		};

		rpmh-regulator-ldoc2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm6150l-l2 {
				regulator-name = "pm6150l_l2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x14a140>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x2>;
				phandle = <0x32>;
			};
		};

		rpmh-regulator-ldoc3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150l-l3 {
				regulator-name = "pm6150l_l3";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1174c0>;
				regulator-max-microvolt = <0x132a40>;
				qcom,init-voltage = <0x1174c0>;
				qcom,init-mode = <0x2>;
				phandle = <0x1a0>;
			};
		};

		rpmh-regulator-ldoc4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150l-l4 {
				regulator-name = "pm6150l_l4";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x192580>;
				regulator-max-microvolt = <0x2d0370>;
				qcom,init-voltage = <0x192580>;
				qcom,init-mode = <0x2>;
				phandle = <0x3f5>;
			};
		};

		rpmh-regulator-ldoc5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150l-l5 {
				regulator-name = "pm6150l_l5";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x192580>;
				regulator-max-microvolt = <0x2d0370>;
				qcom,init-voltage = <0x192580>;
				qcom,init-mode = <0x2>;
				phandle = <0x3f6>;
			};
		};

		rpmh-regulator-ldoc6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150l-l6 {
				regulator-name = "pm6150l_l6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x192580>;
				regulator-max-microvolt = <0x2f4d60>;
				qcom,init-voltage = <0x192580>;
				qcom,init-mode = <0x2>;
				phandle = <0x3f7>;
			};
		};

		rpmh-regulator-ldoc7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150l-l7 {
				regulator-name = "pm6150l_l7";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x2>;
				phandle = <0x3f8>;
			};
		};

		rpmh-regulator-ldoc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc8";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150l-l8 {
				regulator-name = "pm6150l_l8";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1cfde0>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x3f9>;
			};
		};

		rpmh-regulator-ldoc9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150l-l9 {
				regulator-name = "pm6150l_l9";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2d0370>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2d0370>;
				qcom,init-mode = <0x2>;
				phandle = <0x3fa>;
			};
		};

		rpmh-regulator-ldoc10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm6150l-l10 {
				regulator-name = "pm6150l_l10";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x30d400>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x30d400>;
				qcom,init-mode = <0x2>;
				phandle = <0x33>;
			};
		};

		rpmh-regulator-ldoc11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldoc11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm6150l-l11 {
				regulator-name = "pm6150l_l11";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2d0370>;
				regulator-max-microvolt = <0x33e140>;
				qcom,init-voltage = <0x2d0370>;
				qcom,init-mode = <0x2>;
				phandle = <0x3fb>;
			};
		};

		rpmh-regulator-bobc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "bobc1";
			qcom,regulator-type = "pmic5-bob";
			qcom,supported-modes = <0x0 0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0xf4240 0x1e8480>;
			qcom,send-defaults;

			regulator-pm6150l-bob {
				regulator-name = "pm6150l_bob";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x324b00>;
				regulator-max-microvolt = <0x3c6cc0>;
				qcom,init-voltage = <0x324b00>;
				qcom,init-mode = <0x0>;
				phandle = <0x3fc>;
			};

			regulator-pm6150l-bob-ao {
				regulator-name = "pm6150l_bob_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0x324b00>;
				regulator-max-microvolt = <0x3c6cc0>;
				qcom,init-voltage = <0x324b00>;
				qcom,init-mode = <0x3>;
				phandle = <0x3fd>;
			};
		};

		rpmh-regulator-ldof1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldof1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8009-l1 {
				regulator-name = "pm8009_l1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x10c8e0>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x10c8e0>;
				qcom,init-mode = <0x2>;
				phandle = <0x3fe>;
			};
		};

		rpmh-regulator-ldof2 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldof2";

			regulator-pm8009-l2 {
				regulator-name = "pm8009_l2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x100590>;
				regulator-max-microvolt = <0x100590>;
				phandle = <0x3ff>;
			};
		};

		rpmh-regulator-ldof4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldof4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8009-l4 {
				regulator-name = "pm8009_l4";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x10b940>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x10b940>;
				qcom,init-mode = <0x2>;
				phandle = <0x400>;
			};
		};

		rpmh-regulator-ldof5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldof5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8009-l5 {
				regulator-name = "pm8009_l5";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x292340>;
				regulator-max-microvolt = <0x2c4fc0>;
				qcom,init-voltage = <0x292340>;
				qcom,init-mode = <0x2>;
				phandle = <0x401>;
			};
		};

		rpmh-regulator-ldof6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldof6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8009-l6 {
				regulator-name = "pm8009_l6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x292340>;
				regulator-max-microvolt = <0x2c4fc0>;
				qcom,init-voltage = <0x292340>;
				qcom,init-mode = <0x2>;
				phandle = <0x402>;
			};
		};

		rpmh-regulator-ldof7 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x1b 0x0>;
			qcom,resource-name = "ldof7";

			regulator-pm8009-l7 {
				regulator-name = "pm8009_l7";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				phandle = <0x403>;
			};
		};

		refgen-regulator@ff1000 {
			compatible = "qcom,refgen-regulator";
			reg = <0xff1000 0x60>;
			regulator-name = "refgen";
			regulator-enable-ramp-delay = <0x5>;
			proxy-supply = <0x1a7>;
			qcom,proxy-consumer-enable;
			phandle = <0x1a7>;
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x1>;
			phandle = <0x1ce>;
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x404>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1c8>;
						phandle = <0x1cf>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x1cc>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ca>;
						phandle = <0x1d0>;
					};
				};
			};
		};

		replicator@604a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x604a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x405>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1cb>;
						phandle = <0x1f1>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cc>;
						phandle = <0x1c9>;
					};
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			iommus = <0x30 0x5e0 0x0 0x30 0x4a0 0x0>;
			arm,buffer-size = <0x400000>;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x1cd 0x1cd>;
			coresight-csr = <0x1ce>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			interrupts = <0x0 0x10e 0x1>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x406>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x1cf>;
					phandle = <0x1c8>;
				};
			};
		};

		tmc@6047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x1cd 0x1cd>;
			arm,default-sink;
			coresight-csr = <0x1ce>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x407>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1d0>;
						phandle = <0x1ca>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d1>;
						phandle = <0x1d2>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x408>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1d2>;
						phandle = <0x1d1>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d3>;
						phandle = <0x1d6>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d4>;
						phandle = <0x1dc>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d5>;
						phandle = <0x1f8>;
					};
				};
			};
		};

		funnel@0x6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x409>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1d6>;
						phandle = <0x1d3>;
					};
				};

				port@1 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d7>;
						phandle = <0x224>;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d8>;
						phandle = <0x1db>;
					};
				};

				port@3 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d9>;
						phandle = <0x21e>;
					};
				};

				port@4 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1da>;
						phandle = <0x21d>;
					};
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					remote-endpoint = <0x1db>;
					phandle = <0x1d8>;
				};
			};
		};

		funnel@6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40a>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1dc>;
						phandle = <0x1d4>;
					};
				};

				port@1 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1dd>;
						phandle = <0x1e9>;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1de>;
						phandle = <0x1ec>;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1df>;
						phandle = <0x1e0>;
					};
				};
			};
		};

		funnel@6832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40b>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1e0>;
						phandle = <0x1df>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e1>;
						phandle = <0x1e3>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e2>;
						phandle = <0x1e5>;
					};
				};
			};
		};

		tpda@6831000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6831000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem-0";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40c>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1e3>;
						phandle = <0x1e1>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e4>;
						phandle = <0x1e7>;
					};
				};
			};
		};

		tpda@6833000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6833000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem-1";
			qcom,tpda-atid = <0x62>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40d>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1e5>;
						phandle = <0x1e2>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e6>;
						phandle = <0x1e8>;
					};
				};
			};
		};

		tpdm@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40e>;

			port {

				endpoint {
					remote-endpoint = <0x1e7>;
					phandle = <0x1e4>;
				};
			};
		};

		tpdm@6834000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6834000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40f>;

			port {

				endpoint {
					remote-endpoint = <0x1e8>;
					phandle = <0x1e6>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			port {

				endpoint {
					remote-endpoint = <0x1e9>;
					phandle = <0x1dd>;
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x410>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x1ea>;
					phandle = <0x1eb>;
				};
			};
		};

		replicator@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x411>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1eb>;
						phandle = <0x1ea>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1ec>;
						phandle = <0x1de>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ed>;
						phandle = <0x1ee>;
					};
				};
			};
		};

		tmc@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf-swao";
			coresight-csr = <0x1ce>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x412>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1ee>;
						phandle = <0x1ed>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ef>;
						phandle = <0x1f0>;
					};
				};
			};
		};

		csr@6b0e000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0e000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x1>;
			phandle = <0x413>;
		};

		funnel@6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6b08000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x414>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1f0>;
						phandle = <0x1ef>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f1>;
						phandle = <0x1cb>;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f2>;
						phandle = <0x1f3>;
					};
				};
			};
		};

		tpda@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6b01000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,dsb-elem-size = <0x1 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x415>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1f3>;
						phandle = <0x1f2>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f4>;
						phandle = <0x1f6>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f5>;
						phandle = <0x1f7>;
					};
				};
			};
		};

		tpdm@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b02000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x416>;

			port {

				endpoint {
					remote-endpoint = <0x1f6>;
					phandle = <0x1f4>;
				};
			};
		};

		tpdm@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b03000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x417>;

			port {

				endpoint {
					remote-endpoint = <0x1f7>;
					phandle = <0x1f5>;
				};
			};
		};

		funnel@6043000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6043000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in2";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x418>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1f8>;
						phandle = <0x1d5>;
					};
				};

				port@1 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f9>;
						phandle = <0x1fa>;
					};
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x419>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1fa>;
						phandle = <0x1f9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fb>;
						phandle = <0x20c>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fc>;
						phandle = <0x200>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fd>;
						phandle = <0x206>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fe>;
						phandle = <0x209>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ff>;
						phandle = <0x203>;
					};
				};
			};
		};

		tpda@7832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41a>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x200>;
						phandle = <0x1fc>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x201>;
						phandle = <0x202>;
					};
				};
			};
		};

		tpdm@7830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41b>;

			port {

				endpoint {
					remote-endpoint = <0x202>;
					phandle = <0x201>;
				};
			};
		};

		tpda@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x0 0x20>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41c>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x203>;
						phandle = <0x1ff>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x204>;
						phandle = <0x205>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41d>;

			port {

				endpoint {
					remote-endpoint = <0x205>;
					phandle = <0x204>;
				};
			};
		};

		tpda@78c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41e>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x206>;
						phandle = <0x1fd>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x207>;
						phandle = <0x208>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41f>;

			port {

				endpoint {
					remote-endpoint = <0x208>;
					phandle = <0x207>;
				};
			};
		};

		tpda@78d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-gold";
			qcom,tpda-atid = <0x49>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x420>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x209>;
						phandle = <0x1fe>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20a>;
						phandle = <0x20b>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x421>;

			port {

				endpoint {
					remote-endpoint = <0x20b>;
					phandle = <0x20a>;
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x422>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x20c>;
						phandle = <0x1fb>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20d>;
						phandle = <0x215>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20e>;
						phandle = <0x216>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20f>;
						phandle = <0x217>;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x210>;
						phandle = <0x218>;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x211>;
						phandle = <0x219>;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x212>;
						phandle = <0x21a>;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x213>;
						phandle = <0x21b>;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x214>;
						phandle = <0x21c>;
					};
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x11>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x423>;

			port {

				endpoint {
					remote-endpoint = <0x215>;
					phandle = <0x20d>;
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x12>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x424>;

			port {

				endpoint {
					remote-endpoint = <0x216>;
					phandle = <0x20e>;
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x425>;

			port {

				endpoint {
					remote-endpoint = <0x217>;
					phandle = <0x20f>;
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x426>;

			port {

				endpoint {
					remote-endpoint = <0x218>;
					phandle = <0x210>;
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x15>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm4";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x427>;

			port {

				endpoint {
					remote-endpoint = <0x219>;
					phandle = <0x211>;
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x16>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm5";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x428>;

			port {

				endpoint {
					remote-endpoint = <0x21a>;
					phandle = <0x212>;
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x17>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm6";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x429>;

			port {

				endpoint {
					remote-endpoint = <0x21b>;
					phandle = <0x213>;
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x18>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm7";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x42a>;

			port {

				endpoint {
					remote-endpoint = <0x21c>;
					phandle = <0x214>;
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x42b>;

			port {

				endpoint {
					remote-endpoint = <0x21d>;
					phandle = <0x1da>;
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x42c>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x21e>;
						phandle = <0x1d9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21f>;
						phandle = <0x226>;
					};
				};

				port@2 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x220>;
						phandle = <0x222>;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x221>;
						phandle = <0x23f>;
					};
				};
			};
		};

		funnel_1@6b53000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6b58000 0x10 0x6b53000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-south-1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x42d>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x222>;
						phandle = <0x220>;
					};
				};

				port@1 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x223>;
						phandle = <0x225>;
					};
				};
			};
		};

		dummy_source {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass";
			qcom,dummy-source;
			phandle = <0x42e>;

			port {

				endpoint {
					remote-endpoint = <0x224>;
					phandle = <0x1d7>;
				};
			};
		};

		tpdm@699c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x42f>;

			port {

				endpoint {
					remote-endpoint = <0x225>;
					phandle = <0x223>;
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0xa 0x20 0xd 0x20>;
			qcom,tc-elem-size = <0xd 0x20>;
			qcom,dsb-elem-size = <0x0 0x20 0x2 0x20 0x3 0x20 0x5 0x20 0x6 0x20 0xa 0x20 0xb 0x20 0xd 0x20>;
			qcom,cmb-elem-size = <0x3 0x40 0x7 0x40 0xd 0x40>;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x430>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x226>;
						phandle = <0x21f>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x227>;
						phandle = <0x236>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x228>;
						phandle = <0x239>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x229>;
						phandle = <0x23a>;
					};
				};

				port@4 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22a>;
						phandle = <0x23d>;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22b>;
						phandle = <0x243>;
					};
				};

				port@6 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22c>;
						phandle = <0x247>;
					};
				};

				port@7 {
					reg = <0x8>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22d>;
						phandle = <0x24a>;
					};
				};

				port@8 {
					reg = <0xa>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22e>;
						phandle = <0x24b>;
					};
				};

				port@9 {
					reg = <0xb>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22f>;
						phandle = <0x24c>;
					};
				};

				port@10 {
					reg = <0xc>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x230>;
						phandle = <0x24d>;
					};
				};

				port@11 {
					reg = <0xd>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x231>;
						phandle = <0x24e>;
					};
				};

				port@12 {
					reg = <0xe>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x232>;
						phandle = <0x250>;
					};
				};

				port@13 {
					reg = <0xf>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x233>;
						phandle = <0x24f>;
					};
				};

				port@14 {
					reg = <0x11>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x234>;
						phandle = <0x235>;
					};
				};
			};
		};

		tpdm@6006000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6006000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qdss";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x431>;

			port {

				endpoint {
					remote-endpoint = <0x235>;
					phandle = <0x234>;
				};
			};
		};

		funnel@69C3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x69c3000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-mm";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x432>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x236>;
						phandle = <0x227>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x237>;
						phandle = <0x238>;
					};
				};
			};
		};

		tpdm@69c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-mm";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x433>;

			port {

				endpoint {
					remote-endpoint = <0x238>;
					phandle = <0x237>;
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-center";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x434>;

			port {

				endpoint {
					remote-endpoint = <0x239>;
					phandle = <0x228>;
				};
			};
		};

		funnel@6b53000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6b53000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-south";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x435>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x23a>;
						phandle = <0x229>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23b>;
						phandle = <0x23c>;
					};
				};
			};
		};

		tpdm@6b52000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b52000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-south";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x436>;

			port {

				endpoint {
					remote-endpoint = <0x23c>;
					phandle = <0x23b>;
				};
			};
		};

		funnel@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6861000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x437>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x23d>;
						phandle = <0x22a>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23e>;
						phandle = <0x242>;
					};
				};
			};
		};

		funnel_1@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867010 0x10 0x6861000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-turing1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x438>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x23f>;
						phandle = <0x221>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x240>;
						phandle = <0x241>;
					};
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0xd>;

			port {

				endpoint {
					remote-endpoint = <0x241>;
					phandle = <0x240>;
				};
			};
		};

		tpdm@6860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x439>;

			port {

				endpoint {
					remote-endpoint = <0x242>;
					phandle = <0x23e>;
				};
			};
		};

		funnel@6a05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6a05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x43a>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x243>;
						phandle = <0x22b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x244>;
						phandle = <0x245>;
					};
				};
			};
		};

		tpdm@6a00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6a00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x43b>;

			port {

				endpoint {
					remote-endpoint = <0x245>;
					phandle = <0x244>;
				};
			};
		};

		funnel@6943000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6943000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx";
			clocks = <0x19 0x0 0x2b 0x8>;
			clock-names = "apb_pclk", "gpu_apb_clk";
			qcom,proxy-clks = "gpu_apb_clk";
			status = "disabled";
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x1bd>;
			vdd-supply = <0x246>;
			qcom,proxy-regs = "vddcx", "vdd";
			phandle = <0x43c>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x247>;
						phandle = <0x22c>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x248>;
						phandle = <0x249>;
					};
				};
			};
		};

		tpdm@6940000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6940000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			clocks = <0x19 0x0 0x2b 0x8>;
			clock-names = "apb_pclk", "gpu_apb_clk";
			qcom,tpdm-clks = "gpu_apb_clk";
			status = "disabled";
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x1bd>;
			vdd-supply = <0x246>;
			qcom,tpdm-regs = "vddcx", "vdd";
			qcom,msr-fix-req;
			phandle = <0x43d>;

			port {

				endpoint {
					remote-endpoint = <0x249>;
					phandle = <0x248>;
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x43e>;

			port {

				endpoint {
					remote-endpoint = <0x24a>;
					phandle = <0x22d>;
				};
			};
		};

		tpdm@684c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x43f>;

			port {

				endpoint {
					remote-endpoint = <0x24b>;
					phandle = <0x22e>;
				};
			};
		};

		tpdm@6b48000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b48000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-north";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x440>;

			port {

				endpoint {
					remote-endpoint = <0x24c>;
					phandle = <0x22f>;
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x441>;

			port {

				endpoint {
					remote-endpoint = <0x24d>;
					phandle = <0x230>;
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x442>;

			port {

				endpoint {
					remote-endpoint = <0x24e>;
					phandle = <0x231>;
				};
			};
		};

		tpdm@6b44000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b44000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-center";
			qcom,msr-fix-req;
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x443>;

			port {

				endpoint {
					remote-endpoint = <0x24f>;
					phandle = <0x233>;
				};
			};
		};

		hwevent@0x014066f0 {
			compatible = "qcom,coresight-hwevent";
			reg = <0x14066f0 0x4 0x14166f0 0x4 0x1406038 0x4 0x1416038 0x4>;
			reg-names = "ddr-ch0-cfg", "ddr-ch23-cfg", "ddr-ch0-ctrl", "ddr-ch23-ctrl";
			coresight-csr = <0x1ce>;
			coresight-name = "coresight-hwevent";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x444>;
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x445>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x446>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x447>;
		};

		cti@6a02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x448>;
		};

		cti@6a03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x449>;
		};

		cti@6a10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a10000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x44a>;
		};

		cti@6a11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x44b>;
		};

		cti@6a12000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a12000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti2";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x44c>;
		};

		cti@69C1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69c1000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x44d>;
		};

		cti@69C2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69c2000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x44e>;
		};

		cti@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c29000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x44f>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x450>;
		};

		cti@69a4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69a4000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-wcss_cti0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x451>;
		};

		cti@69a5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69a5000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-wcss_cti1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x452>;
		};

		cti@69a6000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69a6000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-wcss_cti2";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x453>;
		};

		cti@683b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x683b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss-q6";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x454>;
		};

		cti@6867000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6867000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x455>;
		};

		cti@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b04000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x456>;
		};

		cti@6b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b05000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x457>;
		};

		cti@6b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b06000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti2";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x458>;
		};

		cti@6b07000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b07000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti3";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x459>;
		};

		cti@6b21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b21000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-aop-m3";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x45a>;
		};

		cti@6c13000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-titan";
			status = "disabled";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x45b>;
		};

		cti@6c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c20000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-venus-arm9";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x45c>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x1cd>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x45d>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x45e>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x45f>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x460>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x461>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x462>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x463>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x464>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x465>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x466>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x467>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x468>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x469>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x46a>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x46b>;
		};

		tgu@6b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b999>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x3>;
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-timer-counters = <0x8>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x19 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x46c>;
		};

		tpdm@69e1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69e1000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu";
			clocks = <0x19 0x0 0x2c 0xc 0x2c 0xd 0x2c 0xe 0x2c 0xf 0x2c 0x10>;
			clock-names = "apb_pclk", "npu_core_apb_clk", "npu_core_atb_clk", "npu_core_clk", "npu_core_clk_src", "npu_core_cti_clk";
			qcom,tpdm-clks = "npu_core_apb_clk", "npu_core_atb_clk", "npu_core_clk", "npu_core_clk_src", "npu_core_cti_clk";
			vdd-supply = <0x23>;
			vdd_cx-supply = <0x1d>;
			qcom,tpdm-regs = "vdd", "vdd_cx";
			phandle = <0x46d>;

			port {

				endpoint {
					remote-endpoint = <0x250>;
					phandle = <0x232>;
				};
			};
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x30 0x540 0x0>;
			qcom,smmu-s1-bypass;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x1e9 0x0 0x0 0x82 0x0 0x0 0x1e6 0x0 0x0 0x1e8 0x0>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			USB3_GDSC-supply = <0x251>;
			dpdm-supply = <0x252>;
			qcom,use-pdc-interrupts;
			clocks = <0x27 0x8d 0x27 0x15 0x27 0xb 0x27 0x8f 0x27 0x91 0x27 0x92>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			resets = <0x27 0x4>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,gsi-disable-io-coherency;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,pm-qos-latency = <0x3e>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x1 0x1 0x3d 0x2a4 0x1 0x1 0x1 0x247 0x1 0x1>;
			extcon = <0x253 0x80 0x254>;
			phandle = <0x46e>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xcd00>;
				interrupts = <0x0 0x85 0x0>;
				usb-phy = <0x252 0x255>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				usb-core-id = <0x0>;
				tx-fifo-resize;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x0 0x84 0x0>;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x2>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		qusb@88e2000 {
			compatible = "qcom,qusb2phy-v2";
			reg = <0x88e2000 0x400 0x780200 0x4 0x88e7014 0x4>;
			reg-names = "qusb_phy_base", "efuse_addr", "refgen_north_bg_reg_addr";
			qcom,efuse-bit-pos = <0x19>;
			qcom,efuse-num-bits = <0x3>;
			vdd-supply = <0x1a1>;
			vdda18-supply = <0x1c7>;
			vdda33-supply = <0x9c>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			qcom,qusb-phy-reg-offset = <0x240 0x1a0 0x210 0x230 0xa8 0x254 0x198 0x27c 0x280 0x284 0x288 0x2a0>;
			qcom,qusb-phy-init-seq = <0x23 0x210 0x3 0x4 0x7c 0x18c 0x80 0x2c 0xa 0x184 0x19 0xb4 0x40 0x194 0x22 0x198 0x21 0x214 0x8 0x220 0x58 0x224 0x45 0x240 0x29 0x244 0xca 0x248 0x4 0x24c 0x3 0x250 0x30 0x23c 0x22 0x210>;
			qcom,qusb-phy-host-init-seq = <0x23 0x210 0x3 0x4 0x7c 0x18c 0x80 0x2c 0xa 0x184 0x19 0xb4 0x40 0x194 0x22 0x198 0x21 0x214 0x8 0x220 0x58 0x224 0x45 0x240 0x29 0x244 0xca 0x248 0x4 0x24c 0x3 0x250 0x30 0x23c 0x22 0x210>;
			phy_type = "utmi";
			clocks = <0x2f 0x0 0x27 0x97>;
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			resets = <0x27 0x9>;
			reset-names = "phy_reset";
			phandle = <0x252>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x1a1>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			core-supply = <0x1a0>;
			qcom,vbus-valid-override;
			qcom,qmp-phy-init-seq = <0x1048 0x7 0x0 0x1080 0x14 0x0 0x1034 0x8 0x0 0x1138 0x30 0x0 0x103c 0x2 0x0 0x108c 0x8 0x0 0x115c 0x16 0x0 0x1164 0x1 0x0 0x113c 0x80 0x0 0x10b0 0x82 0x0 0x10b8 0xab 0x0 0x10bc 0xea 0x0 0x10c0 0x2 0x0 0x1060 0x6 0x0 0x1068 0x16 0x0 0x1070 0x36 0x0 0x10dc 0x0 0x0 0x10d8 0x3f 0x0 0x10f8 0x1 0x0 0x10f4 0xc9 0x0 0x1148 0xa 0x0 0x10a0 0x0 0x0 0x109c 0x34 0x0 0x1098 0x15 0x0 0x1090 0x4 0x0 0x1154 0x0 0x0 0x1094 0x0 0x0 0x10f0 0x0 0x0 0x1040 0xa 0x0 0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1014 0x0 0x0 0x1018 0x0 0x0 0x1024 0x85 0x0 0x1028 0x7 0x0 0x1430 0xb 0x0 0x14d4 0xf 0x0 0x14d8 0x4e 0x0 0x14dc 0x18 0x0 0x14f8 0x77 0x0 0x14fc 0x80 0x0 0x1504 0x3 0x0 0x150c 0x16 0x0 0x1564 0x5 0x0 0x14c0 0x3 0x0 0x1830 0xb 0x0 0x18d4 0xf 0x0 0x18d8 0x4e 0x0 0x18dc 0x18 0x0 0x18f8 0x77 0x0 0x18fc 0x80 0x0 0x1904 0x3 0x0 0x190c 0x16 0x0 0x1964 0x5 0x0 0x18c0 0x3 0x0 0x1260 0x10 0x0 0x12a4 0x12 0x0 0x128c 0x16 0x0 0x1248 0x9 0x0 0x1244 0x6 0x0 0x1660 0x10 0x0 0x16a4 0x12 0x0 0x168c 0x16 0x0 0x1648 0x9 0x0 0x1644 0x6 0x0 0x1cc8 0x83 0x0 0x1ccc 0x9 0x0 0x1cd0 0xa2 0x0 0x1cd4 0x40 0x0 0x1cc4 0x2 0x0 0x1c80 0xd1 0x0 0x1c84 0x1f 0x0 0x1c88 0x47 0x0 0x1c64 0x1b 0x0 0x1434 0x75 0x0 0x1834 0x75 0x0 0x1dd8 0xba 0x0 0x1c0c 0x9f 0x0 0x1c10 0x9f 0x0 0x1c14 0xb7 0x0 0x1c18 0x4e 0x0 0x1c1c 0x65 0x0 0x1c20 0x6b 0x0 0x1c24 0x15 0x0 0x1c28 0xd 0x0 0x1c2c 0x15 0x0 0x1c30 0xd 0x0 0x1c34 0x15 0x0 0x1c38 0xd 0x0 0x1c3c 0x15 0x0 0x1c40 0x1d 0x0 0x1c44 0x15 0x0 0x1c48 0xd 0x0 0x1c4c 0x15 0x0 0x1c50 0xd 0x0 0x1e0c 0x21 0x0 0x1e10 0x60 0x0 0x1c5c 0x2 0x0 0x1ca0 0x4 0x0 0x1c8c 0x44 0x0 0x1c70 0xe7 0x0 0x1c74 0x3 0x0 0x1c78 0x40 0x0 0x1c7c 0x0 0x0 0x1cb8 0x75 0x0 0x1cb0 0x86 0x0 0x1cbc 0x13 0x0 0x1cac 0x4 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1d74 0x1cd8 0x1cdc 0x1c04 0x1c00 0x1c08 0xffff 0x2a18 0x8 0x4 0x1c 0x0 0x10 0xc 0x1a0c>;
			clocks = <0x27 0x93 0x27 0x96 0x2f 0x0 0x27 0x92 0x27 0x95 0x27 0x97>;
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk", "cfg_ahb_clk";
			resets = <0x27 0x5 0x27 0x7>;
			reset-names = "global_phy_reset", "phy_reset";
			phandle = <0x255>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x30 0x1b2f 0x0>;
			qcom,usb-audio-stream-id = <0xf>;
			qcom,usb-audio-intr-num = <0x2>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x46f>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x0>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x2>;
					phandle = <0x7a>;
				};

				modem_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x2>;
					phandle = <0x7e>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x2>;
					phandle = <0x470>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x2>;
					phandle = <0x471>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x6c>;
				};
			};

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x6d>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x6e>;
				};
			};
		};

		cxip-cdev@1fed000 {
			compatible = "qcom,cxip-lm-cooling-device";
			reg = <0x1fed000 0x8004>;
			qcom,thermal-client-offset = <0x8000>;
			qcom,bypass-client-list = <0x3004>;
			#cooling-cells = <0x2>;
			phandle = <0x72>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x0>;
			phandle = <0x256>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x260>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x261>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x257>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x258>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x262>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x472>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x25c>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x259>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x25a>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x473>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x25e>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x8>;
			phandle = <0x474>;
		};

		qcom,msm-dai-q6-hdmi_ms {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6002>;
			phandle = <0x475>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6020>;
			phandle = <0x263>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x25b>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x476>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x477>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x478>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x264>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x265>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x266>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x267>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x268>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x479>;
			};
		};

		qcom,msm-dai-q6-meta-mi2s-prim {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1300>;
			qcom,msm-mi2s-num-members = <0x4>;
			qcom,msm-mi2s-member-id = <0x0 0x1 0x2 0x3>;
			qcom,msm-mi2s-rx-lines = <0xff 0xf 0x3 0x3>;
			phandle = <0x47a>;
		};

		qcom,msm-dai-q6-meta-mi2s-sec {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1302>;
			qcom,msm-mi2s-num-members = <0x4>;
			qcom,msm-mi2s-member-id = <0x0 0x1 0x2 0x3>;
			qcom,msm-mi2s-rx-lines = <0xff 0xf 0x3 0x3>;
			phandle = <0x47b>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x47c>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x288>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x289>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x28a>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x28b>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x28c>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x47d>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x47e>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x47f>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x28d>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x28f>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x291>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x293>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x295>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x297>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x299>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x29a>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x28e>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x290>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x292>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x294>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x296>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x298>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x25f>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				phandle = <0x480>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				phandle = <0x481>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				phandle = <0x482>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				phandle = <0x483>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				phandle = <0x484>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				phandle = <0x485>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				phandle = <0x486>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				phandle = <0x487>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				phandle = <0x488>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				phandle = <0x489>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				phandle = <0x48a>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				phandle = <0x48b>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				phandle = <0x48c>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x276>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x277>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x279>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x278>;
			};

			qcom,msm-dai-q6-sb-9-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4012>;
				phandle = <0x48d>;
			};

			qcom,msm-dai-q6-sb-9-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4013>;
				phandle = <0x48e>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x48f>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x490>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x491>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x492>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x26e>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x26f>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x270>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x271>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x272>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x273>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x274>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x275>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x27a>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x27b>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x27c>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x27d>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x25d>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x493>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x2>;
				qcom,smmu-enabled;
				iommus = <0x30 0x1b21 0x0>;
				qcom,smmu-sid-mask = <0x0 0xf>;
				phandle = <0x494>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x495>;

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					phandle = <0x496>;

					va-macro@62f20000 {
						phandle = <0x497>;
					};

					tx-macro@62ec0000 {
						phandle = <0x498>;

						tx_swr_master {
							phandle = <0x499>;
						};
					};

					rx-macro@62ee0000 {
						phandle = <0x49a>;

						rx_swr_master {
							phandle = <0x49b>;
						};
					};

					wsa-macro@62f00000 {
						phandle = <0x49c>;

						wsa_swr_master {
							phandle = <0x49d>;
						};
					};
				};

				sound {
					compatible = "qcom,sm6150-asoc-snd";
					qcom,mi2s-audio-intf = <0x1>;
					qcom,auxpcm-audio-intf = <0x1>;
					qcom,wcn-btfm = <0x1>;
					asoc-platform = <0x256 0x257 0x258 0x259 0x25a 0x25b 0x25c 0x25d 0x25e 0x25f 0x260 0x261 0x262>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					asoc-cpu = <0x263 0x264 0x265 0x266 0x267 0x268 0x269 0x26a 0x26b 0x26c 0x26d 0x26e 0x26f 0x270 0x271 0x272 0x273 0x274 0x275 0x276 0x277 0x278 0x279 0x27a 0x27b 0x27c 0x27d 0x27e 0x27f 0x280 0x281 0x282 0x283 0x284 0x285 0x286 0x287 0x288 0x289 0x28a 0x28b 0x28c 0x28d 0x28e 0x28f 0x290 0x291 0x292 0x293 0x294 0x295 0x296 0x297 0x298 0x299 0x29a>;
					asoc-cpu-names = "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.16400", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-cdc-dma-dev.45056", "msm-dai-cdc-dma-dev.45057", "msm-dai-cdc-dma-dev.45058", "msm-dai-cdc-dma-dev.45059", "msm-dai-cdc-dma-dev.45061", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118";
					fsa4480-i2c-handle = <0x29b>;
					phandle = <0x49e>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x269>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x26a>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x26b>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x26c>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x26d>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x49f>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x4a0>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4a1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x27e>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4a2>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x27f>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4a3>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x280>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4a4>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x281>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4a5>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x282>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4a6>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x283>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4a7>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x284>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4a8>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x285>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4a9>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x286>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4aa>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x287>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4ab>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x4ac>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x4ad>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x4ae>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x4af>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x4b0>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x4b1>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x4b2>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x4b3>;
		};

		qcom,avtimer@62CF7000 {
			compatible = "qcom,avtimer";
			reg = <0x62cf700c 0x4 0x62cf7010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0xa>;
		};

		lpass_core_hw_vote {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x9>;
			#clock-cells = <0x1>;
			phandle = <0x4b4>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xd>;
			qcom,firmware-name = "a615_zap";
			phandle = <0x4b5>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			phandle = <0x4b6>;
		};

		gpu-bw-tbl {
			compatible = "operating-points-v2";
			phandle = <0x29c>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-100 {
				opp-hz = <0x0 0x17d>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-825 {
				opp-hz = <0x0 0xc4b>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0x29c>;
			phandle = <0x29d>;
		};

		qcom,kgsl-3d0@5000000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			status = "ok";
			reg = <0x5000000 0x40000 0x5061000 0x800 0x509e000 0x1000 0x780000 0x6300>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "cx_misc", "qfprom_memory";
			interrupts = <0x0 0x12c 0x4>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x0>;
			qcom,chipid = <0x6010800>;
			qcom,gpu-quirk-hfi-use-reg;
			qcom,gpu-quirk-secvid-set-once;
			qcom,idle-timeout = <0x50>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0xe>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x2>;
			qcom,snapshot-size = <0x200000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			#cooling-cells = <0x2>;
			clocks = <0x2b 0x11 0x2b 0xe 0x27 0x1b 0x27 0x2b 0x2b 0xb>;
			clock-names = "core_clk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk";
			qcom,gpubw-dev = <0x29d>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,bus-width = <0x20>;
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x61a80 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x124f80 0x1a 0x200 0x0 0x1b86e0 0x1a 0x200 0x0 0x2162e0 0x1a 0x200 0x0 0x2990a0 0x1a 0x200 0x0 0x325aa0 0x1a 0x200 0x0 0x3e12a0 0x1a 0x200 0x0 0x5294a0 0x1a 0x200 0x0 0x5ee8e0 0x1a 0x200 0x0 0x6e1b80>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x1bd>;
			vdd-supply = <0x246>;
			cache-slice-names = "gpu", "gpuhtw";
			cache-slices = <0x19f 0xc 0x19f 0xb>;
			qcom,pm-qos-active-latency = <0x43>;
			qcom,pm-qos-wakeup-latency = <0x43>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,gpu-speed-bin = <0x41a0 0x1fe00000 0x15>;
			phandle = <0x21>;

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x3>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x0>;
					qcom,initial-pwrlevel = <0x7>;
					qcom,ca-target-pwrlevel = <0x5>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x312c8040>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x8>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xac>;
					qcom,initial-pwrlevel = <0x7>;
					qcom,ca-target-pwrlevel = <0x5>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x312c8040>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x8>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x92>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,ca-target-pwrlevel = <0x4>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x80>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,ca-target-pwrlevel = <0x3>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x245bdc80>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xa7>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,ca-target-pwrlevel = <0x4>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};
			};
		};

		qcom,kgsl-iommu@5040000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x5040000 0x10000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,micro-mmu-control = <0x6000>;
			clocks = <0x27 0x28 0x27 0x1b 0x27 0x2b>;
			clock-names = "iface_clk", "mem_clk", "mem_iface_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x4b7>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0x1c5 0x0>;
				qcom,gpu-offset = <0x48000>;
				phandle = <0x4b8>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1c5 0x2>;
				phandle = <0x4b9>;
			};
		};

		qcom,gmu@506a000 {
			label = "kgsl-gmu";
			compatible = "qcom,gpu-gmu";
			reg = <0x506a000 0x31000 0xb290000 0x10000 0xb490000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg", "kgsl_gmu_pdc_seq";
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x0 0x0 0x1a 0x2734 0x0 0x64>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x1bd>;
			vdd-supply = <0x246>;
			clocks = <0x2b 0xb 0x2b 0xe 0x27 0x1b 0x27 0x2b>;
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk";
			phandle = <0x22>;

			qcom,gmu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gmu-pwrlevels";

				qcom,gmu-pwrlevel@0 {
					reg = <0x0>;
					qcom,gmu-freq = <0x0>;
				};

				qcom,gmu-pwrlevel@1 {
					reg = <0x1>;
					qcom,gmu-freq = <0xbebc200>;
				};
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0x1c5 0x4>;
				phandle = <0x4ba>;
			};

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0x1c5 0x5>;
				phandle = <0x4bb>;
			};
		};

		qcom,msm_npu@9800000 {
			compatible = "qcom,msm-npu";
			reg = <0x9800000 0x40000 0x9900000 0x10000 0x9960200 0x600 0x780000 0x7000>;
			reg-names = "tcm", "core", "bwmon", "qfprom_physical";
			interrupts = <0x0 0x247 0x1 0x0 0x249 0x1 0x0 0x24b 0x1>;
			interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq";
			iommus = <0x30 0x1461 0x0>;
			cache-slice-names = "npu";
			cache-slices = <0x19f 0x17>;
			clocks = <0x19 0x0 0x2c 0x4 0x2c 0x8 0x2c 0x7 0x2c 0xb 0x2c 0xa 0x2c 0xe 0x2c 0x10 0x2c 0xc 0x2c 0xd 0x2c 0x11 0x2c 0x12 0x2c 0x14 0x2c 0x15 0x2c 0x6 0x2c 0x13 0x2c 0x5 0x2c 0x16>;
			clock-names = "qdss_clk", "armwic_core_clk", "cal_dp_clk", "cal_dp_cdc_clk", "conf_noc_ahb_clk", "comp_noc_axi_clk", "npu_core_clk", "npu_core_cti_clk", "npu_core_apb_clk", "npu_core_atb_clk", "npu_cpc_clk", "npu_cpc_timer_clk", "qtimer_core_clk", "sleep_clk", "bwmon_clk", "perf_cnt_clk", "bto_core_clk", "xo_clk";
			vdd-supply = <0x23>;
			vdd_cx-supply = <0x1d>;
			qcom,proxy-reg-names = "vdd", "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			mboxes = <0x29e 0x0 0x29f 0x0>;
			mbox-names = "npu_low", "npu_high";
			#cooling-cells = <0x2>;
			qcom,npubw-dev = <0xc0>;
			qcom,npu-cxlimit-enable;
			phandle = <0x70>;

			qcom,npu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x4>;

				qcom,npu-pwrlevel@0 {
					reg = <0x0>;
					vreg = <0x1>;
					clk-freq = <0x0 0x5f5e100 0x11e1a300 0x11e1a300 0x1c9c380 0x8f0d180 0x5f5e100 0x23c3460 0x124f800 0x3938700 0x5f5e100 0x124f800 0x124f800 0x0 0x124f800 0x11e1a300 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@1 {
					reg = <0x1>;
					vreg = <0x2>;
					clk-freq = <0x0 0x8f0d180 0x17d78400 0x17d78400 0x23c3460 0xbebc200 0x8f0d180 0x47868c0 0x124f800 0x7270e00 0x8f0d180 0x124f800 0x124f800 0x0 0x124f800 0x17d78400 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@2 {
					reg = <0x2>;
					vreg = <0x3>;
					clk-freq = <0x0 0xbebc200 0x1bce39a0 0x1bce39a0 0x23c3460 0x11e1a300 0xbebc200 0x47868c0 0x124f800 0x7270e00 0xbebc200 0x124f800 0x124f800 0x0 0x124f800 0x1bce39a0 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@3 {
					reg = <0x3>;
					vreg = <0x4>;
					clk-freq = <0x0 0x11e1a300 0x23c34600 0x23c34600 0x47868c0 0x18054ac0 0x11e1a300 0x8f0d180 0x124f800 0xe4e1c00 0x11e1a300 0x124f800 0x124f800 0x0 0x124f800 0x23c34600 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@4 {
					reg = <0x4>;
					vreg = <0x6>;
					clk-freq = <0x0 0x17d78400 0x29b92700 0x29b92700 0x47868c0 0x1fc4ef40 0x17d78400 0x8f0d180 0x124f800 0x11e1a300 0x17d78400 0x124f800 0x124f800 0x0 0x124f800 0x29b92700 0x124f800 0x124f800>;
				};
			};
		};
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7";
	};

	aliases {
		spi0 = "/soc/spi@0x880000";
		spi1 = "/soc/spi@0x890000";
		i2c0 = "/soc/i2c@0x888000";
		i2c1 = "/soc/i2c@0xa84000";
		i2c2 = "/soc/i2c@0xa8c000";
		serial0 = "/soc/qcom,qup_uart@0xa88000";
		hsuart0 = "/soc/qcom,qup_uart@0x88c000";
		sdhc1 = "/soc/sdhci@7c4000";
		sdhc2 = "/soc/sdhci@8804000";
		ufshc1 = "/soc/ufshc@1d84000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62f00000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62ee0000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62ec0000/tx_swr_master";
		phandle = <0x4bc>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x4bd>;

		core-cost0 {
			busy-cost-data = <0x493e0 0xa 0x8ca00 0x12 0xbb800 0x17 0xf8700 0x24 0x130b00 0x34 0x143700 0x43 0x16da00 0x4c 0x189c00 0x5c 0x1a1300 0x71 0x1b8a00 0x77>;
			idle-cost-data = <0x10 0xc 0x8 0x6>;
			phandle = <0x2>;
		};

		core-cost1 {
			busy-cost-data = <0x493e0 0xa6 0x9f600 0xf2 0xc4e00 0x125 0xef100 0x1a8 0x10b300 0x1d6 0x127500 0x26d 0x143700 0x2a4 0x17bb00 0x3cd 0x1a1300 0x424 0x1c2000 0x512 0x1d9700 0x552 0x211b00 0x709 0x21b100 0x7d0 0x240900 0x916 0x249f00 0xa08>;
			idle-cost-data = <0x64 0x50 0x3c 0x28>;
			phandle = <0xc>;
		};

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x5 0x8ca00 0x5 0xbb800 0x5 0xf8700 0x7 0x130b00 0x8 0x143700 0xa 0x16da00 0xa 0x189c00 0xc 0x1a1300 0xe 0x1b8a00 0xe>;
			idle-cost-data = <0x5 0x4 0x3 0x2 0x1>;
			phandle = <0x3>;
		};

		cluster-cost1 {
			busy-cost-data = <0x493e0 0x13 0x9f600 0x15 0xc4e00 0x15 0xef100 0x19 0x10b300 0x1a 0x127500 0x20 0x143700 0x21 0x17bb00 0x29 0x1a1300 0x2b 0x1c2000 0x31 0x1d9700 0x32 0x211b00 0x3c 0x21b100 0x3d 0x240900 0x3e 0x249f00 0x3f>;
			idle-cost-data = <0x5 0x4 0x3 0x2 0x1>;
			phandle = <0xd>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {
		phandle = <0x4be>;

		android {
			compatible = "android,firmware";
			phandle = <0x4bf>;

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
				phandle = <0x4c0>;
			};
		};
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		phandle = <0x4c1>;

		hyp_region@85700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85700000 0x0 0x600000>;
			phandle = <0x4c2>;
		};

		xbl_aop_mem@85d00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85d00000 0x0 0x2ff000>;
			phandle = <0x4c3>;
		};

		sec_apps_region@85fff000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85fff000 0x0 0x1000>;
			phandle = <0x4c4>;
		};

		smem@86000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x86000000 0x0 0x200000>;
			phandle = <0x86>;
		};

		removed_region@86200000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x86200000 0x0 0x2d00000>;
			phandle = <0x4c5>;
		};

		camera_region@8ab00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8ab00000 0x0 0x500000>;
			phandle = <0x1ae>;
		};

		modem_region@8b000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8b000000 0x0 0x8400000>;
			phandle = <0xa9>;
		};

		pil_video_region@93400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x93400000 0x0 0x500000>;
			phandle = <0xad>;
		};

		cdsp_regions@93900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x93900000 0x0 0x1e00000>;
			phandle = <0xa5>;
		};

		pil_adsp_region@95700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x95700000 0x0 0x1e00000>;
			phandle = <0x97>;
		};

		wlan_msa_region@97500000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x97500000 0x0 0x180000>;
			phandle = <0xaf>;
		};

		npu_region@97680000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x97680000 0x0 0x80000>;
			phandle = <0xae>;
		};

		ips_fw_region@97700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x97700000 0x0 0x10000>;
			phandle = <0xc1>;
		};

		ipa_gsi_region@97710000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x97710000 0x0 0x5000>;
			phandle = <0x4c6>;
		};

		gpu_region@97715000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x97715000 0x0 0x2000>;
			phandle = <0x4c7>;
		};

		qseecom_region@9e400000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x0 0x9e400000 0x0 0x1400000>;
			phandle = <0x90>;
		};

		cdsp_sec_regions@0x9f800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x9f800000 0x0 0x1e00000>;
			phandle = <0x1bc>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0xc00000>;
			phandle = <0x88>;
		};

		cdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x400000>;
			phandle = <0x19c>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1000000>;
			phandle = <0x1b9>;
		};

		sp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0x1ba>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x8c00000>;
			phandle = <0x1bb>;
		};

		cont_splash_region@9c000000 {
			reg = <0x0 0x9c000000 0x0 0x1700000>;
			label = "cont_splash_region";
			phandle = <0x4c8>;
		};

		disp_rdump_region@9c000000 {
			reg = <0x0 0x9c000000 0x0 0x1800000>;
			label = "disp_rdump_region";
			phandle = <0x4c9>;
		};

		dfps_data_region@9d700000 {
			reg = <0x0 0x9e300000 0x0 0x100000>;
			label = "dfps_data_region";
			phandle = <0x19d>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 0x2400000>;
			phandle = <0x53>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x2000000>;
			linux,cma-default;
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L2_TLB_0 = "/cpus/cpu@0/l2-tlb";
		CPU1 = "/cpus/cpu@100";
		L2_100 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L2_TLB_100 = "/cpus/cpu@100/l2-tlb";
		CPU2 = "/cpus/cpu@200";
		L2_200 = "/cpus/cpu@200/l2-cache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L2_TLB_200 = "/cpus/cpu@200/l2-tlb";
		CPU3 = "/cpus/cpu@300";
		L2_300 = "/cpus/cpu@300/l2-cache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L2_TLB_300 = "/cpus/cpu@300/l2-tlb";
		CPU4 = "/cpus/cpu@400";
		L2_400 = "/cpus/cpu@400/l2-cache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L2_TLB_400 = "/cpus/cpu@400/l2-tlb";
		CPU5 = "/cpus/cpu@500";
		L2_500 = "/cpus/cpu@500/l2-cache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L2_TLB_500 = "/cpus/cpu@500/l2-tlb";
		CPU6 = "/cpus/cpu@600";
		L2_600 = "/cpus/cpu@600/l2-cache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_ITLB_600 = "/cpus/cpu@600/l1-itlb";
		L1_DTLB_600 = "/cpus/cpu@600/l1-dtlb";
		L2_TLB_600 = "/cpus/cpu@600/l2-tlb";
		CPU7 = "/cpus/cpu@700";
		L2_700 = "/cpus/cpu@700/l2-cache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_ITLB_700 = "/cpus/cpu@700/l1-itlb";
		L1_DTLB_700 = "/cpus/cpu@700/l1-dtlb";
		L2_TLB_700 = "/cpus/cpu@700/l2-tlb";
		soc = "/soc";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		intc = "/soc/interrupt-controller@17a00000";
		pdc = "/soc/interrupt-controller@b220000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		sleep_clk = "/soc/clocks/sleep-clk";
		clock_rpmh = "/soc/qcom,rpmh";
		clock_aop = "/soc/qcom,aopclk";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_camcc = "/soc/qcom,camcc";
		clock_gpucc = "/soc/qcom,gpucc";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_npucc = "/soc/qcom,npucc";
		clock_cpucc = "/soc/qcom,cpucc@18321000";
		lmh_dcvs0 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18350800";
		cpucc_debug = "/soc/syscon@182a0018";
		mccc_debug = "/soc/syscon@90b0000";
		clock_debug = "/soc/qcom,cc-debug";
		cpu_pmu = "/soc/cpu-pmu";
		gpi_dma0 = "/soc/qcom,gpi-dma@0x800000";
		gpi_dma1 = "/soc/qcom,gpi-dma@0xa00000";
		bluetooth = "/soc/bt_wcn3990";
		slim_aud = "/soc/slim@62dc0000";
		iommu_slim_aud_ctrl_cb = "/soc/slim@62dc0000/qcom,iommu_slim_ctrl_cb";
		dai_slim = "/soc/slim@62dc0000/msm_dai_slim";
		slim_qca = "/soc/slim@62e40000";
		iommu_slim_qca_ctrl_cb = "/soc/slim@62e40000/qcom,iommu_slim_ctrl_cb";
		btfmslim_codec = "/soc/slim@62e40000/wcn3990";
		wdog = "/soc/qcom,wdt@17c10000";
		eud = "/soc/qcom,msm-eud@88e0000";
		thermal_zones = "/soc/thermal-zones";
		pm6150_temp_alarm = "/soc/thermal-zones/pm6150-tz";
		pm6150_trip0 = "/soc/thermal-zones/pm6150-tz/trips/trip0";
		pm6150_trip1 = "/soc/thermal-zones/pm6150-tz/trips/trip1";
		ibat_lvl0 = "/soc/thermal-zones/pm6150-ibat-lvl0/trips/ibat-lvl0";
		ibat_lvl1 = "/soc/thermal-zones/pm6150-ibat-lvl1/trips/ibat-lvl1";
		vbat_lvl0 = "/soc/thermal-zones/pm6150-vbat-lvl0/trips/vbat-lvl0";
		vbat_lvl1 = "/soc/thermal-zones/pm6150-vbat-lvl1/trips/vbat-lvl1";
		vbat_lvl2 = "/soc/thermal-zones/pm6150-vbat-lvl2/trips/vbat-lvl2";
		bcl_lvl0 = "/soc/thermal-zones/pm6150-bcl-lvl0/trips/bcl-lvl0";
		bcl_lvl1 = "/soc/thermal-zones/pm6150-bcl-lvl1/trips/bcl-lvl1";
		bcl_lvl2 = "/soc/thermal-zones/pm6150-bcl-lvl2/trips/bcl-lvl2";
		soc_trip = "/soc/thermal-zones/soc/trips/soc-trip";
		pm6150l_temp_alarm = "/soc/thermal-zones/pm6150l-tz";
		pm6150l_trip0 = "/soc/thermal-zones/pm6150l-tz/trips/trip0";
		pm6150l_trip1 = "/soc/thermal-zones/pm6150l-tz/trips/trip1";
		vph_lvl0 = "/soc/thermal-zones/pm6150l-vph-lvl0/trips/vph-lvl0";
		vph_lvl1 = "/soc/thermal-zones/pm6150l-vph-lvl1/trips/vph-lvl1";
		vph_lvl2 = "/soc/thermal-zones/pm6150l-vph-lvl2/trips/vph-lvl2";
		l_bcl_lvl0 = "/soc/thermal-zones/pm6150l-bcl-lvl0/trips/l-bcl-lvl0";
		l_bcl_lvl1 = "/soc/thermal-zones/pm6150l-bcl-lvl1/trips/l-bcl-lvl1";
		l_bcl_lvl2 = "/soc/thermal-zones/pm6150l-bcl-lvl2/trips/l-bcl-lvl2";
		gpu_trip = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip";
		cpu0_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu0-config";
		cpu1_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu1-config";
		cpu2_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu2-config";
		cpu3_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu3-config";
		cpu4_config = "/soc/thermal-zones/cpu-0-4-step/trips/cpu4-config";
		cpu5_config = "/soc/thermal-zones/cpu-0-5-step/trips/cpu5-config";
		cpu6_0_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu6-0-config";
		cpu6_1_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu6-1-config";
		cpu7_0_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu7-0-config";
		cpu7_1_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu7-1-config";
		aoss_lowc = "/soc/thermal-zones/aoss-lowc/trips/aoss-lowc";
		cpu_1_0_trip = "/soc/thermal-zones/cpu-1-0-lowf/trips/cpu-1-0-trip";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		q6_hvx_trip0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip0";
		q6_hvx_trip1 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip1";
		q6_hvx_trip2 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip2";
		batt_trip0 = "/soc/thermal-zones/quiet-therm-step/trips/batt-trip0";
		batt_trip1 = "/soc/thermal-zones/quiet-therm-step/trips/batt-trip1";
		batt_trip2 = "/soc/thermal-zones/quiet-therm-step/trips/batt-trip2";
		modem_trip0 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip0";
		batt_trip3 = "/soc/thermal-zones/quiet-therm-step/trips/batt-trip3";
		modem_trip1_hvx_trip = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip1-hvx-trip";
		gold_trip = "/soc/thermal-zones/quiet-therm-step/trips/gold-trip";
		batt_trip4 = "/soc/thermal-zones/quiet-therm-step/trips/batt-trip4";
		skin_gpu_trip = "/soc/thermal-zones/quiet-therm-step/trips/skin-gpu-trip";
		modem_trip2 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip2";
		silver_trip = "/soc/thermal-zones/quiet-therm-step/trips/silver-trip";
		modem_trip3 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip3";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		dcc = "/soc/dcc_v2@10a2000";
		llcc = "/soc/qcom,llcc@9200000/qcom,sdmmagpie-llcc";
		LLCC_1 = "/soc/qcom,llcc@9200000/llcc_1_dcache";
		LLCC_2 = "/soc/qcom,llcc@9200000/llcc_2_dcache";
		apps_rsc = "/soc/mailbox@18220000";
		disp_rsc = "/soc/mailbox@af20000";
		cmd_db = "/soc/qcom,cmd-db@c3f000c";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		apcs = "/soc/syscon@17c0000c";
		apcs_glb = "/soc/mailbox@17c00000";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_hvx_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_hvx_rm";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		qmp_npu0 = "/soc/qcom,qmp-npu-low@9818000";
		qmp_npu1 = "/soc/qcom,qmp-npu-high@9818000";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		smp2p_qvrexternal5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-qvrexternal5-out";
		sdcc1_ice = "/soc/sdcc1ice@7C8000";
		sdhc_1 = "/soc/sdhci@7c4000";
		sdhc_2 = "/soc/sdhci@8804000";
		qcom_seecom = "/soc/qseecom@86d00000";
		qcom_smcinvoke = "/soc/smcinvoke@86d00000";
		qcom_rng = "/soc/qrng@793000";
		ufs_ice = "/soc/ufsice@1d90000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_tzlog = "/soc/tz-log@146aa720";
		spmi_bus = "/soc/qcom,spmi@c440000";
		pm6150_revid = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,revid@100";
		pm6150_vadc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/vadc@3100";
		pm6150_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm6150@0/adc_tm@3500";
		pm6150_misc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,misc@900";
		pm6150_charger = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5";
		smb5_vbus = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5/qcom,smb5-vbus";
		smb5_vconn = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5/qcom,smb5-vconn";
		pm6150_pdphy = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,usb-pdphy@1700";
		pm6150_qg = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qpnp,qg";
		pm6150_bcl = "/soc/qcom,spmi@c440000/qcom,pm6150@0/bcl@1d00";
		bcl_soc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/bcl-soc";
		pm6150_tz = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,temp-alarm@2400";
		pm6150_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6150@0/clock-controller@5b00";
		pm6150_gpios = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000";
		gpio1_afc_switch_default = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/afc_switch/gpio1_afc_switch_default";
		wcd934x_mclk_default = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/wcd934x_mclk/wcd934x_mclk_default";
		pm6150_rtc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,pm6150_rtc";
		pm6150_vib = "/soc/qcom,spmi@c440000/qcom,pm6150@1/qcom,vibrator@5300";
		pm6150l_revid = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/qcom,revid@100";
		pm6150l_tz = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/qcom,temp-alarm@2400";
		pm6150l_bcl = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/bcl@3d00";
		pm6150l_vadc = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/vadc@3100";
		pm6150l_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/adc_tm@3500";
		pm6150l_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/clock-controller@5b00";
		pm6150l_gpios = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000";
		rid_adc_irq_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/rid_adc_irq/rid_adc_irq_default";
		gpio11_dig_out_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/gpio11_dig_out/gpio11_dig_out_default";
		disp_pins_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/disp_pins/disp_pins_default";
		nvm_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/nvm_therm/nvm_therm_default";
		pm6150l_lcdb = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00";
		lcdb_ldo_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/ldo";
		lcdb_ncp_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/ncp";
		lcdb_bst_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/bst";
		flash_led = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300";
		pm6150l_flash0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_0";
		pm6150l_flash1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_1";
		pm6150l_flash2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_2";
		pm6150l_torch0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_0";
		pm6150l_torch1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_1";
		pm6150l_torch2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_2";
		pm6150l_switch0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_0";
		pm6150l_switch1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_1";
		pm6150l_switch2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_2";
		pm6150l_wled = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800";
		wled_flash = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-flash";
		wled_torch = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-torch";
		wled_switch = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-switch";
		pm6150l_lpg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,pwms@b100";
		pm6150l_pwm = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,pwms@bc00";
		pm6150l_rgb_led = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d000";
		pm6150a_amoled = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled";
		oledb_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/oledb@e000";
		ab_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/ab@de00";
		ibb_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/ibb@dc00";
		pm8009_gpios = "/soc/qcom,spmi@c440000/qcom,pm8009@a/pinctrl@c000";
		pil_modem = "/soc/qcom,mss@4080000";
		icnss = "/soc/qcom,icnss@18800000";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6300";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		cdsp_cdsp_l3_lat = "/soc/qcom,cdsp-cdsp-l3-lat";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpu-l3-latmon";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu6_cpu_l3_latmon = "/soc/qcom,cpu6-cpu-l3-latmon";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpu-llcc-latmon";
		cpu6_cpu_llcc_lat = "/soc/qcom,cpu6-cpu-llcc-lat";
		cpu6_cpu_llcc_latmon = "/soc/qcom,cpu6-cpu-llcc-latmon";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-llcc-ddr-latmon";
		cpu6_llcc_ddr_lat = "/soc/qcom,cpu6-llcc-ddr-lat";
		cpu6_llcc_ddr_latmon = "/soc/qcom,cpu6-llcc-ddr-latmon";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_computemon = "/soc/qcom,cpu0-computemon";
		cpu6_cpu_ddr_latfloor = "/soc/qcom,cpu6-cpu-ddr-latfloor";
		cpu6_computemon = "/soc/qcom,cpu6-computemon";
		npu_npu_ddr_bw = "/soc/qcom,npu-npu-ddr-bw";
		npu_npu_ddr_bwmon = "/soc/qcom,npu-npu-ddr-bwmon@9960300";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		cx_ipeak_lm = "/soc/cx_ipeak@01fed000";
		pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc = "/soc/qcom,gdsc@17d030";
		hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc = "/soc/qcom,gdsc@17d03c";
		hlos1_vote_aggre_noc_mmu_tbu1_gdsc = "/soc/qcom,gdsc@17d034";
		hlos1_vote_aggre_noc_mmu_tbu2_gdsc = "/soc/qcom,gdsc@17d038";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d040";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d048";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@17d044";
		bps_gdsc = "/soc/qcom,gdsc@ad07004";
		ife_0_gdsc = "/soc/qcom,gdsc@ad0a004";
		ife_1_gdsc = "/soc/qcom,gdsc@ad0b004";
		ipe_0_gdsc = "/soc/qcom,gdsc@ad08004";
		ipe_1_gdsc = "/soc/qcom,gdsc@ad09004";
		titan_top_gdsc = "/soc/qcom,gdsc@ad0c1c4";
		mdss_core_gdsc = "/soc/qcom,gdsc@0f03000";
		gpu_cx_hw_ctrl = "/soc/syscon@5091540";
		gpu_gx_domain_addr = "/soc/syscon@0x5091508";
		gpu_gx_sw_reset = "/soc/syscon@0x5091008";
		gpu_cx_gdsc = "/soc/qcom,gdsc@509106c";
		gpu_gx_gdsc = "/soc/qcom,gdsc@509100c";
		mvsc_gdsc = "/soc/qcom,gdsc@0b00814";
		mvs0_gdsc = "/soc/qcom,gdsc@ab00874";
		mvs1_gdsc = "/soc/qcom,gdsc@ab008b4";
		npu_core_gdsc = "/soc/qcom,gdsc@9911028";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_sh5 = "/soc/ad-hoc-bus/bcm-sh5";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_sh8 = "/soc/ad-hoc-bus/bcm-sh8";
		bcm_sh10 = "/soc/ad-hoc-bus/bcm-sh10";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bcm_sn11 = "/soc/ad-hoc-bus/bcm-sn11";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_sn14 = "/soc/ad-hoc-bus/bcm-sn14";
		bcm_sn15 = "/soc/ad-hoc-bus/bcm-sn15";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		bcm_mm3_display = "/soc/ad-hoc-bus/bcm-mm3_display";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_qup_center = "/soc/ad-hoc-bus/mas-qhm-qup-center";
		mas_qhm_tsif = "/soc/ad-hoc-bus/mas-qhm-tsif";
		mas_xm_emmc = "/soc/ad-hoc-bus/mas-xm-emmc";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_sdc4 = "/soc/ad-hoc-bus/mas-xm-sdc4";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qup_north = "/soc/ad-hoc-bus/mas-qhm-qup-north";
		mas_qnm_cnoc = "/soc/ad-hoc-bus/mas-qnm-cnoc";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_pcie3_0 = "/soc/ad-hoc-bus/mas-xm-pcie3-0";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_rt_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-rt-uncomp";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qxm_camnoc_nrt_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-nrt-uncomp";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qhm_spdm = "/soc/ad-hoc-bus/mas-qhm-spdm";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_pcie = "/soc/ad-hoc-bus/mas-qnm-pcie";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qxm_gpu = "/soc/ad-hoc-bus/mas-qxm-gpu";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qxm_camnoc_hf = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf";
		mas_qxm_camnoc_nrt = "/soc/ad-hoc-bus/mas-qxm-camnoc-nrt";
		mas_qxm_camnoc_rt = "/soc/ad-hoc-bus/mas-qxm-camnoc-rt";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_mdp1 = "/soc/ad-hoc-bus/mas-qxm-mdp1";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus1 = "/soc/ad-hoc-bus/mas-qxm-venus1";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_xm_gic = "/soc/ad-hoc-bus/mas-xm-gic";
		mas_alc = "/soc/ad-hoc-bus/mas-alc";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_mdp1_display = "/soc/ad-hoc-bus/mas-qxm-mdp1_display";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_qns_pcie_gemnoc = "/soc/ad-hoc-bus/slv-qns-pcie-gemnoc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qns_cdsp_gemnoc = "/soc/ad-hoc-bus/slv-qns-cdsp-gemnoc";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy_north = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-north";
		slv_qhs_ahb2phy_south = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-south";
		slv_qhs_ahb2phy_west = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-west";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_camera_nrt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-nrt-thrott-cfg";
		slv_qhs_camera_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-rt-throttle-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_compute_dsp_cfg = "/soc/ad-hoc-bus/slv-qhs-compute-dsp-cfg";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_display_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-throttle-cfg";
		slv_qhs_emmc_cfg = "/soc/ad-hoc-bus/slv-qhs-emmc-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_pcie_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie-cfg";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qupv3_center = "/soc/ad-hoc-bus/slv-qhs-qupv3-center";
		slv_qhs_qupv3_north = "/soc/ad-hoc-bus/slv-qhs-qupv3-north";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_sdc4 = "/soc/ad-hoc-bus/slv-qhs-sdc4";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_spdm = "/soc/ad-hoc-bus/slv-qhs-spdm";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_north = "/soc/ad-hoc-bus/slv-qhs-tlmm-north";
		slv_qhs_tlmm_south = "/soc/ad-hoc-bus/slv-qhs-tlmm-south";
		slv_qhs_tlmm_west = "/soc/ad-hoc-bus/slv-qhs-tlmm-west";
		slv_qhs_tsif = "/soc/ad-hoc-bus/slv-qhs-tsif";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_venus_cvp_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cvp-throttle-cfg";
		slv_qhs_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-throttle-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qns_cnoc_a2noc = "/soc/ad-hoc-bus/slv-qns-cnoc-a2noc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qhs_gemnoc = "/soc/ad-hoc-bus/slv-qhs-gemnoc";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qns2_mem_noc = "/soc/ad-hoc-bus/slv-qns2-mem-noc";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_qns2_mem_noc_display = "/soc/ad-hoc-bus/slv-qns2-mem-noc_display";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@0x8c0000";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@0x8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		qupv3_se0_i2c = "/soc/i2c@0x880000";
		qupv3_se1_i2c = "/soc/i2c@0x884000";
		qupv3_se2_i2c = "/soc/i2c@0x888000";
		qupv3_se3_i2c = "/soc/i2c@0x88c000";
		qupv3_se4_i2c = "/soc/i2c@0x890000";
		qupv3_se3_4uart = "/soc/qcom,qup_uart@0x88c000";
		qupv3_se4_4uart = "/soc/qcom,qup_uart@0x890000";
		qupv3_se0_spi = "/soc/spi@0x880000";
		qupv3_se1_spi = "/soc/spi@0x884000";
		qupv3_se3_spi = "/soc/spi@0x88c000";
		qupv3_se4_spi = "/soc/spi@0x890000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@0xac0000";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@0xac0000/qcom,iommu_qupv3_1_geni_se_cb";
		qupv3_se8_2uart = "/soc/qcom,qup_uart@0xa88000";
		qupv3_se6_i2c = "/soc/i2c@0xa80000";
		qupv3_se7_i2c = "/soc/i2c@0xa84000";
		qupv3_se8_i2c = "/soc/i2c@0xa88000";
		qupv3_se9_i2c = "/soc/i2c@0xa8c000";
		fsa4480 = "/soc/i2c@0xa8c000/fsa4480@43";
		qupv3_se10_i2c = "/soc/i2c@0xa90000";
		qupv3_se11_i2c = "/soc/i2c@0xa94000";
		qupv3_se10_4uart = "/soc/qcom,qup_uart@0xa90000";
		qupv3_se11_4uart = "/soc/qcom,qup_uart@0xa94000";
		qupv3_se6_spi = "/soc/spi@0xa80000";
		qupv3_se7_spi = "/soc/spi@0xa84000";
		qupv3_se8_spi = "/soc/spi@0xa88000";
		qupv3_se10_spi = "/soc/spi@0xa90000";
		qupv3_se11_spi = "/soc/spi@0xa94000";
		msm_vidc0 = "/soc/qcom,vidc0";
		msm_vidc1 = "/soc/qcom,vidc1";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94a00";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi_pll@ae96a00";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@ae90000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		mdss_rotator = "/soc/qcom,mdss_rotator@ae00000";
		rot_reg = "/soc/qcom,mdss_rotator@ae00000/qcom,rot-reg-bus";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_sec_cb";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae96400";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		sde_dp = "/soc/qcom,dp_display@0";
		cam_csiphy0 = "/soc/qcom,csiphy@ace0000";
		cam_csiphy1 = "/soc/qcom,csiphy@ace2000";
		cam_csiphy2 = "/soc/qcom,csiphy@ace4000";
		cam_csiphy3 = "/soc/qcom,csiphy@ace6000";
		cam_cci0 = "/soc/qcom,cci@ac4a000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci@ac4b000";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		fd_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_fd/iova-mem-map";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_csid_lite0 = "/soc/qcom,csid-lite0@acc8000";
		cam_vfe_lite0 = "/soc/qcom,vfe-lite0@acc4000";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_ipe1 = "/soc/qcom,ipe1";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_jpeg_dma = "/soc/qcom,jpegdma@ac52000";
		cam_fd = "/soc/qcom,fd@ac5a000";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		kgsl_smmu = "/soc/arm,smmu-kgsl@5040000";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x15185000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x15189000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x1518d000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_1_tbu@0x15191000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x15195000";
		compute_dsp_0_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_0_tbu@0x15199000";
		adsp_tbu = "/soc/apps-smmu@0x15000000/adsp_tbu@0x1519d000";
		anoc_1_pcie_tbu = "/soc/apps-smmu@0x15000000/anoc_1_pcie_tbu@0x151a1000";
		tlmm = "/soc/pinctrl@3400000";
		ufs_dev_reset_assert = "/soc/pinctrl@3400000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@3400000/ufs_dev_reset_deassert";
		qupv3_se0_i2c_pins = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@3400000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@3400000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@3400000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@3400000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@3400000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@3400000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@3400000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@3400000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@3400000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@3400000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@3400000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@3400000/nfc/nfc_clk_req_suspend";
		qupv3_se3_i2c_pins = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_4uart_pins = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins";
		qupv3_se3_ctsrx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_ctsrx";
		qupv3_se3_rts = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_rts";
		qupv3_se3_tx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_tx";
		qupv3_se3_spi_pins = "/soc/pinctrl@3400000/qupv3_se3_spi_pins";
		qupv3_se3_spi_active = "/soc/pinctrl@3400000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@3400000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		fpc_reset_low = "/soc/pinctrl@3400000/fpc_reset_int/reset_low";
		fpc_reset_high = "/soc/pinctrl@3400000/fpc_reset_int/reset_high";
		fpc_int_low = "/soc/pinctrl@3400000/fpc_reset_int/int_low";
		qupv3_se4_i2c_pins = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		smb1390_i2c = "/soc/pinctrl@3400000/smb1390_i2c";
		smb1390_i2c_active = "/soc/pinctrl@3400000/smb1390_i2c/smb1390_i2c_active";
		qupv3_se4_4uart_pins = "/soc/pinctrl@3400000/qupv3_se4_4uart_pins";
		qupv3_se4_ctsrx = "/soc/pinctrl@3400000/qupv3_se4_4uart_pins/qupv3_se4_ctsrx";
		qupv3_se4_rts = "/soc/pinctrl@3400000/qupv3_se4_4uart_pins/qupv3_se4_rts";
		qupv3_se4_tx = "/soc/pinctrl@3400000/qupv3_se4_4uart_pins/qupv3_se4_tx";
		qupv3_se4_spi_pins = "/soc/pinctrl@3400000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@3400000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@3400000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@3400000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@3400000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@3400000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi_pins = "/soc/pinctrl@3400000/qupv3_se7_spi_pins";
		qupv3_se7_spi_active = "/soc/pinctrl@3400000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_sleep = "/soc/pinctrl@3400000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_2uart_pins = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins";
		qupv3_se8_2uart_active = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins/qupv3_se8_2uart_active";
		qupv3_se8_2uart_sleep = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins/qupv3_se8_2uart_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@3400000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@3400000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@3400000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_4uart_pins = "/soc/pinctrl@3400000/qupv3_se10_4uart_pins";
		qupv3_se10_ctsrx = "/soc/pinctrl@3400000/qupv3_se10_4uart_pins/qupv3_se10_ctsrx";
		qupv3_se10_rts = "/soc/pinctrl@3400000/qupv3_se10_4uart_pins/qupv3_se10_rts";
		qupv3_se10_tx = "/soc/pinctrl@3400000/qupv3_se10_4uart_pins/qupv3_se10_tx";
		qupv3_se10_spi_pins = "/soc/pinctrl@3400000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@3400000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@3400000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_4uart_pins = "/soc/pinctrl@3400000/qupv3_se11_4uart_pins";
		qupv3_se11_ctsrx = "/soc/pinctrl@3400000/qupv3_se11_4uart_pins/qupv3_se11_ctsrx";
		qupv3_se11_rts = "/soc/pinctrl@3400000/qupv3_se11_4uart_pins/qupv3_se11_rts";
		qupv3_se11_tx = "/soc/pinctrl@3400000/qupv3_se11_4uart_pins/qupv3_se11_tx";
		qupv3_se11_spi_pins = "/soc/pinctrl@3400000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@3400000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@3400000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		sde_te_active = "/soc/pinctrl@3400000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@3400000/pmx_sde_te/sde_te_suspend";
		sde_te1_active = "/soc/pinctrl@3400000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@3400000/pmx_sde_te/sde_te1_suspend";
		sde_dp_aux_active = "/soc/pinctrl@3400000/sde_dp_aux_active";
		sde_dp_aux_suspend = "/soc/pinctrl@3400000/sde_dp_aux_suspend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@3400000/sde_dp_usbplug_cc_active";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@3400000/sde_dp_usbplug_cc_suspend";
		wsa_swr_clk_sleep = "/soc/pinctrl@3400000/wsa_swr_clk_pin/wsa_swr_clk_sleep";
		wsa_swr_clk_active = "/soc/pinctrl@3400000/wsa_swr_clk_pin/wsa_swr_clk_active";
		wsa_swr_data_sleep = "/soc/pinctrl@3400000/wsa_swr_data_pin/wsa_swr_data_sleep";
		wsa_swr_data_active = "/soc/pinctrl@3400000/wsa_swr_data_pin/wsa_swr_data_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@3400000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@3400000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@3400000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@3400000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd_intr_default = "/soc/pinctrl@3400000/wcd9xxx_intr/wcd_intr_default";
		fsa_usbc_ana_en = "/soc/pinctrl@3400000/fsa_usbc_ana_en_n@42/fsa_usbc_ana_en";
		cci0_active = "/soc/pinctrl@3400000/cci0_active";
		cci0_suspend = "/soc/pinctrl@3400000/cci0_suspend";
		cci1_active = "/soc/pinctrl@3400000/cci1_active";
		cci1_suspend = "/soc/pinctrl@3400000/cci1_suspend";
		cci2_active = "/soc/pinctrl@3400000/cci2_active";
		cci2_suspend = "/soc/pinctrl@3400000/cci2_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@3400000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@3400000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@3400000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@3400000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk3_suspend";
		sdc1_clk_on = "/soc/pinctrl@3400000/sdc1_clk_on";
		sdc1_clk_off = "/soc/pinctrl@3400000/sdc1_clk_off";
		sdc1_cmd_on = "/soc/pinctrl@3400000/sdc1_cmd_on";
		sdc1_cmd_off = "/soc/pinctrl@3400000/sdc1_cmd_off";
		sdc1_data_on = "/soc/pinctrl@3400000/sdc1_data_on";
		sdc1_data_off = "/soc/pinctrl@3400000/sdc1_data_off";
		sdc1_rclk_on = "/soc/pinctrl@3400000/sdc1_rclk_on";
		sdc1_rclk_off = "/soc/pinctrl@3400000/sdc1_rclk_off";
		sdc2_clk_on = "/soc/pinctrl@3400000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@3400000/sdc2_clk_off";
		sdc2_cmd_on = "/soc/pinctrl@3400000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@3400000/sdc2_cmd_off";
		sdc2_data_on = "/soc/pinctrl@3400000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@3400000/sdc2_data_off";
		sdc2_cd_on = "/soc/pinctrl@3400000/cd_on";
		sdc2_cd_off = "/soc/pinctrl@3400000/cd_off";
		ts_active = "/soc/pinctrl@3400000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@3400000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@3400000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_release = "/soc/pinctrl@3400000/pmx_ts_release/ts_release";
		VDD_GFX_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		S2A_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		pm6150_s2_level = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		VDD_MX_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3";
		S3A_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3";
		pm6150_s3_level = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3";
		VDD_MX_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		S3A_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		pm6150_s3_level_ao = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		mx_cdev = "/soc/rpmh-regulator-mxlvl/mx-cdev-lvl";
		S1C = "/soc/rpmh-regulator-smpc1/regulator-pm6150l-s1";
		pm6150l_s1 = "/soc/rpmh-regulator-smpc1/regulator-pm6150l-s1";
		VDD_CX_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s2";
		S2C_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s2";
		pm6150l_s2_level = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s2";
		VDD_CX_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s2-level-ao";
		S2C_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s2-level-ao";
		pm6150l_s2_level_ao = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s2-level-ao";
		cx_cdev = "/soc/rpmh-regulator-cxlvl/regulator-cdev";
		VDD_MSS_LEVEL = "/soc/rpmh-regulator-modemlvl/regulator-pm6150l-s7";
		S7C_LEVEL = "/soc/rpmh-regulator-modemlvl/regulator-pm6150l-s7";
		pm6150l_s7_level = "/soc/rpmh-regulator-modemlvl/regulator-pm6150l-s7";
		S8C = "/soc/rpmh-regulator-smpc8/regulator-pm6150l-s8";
		pm6150l_s8 = "/soc/rpmh-regulator-smpc8/regulator-pm6150l-s8";
		S1F = "/soc/rpmh-regulator-smpf1/regulator-pm8009-s1";
		pm8009_s1 = "/soc/rpmh-regulator-smpf1/regulator-pm8009-s1";
		S2F = "/soc/rpmh-regulator-smpf2/regulator-pm8009-s2";
		pm8009_s2 = "/soc/rpmh-regulator-smpf2/regulator-pm8009-s2";
		L1A = "/soc/rpmh-regulator-ldoa1/regulator-pm6150-l1";
		pm6150_l1 = "/soc/rpmh-regulator-ldoa1/regulator-pm6150-l1";
		L2A = "/soc/rpmh-regulator-ldoa2/regulator-pm6150-l2";
		pm6150_l2 = "/soc/rpmh-regulator-ldoa2/regulator-pm6150-l2";
		L3A = "/soc/rpmh-regulator-ldoa3/regulator-pm6150-l3";
		pm6150_l3 = "/soc/rpmh-regulator-ldoa3/regulator-pm6150-l3";
		L4A = "/soc/rpmh-regulator-ldoa4/regulator-pm6150-l4";
		pm6150_l4 = "/soc/rpmh-regulator-ldoa4/regulator-pm6150-l4";
		L5A = "/soc/rpmh-regulator-ldoa5/regulator-pm6150-l5";
		pm6150_l5 = "/soc/rpmh-regulator-ldoa5/regulator-pm6150-l5";
		L6A = "/soc/rpmh-regulator-ldoa6/regulator-pm6150-l6";
		pm6150_l6 = "/soc/rpmh-regulator-ldoa6/regulator-pm6150-l6";
		LPI_MX_LEVEL = "/soc/rpmh-regulator-lmxlvl/regulator-pm6150-l7";
		L7A_LEVEL = "/soc/rpmh-regulator-lmxlvl/regulator-pm6150-l7";
		pm6150_l7_level = "/soc/rpmh-regulator-lmxlvl/regulator-pm6150-l7";
		LPI_CX_LEVEL = "/soc/rpmh-regulator-lcxlvl/regulator-pm6150-l8";
		L8A_LEVEL = "/soc/rpmh-regulator-lcxlvl/regulator-pm6150-l8";
		pm6150_l8_level = "/soc/rpmh-regulator-lcxlvl/regulator-pm6150-l8";
		WCSS_CX = "/soc/rpmh-regulator-ldoa9/regulator-pm6150-l9";
		L9A = "/soc/rpmh-regulator-ldoa9/regulator-pm6150-l9";
		pm6150_l9 = "/soc/rpmh-regulator-ldoa9/regulator-pm6150-l9";
		L10A = "/soc/rpmh-regulator-ldoa10/regulator-pm6150-l10";
		pm6150_l10 = "/soc/rpmh-regulator-ldoa10/regulator-pm6150-l10";
		L11A = "/soc/rpmh-regulator-ldoa11/regulator-pm6150-l11";
		pm6150_l11 = "/soc/rpmh-regulator-ldoa11/regulator-pm6150-l11";
		L12A = "/soc/rpmh-regulator-ldoa12/regulator-pm6150-l12";
		pm6150_l12 = "/soc/rpmh-regulator-ldoa12/regulator-pm6150-l12";
		L13A = "/soc/rpmh-regulator-ldoa13/regulator-pm6150-l13";
		pm6150_l13 = "/soc/rpmh-regulator-ldoa13/regulator-pm6150-l13";
		L14A = "/soc/rpmh-regulator-ldoa14/regulator-pm6150-l14";
		pm6150_l14 = "/soc/rpmh-regulator-ldoa14/regulator-pm6150-l14";
		L15A = "/soc/rpmh-regulator-ldoa15/regulator-pm6150-l15";
		pm6150_l15 = "/soc/rpmh-regulator-ldoa15/regulator-pm6150-l15";
		L16A = "/soc/rpmh-regulator-ldoa16/regulator-pm6150-l16";
		pm6150_l16 = "/soc/rpmh-regulator-ldoa16/regulator-pm6150-l16";
		L17A = "/soc/rpmh-regulator-ldoa17/regulator-pm6150-l17";
		pm6150_l17 = "/soc/rpmh-regulator-ldoa17/regulator-pm6150-l17";
		L18A = "/soc/rpmh-regulator-ldoa18/regulator-pm6150-l18";
		pm6150_l18 = "/soc/rpmh-regulator-ldoa18/regulator-pm6150-l18";
		L19A = "/soc/rpmh-regulator-ldoa19/regulator-pm6150-l19";
		pm6150_l19 = "/soc/rpmh-regulator-ldoa19/regulator-pm6150-l19";
		L1C = "/soc/rpmh-regulator-ldoc1/regulator-pm6150l-l1";
		pm6150l_l1 = "/soc/rpmh-regulator-ldoc1/regulator-pm6150l-l1";
		L2C = "/soc/rpmh-regulator-ldoc2/regulator-pm6150l-l2";
		pm6150l_l2 = "/soc/rpmh-regulator-ldoc2/regulator-pm6150l-l2";
		L3C = "/soc/rpmh-regulator-ldoc3/regulator-pm6150l-l3";
		pm6150l_l3 = "/soc/rpmh-regulator-ldoc3/regulator-pm6150l-l3";
		L4C = "/soc/rpmh-regulator-ldoc4/regulator-pm6150l-l4";
		pm6150l_l4 = "/soc/rpmh-regulator-ldoc4/regulator-pm6150l-l4";
		L5C = "/soc/rpmh-regulator-ldoc5/regulator-pm6150l-l5";
		pm6150l_l5 = "/soc/rpmh-regulator-ldoc5/regulator-pm6150l-l5";
		L6C = "/soc/rpmh-regulator-ldoc6/regulator-pm6150l-l6";
		pm6150l_l6 = "/soc/rpmh-regulator-ldoc6/regulator-pm6150l-l6";
		L7C = "/soc/rpmh-regulator-ldoc7/regulator-pm6150l-l7";
		pm6150l_l7 = "/soc/rpmh-regulator-ldoc7/regulator-pm6150l-l7";
		L8C = "/soc/rpmh-regulator-ldoc8/regulator-pm6150l-l8";
		pm6150l_l8 = "/soc/rpmh-regulator-ldoc8/regulator-pm6150l-l8";
		L9C = "/soc/rpmh-regulator-ldoc9/regulator-pm6150l-l9";
		pm6150l_l9 = "/soc/rpmh-regulator-ldoc9/regulator-pm6150l-l9";
		L10C = "/soc/rpmh-regulator-ldoc10/regulator-pm6150l-l10";
		pm6150l_l10 = "/soc/rpmh-regulator-ldoc10/regulator-pm6150l-l10";
		L11C = "/soc/rpmh-regulator-ldoc11/regulator-pm6150l-l11";
		pm6150l_l11 = "/soc/rpmh-regulator-ldoc11/regulator-pm6150l-l11";
		BOB = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob";
		pm6150l_bob = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob";
		BOB_AO = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob-ao";
		pm6150l_bob_ao = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob-ao";
		L1F = "/soc/rpmh-regulator-ldof1/regulator-pm8009-l1";
		pm8009_l1 = "/soc/rpmh-regulator-ldof1/regulator-pm8009-l1";
		L2F = "/soc/rpmh-regulator-ldof2/regulator-pm8009-l2";
		pm8009_l2 = "/soc/rpmh-regulator-ldof2/regulator-pm8009-l2";
		L4F = "/soc/rpmh-regulator-ldof4/regulator-pm8009-l4";
		pm8009_l4 = "/soc/rpmh-regulator-ldof4/regulator-pm8009-l4";
		L5F = "/soc/rpmh-regulator-ldof5/regulator-pm8009-l5";
		pm8009_l5 = "/soc/rpmh-regulator-ldof5/regulator-pm8009-l5";
		L6F = "/soc/rpmh-regulator-ldof6/regulator-pm8009-l6";
		pm8009_l6 = "/soc/rpmh-regulator-ldof6/regulator-pm8009-l6";
		L7F = "/soc/rpmh-regulator-ldof7/regulator-pm8009-l7";
		pm8009_l7 = "/soc/rpmh-regulator-ldof7/regulator-pm8009-l7";
		refgen = "/soc/refgen-regulator@ff1000";
		csr = "/soc/csr@6001000";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator_out_replicator1_in = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator_in_tmc_etf = "/soc/replicator@6046000/ports/port@2/endpoint";
		replicator_qdss1 = "/soc/replicator@604a000";
		replicator1_out_funnel_swao = "/soc/replicator@604a000/ports/port@0/endpoint";
		replicator1_in_replicator_out = "/soc/replicator@604a000/ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator = "/soc/tmc@6048000/port/endpoint";
		tmc_etf = "/soc/tmc@6047000";
		tmc_etf_out_replicator = "/soc/tmc@6047000/ports/port@0/endpoint";
		tmc_etf_in_funnel_merg = "/soc/tmc@6047000/ports/port@1/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_tmc_etf = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_merg_in_funnel_in2 = "/soc/funnel@6045000/ports/port@3/endpoint";
		funnel_in0 = "/soc/funnel@0x6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@0x6041000/ports/port@0/endpoint";
		funnel_in0_in_tpdm_lpass = "/soc/funnel@0x6041000/ports/port@1/endpoint";
		funnel_in0_in_audio_etm0 = "/soc/funnel@0x6041000/ports/port@2/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@0x6041000/ports/port@3/endpoint";
		funnel_in0_in_stm = "/soc/funnel@0x6041000/ports/port@4/endpoint";
		audio_etm0_out_funnel_in0 = "/soc/audio_etm0/port/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/ports/port@0/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@6042000/ports/port@1/endpoint";
		funnel_in1_in_replicator_swao = "/soc/funnel@6042000/ports/port@2/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@6042000/ports/port@3/endpoint";
		funnel_modem = "/soc/funnel@6832000";
		funnel_modem_out_funnel_in1 = "/soc/funnel@6832000/ports/port@0/endpoint";
		funnel_modem_in_tpda_modem_0 = "/soc/funnel@6832000/ports/port@1/endpoint";
		funnel_modem_in_tpda_modem_1 = "/soc/funnel@6832000/ports/port@2/endpoint";
		tpda_modem0 = "/soc/tpda@6831000";
		tpda_modem_0_out_funnel_modem = "/soc/tpda@6831000/ports/port@0/endpoint";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@6831000/ports/port@1/endpoint";
		tpda_modem1 = "/soc/tpda@6833000";
		tpda_modem_1_out_funnel_modem = "/soc/tpda@6833000/ports/port@0/endpoint";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@6833000/ports/port@1/endpoint";
		tpdm_modem0 = "/soc/tpdm@6830000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@6830000/port/endpoint";
		tpdm_modem1 = "/soc/tpdm@6834000";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@6834000/port/endpoint";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		replicator_swao = "/soc/replicator@6b0a000";
		replicator_swao_out_eud = "/soc/replicator@6b0a000/ports/port@0/endpoint";
		replicator_swao_out_funnel_in1 = "/soc/replicator@6b0a000/ports/port@1/endpoint";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b0a000/ports/port@2/endpoint";
		tmc_etf_swao = "/soc/tmc@6b09000";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b09000/ports/port@0/endpoint";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b09000/ports/port@1/endpoint";
		swao_csr = "/soc/csr@6b0e000";
		funnel_swao = "/soc/funnel@6b08000";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b08000/ports/port@0/endpoint";
		funnel_swao_in_replicator1_out = "/soc/funnel@6b08000/ports/port@1/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b08000/ports/port@2/endpoint";
		tpda_swao = "/soc/tpda@6b01000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b01000/ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao0 = "/soc/tpda@6b01000/ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b01000/ports/port@2/endpoint";
		tpdm_swao0 = "/soc/tpdm@6b02000";
		tpdm_swao0_out_tpda_swao = "/soc/tpdm@6b02000/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b03000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b03000/port/endpoint";
		funnel_in2 = "/soc/funnel@6043000";
		funnel_in2_out_funnel_merg = "/soc/funnel@6043000/ports/port@0/endpoint";
		funnel_in2_in_funnel_apss_merg = "/soc/funnel@6043000/ports/port@1/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_out_funnel_in2 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merg_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merg_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7830000/port/endpoint";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7860000/port/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver_out_funnel_apss_merg = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@78a0000/port/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_out_funnel_apss_merg = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_gold_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold = "/soc/tpdm@78b0000/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_in_funnel_dl_south_1 = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_qatb_in_funnel_turing_1 = "/soc/funnel@6005000/ports/port@3/endpoint";
		funnel_dl_south_1 = "/soc/funnel_1@6b53000";
		funnel_dl_south_1_out_funnel_qatb = "/soc/funnel_1@6b53000/ports/port@0/endpoint";
		funnel_dl_south_1_in_tpdm_wcss = "/soc/funnel_1@6b53000/ports/port@1/endpoint";
		tpdm_lpass = "/soc/dummy_source";
		tpdm_lpass_out_funnel_in0 = "/soc/dummy_source/port/endpoint";
		tpdm_wcss = "/soc/tpdm@699c000";
		tpdm_wcss_out_funnel_dl_south_1 = "/soc/tpdm@699c000/port/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_in_funnel_dl_mm = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda_in_tpdm_dl_center = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_in_funnel_dl_south = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_in_funnel_turing = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_in_funnel_ddr_0 = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_in_funnel_gfx = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda_in_tpdm_north = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@11/endpoint";
		tpda_in_tpdm_npu = "/soc/tpda@6004000/ports/port@12/endpoint";
		tpda_in_tpdm_center = "/soc/tpda@6004000/ports/port@13/endpoint";
		tpda_in_tpdm_qdss = "/soc/tpda@6004000/ports/port@14/endpoint";
		tpdm_qdss = "/soc/tpdm@6006000";
		tpdm_qdss_out_tpda = "/soc/tpdm@6006000/port/endpoint";
		funnel_dl_mm = "/soc/funnel@69C3000";
		funnel_dl_mm_out_tpda = "/soc/funnel@69C3000/ports/port@0/endpoint";
		funnel_dl_mm_in_tpdm_dl_mm = "/soc/funnel@69C3000/ports/port@1/endpoint";
		tpdm_dl_mm = "/soc/tpdm@69c0000";
		tpdm_dl_mm_out_funnel_dl_mm = "/soc/tpdm@69c0000/port/endpoint";
		tpdm_dl_center = "/soc/tpdm@6c28000";
		tpdm_dl_center_out_tpda = "/soc/tpdm@6c28000/port/endpoint";
		funnel_dl_south = "/soc/funnel@6b53000";
		funnel_dl_south_out_tpda = "/soc/funnel@6b53000/ports/port@0/endpoint";
		funnel_dl_south_in_tpdm_dl_south = "/soc/funnel@6b53000/ports/port@1/endpoint";
		tpdm_dl_south = "/soc/tpdm@6b52000";
		tpdm_dl_south_out_funnel_dl_south = "/soc/tpdm@6b52000/port/endpoint";
		funnel_turing = "/soc/funnel@6861000";
		funnel_turing_out_tpda = "/soc/funnel@6861000/ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6861000/ports/port@1/endpoint";
		funnel_turing1 = "/soc/funnel_1@6861000";
		funnel_turing_1_out_funnel_qatb = "/soc/funnel_1@6861000/ports/port@0/endpoint";
		funnel_turing_1_in_turing_etm0 = "/soc/funnel_1@6861000/ports/port@1/endpoint";
		turing_etm0_out_funnel_turing_1 = "/soc/turing_etm0/port/endpoint";
		tpdm_turing = "/soc/tpdm@6860000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6860000/port/endpoint";
		funnel_ddr_0 = "/soc/funnel@6a05000";
		funnel_ddr_0_out_tpda = "/soc/funnel@6a05000/ports/port@0/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6a05000/ports/port@1/endpoint";
		tpdm_ddr = "/soc/tpdm@6a00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6a00000/port/endpoint";
		funnel_gfx = "/soc/funnel@6943000";
		funnel_gfx_out_tpda = "/soc/funnel@6943000/ports/port@0/endpoint";
		funnel_gfx_in_tpdm_gfx = "/soc/funnel@6943000/ports/port@1/endpoint";
		tpdm_gfx = "/soc/tpdm@6940000";
		tpdm_gfx_out_funnel_gfx = "/soc/tpdm@6940000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda = "/soc/tpdm@684c000/port/endpoint";
		tpdm_north = "/soc/tpdm@6b48000";
		tpdm_north_out_tpda = "/soc/tpdm@6b48000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/port/endpoint";
		tpdm_center = "/soc/tpdm@6b44000";
		tpdm_center_out_tpda = "/soc/tpdm@6b44000/port/endpoint";
		hwevent = "/soc/hwevent@0x014066f0";
		cti0_apss = "/soc/cti@78e0000";
		cti1_apss = "/soc/cti@78f0000";
		cti2_apss = "/soc/cti@7900000";
		cti0_ddr0 = "/soc/cti@6a02000";
		cti1_ddr0 = "/soc/cti@6a03000";
		cti0_ddr1 = "/soc/cti@6a10000";
		cti1_ddr1 = "/soc/cti@6a11000";
		cti2_ddr1 = "/soc/cti@6a12000";
		cti0_dlmm = "/soc/cti@69C1000";
		cti1_dlmm = "/soc/cti@69C2000";
		cti0_dlct = "/soc/cti@6c29000";
		cti1_dlct = "/soc/cti@6c2a000";
		cti0_wcss = "/soc/cti@69a4000";
		cti1_wcss = "/soc/cti@69a5000";
		cti2_wcss = "/soc/cti@69a6000";
		cti_mss_q6 = "/soc/cti@683b000";
		cti_turing = "/soc/cti@6867000";
		cti0_swao = "/soc/cti@6b04000";
		cti1_swao = "/soc/cti@6b05000";
		cti2_swao = "/soc/cti@6b06000";
		cti3_swao = "/soc/cti@6b07000";
		cti_aop_m3 = "/soc/cti@6b21000";
		cti_titan = "/soc/cti@6c13000";
		cti_venus_arm9 = "/soc/cti@6c20000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		ipcb_tgu = "/soc/tgu@6b0c000";
		tpdm_npu = "/soc/tpdm@69e1000";
		tpdm_npu_out_tpda = "/soc/tpdm@69e1000/port/endpoint";
		usb0 = "/soc/ssusb@a600000";
		qusb_phy0 = "/soc/qusb@88e2000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb_nop_phy = "/soc/usb_nop_phy";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		cxip_cdev = "/soc/cxip-cdev@1fed000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_hdmi_ms = "/soc/qcom,msm-dai-q6-hdmi_ms";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_meta_mi2s0 = "/soc/qcom,msm-dai-q6-meta-mi2s-prim";
		dai_meta_mi2s1 = "/soc/qcom,msm-dai-q6-meta-mi2s-sec";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_9_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-rx";
		sb_9_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@62f20000";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62ec0000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62ec0000/tx_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62ee0000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62ee0000/rx_swr_master";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62f00000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62f00000/wsa_swr_master";
		sm6150_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		lpass_core_hw_vote = "/soc/lpass_core_hw_vote";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpu_bw_tbl = "/soc/gpu-bw-tbl";
		gpubw = "/soc/qcom,gpubw";
		msm_gpu = "/soc/qcom,kgsl-3d0@5000000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@5040000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@5040000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@5040000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@506a000";
		gmu_user = "/soc/qcom,gmu@506a000/gmu_user";
		gmu_kernel = "/soc/qcom,gmu@506a000/gmu_kernel";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		aliases = "/aliases";
		energy_costs = "/energy-costs";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		firmware = "/firmware";
		android = "/firmware/android";
		shared_meta = "/firmware/android/vbmeta";
		reserved_memory = "/reserved-memory";
		hyp_region = "/reserved-memory/hyp_region@85700000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@85d00000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@85fff000";
		smem_region = "/reserved-memory/smem@86000000";
		removed_region = "/reserved-memory/removed_region@86200000";
		pil_camera_mem = "/reserved-memory/camera_region@8ab00000";
		pil_modem_mem = "/reserved-memory/modem_region@8b000000";
		pil_video_mem = "/reserved-memory/pil_video_region@93400000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@93900000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@95700000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@97500000";
		npu_mem = "/reserved-memory/npu_region@97680000";
		pil_ipa_fw_mem = "/reserved-memory/ips_fw_region@97700000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@97710000";
		pil_gpu_mem = "/reserved-memory/gpu_region@97715000";
		qseecom_mem = "/reserved-memory/qseecom_region@9e400000";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@0x9f800000";
		adsp_mem = "/reserved-memory/adsp_region";
		cdsp_mem = "/reserved-memory/cdsp_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		sp_mem = "/reserved-memory/sp_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9c000000";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@9c000000";
		dfps_data_memory = "/reserved-memory/dfps_data_region@9d700000";
		dump_mem = "/reserved-memory/mem_dump_region";
	};
};
