
fr_28_EventGroups.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f60  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08006100  08006100  00016100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006250  08006250  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08006250  08006250  00016250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006258  08006258  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006258  08006258  00016258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800625c  0800625c  0001625c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006260  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b4c  2000006c  080062cc  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bb8  080062cc  00024bb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017495  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000037dc  00000000  00000000  00037574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001520  00000000  00000000  0003ad50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001057  00000000  00000000  0003c270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004e9b  00000000  00000000  0003d2c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017720  00000000  00000000  00042162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009a17d  00000000  00000000  00059882  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006008  00000000  00000000  000f3a00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000f9a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080060e8 	.word	0x080060e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080060e8 	.word	0x080060e8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:

static void vEventBitSettingTask(void *pvParameters);
static void vEventBitReadingTask(void *pvParameters);

int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af02      	add	r7, sp, #8

  HAL_Init();
 8000582:	f000 fb43 	bl	8000c0c <HAL_Init>
  SystemClock_Config();
 8000586:	f000 f883 	bl	8000690 <SystemClock_Config>
  MX_GPIO_Init();
 800058a:	f000 f8df 	bl	800074c <MX_GPIO_Init>

  USART2_UART_TX_Init();
 800058e:	f000 facb 	bl	8000b28 <USART2_UART_TX_Init>

  printf("System is initializing...\n\r");
 8000592:	480f      	ldr	r0, [pc, #60]	; (80005d0 <main+0x54>)
 8000594:	f004 ff24 	bl	80053e0 <iprintf>

  xEventGroup = xEventGroupCreate();
 8000598:	f001 fff0 	bl	800257c <xEventGroupCreate>
 800059c:	4603      	mov	r3, r0
 800059e:	4a0d      	ldr	r2, [pc, #52]	; (80005d4 <main+0x58>)
 80005a0:	6013      	str	r3, [r2, #0]

  xTaskCreate(vEventBitSettingTask, "BitSetter", 100, NULL, 1, NULL);
 80005a2:	2300      	movs	r3, #0
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	2301      	movs	r3, #1
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	2300      	movs	r3, #0
 80005ac:	2264      	movs	r2, #100	; 0x64
 80005ae:	490a      	ldr	r1, [pc, #40]	; (80005d8 <main+0x5c>)
 80005b0:	480a      	ldr	r0, [pc, #40]	; (80005dc <main+0x60>)
 80005b2:	f002 ff76 	bl	80034a2 <xTaskCreate>
  xTaskCreate(vEventBitReadingTask, "BitReader", 100, NULL, 1, NULL);
 80005b6:	2300      	movs	r3, #0
 80005b8:	9301      	str	r3, [sp, #4]
 80005ba:	2301      	movs	r3, #1
 80005bc:	9300      	str	r3, [sp, #0]
 80005be:	2300      	movs	r3, #0
 80005c0:	2264      	movs	r2, #100	; 0x64
 80005c2:	4907      	ldr	r1, [pc, #28]	; (80005e0 <main+0x64>)
 80005c4:	4807      	ldr	r0, [pc, #28]	; (80005e4 <main+0x68>)
 80005c6:	f002 ff6c 	bl	80034a2 <xTaskCreate>

  vTaskStartScheduler();
 80005ca:	f003 f8e3 	bl	8003794 <vTaskStartScheduler>

  while (1)
 80005ce:	e7fe      	b.n	80005ce <main+0x52>
 80005d0:	08006100 	.word	0x08006100
 80005d4:	20000088 	.word	0x20000088
 80005d8:	0800611c 	.word	0x0800611c
 80005dc:	080005e9 	.word	0x080005e9
 80005e0:	08006128 	.word	0x08006128
 80005e4:	08000635 	.word	0x08000635

080005e8 <vEventBitSettingTask>:

  }

}

static void vEventBitSettingTask(void *pvParameters) {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]

	const TickType_t xDelay500ms = pdMS_TO_TICKS(500UL);
 80005f0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005f4:	60fb      	str	r3, [r7, #12]

	while(1) {

		vTaskDelay(xDelay500ms);
 80005f6:	68f8      	ldr	r0, [r7, #12]
 80005f8:	f003 f898 	bl	800372c <vTaskDelay>
		printf("Bit Set Task: \t --> about to set bit 0. \n\r");
 80005fc:	480a      	ldr	r0, [pc, #40]	; (8000628 <vEventBitSettingTask+0x40>)
 80005fe:	f004 feef 	bl	80053e0 <iprintf>
		xEventGroupSetBits(xEventGroup, TASK1_BIT);
 8000602:	4b0a      	ldr	r3, [pc, #40]	; (800062c <vEventBitSettingTask+0x44>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2101      	movs	r1, #1
 8000608:	4618      	mov	r0, r3
 800060a:	f002 f89f 	bl	800274c <xEventGroupSetBits>

		vTaskDelay(xDelay500ms);
 800060e:	68f8      	ldr	r0, [r7, #12]
 8000610:	f003 f88c 	bl	800372c <vTaskDelay>
		printf("Bit Set Task: \t --> about to set bit 1. \n\r");
 8000614:	4806      	ldr	r0, [pc, #24]	; (8000630 <vEventBitSettingTask+0x48>)
 8000616:	f004 fee3 	bl	80053e0 <iprintf>
		xEventGroupSetBits(xEventGroup, TASK2_BIT);
 800061a:	4b04      	ldr	r3, [pc, #16]	; (800062c <vEventBitSettingTask+0x44>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2102      	movs	r1, #2
 8000620:	4618      	mov	r0, r3
 8000622:	f002 f893 	bl	800274c <xEventGroupSetBits>
		vTaskDelay(xDelay500ms);
 8000626:	e7e6      	b.n	80005f6 <vEventBitSettingTask+0xe>
 8000628:	08006134 	.word	0x08006134
 800062c:	20000088 	.word	0x20000088
 8000630:	08006160 	.word	0x08006160

08000634 <vEventBitReadingTask>:
	}
}

static void vEventBitReadingTask(void *pvParameters) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b088      	sub	sp, #32
 8000638:	af02      	add	r7, sp, #8
 800063a:	6078      	str	r0, [r7, #4]

	EventBits_t xEventGroupValue;

	const EventBits_t xBitsToWaitFor = (TASK1_BIT | TASK2_BIT);
 800063c:	2303      	movs	r3, #3
 800063e:	617b      	str	r3, [r7, #20]
	const TickType_t xDelay200ms = pdMS_TO_TICKS(200UL);
 8000640:	23c8      	movs	r3, #200	; 0xc8
 8000642:	613b      	str	r3, [r7, #16]

	while(1) {
		xEventGroupValue = xEventGroupWaitBits( // The event group to read
 8000644:	4b0f      	ldr	r3, [pc, #60]	; (8000684 <vEventBitReadingTask+0x50>)
 8000646:	6818      	ldr	r0, [r3, #0]
 8000648:	f04f 33ff 	mov.w	r3, #4294967295
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	2300      	movs	r3, #0
 8000650:	2201      	movs	r2, #1
 8000652:	6979      	ldr	r1, [r7, #20]
 8000654:	f001 ffac 	bl	80025b0 <xEventGroupWaitBits>
 8000658:	60f8      	str	r0, [r7, #12]
				xEventGroup,
				xBitsToWaitFor,
				pdTRUE,
				pdFALSE,
				portMAX_DELAY);
		if((xEventGroupValue & TASK1_BIT) != 0) {
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	f003 0301 	and.w	r3, r3, #1
 8000660:	2b00      	cmp	r3, #0
 8000662:	d002      	beq.n	800066a <vEventBitReadingTask+0x36>

			printf("Bit read task: \t -> Bit 0 was set. -> TASK 1\n\r");
 8000664:	4808      	ldr	r0, [pc, #32]	; (8000688 <vEventBitReadingTask+0x54>)
 8000666:	f004 febb 	bl	80053e0 <iprintf>
		}

		if((xEventGroupValue & TASK2_BIT) != 0) {
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	f003 0302 	and.w	r3, r3, #2
 8000670:	2b00      	cmp	r3, #0
 8000672:	d002      	beq.n	800067a <vEventBitReadingTask+0x46>

			printf("Bit read task: \t -> Bit 1 was set. -> TASK 2\n\r");
 8000674:	4805      	ldr	r0, [pc, #20]	; (800068c <vEventBitReadingTask+0x58>)
 8000676:	f004 feb3 	bl	80053e0 <iprintf>
		}

		vTaskDelay(xDelay200ms);
 800067a:	6938      	ldr	r0, [r7, #16]
 800067c:	f003 f856 	bl	800372c <vTaskDelay>
		xEventGroupValue = xEventGroupWaitBits( // The event group to read
 8000680:	e7e0      	b.n	8000644 <vEventBitReadingTask+0x10>
 8000682:	bf00      	nop
 8000684:	20000088 	.word	0x20000088
 8000688:	0800618c 	.word	0x0800618c
 800068c:	080061bc 	.word	0x080061bc

08000690 <SystemClock_Config>:
	}
}


void SystemClock_Config(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b094      	sub	sp, #80	; 0x50
 8000694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000696:	f107 0320 	add.w	r3, r7, #32
 800069a:	2230      	movs	r2, #48	; 0x30
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f004 fef3 	bl	800548a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b4:	2300      	movs	r3, #0
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	4b22      	ldr	r3, [pc, #136]	; (8000744 <SystemClock_Config+0xb4>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006bc:	4a21      	ldr	r2, [pc, #132]	; (8000744 <SystemClock_Config+0xb4>)
 80006be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006c2:	6413      	str	r3, [r2, #64]	; 0x40
 80006c4:	4b1f      	ldr	r3, [pc, #124]	; (8000744 <SystemClock_Config+0xb4>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d0:	2300      	movs	r3, #0
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	4b1c      	ldr	r3, [pc, #112]	; (8000748 <SystemClock_Config+0xb8>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a1b      	ldr	r2, [pc, #108]	; (8000748 <SystemClock_Config+0xb8>)
 80006da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006de:	6013      	str	r3, [r2, #0]
 80006e0:	4b19      	ldr	r3, [pc, #100]	; (8000748 <SystemClock_Config+0xb8>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006e8:	607b      	str	r3, [r7, #4]
 80006ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ec:	2302      	movs	r3, #2
 80006ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f0:	2301      	movs	r3, #1
 80006f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f4:	2310      	movs	r3, #16
 80006f6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006f8:	2300      	movs	r3, #0
 80006fa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fc:	f107 0320 	add.w	r3, r7, #32
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fd2b 	bl	800115c <HAL_RCC_OscConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800070c:	f000 f84a 	bl	80007a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000710:	230f      	movs	r3, #15
 8000712:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000714:	2300      	movs	r3, #0
 8000716:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000724:	f107 030c 	add.w	r3, r7, #12
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f000 ff8e 	bl	800164c <HAL_RCC_ClockConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000736:	f000 f835 	bl	80007a4 <Error_Handler>
  }
}
 800073a:	bf00      	nop
 800073c:	3750      	adds	r7, #80	; 0x50
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40023800 	.word	0x40023800
 8000748:	40007000 	.word	0x40007000

0800074c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	607b      	str	r3, [r7, #4]
 8000756:	4b09      	ldr	r3, [pc, #36]	; (800077c <MX_GPIO_Init+0x30>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	4a08      	ldr	r2, [pc, #32]	; (800077c <MX_GPIO_Init+0x30>)
 800075c:	f043 0301 	orr.w	r3, r3, #1
 8000760:	6313      	str	r3, [r2, #48]	; 0x30
 8000762:	4b06      	ldr	r3, [pc, #24]	; (800077c <MX_GPIO_Init+0x30>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	f003 0301 	and.w	r3, r3, #1
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800076e:	bf00      	nop
 8000770:	370c      	adds	r7, #12
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800

08000780 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a04      	ldr	r2, [pc, #16]	; (80007a0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d101      	bne.n	8000796 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000792:	f000 fa5d 	bl	8000c50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40010000 	.word	0x40010000

080007a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a8:	b672      	cpsid	i
}
 80007aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007ac:	e7fe      	b.n	80007ac <Error_Handler+0x8>
	...

080007b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	4b12      	ldr	r3, [pc, #72]	; (8000804 <HAL_MspInit+0x54>)
 80007bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007be:	4a11      	ldr	r2, [pc, #68]	; (8000804 <HAL_MspInit+0x54>)
 80007c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007c4:	6453      	str	r3, [r2, #68]	; 0x44
 80007c6:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <HAL_MspInit+0x54>)
 80007c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	603b      	str	r3, [r7, #0]
 80007d6:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <HAL_MspInit+0x54>)
 80007d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007da:	4a0a      	ldr	r2, [pc, #40]	; (8000804 <HAL_MspInit+0x54>)
 80007dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007e0:	6413      	str	r3, [r2, #64]	; 0x40
 80007e2:	4b08      	ldr	r3, [pc, #32]	; (8000804 <HAL_MspInit+0x54>)
 80007e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ea:	603b      	str	r3, [r7, #0]
 80007ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007ee:	2200      	movs	r2, #0
 80007f0:	210f      	movs	r1, #15
 80007f2:	f06f 0001 	mvn.w	r0, #1
 80007f6:	f000 fb03 	bl	8000e00 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40023800 	.word	0x40023800

08000808 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08a      	sub	sp, #40	; 0x28
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
 800081e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a19      	ldr	r2, [pc, #100]	; (800088c <HAL_UART_MspInit+0x84>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d12b      	bne.n	8000882 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	613b      	str	r3, [r7, #16]
 800082e:	4b18      	ldr	r3, [pc, #96]	; (8000890 <HAL_UART_MspInit+0x88>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000832:	4a17      	ldr	r2, [pc, #92]	; (8000890 <HAL_UART_MspInit+0x88>)
 8000834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000838:	6413      	str	r3, [r2, #64]	; 0x40
 800083a:	4b15      	ldr	r3, [pc, #84]	; (8000890 <HAL_UART_MspInit+0x88>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	4b11      	ldr	r3, [pc, #68]	; (8000890 <HAL_UART_MspInit+0x88>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a10      	ldr	r2, [pc, #64]	; (8000890 <HAL_UART_MspInit+0x88>)
 8000850:	f043 0301 	orr.w	r3, r3, #1
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <HAL_UART_MspInit+0x88>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000862:	230c      	movs	r3, #12
 8000864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000866:	2302      	movs	r3, #2
 8000868:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800086e:	2303      	movs	r3, #3
 8000870:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000872:	2307      	movs	r3, #7
 8000874:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	4619      	mov	r1, r3
 800087c:	4805      	ldr	r0, [pc, #20]	; (8000894 <HAL_UART_MspInit+0x8c>)
 800087e:	f000 fae9 	bl	8000e54 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000882:	bf00      	nop
 8000884:	3728      	adds	r7, #40	; 0x28
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40004400 	.word	0x40004400
 8000890:	40023800 	.word	0x40023800
 8000894:	40020000 	.word	0x40020000

08000898 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08c      	sub	sp, #48	; 0x30
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80008a0:	2300      	movs	r3, #0
 80008a2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80008a4:	2300      	movs	r3, #0
 80008a6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008a8:	2300      	movs	r3, #0
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	4b2e      	ldr	r3, [pc, #184]	; (8000968 <HAL_InitTick+0xd0>)
 80008ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b0:	4a2d      	ldr	r2, [pc, #180]	; (8000968 <HAL_InitTick+0xd0>)
 80008b2:	f043 0301 	orr.w	r3, r3, #1
 80008b6:	6453      	str	r3, [r2, #68]	; 0x44
 80008b8:	4b2b      	ldr	r3, [pc, #172]	; (8000968 <HAL_InitTick+0xd0>)
 80008ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008c4:	f107 020c 	add.w	r2, r7, #12
 80008c8:	f107 0310 	add.w	r3, r7, #16
 80008cc:	4611      	mov	r1, r2
 80008ce:	4618      	mov	r0, r3
 80008d0:	f001 f89c 	bl	8001a0c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80008d4:	f001 f886 	bl	80019e4 <HAL_RCC_GetPCLK2Freq>
 80008d8:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008dc:	4a23      	ldr	r2, [pc, #140]	; (800096c <HAL_InitTick+0xd4>)
 80008de:	fba2 2303 	umull	r2, r3, r2, r3
 80008e2:	0c9b      	lsrs	r3, r3, #18
 80008e4:	3b01      	subs	r3, #1
 80008e6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008e8:	4b21      	ldr	r3, [pc, #132]	; (8000970 <HAL_InitTick+0xd8>)
 80008ea:	4a22      	ldr	r2, [pc, #136]	; (8000974 <HAL_InitTick+0xdc>)
 80008ec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008ee:	4b20      	ldr	r3, [pc, #128]	; (8000970 <HAL_InitTick+0xd8>)
 80008f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008f4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80008f6:	4a1e      	ldr	r2, [pc, #120]	; (8000970 <HAL_InitTick+0xd8>)
 80008f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008fa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80008fc:	4b1c      	ldr	r3, [pc, #112]	; (8000970 <HAL_InitTick+0xd8>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000902:	4b1b      	ldr	r3, [pc, #108]	; (8000970 <HAL_InitTick+0xd8>)
 8000904:	2200      	movs	r2, #0
 8000906:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000908:	4b19      	ldr	r3, [pc, #100]	; (8000970 <HAL_InitTick+0xd8>)
 800090a:	2200      	movs	r2, #0
 800090c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800090e:	4818      	ldr	r0, [pc, #96]	; (8000970 <HAL_InitTick+0xd8>)
 8000910:	f001 f8ae 	bl	8001a70 <HAL_TIM_Base_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800091a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800091e:	2b00      	cmp	r3, #0
 8000920:	d11b      	bne.n	800095a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000922:	4813      	ldr	r0, [pc, #76]	; (8000970 <HAL_InitTick+0xd8>)
 8000924:	f001 f8fe 	bl	8001b24 <HAL_TIM_Base_Start_IT>
 8000928:	4603      	mov	r3, r0
 800092a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800092e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000932:	2b00      	cmp	r3, #0
 8000934:	d111      	bne.n	800095a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000936:	2019      	movs	r0, #25
 8000938:	f000 fa7e 	bl	8000e38 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	2b0f      	cmp	r3, #15
 8000940:	d808      	bhi.n	8000954 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000942:	2200      	movs	r2, #0
 8000944:	6879      	ldr	r1, [r7, #4]
 8000946:	2019      	movs	r0, #25
 8000948:	f000 fa5a 	bl	8000e00 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800094c:	4a0a      	ldr	r2, [pc, #40]	; (8000978 <HAL_InitTick+0xe0>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6013      	str	r3, [r2, #0]
 8000952:	e002      	b.n	800095a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000954:	2301      	movs	r3, #1
 8000956:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800095a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800095e:	4618      	mov	r0, r3
 8000960:	3730      	adds	r7, #48	; 0x30
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40023800 	.word	0x40023800
 800096c:	431bde83 	.word	0x431bde83
 8000970:	2000008c 	.word	0x2000008c
 8000974:	40010000 	.word	0x40010000
 8000978:	20000004 	.word	0x20000004

0800097c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000980:	e7fe      	b.n	8000980 <NMI_Handler+0x4>

08000982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000986:	e7fe      	b.n	8000986 <HardFault_Handler+0x4>

08000988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800098c:	e7fe      	b.n	800098c <MemManage_Handler+0x4>

0800098e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000992:	e7fe      	b.n	8000992 <BusFault_Handler+0x4>

08000994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000998:	e7fe      	b.n	8000998 <UsageFault_Handler+0x4>

0800099a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800099e:	bf00      	nop
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009ac:	4802      	ldr	r0, [pc, #8]	; (80009b8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80009ae:	f001 f91b 	bl	8001be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	2000008c 	.word	0x2000008c

080009bc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	e00a      	b.n	80009e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009ce:	f3af 8000 	nop.w
 80009d2:	4601      	mov	r1, r0
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	1c5a      	adds	r2, r3, #1
 80009d8:	60ba      	str	r2, [r7, #8]
 80009da:	b2ca      	uxtb	r2, r1
 80009dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	3301      	adds	r3, #1
 80009e2:	617b      	str	r3, [r7, #20]
 80009e4:	697a      	ldr	r2, [r7, #20]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	dbf0      	blt.n	80009ce <_read+0x12>
  }

  return len;
 80009ec:	687b      	ldr	r3, [r7, #4]
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3718      	adds	r7, #24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	60f8      	str	r0, [r7, #12]
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a02:	2300      	movs	r3, #0
 8000a04:	617b      	str	r3, [r7, #20]
 8000a06:	e009      	b.n	8000a1c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	1c5a      	adds	r2, r3, #1
 8000a0c:	60ba      	str	r2, [r7, #8]
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f000 f8c5 	bl	8000ba0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	697a      	ldr	r2, [r7, #20]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	dbf1      	blt.n	8000a08 <_write+0x12>
  }
  return len;
 8000a24:	687b      	ldr	r3, [r7, #4]
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3718      	adds	r7, #24
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <_close>:

int _close(int file)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	b083      	sub	sp, #12
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a46:	b480      	push	{r7}
 8000a48:	b083      	sub	sp, #12
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
 8000a4e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a56:	605a      	str	r2, [r3, #4]
  return 0;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr

08000a66 <_isatty>:

int _isatty(int file)
{
 8000a66:	b480      	push	{r7}
 8000a68:	b083      	sub	sp, #12
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a6e:	2301      	movs	r3, #1
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3714      	adds	r7, #20
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
	...

08000a98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aa0:	4a14      	ldr	r2, [pc, #80]	; (8000af4 <_sbrk+0x5c>)
 8000aa2:	4b15      	ldr	r3, [pc, #84]	; (8000af8 <_sbrk+0x60>)
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aac:	4b13      	ldr	r3, [pc, #76]	; (8000afc <_sbrk+0x64>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d102      	bne.n	8000aba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	; (8000afc <_sbrk+0x64>)
 8000ab6:	4a12      	ldr	r2, [pc, #72]	; (8000b00 <_sbrk+0x68>)
 8000ab8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aba:	4b10      	ldr	r3, [pc, #64]	; (8000afc <_sbrk+0x64>)
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d207      	bcs.n	8000ad8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ac8:	f004 fd2e 	bl	8005528 <__errno>
 8000acc:	4603      	mov	r3, r0
 8000ace:	220c      	movs	r2, #12
 8000ad0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad6:	e009      	b.n	8000aec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ad8:	4b08      	ldr	r3, [pc, #32]	; (8000afc <_sbrk+0x64>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ade:	4b07      	ldr	r3, [pc, #28]	; (8000afc <_sbrk+0x64>)
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	4a05      	ldr	r2, [pc, #20]	; (8000afc <_sbrk+0x64>)
 8000ae8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aea:	68fb      	ldr	r3, [r7, #12]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3718      	adds	r7, #24
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20020000 	.word	0x20020000
 8000af8:	00000400 	.word	0x00000400
 8000afc:	200000d4 	.word	0x200000d4
 8000b00:	20004bb8 	.word	0x20004bb8

08000b04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <SystemInit+0x20>)
 8000b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b0e:	4a05      	ldr	r2, [pc, #20]	; (8000b24 <SystemInit+0x20>)
 8000b10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <USART2_UART_TX_Init>:

UART_HandleTypeDef huart2;


void USART2_UART_TX_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <USART2_UART_TX_Init+0x40>)
 8000b2e:	4a0f      	ldr	r2, [pc, #60]	; (8000b6c <USART2_UART_TX_Init+0x44>)
 8000b30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b32:	4b0d      	ldr	r3, [pc, #52]	; (8000b68 <USART2_UART_TX_Init+0x40>)
 8000b34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b3a:	4b0b      	ldr	r3, [pc, #44]	; (8000b68 <USART2_UART_TX_Init+0x40>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b40:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <USART2_UART_TX_Init+0x40>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b46:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <USART2_UART_TX_Init+0x40>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8000b4c:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <USART2_UART_TX_Init+0x40>)
 8000b4e:	2208      	movs	r2, #8
 8000b50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b52:	4b05      	ldr	r3, [pc, #20]	; (8000b68 <USART2_UART_TX_Init+0x40>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b58:	4b03      	ldr	r3, [pc, #12]	; (8000b68 <USART2_UART_TX_Init+0x40>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) {}
 8000b5e:	4802      	ldr	r0, [pc, #8]	; (8000b68 <USART2_UART_TX_Init+0x40>)
 8000b60:	f001 fa06 	bl	8001f70 <HAL_UART_Init>
}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	200000d8 	.word	0x200000d8
 8000b6c:	40004400 	.word	0x40004400

08000b70 <USART2_write>:
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK) {}
}

int USART2_write(int ch) {
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
	while(!(USART2 -> SR & 0x0080)) {}
 8000b78:	bf00      	nop
 8000b7a:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <USART2_write+0x2c>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d0f9      	beq.n	8000b7a <USART2_write+0xa>
	USART2-> DR = (ch & 0xFF);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4a04      	ldr	r2, [pc, #16]	; (8000b9c <USART2_write+0x2c>)
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	6053      	str	r3, [r2, #4]

	return ch;
 8000b8e:	687b      	ldr	r3, [r7, #4]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	370c      	adds	r7, #12
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	40004400 	.word	0x40004400

08000ba0 <__io_putchar>:

	while(!(USART2->SR & 0x0020)) {} // wait until char arrives
	return USART2->DR;
}

int __io_putchar(int ch){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
	USART2_write(ch);
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	f7ff ffe1 	bl	8000b70 <USART2_write>

	return ch;
 8000bae:	687b      	ldr	r3, [r7, #4]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3708      	adds	r7, #8
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bf0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bbc:	480d      	ldr	r0, [pc, #52]	; (8000bf4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bbe:	490e      	ldr	r1, [pc, #56]	; (8000bf8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bc0:	4a0e      	ldr	r2, [pc, #56]	; (8000bfc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bc4:	e002      	b.n	8000bcc <LoopCopyDataInit>

08000bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bca:	3304      	adds	r3, #4

08000bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd0:	d3f9      	bcc.n	8000bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bd2:	4a0b      	ldr	r2, [pc, #44]	; (8000c00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bd4:	4c0b      	ldr	r4, [pc, #44]	; (8000c04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bd8:	e001      	b.n	8000bde <LoopFillZerobss>

08000bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bdc:	3204      	adds	r2, #4

08000bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be0:	d3fb      	bcc.n	8000bda <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000be2:	f7ff ff8f 	bl	8000b04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000be6:	f004 fca5 	bl	8005534 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bea:	f7ff fcc7 	bl	800057c <main>
  bx  lr    
 8000bee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bf0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bf8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000bfc:	08006260 	.word	0x08006260
  ldr r2, =_sbss
 8000c00:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000c04:	20004bb8 	.word	0x20004bb8

08000c08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c08:	e7fe      	b.n	8000c08 <ADC_IRQHandler>
	...

08000c0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c10:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <HAL_Init+0x40>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a0d      	ldr	r2, [pc, #52]	; (8000c4c <HAL_Init+0x40>)
 8000c16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c1c:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <HAL_Init+0x40>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a0a      	ldr	r2, [pc, #40]	; (8000c4c <HAL_Init+0x40>)
 8000c22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c28:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <HAL_Init+0x40>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a07      	ldr	r2, [pc, #28]	; (8000c4c <HAL_Init+0x40>)
 8000c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c34:	2003      	movs	r0, #3
 8000c36:	f000 f8d8 	bl	8000dea <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c3a:	200f      	movs	r0, #15
 8000c3c:	f7ff fe2c 	bl	8000898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c40:	f7ff fdb6 	bl	80007b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40023c00 	.word	0x40023c00

08000c50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c54:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <HAL_IncTick+0x20>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_IncTick+0x24>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4413      	add	r3, r2
 8000c60:	4a04      	ldr	r2, [pc, #16]	; (8000c74 <HAL_IncTick+0x24>)
 8000c62:	6013      	str	r3, [r2, #0]
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	20000008 	.word	0x20000008
 8000c74:	2000011c 	.word	0x2000011c

08000c78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c7c:	4b03      	ldr	r3, [pc, #12]	; (8000c8c <HAL_GetTick+0x14>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	2000011c 	.word	0x2000011c

08000c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f003 0307 	and.w	r3, r3, #7
 8000c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cac:	4013      	ands	r3, r2
 8000cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cc2:	4a04      	ldr	r2, [pc, #16]	; (8000cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	60d3      	str	r3, [r2, #12]
}
 8000cc8:	bf00      	nop
 8000cca:	3714      	adds	r7, #20
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cdc:	4b04      	ldr	r3, [pc, #16]	; (8000cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	0a1b      	lsrs	r3, r3, #8
 8000ce2:	f003 0307 	and.w	r3, r3, #7
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	db0b      	blt.n	8000d1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	f003 021f 	and.w	r2, r3, #31
 8000d0c:	4907      	ldr	r1, [pc, #28]	; (8000d2c <__NVIC_EnableIRQ+0x38>)
 8000d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d12:	095b      	lsrs	r3, r3, #5
 8000d14:	2001      	movs	r0, #1
 8000d16:	fa00 f202 	lsl.w	r2, r0, r2
 8000d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000e100 	.word	0xe000e100

08000d30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	6039      	str	r1, [r7, #0]
 8000d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	db0a      	blt.n	8000d5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	490c      	ldr	r1, [pc, #48]	; (8000d7c <__NVIC_SetPriority+0x4c>)
 8000d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4e:	0112      	lsls	r2, r2, #4
 8000d50:	b2d2      	uxtb	r2, r2
 8000d52:	440b      	add	r3, r1
 8000d54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d58:	e00a      	b.n	8000d70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	b2da      	uxtb	r2, r3
 8000d5e:	4908      	ldr	r1, [pc, #32]	; (8000d80 <__NVIC_SetPriority+0x50>)
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	f003 030f 	and.w	r3, r3, #15
 8000d66:	3b04      	subs	r3, #4
 8000d68:	0112      	lsls	r2, r2, #4
 8000d6a:	b2d2      	uxtb	r2, r2
 8000d6c:	440b      	add	r3, r1
 8000d6e:	761a      	strb	r2, [r3, #24]
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000e100 	.word	0xe000e100
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b089      	sub	sp, #36	; 0x24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	f1c3 0307 	rsb	r3, r3, #7
 8000d9e:	2b04      	cmp	r3, #4
 8000da0:	bf28      	it	cs
 8000da2:	2304      	movcs	r3, #4
 8000da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	3304      	adds	r3, #4
 8000daa:	2b06      	cmp	r3, #6
 8000dac:	d902      	bls.n	8000db4 <NVIC_EncodePriority+0x30>
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	3b03      	subs	r3, #3
 8000db2:	e000      	b.n	8000db6 <NVIC_EncodePriority+0x32>
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	43da      	mvns	r2, r3
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	401a      	ands	r2, r3
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd6:	43d9      	mvns	r1, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ddc:	4313      	orrs	r3, r2
         );
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3724      	adds	r7, #36	; 0x24
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f7ff ff4c 	bl	8000c90 <__NVIC_SetPriorityGrouping>
}
 8000df8:	bf00      	nop
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
 8000e0c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e12:	f7ff ff61 	bl	8000cd8 <__NVIC_GetPriorityGrouping>
 8000e16:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	68b9      	ldr	r1, [r7, #8]
 8000e1c:	6978      	ldr	r0, [r7, #20]
 8000e1e:	f7ff ffb1 	bl	8000d84 <NVIC_EncodePriority>
 8000e22:	4602      	mov	r2, r0
 8000e24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e28:	4611      	mov	r1, r2
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff ff80 	bl	8000d30 <__NVIC_SetPriority>
}
 8000e30:	bf00      	nop
 8000e32:	3718      	adds	r7, #24
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e46:	4618      	mov	r0, r3
 8000e48:	f7ff ff54 	bl	8000cf4 <__NVIC_EnableIRQ>
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b089      	sub	sp, #36	; 0x24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	61fb      	str	r3, [r7, #28]
 8000e6e:	e159      	b.n	8001124 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e70:	2201      	movs	r2, #1
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	697a      	ldr	r2, [r7, #20]
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	f040 8148 	bne.w	800111e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f003 0303 	and.w	r3, r3, #3
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d005      	beq.n	8000ea6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d130      	bne.n	8000f08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	2203      	movs	r2, #3
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	68da      	ldr	r2, [r3, #12]
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	69ba      	ldr	r2, [r7, #24]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	69ba      	ldr	r2, [r7, #24]
 8000ed4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000edc:	2201      	movs	r2, #1
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	091b      	lsrs	r3, r3, #4
 8000ef2:	f003 0201 	and.w	r2, r3, #1
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f003 0303 	and.w	r3, r3, #3
 8000f10:	2b03      	cmp	r3, #3
 8000f12:	d017      	beq.n	8000f44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	2203      	movs	r2, #3
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	689a      	ldr	r2, [r3, #8]
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f003 0303 	and.w	r3, r3, #3
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	d123      	bne.n	8000f98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	08da      	lsrs	r2, r3, #3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3208      	adds	r2, #8
 8000f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	f003 0307 	and.w	r3, r3, #7
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	220f      	movs	r2, #15
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	4013      	ands	r3, r2
 8000f72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	691a      	ldr	r2, [r3, #16]
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	f003 0307 	and.w	r3, r3, #7
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	08da      	lsrs	r2, r3, #3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	3208      	adds	r2, #8
 8000f92:	69b9      	ldr	r1, [r7, #24]
 8000f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4013      	ands	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 0203 	and.w	r2, r3, #3
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	f000 80a2 	beq.w	800111e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
 8000fde:	4b57      	ldr	r3, [pc, #348]	; (800113c <HAL_GPIO_Init+0x2e8>)
 8000fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe2:	4a56      	ldr	r2, [pc, #344]	; (800113c <HAL_GPIO_Init+0x2e8>)
 8000fe4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fe8:	6453      	str	r3, [r2, #68]	; 0x44
 8000fea:	4b54      	ldr	r3, [pc, #336]	; (800113c <HAL_GPIO_Init+0x2e8>)
 8000fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ff6:	4a52      	ldr	r2, [pc, #328]	; (8001140 <HAL_GPIO_Init+0x2ec>)
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	089b      	lsrs	r3, r3, #2
 8000ffc:	3302      	adds	r3, #2
 8000ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001002:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	f003 0303 	and.w	r3, r3, #3
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	220f      	movs	r2, #15
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	43db      	mvns	r3, r3
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	4013      	ands	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a49      	ldr	r2, [pc, #292]	; (8001144 <HAL_GPIO_Init+0x2f0>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d019      	beq.n	8001056 <HAL_GPIO_Init+0x202>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a48      	ldr	r2, [pc, #288]	; (8001148 <HAL_GPIO_Init+0x2f4>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d013      	beq.n	8001052 <HAL_GPIO_Init+0x1fe>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a47      	ldr	r2, [pc, #284]	; (800114c <HAL_GPIO_Init+0x2f8>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d00d      	beq.n	800104e <HAL_GPIO_Init+0x1fa>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a46      	ldr	r2, [pc, #280]	; (8001150 <HAL_GPIO_Init+0x2fc>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d007      	beq.n	800104a <HAL_GPIO_Init+0x1f6>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a45      	ldr	r2, [pc, #276]	; (8001154 <HAL_GPIO_Init+0x300>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d101      	bne.n	8001046 <HAL_GPIO_Init+0x1f2>
 8001042:	2304      	movs	r3, #4
 8001044:	e008      	b.n	8001058 <HAL_GPIO_Init+0x204>
 8001046:	2307      	movs	r3, #7
 8001048:	e006      	b.n	8001058 <HAL_GPIO_Init+0x204>
 800104a:	2303      	movs	r3, #3
 800104c:	e004      	b.n	8001058 <HAL_GPIO_Init+0x204>
 800104e:	2302      	movs	r3, #2
 8001050:	e002      	b.n	8001058 <HAL_GPIO_Init+0x204>
 8001052:	2301      	movs	r3, #1
 8001054:	e000      	b.n	8001058 <HAL_GPIO_Init+0x204>
 8001056:	2300      	movs	r3, #0
 8001058:	69fa      	ldr	r2, [r7, #28]
 800105a:	f002 0203 	and.w	r2, r2, #3
 800105e:	0092      	lsls	r2, r2, #2
 8001060:	4093      	lsls	r3, r2
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4313      	orrs	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001068:	4935      	ldr	r1, [pc, #212]	; (8001140 <HAL_GPIO_Init+0x2ec>)
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	089b      	lsrs	r3, r3, #2
 800106e:	3302      	adds	r3, #2
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001076:	4b38      	ldr	r3, [pc, #224]	; (8001158 <HAL_GPIO_Init+0x304>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	43db      	mvns	r3, r3
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	4013      	ands	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800108e:	2b00      	cmp	r3, #0
 8001090:	d003      	beq.n	800109a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	4313      	orrs	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800109a:	4a2f      	ldr	r2, [pc, #188]	; (8001158 <HAL_GPIO_Init+0x304>)
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010a0:	4b2d      	ldr	r3, [pc, #180]	; (8001158 <HAL_GPIO_Init+0x304>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	43db      	mvns	r3, r3
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	4013      	ands	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d003      	beq.n	80010c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010c4:	4a24      	ldr	r2, [pc, #144]	; (8001158 <HAL_GPIO_Init+0x304>)
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010ca:	4b23      	ldr	r3, [pc, #140]	; (8001158 <HAL_GPIO_Init+0x304>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	43db      	mvns	r3, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4013      	ands	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d003      	beq.n	80010ee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010ee:	4a1a      	ldr	r2, [pc, #104]	; (8001158 <HAL_GPIO_Init+0x304>)
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010f4:	4b18      	ldr	r3, [pc, #96]	; (8001158 <HAL_GPIO_Init+0x304>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4013      	ands	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	4313      	orrs	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001118:	4a0f      	ldr	r2, [pc, #60]	; (8001158 <HAL_GPIO_Init+0x304>)
 800111a:	69bb      	ldr	r3, [r7, #24]
 800111c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	3301      	adds	r3, #1
 8001122:	61fb      	str	r3, [r7, #28]
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	2b0f      	cmp	r3, #15
 8001128:	f67f aea2 	bls.w	8000e70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3724      	adds	r7, #36	; 0x24
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	40023800 	.word	0x40023800
 8001140:	40013800 	.word	0x40013800
 8001144:	40020000 	.word	0x40020000
 8001148:	40020400 	.word	0x40020400
 800114c:	40020800 	.word	0x40020800
 8001150:	40020c00 	.word	0x40020c00
 8001154:	40021000 	.word	0x40021000
 8001158:	40013c00 	.word	0x40013c00

0800115c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d101      	bne.n	800116e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e267      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	2b00      	cmp	r3, #0
 8001178:	d075      	beq.n	8001266 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800117a:	4b88      	ldr	r3, [pc, #544]	; (800139c <HAL_RCC_OscConfig+0x240>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	f003 030c 	and.w	r3, r3, #12
 8001182:	2b04      	cmp	r3, #4
 8001184:	d00c      	beq.n	80011a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001186:	4b85      	ldr	r3, [pc, #532]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800118e:	2b08      	cmp	r3, #8
 8001190:	d112      	bne.n	80011b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001192:	4b82      	ldr	r3, [pc, #520]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800119a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800119e:	d10b      	bne.n	80011b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a0:	4b7e      	ldr	r3, [pc, #504]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d05b      	beq.n	8001264 <HAL_RCC_OscConfig+0x108>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d157      	bne.n	8001264 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e242      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011c0:	d106      	bne.n	80011d0 <HAL_RCC_OscConfig+0x74>
 80011c2:	4b76      	ldr	r3, [pc, #472]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a75      	ldr	r2, [pc, #468]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011cc:	6013      	str	r3, [r2, #0]
 80011ce:	e01d      	b.n	800120c <HAL_RCC_OscConfig+0xb0>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011d8:	d10c      	bne.n	80011f4 <HAL_RCC_OscConfig+0x98>
 80011da:	4b70      	ldr	r3, [pc, #448]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a6f      	ldr	r2, [pc, #444]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e4:	6013      	str	r3, [r2, #0]
 80011e6:	4b6d      	ldr	r3, [pc, #436]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a6c      	ldr	r2, [pc, #432]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f0:	6013      	str	r3, [r2, #0]
 80011f2:	e00b      	b.n	800120c <HAL_RCC_OscConfig+0xb0>
 80011f4:	4b69      	ldr	r3, [pc, #420]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a68      	ldr	r2, [pc, #416]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011fe:	6013      	str	r3, [r2, #0]
 8001200:	4b66      	ldr	r3, [pc, #408]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a65      	ldr	r2, [pc, #404]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800120a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d013      	beq.n	800123c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001214:	f7ff fd30 	bl	8000c78 <HAL_GetTick>
 8001218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121a:	e008      	b.n	800122e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800121c:	f7ff fd2c 	bl	8000c78 <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	2b64      	cmp	r3, #100	; 0x64
 8001228:	d901      	bls.n	800122e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800122a:	2303      	movs	r3, #3
 800122c:	e207      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800122e:	4b5b      	ldr	r3, [pc, #364]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d0f0      	beq.n	800121c <HAL_RCC_OscConfig+0xc0>
 800123a:	e014      	b.n	8001266 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800123c:	f7ff fd1c 	bl	8000c78 <HAL_GetTick>
 8001240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001242:	e008      	b.n	8001256 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001244:	f7ff fd18 	bl	8000c78 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b64      	cmp	r3, #100	; 0x64
 8001250:	d901      	bls.n	8001256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e1f3      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001256:	4b51      	ldr	r3, [pc, #324]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1f0      	bne.n	8001244 <HAL_RCC_OscConfig+0xe8>
 8001262:	e000      	b.n	8001266 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0302 	and.w	r3, r3, #2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d063      	beq.n	800133a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001272:	4b4a      	ldr	r3, [pc, #296]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	f003 030c 	and.w	r3, r3, #12
 800127a:	2b00      	cmp	r3, #0
 800127c:	d00b      	beq.n	8001296 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800127e:	4b47      	ldr	r3, [pc, #284]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001286:	2b08      	cmp	r3, #8
 8001288:	d11c      	bne.n	80012c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800128a:	4b44      	ldr	r3, [pc, #272]	; (800139c <HAL_RCC_OscConfig+0x240>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d116      	bne.n	80012c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001296:	4b41      	ldr	r3, [pc, #260]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d005      	beq.n	80012ae <HAL_RCC_OscConfig+0x152>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d001      	beq.n	80012ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e1c7      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ae:	4b3b      	ldr	r3, [pc, #236]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	691b      	ldr	r3, [r3, #16]
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	4937      	ldr	r1, [pc, #220]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012c2:	e03a      	b.n	800133a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d020      	beq.n	800130e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012cc:	4b34      	ldr	r3, [pc, #208]	; (80013a0 <HAL_RCC_OscConfig+0x244>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d2:	f7ff fcd1 	bl	8000c78 <HAL_GetTick>
 80012d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012d8:	e008      	b.n	80012ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012da:	f7ff fccd 	bl	8000c78 <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d901      	bls.n	80012ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e1a8      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ec:	4b2b      	ldr	r3, [pc, #172]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0302 	and.w	r3, r3, #2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d0f0      	beq.n	80012da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012f8:	4b28      	ldr	r3, [pc, #160]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	691b      	ldr	r3, [r3, #16]
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	4925      	ldr	r1, [pc, #148]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001308:	4313      	orrs	r3, r2
 800130a:	600b      	str	r3, [r1, #0]
 800130c:	e015      	b.n	800133a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800130e:	4b24      	ldr	r3, [pc, #144]	; (80013a0 <HAL_RCC_OscConfig+0x244>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001314:	f7ff fcb0 	bl	8000c78 <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131a:	e008      	b.n	800132e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800131c:	f7ff fcac 	bl	8000c78 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b02      	cmp	r3, #2
 8001328:	d901      	bls.n	800132e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e187      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800132e:	4b1b      	ldr	r3, [pc, #108]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d1f0      	bne.n	800131c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0308 	and.w	r3, r3, #8
 8001342:	2b00      	cmp	r3, #0
 8001344:	d036      	beq.n	80013b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d016      	beq.n	800137c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <HAL_RCC_OscConfig+0x248>)
 8001350:	2201      	movs	r2, #1
 8001352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001354:	f7ff fc90 	bl	8000c78 <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800135c:	f7ff fc8c 	bl	8000c78 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e167      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800136e:	4b0b      	ldr	r3, [pc, #44]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001370:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	2b00      	cmp	r3, #0
 8001378:	d0f0      	beq.n	800135c <HAL_RCC_OscConfig+0x200>
 800137a:	e01b      	b.n	80013b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800137c:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <HAL_RCC_OscConfig+0x248>)
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001382:	f7ff fc79 	bl	8000c78 <HAL_GetTick>
 8001386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001388:	e00e      	b.n	80013a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800138a:	f7ff fc75 	bl	8000c78 <HAL_GetTick>
 800138e:	4602      	mov	r2, r0
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d907      	bls.n	80013a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001398:	2303      	movs	r3, #3
 800139a:	e150      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
 800139c:	40023800 	.word	0x40023800
 80013a0:	42470000 	.word	0x42470000
 80013a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a8:	4b88      	ldr	r3, [pc, #544]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1ea      	bne.n	800138a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0304 	and.w	r3, r3, #4
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f000 8097 	beq.w	80014f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013c6:	4b81      	ldr	r3, [pc, #516]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d10f      	bne.n	80013f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	60bb      	str	r3, [r7, #8]
 80013d6:	4b7d      	ldr	r3, [pc, #500]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	4a7c      	ldr	r2, [pc, #496]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e0:	6413      	str	r3, [r2, #64]	; 0x40
 80013e2:	4b7a      	ldr	r3, [pc, #488]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ea:	60bb      	str	r3, [r7, #8]
 80013ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013ee:	2301      	movs	r3, #1
 80013f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f2:	4b77      	ldr	r3, [pc, #476]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d118      	bne.n	8001430 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013fe:	4b74      	ldr	r3, [pc, #464]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a73      	ldr	r2, [pc, #460]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 8001404:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001408:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800140a:	f7ff fc35 	bl	8000c78 <HAL_GetTick>
 800140e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001410:	e008      	b.n	8001424 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001412:	f7ff fc31 	bl	8000c78 <HAL_GetTick>
 8001416:	4602      	mov	r2, r0
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	2b02      	cmp	r3, #2
 800141e:	d901      	bls.n	8001424 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e10c      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001424:	4b6a      	ldr	r3, [pc, #424]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800142c:	2b00      	cmp	r3, #0
 800142e:	d0f0      	beq.n	8001412 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d106      	bne.n	8001446 <HAL_RCC_OscConfig+0x2ea>
 8001438:	4b64      	ldr	r3, [pc, #400]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800143a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800143c:	4a63      	ldr	r2, [pc, #396]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	6713      	str	r3, [r2, #112]	; 0x70
 8001444:	e01c      	b.n	8001480 <HAL_RCC_OscConfig+0x324>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	2b05      	cmp	r3, #5
 800144c:	d10c      	bne.n	8001468 <HAL_RCC_OscConfig+0x30c>
 800144e:	4b5f      	ldr	r3, [pc, #380]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001452:	4a5e      	ldr	r2, [pc, #376]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001454:	f043 0304 	orr.w	r3, r3, #4
 8001458:	6713      	str	r3, [r2, #112]	; 0x70
 800145a:	4b5c      	ldr	r3, [pc, #368]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800145c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800145e:	4a5b      	ldr	r2, [pc, #364]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6713      	str	r3, [r2, #112]	; 0x70
 8001466:	e00b      	b.n	8001480 <HAL_RCC_OscConfig+0x324>
 8001468:	4b58      	ldr	r3, [pc, #352]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800146a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800146c:	4a57      	ldr	r2, [pc, #348]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800146e:	f023 0301 	bic.w	r3, r3, #1
 8001472:	6713      	str	r3, [r2, #112]	; 0x70
 8001474:	4b55      	ldr	r3, [pc, #340]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001478:	4a54      	ldr	r2, [pc, #336]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800147a:	f023 0304 	bic.w	r3, r3, #4
 800147e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d015      	beq.n	80014b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001488:	f7ff fbf6 	bl	8000c78 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800148e:	e00a      	b.n	80014a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001490:	f7ff fbf2 	bl	8000c78 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	f241 3288 	movw	r2, #5000	; 0x1388
 800149e:	4293      	cmp	r3, r2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e0cb      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a6:	4b49      	ldr	r3, [pc, #292]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d0ee      	beq.n	8001490 <HAL_RCC_OscConfig+0x334>
 80014b2:	e014      	b.n	80014de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b4:	f7ff fbe0 	bl	8000c78 <HAL_GetTick>
 80014b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ba:	e00a      	b.n	80014d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014bc:	f7ff fbdc 	bl	8000c78 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e0b5      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d2:	4b3e      	ldr	r3, [pc, #248]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d1ee      	bne.n	80014bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014de:	7dfb      	ldrb	r3, [r7, #23]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d105      	bne.n	80014f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014e4:	4b39      	ldr	r3, [pc, #228]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e8:	4a38      	ldr	r2, [pc, #224]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f000 80a1 	beq.w	800163c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014fa:	4b34      	ldr	r3, [pc, #208]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	f003 030c 	and.w	r3, r3, #12
 8001502:	2b08      	cmp	r3, #8
 8001504:	d05c      	beq.n	80015c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	2b02      	cmp	r3, #2
 800150c:	d141      	bne.n	8001592 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800150e:	4b31      	ldr	r3, [pc, #196]	; (80015d4 <HAL_RCC_OscConfig+0x478>)
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001514:	f7ff fbb0 	bl	8000c78 <HAL_GetTick>
 8001518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800151c:	f7ff fbac 	bl	8000c78 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e087      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800152e:	4b27      	ldr	r3, [pc, #156]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1f0      	bne.n	800151c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	69da      	ldr	r2, [r3, #28]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6a1b      	ldr	r3, [r3, #32]
 8001542:	431a      	orrs	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001548:	019b      	lsls	r3, r3, #6
 800154a:	431a      	orrs	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001550:	085b      	lsrs	r3, r3, #1
 8001552:	3b01      	subs	r3, #1
 8001554:	041b      	lsls	r3, r3, #16
 8001556:	431a      	orrs	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800155c:	061b      	lsls	r3, r3, #24
 800155e:	491b      	ldr	r1, [pc, #108]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001560:	4313      	orrs	r3, r2
 8001562:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001564:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <HAL_RCC_OscConfig+0x478>)
 8001566:	2201      	movs	r2, #1
 8001568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156a:	f7ff fb85 	bl	8000c78 <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001572:	f7ff fb81 	bl	8000c78 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e05c      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001584:	4b11      	ldr	r3, [pc, #68]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d0f0      	beq.n	8001572 <HAL_RCC_OscConfig+0x416>
 8001590:	e054      	b.n	800163c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001592:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <HAL_RCC_OscConfig+0x478>)
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001598:	f7ff fb6e 	bl	8000c78 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a0:	f7ff fb6a 	bl	8000c78 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e045      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015b2:	4b06      	ldr	r3, [pc, #24]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x444>
 80015be:	e03d      	b.n	800163c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d107      	bne.n	80015d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e038      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40007000 	.word	0x40007000
 80015d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015d8:	4b1b      	ldr	r3, [pc, #108]	; (8001648 <HAL_RCC_OscConfig+0x4ec>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d028      	beq.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d121      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015fe:	429a      	cmp	r2, r3
 8001600:	d11a      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001608:	4013      	ands	r3, r2
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800160e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001610:	4293      	cmp	r3, r2
 8001612:	d111      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	085b      	lsrs	r3, r3, #1
 8001620:	3b01      	subs	r3, #1
 8001622:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001624:	429a      	cmp	r2, r3
 8001626:	d107      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001632:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001634:	429a      	cmp	r2, r3
 8001636:	d001      	beq.n	800163c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e000      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3718      	adds	r7, #24
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800

0800164c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d101      	bne.n	8001660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e0cc      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001660:	4b68      	ldr	r3, [pc, #416]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	429a      	cmp	r2, r3
 800166c:	d90c      	bls.n	8001688 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800166e:	4b65      	ldr	r3, [pc, #404]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001676:	4b63      	ldr	r3, [pc, #396]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	429a      	cmp	r2, r3
 8001682:	d001      	beq.n	8001688 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e0b8      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d020      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0304 	and.w	r3, r3, #4
 800169c:	2b00      	cmp	r3, #0
 800169e:	d005      	beq.n	80016ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016a0:	4b59      	ldr	r3, [pc, #356]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	4a58      	ldr	r2, [pc, #352]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0308 	and.w	r3, r3, #8
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d005      	beq.n	80016c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016b8:	4b53      	ldr	r3, [pc, #332]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	4a52      	ldr	r2, [pc, #328]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016c4:	4b50      	ldr	r3, [pc, #320]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	494d      	ldr	r1, [pc, #308]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d044      	beq.n	800176c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d107      	bne.n	80016fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ea:	4b47      	ldr	r3, [pc, #284]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d119      	bne.n	800172a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e07f      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d003      	beq.n	800170a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001706:	2b03      	cmp	r3, #3
 8001708:	d107      	bne.n	800171a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800170a:	4b3f      	ldr	r3, [pc, #252]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d109      	bne.n	800172a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e06f      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800171a:	4b3b      	ldr	r3, [pc, #236]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d101      	bne.n	800172a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e067      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800172a:	4b37      	ldr	r3, [pc, #220]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f023 0203 	bic.w	r2, r3, #3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	4934      	ldr	r1, [pc, #208]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 8001738:	4313      	orrs	r3, r2
 800173a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800173c:	f7ff fa9c 	bl	8000c78 <HAL_GetTick>
 8001740:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001742:	e00a      	b.n	800175a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001744:	f7ff fa98 	bl	8000c78 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001752:	4293      	cmp	r3, r2
 8001754:	d901      	bls.n	800175a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e04f      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800175a:	4b2b      	ldr	r3, [pc, #172]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f003 020c 	and.w	r2, r3, #12
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	429a      	cmp	r2, r3
 800176a:	d1eb      	bne.n	8001744 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800176c:	4b25      	ldr	r3, [pc, #148]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	429a      	cmp	r2, r3
 8001778:	d20c      	bcs.n	8001794 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177a:	4b22      	ldr	r3, [pc, #136]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	b2d2      	uxtb	r2, r2
 8001780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001782:	4b20      	ldr	r3, [pc, #128]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	429a      	cmp	r2, r3
 800178e:	d001      	beq.n	8001794 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e032      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	2b00      	cmp	r3, #0
 800179e:	d008      	beq.n	80017b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017a0:	4b19      	ldr	r3, [pc, #100]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	4916      	ldr	r1, [pc, #88]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	4313      	orrs	r3, r2
 80017b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0308 	and.w	r3, r3, #8
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d009      	beq.n	80017d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017be:	4b12      	ldr	r3, [pc, #72]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	691b      	ldr	r3, [r3, #16]
 80017ca:	00db      	lsls	r3, r3, #3
 80017cc:	490e      	ldr	r1, [pc, #56]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017ce:	4313      	orrs	r3, r2
 80017d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017d2:	f000 f821 	bl	8001818 <HAL_RCC_GetSysClockFreq>
 80017d6:	4602      	mov	r2, r0
 80017d8:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	091b      	lsrs	r3, r3, #4
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	490a      	ldr	r1, [pc, #40]	; (800180c <HAL_RCC_ClockConfig+0x1c0>)
 80017e4:	5ccb      	ldrb	r3, [r1, r3]
 80017e6:	fa22 f303 	lsr.w	r3, r2, r3
 80017ea:	4a09      	ldr	r2, [pc, #36]	; (8001810 <HAL_RCC_ClockConfig+0x1c4>)
 80017ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017ee:	4b09      	ldr	r3, [pc, #36]	; (8001814 <HAL_RCC_ClockConfig+0x1c8>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff f850 	bl	8000898 <HAL_InitTick>

  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40023c00 	.word	0x40023c00
 8001808:	40023800 	.word	0x40023800
 800180c:	08006204 	.word	0x08006204
 8001810:	20000000 	.word	0x20000000
 8001814:	20000004 	.word	0x20000004

08001818 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001818:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800181c:	b090      	sub	sp, #64	; 0x40
 800181e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001820:	2300      	movs	r3, #0
 8001822:	637b      	str	r3, [r7, #52]	; 0x34
 8001824:	2300      	movs	r3, #0
 8001826:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001828:	2300      	movs	r3, #0
 800182a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001830:	4b59      	ldr	r3, [pc, #356]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 030c 	and.w	r3, r3, #12
 8001838:	2b08      	cmp	r3, #8
 800183a:	d00d      	beq.n	8001858 <HAL_RCC_GetSysClockFreq+0x40>
 800183c:	2b08      	cmp	r3, #8
 800183e:	f200 80a1 	bhi.w	8001984 <HAL_RCC_GetSysClockFreq+0x16c>
 8001842:	2b00      	cmp	r3, #0
 8001844:	d002      	beq.n	800184c <HAL_RCC_GetSysClockFreq+0x34>
 8001846:	2b04      	cmp	r3, #4
 8001848:	d003      	beq.n	8001852 <HAL_RCC_GetSysClockFreq+0x3a>
 800184a:	e09b      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800184c:	4b53      	ldr	r3, [pc, #332]	; (800199c <HAL_RCC_GetSysClockFreq+0x184>)
 800184e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001850:	e09b      	b.n	800198a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001852:	4b53      	ldr	r3, [pc, #332]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001854:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001856:	e098      	b.n	800198a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001858:	4b4f      	ldr	r3, [pc, #316]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001860:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001862:	4b4d      	ldr	r3, [pc, #308]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d028      	beq.n	80018c0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800186e:	4b4a      	ldr	r3, [pc, #296]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	099b      	lsrs	r3, r3, #6
 8001874:	2200      	movs	r2, #0
 8001876:	623b      	str	r3, [r7, #32]
 8001878:	627a      	str	r2, [r7, #36]	; 0x24
 800187a:	6a3b      	ldr	r3, [r7, #32]
 800187c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001880:	2100      	movs	r1, #0
 8001882:	4b47      	ldr	r3, [pc, #284]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001884:	fb03 f201 	mul.w	r2, r3, r1
 8001888:	2300      	movs	r3, #0
 800188a:	fb00 f303 	mul.w	r3, r0, r3
 800188e:	4413      	add	r3, r2
 8001890:	4a43      	ldr	r2, [pc, #268]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001892:	fba0 1202 	umull	r1, r2, r0, r2
 8001896:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001898:	460a      	mov	r2, r1
 800189a:	62ba      	str	r2, [r7, #40]	; 0x28
 800189c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800189e:	4413      	add	r3, r2
 80018a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018a4:	2200      	movs	r2, #0
 80018a6:	61bb      	str	r3, [r7, #24]
 80018a8:	61fa      	str	r2, [r7, #28]
 80018aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80018b2:	f7fe fce5 	bl	8000280 <__aeabi_uldivmod>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	4613      	mov	r3, r2
 80018bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018be:	e053      	b.n	8001968 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018c0:	4b35      	ldr	r3, [pc, #212]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	099b      	lsrs	r3, r3, #6
 80018c6:	2200      	movs	r2, #0
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	617a      	str	r2, [r7, #20]
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80018d2:	f04f 0b00 	mov.w	fp, #0
 80018d6:	4652      	mov	r2, sl
 80018d8:	465b      	mov	r3, fp
 80018da:	f04f 0000 	mov.w	r0, #0
 80018de:	f04f 0100 	mov.w	r1, #0
 80018e2:	0159      	lsls	r1, r3, #5
 80018e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018e8:	0150      	lsls	r0, r2, #5
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	ebb2 080a 	subs.w	r8, r2, sl
 80018f2:	eb63 090b 	sbc.w	r9, r3, fp
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	f04f 0300 	mov.w	r3, #0
 80018fe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001902:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001906:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800190a:	ebb2 0408 	subs.w	r4, r2, r8
 800190e:	eb63 0509 	sbc.w	r5, r3, r9
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	f04f 0300 	mov.w	r3, #0
 800191a:	00eb      	lsls	r3, r5, #3
 800191c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001920:	00e2      	lsls	r2, r4, #3
 8001922:	4614      	mov	r4, r2
 8001924:	461d      	mov	r5, r3
 8001926:	eb14 030a 	adds.w	r3, r4, sl
 800192a:	603b      	str	r3, [r7, #0]
 800192c:	eb45 030b 	adc.w	r3, r5, fp
 8001930:	607b      	str	r3, [r7, #4]
 8001932:	f04f 0200 	mov.w	r2, #0
 8001936:	f04f 0300 	mov.w	r3, #0
 800193a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800193e:	4629      	mov	r1, r5
 8001940:	028b      	lsls	r3, r1, #10
 8001942:	4621      	mov	r1, r4
 8001944:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001948:	4621      	mov	r1, r4
 800194a:	028a      	lsls	r2, r1, #10
 800194c:	4610      	mov	r0, r2
 800194e:	4619      	mov	r1, r3
 8001950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001952:	2200      	movs	r2, #0
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	60fa      	str	r2, [r7, #12]
 8001958:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800195c:	f7fe fc90 	bl	8000280 <__aeabi_uldivmod>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4613      	mov	r3, r2
 8001966:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001968:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	0c1b      	lsrs	r3, r3, #16
 800196e:	f003 0303 	and.w	r3, r3, #3
 8001972:	3301      	adds	r3, #1
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001978:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800197a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800197c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001980:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001982:	e002      	b.n	800198a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001984:	4b05      	ldr	r3, [pc, #20]	; (800199c <HAL_RCC_GetSysClockFreq+0x184>)
 8001986:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001988:	bf00      	nop
    }
  }
  return sysclockfreq;
 800198a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800198c:	4618      	mov	r0, r3
 800198e:	3740      	adds	r7, #64	; 0x40
 8001990:	46bd      	mov	sp, r7
 8001992:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800
 800199c:	00f42400 	.word	0x00f42400
 80019a0:	017d7840 	.word	0x017d7840

080019a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019a8:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	20000000 	.word	0x20000000

080019bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019c0:	f7ff fff0 	bl	80019a4 <HAL_RCC_GetHCLKFreq>
 80019c4:	4602      	mov	r2, r0
 80019c6:	4b05      	ldr	r3, [pc, #20]	; (80019dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	0a9b      	lsrs	r3, r3, #10
 80019cc:	f003 0307 	and.w	r3, r3, #7
 80019d0:	4903      	ldr	r1, [pc, #12]	; (80019e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019d2:	5ccb      	ldrb	r3, [r1, r3]
 80019d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019d8:	4618      	mov	r0, r3
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40023800 	.word	0x40023800
 80019e0:	08006214 	.word	0x08006214

080019e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80019e8:	f7ff ffdc 	bl	80019a4 <HAL_RCC_GetHCLKFreq>
 80019ec:	4602      	mov	r2, r0
 80019ee:	4b05      	ldr	r3, [pc, #20]	; (8001a04 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	0b5b      	lsrs	r3, r3, #13
 80019f4:	f003 0307 	and.w	r3, r3, #7
 80019f8:	4903      	ldr	r1, [pc, #12]	; (8001a08 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019fa:	5ccb      	ldrb	r3, [r1, r3]
 80019fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40023800 	.word	0x40023800
 8001a08:	08006214 	.word	0x08006214

08001a0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	220f      	movs	r2, #15
 8001a1a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a1c:	4b12      	ldr	r3, [pc, #72]	; (8001a68 <HAL_RCC_GetClockConfig+0x5c>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f003 0203 	and.w	r2, r3, #3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a28:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <HAL_RCC_GetClockConfig+0x5c>)
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a34:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <HAL_RCC_GetClockConfig+0x5c>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a40:	4b09      	ldr	r3, [pc, #36]	; (8001a68 <HAL_RCC_GetClockConfig+0x5c>)
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	08db      	lsrs	r3, r3, #3
 8001a46:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a4e:	4b07      	ldr	r3, [pc, #28]	; (8001a6c <HAL_RCC_GetClockConfig+0x60>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0207 	and.w	r2, r3, #7
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	601a      	str	r2, [r3, #0]
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40023c00 	.word	0x40023c00

08001a70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e041      	b.n	8001b06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d106      	bne.n	8001a9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f000 f839 	bl	8001b0e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	3304      	adds	r3, #4
 8001aac:	4619      	mov	r1, r3
 8001aae:	4610      	mov	r0, r2
 8001ab0:	f000 f9ca 	bl	8001e48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2201      	movs	r2, #1
 8001af0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2201      	movs	r2, #1
 8001af8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2201      	movs	r2, #1
 8001b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b16:	bf00      	nop
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
	...

08001b24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d001      	beq.n	8001b3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e044      	b.n	8001bc6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2202      	movs	r2, #2
 8001b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	68da      	ldr	r2, [r3, #12]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f042 0201 	orr.w	r2, r2, #1
 8001b52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a1e      	ldr	r2, [pc, #120]	; (8001bd4 <HAL_TIM_Base_Start_IT+0xb0>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d018      	beq.n	8001b90 <HAL_TIM_Base_Start_IT+0x6c>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b66:	d013      	beq.n	8001b90 <HAL_TIM_Base_Start_IT+0x6c>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a1a      	ldr	r2, [pc, #104]	; (8001bd8 <HAL_TIM_Base_Start_IT+0xb4>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d00e      	beq.n	8001b90 <HAL_TIM_Base_Start_IT+0x6c>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a19      	ldr	r2, [pc, #100]	; (8001bdc <HAL_TIM_Base_Start_IT+0xb8>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d009      	beq.n	8001b90 <HAL_TIM_Base_Start_IT+0x6c>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a17      	ldr	r2, [pc, #92]	; (8001be0 <HAL_TIM_Base_Start_IT+0xbc>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d004      	beq.n	8001b90 <HAL_TIM_Base_Start_IT+0x6c>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a16      	ldr	r2, [pc, #88]	; (8001be4 <HAL_TIM_Base_Start_IT+0xc0>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d111      	bne.n	8001bb4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 0307 	and.w	r3, r3, #7
 8001b9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2b06      	cmp	r3, #6
 8001ba0:	d010      	beq.n	8001bc4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f042 0201 	orr.w	r2, r2, #1
 8001bb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bb2:	e007      	b.n	8001bc4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f042 0201 	orr.w	r2, r2, #1
 8001bc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3714      	adds	r7, #20
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	40010000 	.word	0x40010000
 8001bd8:	40000400 	.word	0x40000400
 8001bdc:	40000800 	.word	0x40000800
 8001be0:	40000c00 	.word	0x40000c00
 8001be4:	40014000 	.word	0x40014000

08001be8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d122      	bne.n	8001c44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d11b      	bne.n	8001c44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f06f 0202 	mvn.w	r2, #2
 8001c14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 f8ee 	bl	8001e0c <HAL_TIM_IC_CaptureCallback>
 8001c30:	e005      	b.n	8001c3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 f8e0 	bl	8001df8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f000 f8f1 	bl	8001e20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	f003 0304 	and.w	r3, r3, #4
 8001c4e:	2b04      	cmp	r3, #4
 8001c50:	d122      	bne.n	8001c98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	f003 0304 	and.w	r3, r3, #4
 8001c5c:	2b04      	cmp	r3, #4
 8001c5e:	d11b      	bne.n	8001c98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f06f 0204 	mvn.w	r2, #4
 8001c68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 f8c4 	bl	8001e0c <HAL_TIM_IC_CaptureCallback>
 8001c84:	e005      	b.n	8001c92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 f8b6 	bl	8001df8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f000 f8c7 	bl	8001e20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	f003 0308 	and.w	r3, r3, #8
 8001ca2:	2b08      	cmp	r3, #8
 8001ca4:	d122      	bne.n	8001cec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	f003 0308 	and.w	r3, r3, #8
 8001cb0:	2b08      	cmp	r3, #8
 8001cb2:	d11b      	bne.n	8001cec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f06f 0208 	mvn.w	r2, #8
 8001cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2204      	movs	r2, #4
 8001cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	f003 0303 	and.w	r3, r3, #3
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d003      	beq.n	8001cda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 f89a 	bl	8001e0c <HAL_TIM_IC_CaptureCallback>
 8001cd8:	e005      	b.n	8001ce6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f000 f88c 	bl	8001df8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f000 f89d 	bl	8001e20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	f003 0310 	and.w	r3, r3, #16
 8001cf6:	2b10      	cmp	r3, #16
 8001cf8:	d122      	bne.n	8001d40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	f003 0310 	and.w	r3, r3, #16
 8001d04:	2b10      	cmp	r3, #16
 8001d06:	d11b      	bne.n	8001d40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f06f 0210 	mvn.w	r2, #16
 8001d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2208      	movs	r2, #8
 8001d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f000 f870 	bl	8001e0c <HAL_TIM_IC_CaptureCallback>
 8001d2c:	e005      	b.n	8001d3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f000 f862 	bl	8001df8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f000 f873 	bl	8001e20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	691b      	ldr	r3, [r3, #16]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d10e      	bne.n	8001d6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d107      	bne.n	8001d6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f06f 0201 	mvn.w	r2, #1
 8001d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f7fe fd0a 	bl	8000780 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	691b      	ldr	r3, [r3, #16]
 8001d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d76:	2b80      	cmp	r3, #128	; 0x80
 8001d78:	d10e      	bne.n	8001d98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d84:	2b80      	cmp	r3, #128	; 0x80
 8001d86:	d107      	bne.n	8001d98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f000 f8e2 	bl	8001f5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001da2:	2b40      	cmp	r3, #64	; 0x40
 8001da4:	d10e      	bne.n	8001dc4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001db0:	2b40      	cmp	r3, #64	; 0x40
 8001db2:	d107      	bne.n	8001dc4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 f838 	bl	8001e34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	f003 0320 	and.w	r3, r3, #32
 8001dce:	2b20      	cmp	r3, #32
 8001dd0:	d10e      	bne.n	8001df0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	f003 0320 	and.w	r3, r3, #32
 8001ddc:	2b20      	cmp	r3, #32
 8001dde:	d107      	bne.n	8001df0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f06f 0220 	mvn.w	r2, #32
 8001de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f8ac 	bl	8001f48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001df0:	bf00      	nop
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a34      	ldr	r2, [pc, #208]	; (8001f2c <TIM_Base_SetConfig+0xe4>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d00f      	beq.n	8001e80 <TIM_Base_SetConfig+0x38>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e66:	d00b      	beq.n	8001e80 <TIM_Base_SetConfig+0x38>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a31      	ldr	r2, [pc, #196]	; (8001f30 <TIM_Base_SetConfig+0xe8>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d007      	beq.n	8001e80 <TIM_Base_SetConfig+0x38>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a30      	ldr	r2, [pc, #192]	; (8001f34 <TIM_Base_SetConfig+0xec>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d003      	beq.n	8001e80 <TIM_Base_SetConfig+0x38>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a2f      	ldr	r2, [pc, #188]	; (8001f38 <TIM_Base_SetConfig+0xf0>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d108      	bne.n	8001e92 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a25      	ldr	r2, [pc, #148]	; (8001f2c <TIM_Base_SetConfig+0xe4>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d01b      	beq.n	8001ed2 <TIM_Base_SetConfig+0x8a>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ea0:	d017      	beq.n	8001ed2 <TIM_Base_SetConfig+0x8a>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a22      	ldr	r2, [pc, #136]	; (8001f30 <TIM_Base_SetConfig+0xe8>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d013      	beq.n	8001ed2 <TIM_Base_SetConfig+0x8a>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a21      	ldr	r2, [pc, #132]	; (8001f34 <TIM_Base_SetConfig+0xec>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d00f      	beq.n	8001ed2 <TIM_Base_SetConfig+0x8a>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a20      	ldr	r2, [pc, #128]	; (8001f38 <TIM_Base_SetConfig+0xf0>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d00b      	beq.n	8001ed2 <TIM_Base_SetConfig+0x8a>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a1f      	ldr	r2, [pc, #124]	; (8001f3c <TIM_Base_SetConfig+0xf4>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d007      	beq.n	8001ed2 <TIM_Base_SetConfig+0x8a>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a1e      	ldr	r2, [pc, #120]	; (8001f40 <TIM_Base_SetConfig+0xf8>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d003      	beq.n	8001ed2 <TIM_Base_SetConfig+0x8a>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a1d      	ldr	r2, [pc, #116]	; (8001f44 <TIM_Base_SetConfig+0xfc>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d108      	bne.n	8001ee4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ed8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	68fa      	ldr	r2, [r7, #12]
 8001ef6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	689a      	ldr	r2, [r3, #8]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4a08      	ldr	r2, [pc, #32]	; (8001f2c <TIM_Base_SetConfig+0xe4>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d103      	bne.n	8001f18 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	691a      	ldr	r2, [r3, #16]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	615a      	str	r2, [r3, #20]
}
 8001f1e:	bf00      	nop
 8001f20:	3714      	adds	r7, #20
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	40010000 	.word	0x40010000
 8001f30:	40000400 	.word	0x40000400
 8001f34:	40000800 	.word	0x40000800
 8001f38:	40000c00 	.word	0x40000c00
 8001f3c:	40014000 	.word	0x40014000
 8001f40:	40014400 	.word	0x40014400
 8001f44:	40014800 	.word	0x40014800

08001f48 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f64:	bf00      	nop
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e03f      	b.n	8002002 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d106      	bne.n	8001f9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f7fe fc36 	bl	8000808 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2224      	movs	r2, #36	; 0x24
 8001fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fb2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f000 f829 	bl	800200c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	691a      	ldr	r2, [r3, #16]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	695a      	ldr	r2, [r3, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68da      	ldr	r2, [r3, #12]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001fe8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2220      	movs	r2, #32
 8001ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2220      	movs	r2, #32
 8001ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800200c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002010:	b0c0      	sub	sp, #256	; 0x100
 8002012:	af00      	add	r7, sp, #0
 8002014:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	691b      	ldr	r3, [r3, #16]
 8002020:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002028:	68d9      	ldr	r1, [r3, #12]
 800202a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	ea40 0301 	orr.w	r3, r0, r1
 8002034:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	431a      	orrs	r2, r3
 8002044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	431a      	orrs	r2, r3
 800204c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	4313      	orrs	r3, r2
 8002054:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002064:	f021 010c 	bic.w	r1, r1, #12
 8002068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002072:	430b      	orrs	r3, r1
 8002074:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002086:	6999      	ldr	r1, [r3, #24]
 8002088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	ea40 0301 	orr.w	r3, r0, r1
 8002092:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	4b8f      	ldr	r3, [pc, #572]	; (80022d8 <UART_SetConfig+0x2cc>)
 800209c:	429a      	cmp	r2, r3
 800209e:	d005      	beq.n	80020ac <UART_SetConfig+0xa0>
 80020a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	4b8d      	ldr	r3, [pc, #564]	; (80022dc <UART_SetConfig+0x2d0>)
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d104      	bne.n	80020b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80020ac:	f7ff fc9a 	bl	80019e4 <HAL_RCC_GetPCLK2Freq>
 80020b0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80020b4:	e003      	b.n	80020be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80020b6:	f7ff fc81 	bl	80019bc <HAL_RCC_GetPCLK1Freq>
 80020ba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020c2:	69db      	ldr	r3, [r3, #28]
 80020c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020c8:	f040 810c 	bne.w	80022e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020d0:	2200      	movs	r2, #0
 80020d2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80020d6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80020da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80020de:	4622      	mov	r2, r4
 80020e0:	462b      	mov	r3, r5
 80020e2:	1891      	adds	r1, r2, r2
 80020e4:	65b9      	str	r1, [r7, #88]	; 0x58
 80020e6:	415b      	adcs	r3, r3
 80020e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80020ee:	4621      	mov	r1, r4
 80020f0:	eb12 0801 	adds.w	r8, r2, r1
 80020f4:	4629      	mov	r1, r5
 80020f6:	eb43 0901 	adc.w	r9, r3, r1
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	f04f 0300 	mov.w	r3, #0
 8002102:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002106:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800210a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800210e:	4690      	mov	r8, r2
 8002110:	4699      	mov	r9, r3
 8002112:	4623      	mov	r3, r4
 8002114:	eb18 0303 	adds.w	r3, r8, r3
 8002118:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800211c:	462b      	mov	r3, r5
 800211e:	eb49 0303 	adc.w	r3, r9, r3
 8002122:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002132:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002136:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800213a:	460b      	mov	r3, r1
 800213c:	18db      	adds	r3, r3, r3
 800213e:	653b      	str	r3, [r7, #80]	; 0x50
 8002140:	4613      	mov	r3, r2
 8002142:	eb42 0303 	adc.w	r3, r2, r3
 8002146:	657b      	str	r3, [r7, #84]	; 0x54
 8002148:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800214c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002150:	f7fe f896 	bl	8000280 <__aeabi_uldivmod>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4b61      	ldr	r3, [pc, #388]	; (80022e0 <UART_SetConfig+0x2d4>)
 800215a:	fba3 2302 	umull	r2, r3, r3, r2
 800215e:	095b      	lsrs	r3, r3, #5
 8002160:	011c      	lsls	r4, r3, #4
 8002162:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002166:	2200      	movs	r2, #0
 8002168:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800216c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002170:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002174:	4642      	mov	r2, r8
 8002176:	464b      	mov	r3, r9
 8002178:	1891      	adds	r1, r2, r2
 800217a:	64b9      	str	r1, [r7, #72]	; 0x48
 800217c:	415b      	adcs	r3, r3
 800217e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002180:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002184:	4641      	mov	r1, r8
 8002186:	eb12 0a01 	adds.w	sl, r2, r1
 800218a:	4649      	mov	r1, r9
 800218c:	eb43 0b01 	adc.w	fp, r3, r1
 8002190:	f04f 0200 	mov.w	r2, #0
 8002194:	f04f 0300 	mov.w	r3, #0
 8002198:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800219c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80021a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021a4:	4692      	mov	sl, r2
 80021a6:	469b      	mov	fp, r3
 80021a8:	4643      	mov	r3, r8
 80021aa:	eb1a 0303 	adds.w	r3, sl, r3
 80021ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80021b2:	464b      	mov	r3, r9
 80021b4:	eb4b 0303 	adc.w	r3, fp, r3
 80021b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80021bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80021c8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80021cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80021d0:	460b      	mov	r3, r1
 80021d2:	18db      	adds	r3, r3, r3
 80021d4:	643b      	str	r3, [r7, #64]	; 0x40
 80021d6:	4613      	mov	r3, r2
 80021d8:	eb42 0303 	adc.w	r3, r2, r3
 80021dc:	647b      	str	r3, [r7, #68]	; 0x44
 80021de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80021e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80021e6:	f7fe f84b 	bl	8000280 <__aeabi_uldivmod>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4611      	mov	r1, r2
 80021f0:	4b3b      	ldr	r3, [pc, #236]	; (80022e0 <UART_SetConfig+0x2d4>)
 80021f2:	fba3 2301 	umull	r2, r3, r3, r1
 80021f6:	095b      	lsrs	r3, r3, #5
 80021f8:	2264      	movs	r2, #100	; 0x64
 80021fa:	fb02 f303 	mul.w	r3, r2, r3
 80021fe:	1acb      	subs	r3, r1, r3
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002206:	4b36      	ldr	r3, [pc, #216]	; (80022e0 <UART_SetConfig+0x2d4>)
 8002208:	fba3 2302 	umull	r2, r3, r3, r2
 800220c:	095b      	lsrs	r3, r3, #5
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002214:	441c      	add	r4, r3
 8002216:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800221a:	2200      	movs	r2, #0
 800221c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002220:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002224:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002228:	4642      	mov	r2, r8
 800222a:	464b      	mov	r3, r9
 800222c:	1891      	adds	r1, r2, r2
 800222e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002230:	415b      	adcs	r3, r3
 8002232:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002234:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002238:	4641      	mov	r1, r8
 800223a:	1851      	adds	r1, r2, r1
 800223c:	6339      	str	r1, [r7, #48]	; 0x30
 800223e:	4649      	mov	r1, r9
 8002240:	414b      	adcs	r3, r1
 8002242:	637b      	str	r3, [r7, #52]	; 0x34
 8002244:	f04f 0200 	mov.w	r2, #0
 8002248:	f04f 0300 	mov.w	r3, #0
 800224c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002250:	4659      	mov	r1, fp
 8002252:	00cb      	lsls	r3, r1, #3
 8002254:	4651      	mov	r1, sl
 8002256:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800225a:	4651      	mov	r1, sl
 800225c:	00ca      	lsls	r2, r1, #3
 800225e:	4610      	mov	r0, r2
 8002260:	4619      	mov	r1, r3
 8002262:	4603      	mov	r3, r0
 8002264:	4642      	mov	r2, r8
 8002266:	189b      	adds	r3, r3, r2
 8002268:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800226c:	464b      	mov	r3, r9
 800226e:	460a      	mov	r2, r1
 8002270:	eb42 0303 	adc.w	r3, r2, r3
 8002274:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002284:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002288:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800228c:	460b      	mov	r3, r1
 800228e:	18db      	adds	r3, r3, r3
 8002290:	62bb      	str	r3, [r7, #40]	; 0x28
 8002292:	4613      	mov	r3, r2
 8002294:	eb42 0303 	adc.w	r3, r2, r3
 8002298:	62fb      	str	r3, [r7, #44]	; 0x2c
 800229a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800229e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80022a2:	f7fd ffed 	bl	8000280 <__aeabi_uldivmod>
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	4b0d      	ldr	r3, [pc, #52]	; (80022e0 <UART_SetConfig+0x2d4>)
 80022ac:	fba3 1302 	umull	r1, r3, r3, r2
 80022b0:	095b      	lsrs	r3, r3, #5
 80022b2:	2164      	movs	r1, #100	; 0x64
 80022b4:	fb01 f303 	mul.w	r3, r1, r3
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	3332      	adds	r3, #50	; 0x32
 80022be:	4a08      	ldr	r2, [pc, #32]	; (80022e0 <UART_SetConfig+0x2d4>)
 80022c0:	fba2 2303 	umull	r2, r3, r2, r3
 80022c4:	095b      	lsrs	r3, r3, #5
 80022c6:	f003 0207 	and.w	r2, r3, #7
 80022ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4422      	add	r2, r4
 80022d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80022d4:	e106      	b.n	80024e4 <UART_SetConfig+0x4d8>
 80022d6:	bf00      	nop
 80022d8:	40011000 	.word	0x40011000
 80022dc:	40011400 	.word	0x40011400
 80022e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022e8:	2200      	movs	r2, #0
 80022ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80022ee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80022f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80022f6:	4642      	mov	r2, r8
 80022f8:	464b      	mov	r3, r9
 80022fa:	1891      	adds	r1, r2, r2
 80022fc:	6239      	str	r1, [r7, #32]
 80022fe:	415b      	adcs	r3, r3
 8002300:	627b      	str	r3, [r7, #36]	; 0x24
 8002302:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002306:	4641      	mov	r1, r8
 8002308:	1854      	adds	r4, r2, r1
 800230a:	4649      	mov	r1, r9
 800230c:	eb43 0501 	adc.w	r5, r3, r1
 8002310:	f04f 0200 	mov.w	r2, #0
 8002314:	f04f 0300 	mov.w	r3, #0
 8002318:	00eb      	lsls	r3, r5, #3
 800231a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800231e:	00e2      	lsls	r2, r4, #3
 8002320:	4614      	mov	r4, r2
 8002322:	461d      	mov	r5, r3
 8002324:	4643      	mov	r3, r8
 8002326:	18e3      	adds	r3, r4, r3
 8002328:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800232c:	464b      	mov	r3, r9
 800232e:	eb45 0303 	adc.w	r3, r5, r3
 8002332:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002342:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002346:	f04f 0200 	mov.w	r2, #0
 800234a:	f04f 0300 	mov.w	r3, #0
 800234e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002352:	4629      	mov	r1, r5
 8002354:	008b      	lsls	r3, r1, #2
 8002356:	4621      	mov	r1, r4
 8002358:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800235c:	4621      	mov	r1, r4
 800235e:	008a      	lsls	r2, r1, #2
 8002360:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002364:	f7fd ff8c 	bl	8000280 <__aeabi_uldivmod>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4b60      	ldr	r3, [pc, #384]	; (80024f0 <UART_SetConfig+0x4e4>)
 800236e:	fba3 2302 	umull	r2, r3, r3, r2
 8002372:	095b      	lsrs	r3, r3, #5
 8002374:	011c      	lsls	r4, r3, #4
 8002376:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800237a:	2200      	movs	r2, #0
 800237c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002380:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002384:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002388:	4642      	mov	r2, r8
 800238a:	464b      	mov	r3, r9
 800238c:	1891      	adds	r1, r2, r2
 800238e:	61b9      	str	r1, [r7, #24]
 8002390:	415b      	adcs	r3, r3
 8002392:	61fb      	str	r3, [r7, #28]
 8002394:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002398:	4641      	mov	r1, r8
 800239a:	1851      	adds	r1, r2, r1
 800239c:	6139      	str	r1, [r7, #16]
 800239e:	4649      	mov	r1, r9
 80023a0:	414b      	adcs	r3, r1
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	f04f 0200 	mov.w	r2, #0
 80023a8:	f04f 0300 	mov.w	r3, #0
 80023ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023b0:	4659      	mov	r1, fp
 80023b2:	00cb      	lsls	r3, r1, #3
 80023b4:	4651      	mov	r1, sl
 80023b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023ba:	4651      	mov	r1, sl
 80023bc:	00ca      	lsls	r2, r1, #3
 80023be:	4610      	mov	r0, r2
 80023c0:	4619      	mov	r1, r3
 80023c2:	4603      	mov	r3, r0
 80023c4:	4642      	mov	r2, r8
 80023c6:	189b      	adds	r3, r3, r2
 80023c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80023cc:	464b      	mov	r3, r9
 80023ce:	460a      	mov	r2, r1
 80023d0:	eb42 0303 	adc.w	r3, r2, r3
 80023d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80023d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	67bb      	str	r3, [r7, #120]	; 0x78
 80023e2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80023e4:	f04f 0200 	mov.w	r2, #0
 80023e8:	f04f 0300 	mov.w	r3, #0
 80023ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80023f0:	4649      	mov	r1, r9
 80023f2:	008b      	lsls	r3, r1, #2
 80023f4:	4641      	mov	r1, r8
 80023f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023fa:	4641      	mov	r1, r8
 80023fc:	008a      	lsls	r2, r1, #2
 80023fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002402:	f7fd ff3d 	bl	8000280 <__aeabi_uldivmod>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4611      	mov	r1, r2
 800240c:	4b38      	ldr	r3, [pc, #224]	; (80024f0 <UART_SetConfig+0x4e4>)
 800240e:	fba3 2301 	umull	r2, r3, r3, r1
 8002412:	095b      	lsrs	r3, r3, #5
 8002414:	2264      	movs	r2, #100	; 0x64
 8002416:	fb02 f303 	mul.w	r3, r2, r3
 800241a:	1acb      	subs	r3, r1, r3
 800241c:	011b      	lsls	r3, r3, #4
 800241e:	3332      	adds	r3, #50	; 0x32
 8002420:	4a33      	ldr	r2, [pc, #204]	; (80024f0 <UART_SetConfig+0x4e4>)
 8002422:	fba2 2303 	umull	r2, r3, r2, r3
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800242c:	441c      	add	r4, r3
 800242e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002432:	2200      	movs	r2, #0
 8002434:	673b      	str	r3, [r7, #112]	; 0x70
 8002436:	677a      	str	r2, [r7, #116]	; 0x74
 8002438:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800243c:	4642      	mov	r2, r8
 800243e:	464b      	mov	r3, r9
 8002440:	1891      	adds	r1, r2, r2
 8002442:	60b9      	str	r1, [r7, #8]
 8002444:	415b      	adcs	r3, r3
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800244c:	4641      	mov	r1, r8
 800244e:	1851      	adds	r1, r2, r1
 8002450:	6039      	str	r1, [r7, #0]
 8002452:	4649      	mov	r1, r9
 8002454:	414b      	adcs	r3, r1
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	f04f 0200 	mov.w	r2, #0
 800245c:	f04f 0300 	mov.w	r3, #0
 8002460:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002464:	4659      	mov	r1, fp
 8002466:	00cb      	lsls	r3, r1, #3
 8002468:	4651      	mov	r1, sl
 800246a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800246e:	4651      	mov	r1, sl
 8002470:	00ca      	lsls	r2, r1, #3
 8002472:	4610      	mov	r0, r2
 8002474:	4619      	mov	r1, r3
 8002476:	4603      	mov	r3, r0
 8002478:	4642      	mov	r2, r8
 800247a:	189b      	adds	r3, r3, r2
 800247c:	66bb      	str	r3, [r7, #104]	; 0x68
 800247e:	464b      	mov	r3, r9
 8002480:	460a      	mov	r2, r1
 8002482:	eb42 0303 	adc.w	r3, r2, r3
 8002486:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	663b      	str	r3, [r7, #96]	; 0x60
 8002492:	667a      	str	r2, [r7, #100]	; 0x64
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	f04f 0300 	mov.w	r3, #0
 800249c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80024a0:	4649      	mov	r1, r9
 80024a2:	008b      	lsls	r3, r1, #2
 80024a4:	4641      	mov	r1, r8
 80024a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024aa:	4641      	mov	r1, r8
 80024ac:	008a      	lsls	r2, r1, #2
 80024ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80024b2:	f7fd fee5 	bl	8000280 <__aeabi_uldivmod>
 80024b6:	4602      	mov	r2, r0
 80024b8:	460b      	mov	r3, r1
 80024ba:	4b0d      	ldr	r3, [pc, #52]	; (80024f0 <UART_SetConfig+0x4e4>)
 80024bc:	fba3 1302 	umull	r1, r3, r3, r2
 80024c0:	095b      	lsrs	r3, r3, #5
 80024c2:	2164      	movs	r1, #100	; 0x64
 80024c4:	fb01 f303 	mul.w	r3, r1, r3
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	011b      	lsls	r3, r3, #4
 80024cc:	3332      	adds	r3, #50	; 0x32
 80024ce:	4a08      	ldr	r2, [pc, #32]	; (80024f0 <UART_SetConfig+0x4e4>)
 80024d0:	fba2 2303 	umull	r2, r3, r2, r3
 80024d4:	095b      	lsrs	r3, r3, #5
 80024d6:	f003 020f 	and.w	r2, r3, #15
 80024da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4422      	add	r2, r4
 80024e2:	609a      	str	r2, [r3, #8]
}
 80024e4:	bf00      	nop
 80024e6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80024ea:	46bd      	mov	sp, r7
 80024ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024f0:	51eb851f 	.word	0x51eb851f

080024f4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80024f8:	4b05      	ldr	r3, [pc, #20]	; (8002510 <SysTick_Handler+0x1c>)
 80024fa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80024fc:	f001 fe30 	bl	8004160 <xTaskGetSchedulerState>
 8002500:	4603      	mov	r3, r0
 8002502:	2b01      	cmp	r3, #1
 8002504:	d001      	beq.n	800250a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002506:	f002 fc2f 	bl	8004d68 <xPortSysTickHandler>
  }
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	e000e010 	.word	0xe000e010

08002514 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4a07      	ldr	r2, [pc, #28]	; (8002540 <vApplicationGetIdleTaskMemory+0x2c>)
 8002524:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	4a06      	ldr	r2, [pc, #24]	; (8002544 <vApplicationGetIdleTaskMemory+0x30>)
 800252a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2280      	movs	r2, #128	; 0x80
 8002530:	601a      	str	r2, [r3, #0]
}
 8002532:	bf00      	nop
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000120 	.word	0x20000120
 8002544:	2000017c 	.word	0x2000017c

08002548 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	4a07      	ldr	r2, [pc, #28]	; (8002574 <vApplicationGetTimerTaskMemory+0x2c>)
 8002558:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	4a06      	ldr	r2, [pc, #24]	; (8002578 <vApplicationGetTimerTaskMemory+0x30>)
 800255e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002566:	601a      	str	r2, [r3, #0]
}
 8002568:	bf00      	nop
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	2000037c 	.word	0x2000037c
 8002578:	200003d8 	.word	0x200003d8

0800257c <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8002582:	2020      	movs	r0, #32
 8002584:	f002 fc80 	bl	8004e88 <pvPortMalloc>
 8002588:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d00a      	beq.n	80025a6 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	3304      	adds	r3, #4
 800259a:	4618      	mov	r0, r3
 800259c:	f000 f983 	bl	80028a6 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80025a6:	687b      	ldr	r3, [r7, #4]
	}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b090      	sub	sp, #64	; 0x40
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80025c6:	2300      	movs	r3, #0
 80025c8:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d10a      	bne.n	80025e6 <xEventGroupWaitBits+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80025d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025d4:	f383 8811 	msr	BASEPRI, r3
 80025d8:	f3bf 8f6f 	isb	sy
 80025dc:	f3bf 8f4f 	dsb	sy
 80025e0:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80025e2:	bf00      	nop
 80025e4:	e7fe      	b.n	80025e4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00a      	beq.n	8002606 <xEventGroupWaitBits+0x56>
	__asm volatile
 80025f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025f4:	f383 8811 	msr	BASEPRI, r3
 80025f8:	f3bf 8f6f 	isb	sy
 80025fc:	f3bf 8f4f 	dsb	sy
 8002600:	61fb      	str	r3, [r7, #28]
}
 8002602:	bf00      	nop
 8002604:	e7fe      	b.n	8002604 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d10a      	bne.n	8002622 <xEventGroupWaitBits+0x72>
	__asm volatile
 800260c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002610:	f383 8811 	msr	BASEPRI, r3
 8002614:	f3bf 8f6f 	isb	sy
 8002618:	f3bf 8f4f 	dsb	sy
 800261c:	61bb      	str	r3, [r7, #24]
}
 800261e:	bf00      	nop
 8002620:	e7fe      	b.n	8002620 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002622:	f001 fd9d 	bl	8004160 <xTaskGetSchedulerState>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d102      	bne.n	8002632 <xEventGroupWaitBits+0x82>
 800262c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <xEventGroupWaitBits+0x86>
 8002632:	2301      	movs	r3, #1
 8002634:	e000      	b.n	8002638 <xEventGroupWaitBits+0x88>
 8002636:	2300      	movs	r3, #0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10a      	bne.n	8002652 <xEventGroupWaitBits+0xa2>
	__asm volatile
 800263c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002640:	f383 8811 	msr	BASEPRI, r3
 8002644:	f3bf 8f6f 	isb	sy
 8002648:	f3bf 8f4f 	dsb	sy
 800264c:	617b      	str	r3, [r7, #20]
}
 800264e:	bf00      	nop
 8002650:	e7fe      	b.n	8002650 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8002652:	f001 f905 	bl	8003860 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8002656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800265c:	683a      	ldr	r2, [r7, #0]
 800265e:	68b9      	ldr	r1, [r7, #8]
 8002660:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002662:	f000 f8fe 	bl	8002862 <prvTestWaitCondition>
 8002666:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8002668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00e      	beq.n	800268c <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800266e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002670:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8002672:	2300      	movs	r3, #0
 8002674:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d028      	beq.n	80026ce <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800267c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	43db      	mvns	r3, r3
 8002684:	401a      	ands	r2, r3
 8002686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	e020      	b.n	80026ce <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800268c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800268e:	2b00      	cmp	r3, #0
 8002690:	d104      	bne.n	800269c <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8002692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002694:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8002696:	2301      	movs	r3, #1
 8002698:	633b      	str	r3, [r7, #48]	; 0x30
 800269a:	e018      	b.n	80026ce <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80026a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026a8:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80026b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80026b6:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80026b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ba:	1d18      	adds	r0, r3, #4
 80026bc:	68ba      	ldr	r2, [r7, #8]
 80026be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c0:	4313      	orrs	r3, r2
 80026c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80026c4:	4619      	mov	r1, r3
 80026c6:	f001 fac3 	bl	8003c50 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80026ca:	2300      	movs	r3, #0
 80026cc:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80026ce:	f001 f8d5 	bl	800387c <xTaskResumeAll>
 80026d2:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80026d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d031      	beq.n	800273e <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80026da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d107      	bne.n	80026f0 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80026e0:	4b19      	ldr	r3, [pc, #100]	; (8002748 <xEventGroupWaitBits+0x198>)
 80026e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	f3bf 8f4f 	dsb	sy
 80026ec:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80026f0:	f001 fdc2 	bl	8004278 <uxTaskResetEventItemValue>
 80026f4:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80026f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d11a      	bne.n	8002736 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8002700:	f002 faa0 	bl	8004c44 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8002704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	68b9      	ldr	r1, [r7, #8]
 800270e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002710:	f000 f8a7 	bl	8002862 <prvTestWaitCondition>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d009      	beq.n	800272e <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d006      	beq.n	800272e <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8002720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	43db      	mvns	r3, r3
 8002728:	401a      	ands	r2, r3
 800272a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800272c:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800272e:	2301      	movs	r3, #1
 8002730:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8002732:	f002 fab7 	bl	8004ca4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8002736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002738:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800273c:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800273e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002740:	4618      	mov	r0, r3
 8002742:	3740      	adds	r7, #64	; 0x40
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	e000ed04 	.word	0xe000ed04

0800274c <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b08e      	sub	sp, #56	; 0x38
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8002756:	2300      	movs	r3, #0
 8002758:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800275e:	2300      	movs	r3, #0
 8002760:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d10a      	bne.n	800277e <xEventGroupSetBits+0x32>
	__asm volatile
 8002768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800276c:	f383 8811 	msr	BASEPRI, r3
 8002770:	f3bf 8f6f 	isb	sy
 8002774:	f3bf 8f4f 	dsb	sy
 8002778:	613b      	str	r3, [r7, #16]
}
 800277a:	bf00      	nop
 800277c:	e7fe      	b.n	800277c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00a      	beq.n	800279e <xEventGroupSetBits+0x52>
	__asm volatile
 8002788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800278c:	f383 8811 	msr	BASEPRI, r3
 8002790:	f3bf 8f6f 	isb	sy
 8002794:	f3bf 8f4f 	dsb	sy
 8002798:	60fb      	str	r3, [r7, #12]
}
 800279a:	bf00      	nop
 800279c:	e7fe      	b.n	800279c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800279e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027a0:	3304      	adds	r3, #4
 80027a2:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a6:	3308      	adds	r3, #8
 80027a8:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80027aa:	f001 f859 	bl	8003860 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80027ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80027b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	431a      	orrs	r2, r3
 80027bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027be:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80027c0:	e03c      	b.n	800283c <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80027c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80027c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80027ce:	2300      	movs	r3, #0
 80027d0:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80027d8:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80027e0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d108      	bne.n	80027fe <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80027ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	4013      	ands	r3, r2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00b      	beq.n	8002810 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80027f8:	2301      	movs	r3, #1
 80027fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027fc:	e008      	b.n	8002810 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80027fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	4013      	ands	r3, r2
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	429a      	cmp	r2, r3
 800280a:	d101      	bne.n	8002810 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800280c:	2301      	movs	r3, #1
 800280e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8002810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002812:	2b00      	cmp	r3, #0
 8002814:	d010      	beq.n	8002838 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d003      	beq.n	8002828 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8002820:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	4313      	orrs	r3, r2
 8002826:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8002828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002830:	4619      	mov	r1, r3
 8002832:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002834:	f001 fad8 	bl	8003de8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800283c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800283e:	6a3b      	ldr	r3, [r7, #32]
 8002840:	429a      	cmp	r2, r3
 8002842:	d1be      	bne.n	80027c2 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8002844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800284a:	43db      	mvns	r3, r3
 800284c:	401a      	ands	r2, r3
 800284e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002850:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8002852:	f001 f813 	bl	800387c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8002856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002858:	681b      	ldr	r3, [r3, #0]
}
 800285a:	4618      	mov	r0, r3
 800285c:	3738      	adds	r7, #56	; 0x38
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8002862:	b480      	push	{r7}
 8002864:	b087      	sub	sp, #28
 8002866:	af00      	add	r7, sp, #0
 8002868:	60f8      	str	r0, [r7, #12]
 800286a:	60b9      	str	r1, [r7, #8]
 800286c:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800286e:	2300      	movs	r3, #0
 8002870:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d107      	bne.n	8002888 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8002878:	68fa      	ldr	r2, [r7, #12]
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	4013      	ands	r3, r2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00a      	beq.n	8002898 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8002882:	2301      	movs	r3, #1
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	e007      	b.n	8002898 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	4013      	ands	r3, r2
 800288e:	68ba      	ldr	r2, [r7, #8]
 8002890:	429a      	cmp	r2, r3
 8002892:	d101      	bne.n	8002898 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8002894:	2301      	movs	r3, #1
 8002896:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8002898:	697b      	ldr	r3, [r7, #20]
}
 800289a:	4618      	mov	r0, r3
 800289c:	371c      	adds	r7, #28
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f103 0208 	add.w	r2, r3, #8
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f04f 32ff 	mov.w	r2, #4294967295
 80028be:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f103 0208 	add.w	r2, r3, #8
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f103 0208 	add.w	r2, r3, #8
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80028e6:	b480      	push	{r7}
 80028e8:	b083      	sub	sp, #12
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	1c5a      	adds	r2, r3, #1
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	601a      	str	r2, [r3, #0]
}
 800293c:	bf00      	nop
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002948:	b480      	push	{r7}
 800294a:	b085      	sub	sp, #20
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800295e:	d103      	bne.n	8002968 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	e00c      	b.n	8002982 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3308      	adds	r3, #8
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	e002      	b.n	8002976 <vListInsert+0x2e>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	68ba      	ldr	r2, [r7, #8]
 800297e:	429a      	cmp	r2, r3
 8002980:	d2f6      	bcs.n	8002970 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	685a      	ldr	r2, [r3, #4]
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	683a      	ldr	r2, [r7, #0]
 800299c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	1c5a      	adds	r2, r3, #1
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	601a      	str	r2, [r3, #0]
}
 80029ae:	bf00      	nop
 80029b0:	3714      	adds	r7, #20
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80029ba:	b480      	push	{r7}
 80029bc:	b085      	sub	sp, #20
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6892      	ldr	r2, [r2, #8]
 80029d0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6852      	ldr	r2, [r2, #4]
 80029da:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d103      	bne.n	80029ee <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	689a      	ldr	r2, [r3, #8]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	1e5a      	subs	r2, r3, #1
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3714      	adds	r7, #20
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
	...

08002a10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d10a      	bne.n	8002a3a <xQueueGenericReset+0x2a>
	__asm volatile
 8002a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a28:	f383 8811 	msr	BASEPRI, r3
 8002a2c:	f3bf 8f6f 	isb	sy
 8002a30:	f3bf 8f4f 	dsb	sy
 8002a34:	60bb      	str	r3, [r7, #8]
}
 8002a36:	bf00      	nop
 8002a38:	e7fe      	b.n	8002a38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002a3a:	f002 f903 	bl	8004c44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a46:	68f9      	ldr	r1, [r7, #12]
 8002a48:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002a4a:	fb01 f303 	mul.w	r3, r1, r3
 8002a4e:	441a      	add	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	68f9      	ldr	r1, [r7, #12]
 8002a6e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002a70:	fb01 f303 	mul.w	r3, r1, r3
 8002a74:	441a      	add	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	22ff      	movs	r2, #255	; 0xff
 8002a7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	22ff      	movs	r2, #255	; 0xff
 8002a86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d114      	bne.n	8002aba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01a      	beq.n	8002ace <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	3310      	adds	r3, #16
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f001 f93f 	bl	8003d20 <xTaskRemoveFromEventList>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d012      	beq.n	8002ace <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002aa8:	4b0c      	ldr	r3, [pc, #48]	; (8002adc <xQueueGenericReset+0xcc>)
 8002aaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	f3bf 8f4f 	dsb	sy
 8002ab4:	f3bf 8f6f 	isb	sy
 8002ab8:	e009      	b.n	8002ace <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	3310      	adds	r3, #16
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff fef1 	bl	80028a6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	3324      	adds	r3, #36	; 0x24
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff feec 	bl	80028a6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002ace:	f002 f8e9 	bl	8004ca4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002ad2:	2301      	movs	r3, #1
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	e000ed04 	.word	0xe000ed04

08002ae0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08e      	sub	sp, #56	; 0x38
 8002ae4:	af02      	add	r7, sp, #8
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
 8002aec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10a      	bne.n	8002b0a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af8:	f383 8811 	msr	BASEPRI, r3
 8002afc:	f3bf 8f6f 	isb	sy
 8002b00:	f3bf 8f4f 	dsb	sy
 8002b04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002b06:	bf00      	nop
 8002b08:	e7fe      	b.n	8002b08 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d10a      	bne.n	8002b26 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b14:	f383 8811 	msr	BASEPRI, r3
 8002b18:	f3bf 8f6f 	isb	sy
 8002b1c:	f3bf 8f4f 	dsb	sy
 8002b20:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002b22:	bf00      	nop
 8002b24:	e7fe      	b.n	8002b24 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d002      	beq.n	8002b32 <xQueueGenericCreateStatic+0x52>
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <xQueueGenericCreateStatic+0x56>
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <xQueueGenericCreateStatic+0x58>
 8002b36:	2300      	movs	r3, #0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10a      	bne.n	8002b52 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b40:	f383 8811 	msr	BASEPRI, r3
 8002b44:	f3bf 8f6f 	isb	sy
 8002b48:	f3bf 8f4f 	dsb	sy
 8002b4c:	623b      	str	r3, [r7, #32]
}
 8002b4e:	bf00      	nop
 8002b50:	e7fe      	b.n	8002b50 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d102      	bne.n	8002b5e <xQueueGenericCreateStatic+0x7e>
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d101      	bne.n	8002b62 <xQueueGenericCreateStatic+0x82>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <xQueueGenericCreateStatic+0x84>
 8002b62:	2300      	movs	r3, #0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d10a      	bne.n	8002b7e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b6c:	f383 8811 	msr	BASEPRI, r3
 8002b70:	f3bf 8f6f 	isb	sy
 8002b74:	f3bf 8f4f 	dsb	sy
 8002b78:	61fb      	str	r3, [r7, #28]
}
 8002b7a:	bf00      	nop
 8002b7c:	e7fe      	b.n	8002b7c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002b7e:	2350      	movs	r3, #80	; 0x50
 8002b80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	2b50      	cmp	r3, #80	; 0x50
 8002b86:	d00a      	beq.n	8002b9e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b8c:	f383 8811 	msr	BASEPRI, r3
 8002b90:	f3bf 8f6f 	isb	sy
 8002b94:	f3bf 8f4f 	dsb	sy
 8002b98:	61bb      	str	r3, [r7, #24]
}
 8002b9a:	bf00      	nop
 8002b9c:	e7fe      	b.n	8002b9c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002b9e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00d      	beq.n	8002bc6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002bb2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	68b9      	ldr	r1, [r7, #8]
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	f000 f805 	bl	8002bd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3730      	adds	r7, #48	; 0x30
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
 8002bdc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d103      	bne.n	8002bec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	69ba      	ldr	r2, [r7, #24]
 8002be8:	601a      	str	r2, [r3, #0]
 8002bea:	e002      	b.n	8002bf2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	68ba      	ldr	r2, [r7, #8]
 8002bfc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002bfe:	2101      	movs	r1, #1
 8002c00:	69b8      	ldr	r0, [r7, #24]
 8002c02:	f7ff ff05 	bl	8002a10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	78fa      	ldrb	r2, [r7, #3]
 8002c0a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002c0e:	bf00      	nop
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
	...

08002c18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b08e      	sub	sp, #56	; 0x38
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
 8002c24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002c26:	2300      	movs	r3, #0
 8002c28:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d10a      	bne.n	8002c4a <xQueueGenericSend+0x32>
	__asm volatile
 8002c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c38:	f383 8811 	msr	BASEPRI, r3
 8002c3c:	f3bf 8f6f 	isb	sy
 8002c40:	f3bf 8f4f 	dsb	sy
 8002c44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002c46:	bf00      	nop
 8002c48:	e7fe      	b.n	8002c48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d103      	bne.n	8002c58 <xQueueGenericSend+0x40>
 8002c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <xQueueGenericSend+0x44>
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e000      	b.n	8002c5e <xQueueGenericSend+0x46>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10a      	bne.n	8002c78 <xQueueGenericSend+0x60>
	__asm volatile
 8002c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c66:	f383 8811 	msr	BASEPRI, r3
 8002c6a:	f3bf 8f6f 	isb	sy
 8002c6e:	f3bf 8f4f 	dsb	sy
 8002c72:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002c74:	bf00      	nop
 8002c76:	e7fe      	b.n	8002c76 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d103      	bne.n	8002c86 <xQueueGenericSend+0x6e>
 8002c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d101      	bne.n	8002c8a <xQueueGenericSend+0x72>
 8002c86:	2301      	movs	r3, #1
 8002c88:	e000      	b.n	8002c8c <xQueueGenericSend+0x74>
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d10a      	bne.n	8002ca6 <xQueueGenericSend+0x8e>
	__asm volatile
 8002c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c94:	f383 8811 	msr	BASEPRI, r3
 8002c98:	f3bf 8f6f 	isb	sy
 8002c9c:	f3bf 8f4f 	dsb	sy
 8002ca0:	623b      	str	r3, [r7, #32]
}
 8002ca2:	bf00      	nop
 8002ca4:	e7fe      	b.n	8002ca4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ca6:	f001 fa5b 	bl	8004160 <xTaskGetSchedulerState>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d102      	bne.n	8002cb6 <xQueueGenericSend+0x9e>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <xQueueGenericSend+0xa2>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <xQueueGenericSend+0xa4>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d10a      	bne.n	8002cd6 <xQueueGenericSend+0xbe>
	__asm volatile
 8002cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cc4:	f383 8811 	msr	BASEPRI, r3
 8002cc8:	f3bf 8f6f 	isb	sy
 8002ccc:	f3bf 8f4f 	dsb	sy
 8002cd0:	61fb      	str	r3, [r7, #28]
}
 8002cd2:	bf00      	nop
 8002cd4:	e7fe      	b.n	8002cd4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002cd6:	f001 ffb5 	bl	8004c44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d302      	bcc.n	8002cec <xQueueGenericSend+0xd4>
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d129      	bne.n	8002d40 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	68b9      	ldr	r1, [r7, #8]
 8002cf0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cf2:	f000 fa0b 	bl	800310c <prvCopyDataToQueue>
 8002cf6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d010      	beq.n	8002d22 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d02:	3324      	adds	r3, #36	; 0x24
 8002d04:	4618      	mov	r0, r3
 8002d06:	f001 f80b 	bl	8003d20 <xTaskRemoveFromEventList>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d013      	beq.n	8002d38 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d10:	4b3f      	ldr	r3, [pc, #252]	; (8002e10 <xQueueGenericSend+0x1f8>)
 8002d12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	f3bf 8f4f 	dsb	sy
 8002d1c:	f3bf 8f6f 	isb	sy
 8002d20:	e00a      	b.n	8002d38 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d007      	beq.n	8002d38 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002d28:	4b39      	ldr	r3, [pc, #228]	; (8002e10 <xQueueGenericSend+0x1f8>)
 8002d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	f3bf 8f4f 	dsb	sy
 8002d34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002d38:	f001 ffb4 	bl	8004ca4 <vPortExitCritical>
				return pdPASS;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e063      	b.n	8002e08 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d103      	bne.n	8002d4e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d46:	f001 ffad 	bl	8004ca4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	e05c      	b.n	8002e08 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d106      	bne.n	8002d62 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d54:	f107 0314 	add.w	r3, r7, #20
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f001 f8a7 	bl	8003eac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d62:	f001 ff9f 	bl	8004ca4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d66:	f000 fd7b 	bl	8003860 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d6a:	f001 ff6b 	bl	8004c44 <vPortEnterCritical>
 8002d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d74:	b25b      	sxtb	r3, r3
 8002d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d7a:	d103      	bne.n	8002d84 <xQueueGenericSend+0x16c>
 8002d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d8a:	b25b      	sxtb	r3, r3
 8002d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d90:	d103      	bne.n	8002d9a <xQueueGenericSend+0x182>
 8002d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d9a:	f001 ff83 	bl	8004ca4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d9e:	1d3a      	adds	r2, r7, #4
 8002da0:	f107 0314 	add.w	r3, r7, #20
 8002da4:	4611      	mov	r1, r2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f001 f896 	bl	8003ed8 <xTaskCheckForTimeOut>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d124      	bne.n	8002dfc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002db2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002db4:	f000 faa2 	bl	80032fc <prvIsQueueFull>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d018      	beq.n	8002df0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc0:	3310      	adds	r3, #16
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	4611      	mov	r1, r2
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f000 ff1e 	bl	8003c08 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002dcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dce:	f000 fa2d 	bl	800322c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002dd2:	f000 fd53 	bl	800387c <xTaskResumeAll>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f47f af7c 	bne.w	8002cd6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002dde:	4b0c      	ldr	r3, [pc, #48]	; (8002e10 <xQueueGenericSend+0x1f8>)
 8002de0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	f3bf 8f4f 	dsb	sy
 8002dea:	f3bf 8f6f 	isb	sy
 8002dee:	e772      	b.n	8002cd6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002df0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002df2:	f000 fa1b 	bl	800322c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002df6:	f000 fd41 	bl	800387c <xTaskResumeAll>
 8002dfa:	e76c      	b.n	8002cd6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002dfc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dfe:	f000 fa15 	bl	800322c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e02:	f000 fd3b 	bl	800387c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3738      	adds	r7, #56	; 0x38
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	e000ed04 	.word	0xe000ed04

08002e14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b090      	sub	sp, #64	; 0x40
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
 8002e20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10a      	bne.n	8002e42 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e30:	f383 8811 	msr	BASEPRI, r3
 8002e34:	f3bf 8f6f 	isb	sy
 8002e38:	f3bf 8f4f 	dsb	sy
 8002e3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e3e:	bf00      	nop
 8002e40:	e7fe      	b.n	8002e40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d103      	bne.n	8002e50 <xQueueGenericSendFromISR+0x3c>
 8002e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d101      	bne.n	8002e54 <xQueueGenericSendFromISR+0x40>
 8002e50:	2301      	movs	r3, #1
 8002e52:	e000      	b.n	8002e56 <xQueueGenericSendFromISR+0x42>
 8002e54:	2300      	movs	r3, #0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10a      	bne.n	8002e70 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e5e:	f383 8811 	msr	BASEPRI, r3
 8002e62:	f3bf 8f6f 	isb	sy
 8002e66:	f3bf 8f4f 	dsb	sy
 8002e6a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e6c:	bf00      	nop
 8002e6e:	e7fe      	b.n	8002e6e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d103      	bne.n	8002e7e <xQueueGenericSendFromISR+0x6a>
 8002e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <xQueueGenericSendFromISR+0x6e>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e000      	b.n	8002e84 <xQueueGenericSendFromISR+0x70>
 8002e82:	2300      	movs	r3, #0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d10a      	bne.n	8002e9e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e8c:	f383 8811 	msr	BASEPRI, r3
 8002e90:	f3bf 8f6f 	isb	sy
 8002e94:	f3bf 8f4f 	dsb	sy
 8002e98:	623b      	str	r3, [r7, #32]
}
 8002e9a:	bf00      	nop
 8002e9c:	e7fe      	b.n	8002e9c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002e9e:	f001 ffb3 	bl	8004e08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002ea2:	f3ef 8211 	mrs	r2, BASEPRI
 8002ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eaa:	f383 8811 	msr	BASEPRI, r3
 8002eae:	f3bf 8f6f 	isb	sy
 8002eb2:	f3bf 8f4f 	dsb	sy
 8002eb6:	61fa      	str	r2, [r7, #28]
 8002eb8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002eba:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002ebc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ec0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d302      	bcc.n	8002ed0 <xQueueGenericSendFromISR+0xbc>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d12f      	bne.n	8002f30 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ed6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ede:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ee0:	683a      	ldr	r2, [r7, #0]
 8002ee2:	68b9      	ldr	r1, [r7, #8]
 8002ee4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002ee6:	f000 f911 	bl	800310c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002eea:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef2:	d112      	bne.n	8002f1a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d016      	beq.n	8002f2a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002efe:	3324      	adds	r3, #36	; 0x24
 8002f00:	4618      	mov	r0, r3
 8002f02:	f000 ff0d 	bl	8003d20 <xTaskRemoveFromEventList>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d00e      	beq.n	8002f2a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00b      	beq.n	8002f2a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2201      	movs	r2, #1
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	e007      	b.n	8002f2a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f1a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f1e:	3301      	adds	r3, #1
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	b25a      	sxtb	r2, r3
 8002f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002f2e:	e001      	b.n	8002f34 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002f30:	2300      	movs	r3, #0
 8002f32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f36:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f3e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3740      	adds	r7, #64	; 0x40
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
	...

08002f4c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b08c      	sub	sp, #48	; 0x30
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10a      	bne.n	8002f7c <xQueueReceive+0x30>
	__asm volatile
 8002f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f6a:	f383 8811 	msr	BASEPRI, r3
 8002f6e:	f3bf 8f6f 	isb	sy
 8002f72:	f3bf 8f4f 	dsb	sy
 8002f76:	623b      	str	r3, [r7, #32]
}
 8002f78:	bf00      	nop
 8002f7a:	e7fe      	b.n	8002f7a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d103      	bne.n	8002f8a <xQueueReceive+0x3e>
 8002f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <xQueueReceive+0x42>
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e000      	b.n	8002f90 <xQueueReceive+0x44>
 8002f8e:	2300      	movs	r3, #0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d10a      	bne.n	8002faa <xQueueReceive+0x5e>
	__asm volatile
 8002f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f98:	f383 8811 	msr	BASEPRI, r3
 8002f9c:	f3bf 8f6f 	isb	sy
 8002fa0:	f3bf 8f4f 	dsb	sy
 8002fa4:	61fb      	str	r3, [r7, #28]
}
 8002fa6:	bf00      	nop
 8002fa8:	e7fe      	b.n	8002fa8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002faa:	f001 f8d9 	bl	8004160 <xTaskGetSchedulerState>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d102      	bne.n	8002fba <xQueueReceive+0x6e>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d101      	bne.n	8002fbe <xQueueReceive+0x72>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e000      	b.n	8002fc0 <xQueueReceive+0x74>
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10a      	bne.n	8002fda <xQueueReceive+0x8e>
	__asm volatile
 8002fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc8:	f383 8811 	msr	BASEPRI, r3
 8002fcc:	f3bf 8f6f 	isb	sy
 8002fd0:	f3bf 8f4f 	dsb	sy
 8002fd4:	61bb      	str	r3, [r7, #24]
}
 8002fd6:	bf00      	nop
 8002fd8:	e7fe      	b.n	8002fd8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002fda:	f001 fe33 	bl	8004c44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d01f      	beq.n	800302a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002fea:	68b9      	ldr	r1, [r7, #8]
 8002fec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fee:	f000 f8f7 	bl	80031e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	1e5a      	subs	r2, r3, #1
 8002ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00f      	beq.n	8003022 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003004:	3310      	adds	r3, #16
 8003006:	4618      	mov	r0, r3
 8003008:	f000 fe8a 	bl	8003d20 <xTaskRemoveFromEventList>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d007      	beq.n	8003022 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003012:	4b3d      	ldr	r3, [pc, #244]	; (8003108 <xQueueReceive+0x1bc>)
 8003014:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003018:	601a      	str	r2, [r3, #0]
 800301a:	f3bf 8f4f 	dsb	sy
 800301e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003022:	f001 fe3f 	bl	8004ca4 <vPortExitCritical>
				return pdPASS;
 8003026:	2301      	movs	r3, #1
 8003028:	e069      	b.n	80030fe <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d103      	bne.n	8003038 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003030:	f001 fe38 	bl	8004ca4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003034:	2300      	movs	r3, #0
 8003036:	e062      	b.n	80030fe <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800303a:	2b00      	cmp	r3, #0
 800303c:	d106      	bne.n	800304c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800303e:	f107 0310 	add.w	r3, r7, #16
 8003042:	4618      	mov	r0, r3
 8003044:	f000 ff32 	bl	8003eac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003048:	2301      	movs	r3, #1
 800304a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800304c:	f001 fe2a 	bl	8004ca4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003050:	f000 fc06 	bl	8003860 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003054:	f001 fdf6 	bl	8004c44 <vPortEnterCritical>
 8003058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800305a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800305e:	b25b      	sxtb	r3, r3
 8003060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003064:	d103      	bne.n	800306e <xQueueReceive+0x122>
 8003066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800306e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003070:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003074:	b25b      	sxtb	r3, r3
 8003076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800307a:	d103      	bne.n	8003084 <xQueueReceive+0x138>
 800307c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003084:	f001 fe0e 	bl	8004ca4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003088:	1d3a      	adds	r2, r7, #4
 800308a:	f107 0310 	add.w	r3, r7, #16
 800308e:	4611      	mov	r1, r2
 8003090:	4618      	mov	r0, r3
 8003092:	f000 ff21 	bl	8003ed8 <xTaskCheckForTimeOut>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d123      	bne.n	80030e4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800309c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800309e:	f000 f917 	bl	80032d0 <prvIsQueueEmpty>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d017      	beq.n	80030d8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030aa:	3324      	adds	r3, #36	; 0x24
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	4611      	mov	r1, r2
 80030b0:	4618      	mov	r0, r3
 80030b2:	f000 fda9 	bl	8003c08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80030b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030b8:	f000 f8b8 	bl	800322c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80030bc:	f000 fbde 	bl	800387c <xTaskResumeAll>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d189      	bne.n	8002fda <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80030c6:	4b10      	ldr	r3, [pc, #64]	; (8003108 <xQueueReceive+0x1bc>)
 80030c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030cc:	601a      	str	r2, [r3, #0]
 80030ce:	f3bf 8f4f 	dsb	sy
 80030d2:	f3bf 8f6f 	isb	sy
 80030d6:	e780      	b.n	8002fda <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80030d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030da:	f000 f8a7 	bl	800322c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80030de:	f000 fbcd 	bl	800387c <xTaskResumeAll>
 80030e2:	e77a      	b.n	8002fda <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80030e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030e6:	f000 f8a1 	bl	800322c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80030ea:	f000 fbc7 	bl	800387c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030f0:	f000 f8ee 	bl	80032d0 <prvIsQueueEmpty>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f43f af6f 	beq.w	8002fda <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80030fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3730      	adds	r7, #48	; 0x30
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	e000ed04 	.word	0xe000ed04

0800310c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003118:	2300      	movs	r3, #0
 800311a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003120:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10d      	bne.n	8003146 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d14d      	bne.n	80031ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	4618      	mov	r0, r3
 8003138:	f001 f830 	bl	800419c <xTaskPriorityDisinherit>
 800313c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	609a      	str	r2, [r3, #8]
 8003144:	e043      	b.n	80031ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d119      	bne.n	8003180 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6858      	ldr	r0, [r3, #4]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003154:	461a      	mov	r2, r3
 8003156:	68b9      	ldr	r1, [r7, #8]
 8003158:	f002 fa13 	bl	8005582 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	685a      	ldr	r2, [r3, #4]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003164:	441a      	add	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	429a      	cmp	r2, r3
 8003174:	d32b      	bcc.n	80031ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	605a      	str	r2, [r3, #4]
 800317e:	e026      	b.n	80031ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	68d8      	ldr	r0, [r3, #12]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	461a      	mov	r2, r3
 800318a:	68b9      	ldr	r1, [r7, #8]
 800318c:	f002 f9f9 	bl	8005582 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	68da      	ldr	r2, [r3, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	425b      	negs	r3, r3
 800319a:	441a      	add	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d207      	bcs.n	80031bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b4:	425b      	negs	r3, r3
 80031b6:	441a      	add	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d105      	bne.n	80031ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d002      	beq.n	80031ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80031d6:	697b      	ldr	r3, [r7, #20]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3718      	adds	r7, #24
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d018      	beq.n	8003224 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68da      	ldr	r2, [r3, #12]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	441a      	add	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68da      	ldr	r2, [r3, #12]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	429a      	cmp	r2, r3
 800320a:	d303      	bcc.n	8003214 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68d9      	ldr	r1, [r3, #12]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321c:	461a      	mov	r2, r3
 800321e:	6838      	ldr	r0, [r7, #0]
 8003220:	f002 f9af 	bl	8005582 <memcpy>
	}
}
 8003224:	bf00      	nop
 8003226:	3708      	adds	r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003234:	f001 fd06 	bl	8004c44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800323e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003240:	e011      	b.n	8003266 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003246:	2b00      	cmp	r3, #0
 8003248:	d012      	beq.n	8003270 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	3324      	adds	r3, #36	; 0x24
 800324e:	4618      	mov	r0, r3
 8003250:	f000 fd66 	bl	8003d20 <xTaskRemoveFromEventList>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800325a:	f000 fe9f 	bl	8003f9c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800325e:	7bfb      	ldrb	r3, [r7, #15]
 8003260:	3b01      	subs	r3, #1
 8003262:	b2db      	uxtb	r3, r3
 8003264:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003266:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800326a:	2b00      	cmp	r3, #0
 800326c:	dce9      	bgt.n	8003242 <prvUnlockQueue+0x16>
 800326e:	e000      	b.n	8003272 <prvUnlockQueue+0x46>
					break;
 8003270:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	22ff      	movs	r2, #255	; 0xff
 8003276:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800327a:	f001 fd13 	bl	8004ca4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800327e:	f001 fce1 	bl	8004c44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003288:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800328a:	e011      	b.n	80032b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d012      	beq.n	80032ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3310      	adds	r3, #16
 8003298:	4618      	mov	r0, r3
 800329a:	f000 fd41 	bl	8003d20 <xTaskRemoveFromEventList>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80032a4:	f000 fe7a 	bl	8003f9c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80032a8:	7bbb      	ldrb	r3, [r7, #14]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80032b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	dce9      	bgt.n	800328c <prvUnlockQueue+0x60>
 80032b8:	e000      	b.n	80032bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80032ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	22ff      	movs	r2, #255	; 0xff
 80032c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80032c4:	f001 fcee 	bl	8004ca4 <vPortExitCritical>
}
 80032c8:	bf00      	nop
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80032d8:	f001 fcb4 	bl	8004c44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d102      	bne.n	80032ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80032e4:	2301      	movs	r3, #1
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	e001      	b.n	80032ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80032ea:	2300      	movs	r3, #0
 80032ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80032ee:	f001 fcd9 	bl	8004ca4 <vPortExitCritical>

	return xReturn;
 80032f2:	68fb      	ldr	r3, [r7, #12]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003304:	f001 fc9e 	bl	8004c44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003310:	429a      	cmp	r2, r3
 8003312:	d102      	bne.n	800331a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003314:	2301      	movs	r3, #1
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	e001      	b.n	800331e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800331e:	f001 fcc1 	bl	8004ca4 <vPortExitCritical>

	return xReturn;
 8003322:	68fb      	ldr	r3, [r7, #12]
}
 8003324:	4618      	mov	r0, r3
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800332c:	b480      	push	{r7}
 800332e:	b085      	sub	sp, #20
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	e014      	b.n	8003366 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800333c:	4a0f      	ldr	r2, [pc, #60]	; (800337c <vQueueAddToRegistry+0x50>)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10b      	bne.n	8003360 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003348:	490c      	ldr	r1, [pc, #48]	; (800337c <vQueueAddToRegistry+0x50>)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003352:	4a0a      	ldr	r2, [pc, #40]	; (800337c <vQueueAddToRegistry+0x50>)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	4413      	add	r3, r2
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800335e:	e006      	b.n	800336e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	3301      	adds	r3, #1
 8003364:	60fb      	str	r3, [r7, #12]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2b07      	cmp	r3, #7
 800336a:	d9e7      	bls.n	800333c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800336c:	bf00      	nop
 800336e:	bf00      	nop
 8003370:	3714      	adds	r7, #20
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	200007d8 	.word	0x200007d8

08003380 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003390:	f001 fc58 	bl	8004c44 <vPortEnterCritical>
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800339a:	b25b      	sxtb	r3, r3
 800339c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a0:	d103      	bne.n	80033aa <vQueueWaitForMessageRestricted+0x2a>
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033b0:	b25b      	sxtb	r3, r3
 80033b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b6:	d103      	bne.n	80033c0 <vQueueWaitForMessageRestricted+0x40>
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033c0:	f001 fc70 	bl	8004ca4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d106      	bne.n	80033da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	3324      	adds	r3, #36	; 0x24
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	68b9      	ldr	r1, [r7, #8]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 fc77 	bl	8003cc8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80033da:	6978      	ldr	r0, [r7, #20]
 80033dc:	f7ff ff26 	bl	800322c <prvUnlockQueue>
	}
 80033e0:	bf00      	nop
 80033e2:	3718      	adds	r7, #24
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08e      	sub	sp, #56	; 0x38
 80033ec:	af04      	add	r7, sp, #16
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
 80033f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80033f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10a      	bne.n	8003412 <xTaskCreateStatic+0x2a>
	__asm volatile
 80033fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003400:	f383 8811 	msr	BASEPRI, r3
 8003404:	f3bf 8f6f 	isb	sy
 8003408:	f3bf 8f4f 	dsb	sy
 800340c:	623b      	str	r3, [r7, #32]
}
 800340e:	bf00      	nop
 8003410:	e7fe      	b.n	8003410 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003414:	2b00      	cmp	r3, #0
 8003416:	d10a      	bne.n	800342e <xTaskCreateStatic+0x46>
	__asm volatile
 8003418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800341c:	f383 8811 	msr	BASEPRI, r3
 8003420:	f3bf 8f6f 	isb	sy
 8003424:	f3bf 8f4f 	dsb	sy
 8003428:	61fb      	str	r3, [r7, #28]
}
 800342a:	bf00      	nop
 800342c:	e7fe      	b.n	800342c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800342e:	235c      	movs	r3, #92	; 0x5c
 8003430:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	2b5c      	cmp	r3, #92	; 0x5c
 8003436:	d00a      	beq.n	800344e <xTaskCreateStatic+0x66>
	__asm volatile
 8003438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800343c:	f383 8811 	msr	BASEPRI, r3
 8003440:	f3bf 8f6f 	isb	sy
 8003444:	f3bf 8f4f 	dsb	sy
 8003448:	61bb      	str	r3, [r7, #24]
}
 800344a:	bf00      	nop
 800344c:	e7fe      	b.n	800344c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800344e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003452:	2b00      	cmp	r3, #0
 8003454:	d01e      	beq.n	8003494 <xTaskCreateStatic+0xac>
 8003456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003458:	2b00      	cmp	r3, #0
 800345a:	d01b      	beq.n	8003494 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800345c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800345e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003462:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003464:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003468:	2202      	movs	r2, #2
 800346a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800346e:	2300      	movs	r3, #0
 8003470:	9303      	str	r3, [sp, #12]
 8003472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003474:	9302      	str	r3, [sp, #8]
 8003476:	f107 0314 	add.w	r3, r7, #20
 800347a:	9301      	str	r3, [sp, #4]
 800347c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	68b9      	ldr	r1, [r7, #8]
 8003486:	68f8      	ldr	r0, [r7, #12]
 8003488:	f000 f850 	bl	800352c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800348c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800348e:	f000 f8dd 	bl	800364c <prvAddNewTaskToReadyList>
 8003492:	e001      	b.n	8003498 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003498:	697b      	ldr	r3, [r7, #20]
	}
 800349a:	4618      	mov	r0, r3
 800349c:	3728      	adds	r7, #40	; 0x28
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80034a2:	b580      	push	{r7, lr}
 80034a4:	b08c      	sub	sp, #48	; 0x30
 80034a6:	af04      	add	r7, sp, #16
 80034a8:	60f8      	str	r0, [r7, #12]
 80034aa:	60b9      	str	r1, [r7, #8]
 80034ac:	603b      	str	r3, [r7, #0]
 80034ae:	4613      	mov	r3, r2
 80034b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	4618      	mov	r0, r3
 80034b8:	f001 fce6 	bl	8004e88 <pvPortMalloc>
 80034bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00e      	beq.n	80034e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80034c4:	205c      	movs	r0, #92	; 0x5c
 80034c6:	f001 fcdf 	bl	8004e88 <pvPortMalloc>
 80034ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	697a      	ldr	r2, [r7, #20]
 80034d6:	631a      	str	r2, [r3, #48]	; 0x30
 80034d8:	e005      	b.n	80034e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80034da:	6978      	ldr	r0, [r7, #20]
 80034dc:	f001 fda0 	bl	8005020 <vPortFree>
 80034e0:	e001      	b.n	80034e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80034e2:	2300      	movs	r3, #0
 80034e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d017      	beq.n	800351c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80034f4:	88fa      	ldrh	r2, [r7, #6]
 80034f6:	2300      	movs	r3, #0
 80034f8:	9303      	str	r3, [sp, #12]
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	9302      	str	r3, [sp, #8]
 80034fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003500:	9301      	str	r3, [sp, #4]
 8003502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003504:	9300      	str	r3, [sp, #0]
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	68b9      	ldr	r1, [r7, #8]
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f000 f80e 	bl	800352c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003510:	69f8      	ldr	r0, [r7, #28]
 8003512:	f000 f89b 	bl	800364c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003516:	2301      	movs	r3, #1
 8003518:	61bb      	str	r3, [r7, #24]
 800351a:	e002      	b.n	8003522 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800351c:	f04f 33ff 	mov.w	r3, #4294967295
 8003520:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003522:	69bb      	ldr	r3, [r7, #24]
	}
 8003524:	4618      	mov	r0, r3
 8003526:	3720      	adds	r7, #32
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}

0800352c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	607a      	str	r2, [r7, #4]
 8003538:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800353a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800353c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	461a      	mov	r2, r3
 8003544:	21a5      	movs	r1, #165	; 0xa5
 8003546:	f001 ffa0 	bl	800548a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800354a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003554:	3b01      	subs	r3, #1
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	4413      	add	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	f023 0307 	bic.w	r3, r3, #7
 8003562:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	f003 0307 	and.w	r3, r3, #7
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <prvInitialiseNewTask+0x58>
	__asm volatile
 800356e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003572:	f383 8811 	msr	BASEPRI, r3
 8003576:	f3bf 8f6f 	isb	sy
 800357a:	f3bf 8f4f 	dsb	sy
 800357e:	617b      	str	r3, [r7, #20]
}
 8003580:	bf00      	nop
 8003582:	e7fe      	b.n	8003582 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d01f      	beq.n	80035ca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800358a:	2300      	movs	r3, #0
 800358c:	61fb      	str	r3, [r7, #28]
 800358e:	e012      	b.n	80035b6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003590:	68ba      	ldr	r2, [r7, #8]
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	4413      	add	r3, r2
 8003596:	7819      	ldrb	r1, [r3, #0]
 8003598:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	4413      	add	r3, r2
 800359e:	3334      	adds	r3, #52	; 0x34
 80035a0:	460a      	mov	r2, r1
 80035a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	4413      	add	r3, r2
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d006      	beq.n	80035be <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	3301      	adds	r3, #1
 80035b4:	61fb      	str	r3, [r7, #28]
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	2b0f      	cmp	r3, #15
 80035ba:	d9e9      	bls.n	8003590 <prvInitialiseNewTask+0x64>
 80035bc:	e000      	b.n	80035c0 <prvInitialiseNewTask+0x94>
			{
				break;
 80035be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80035c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035c8:	e003      	b.n	80035d2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80035ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80035d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035d4:	2b37      	cmp	r3, #55	; 0x37
 80035d6:	d901      	bls.n	80035dc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80035d8:	2337      	movs	r3, #55	; 0x37
 80035da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80035dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80035e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80035e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ea:	2200      	movs	r2, #0
 80035ec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80035ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f0:	3304      	adds	r3, #4
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7ff f977 	bl	80028e6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80035f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035fa:	3318      	adds	r3, #24
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff f972 	bl	80028e6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003604:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003606:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800360a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800360e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003610:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003614:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003616:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800361a:	2200      	movs	r2, #0
 800361c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800361e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	68f9      	ldr	r1, [r7, #12]
 800362a:	69b8      	ldr	r0, [r7, #24]
 800362c:	f001 f9de 	bl	80049ec <pxPortInitialiseStack>
 8003630:	4602      	mov	r2, r0
 8003632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003634:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003638:	2b00      	cmp	r3, #0
 800363a:	d002      	beq.n	8003642 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800363c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800363e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003640:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003642:	bf00      	nop
 8003644:	3720      	adds	r7, #32
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
	...

0800364c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003654:	f001 faf6 	bl	8004c44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003658:	4b2d      	ldr	r3, [pc, #180]	; (8003710 <prvAddNewTaskToReadyList+0xc4>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	3301      	adds	r3, #1
 800365e:	4a2c      	ldr	r2, [pc, #176]	; (8003710 <prvAddNewTaskToReadyList+0xc4>)
 8003660:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003662:	4b2c      	ldr	r3, [pc, #176]	; (8003714 <prvAddNewTaskToReadyList+0xc8>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d109      	bne.n	800367e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800366a:	4a2a      	ldr	r2, [pc, #168]	; (8003714 <prvAddNewTaskToReadyList+0xc8>)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003670:	4b27      	ldr	r3, [pc, #156]	; (8003710 <prvAddNewTaskToReadyList+0xc4>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2b01      	cmp	r3, #1
 8003676:	d110      	bne.n	800369a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003678:	f000 fcb4 	bl	8003fe4 <prvInitialiseTaskLists>
 800367c:	e00d      	b.n	800369a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800367e:	4b26      	ldr	r3, [pc, #152]	; (8003718 <prvAddNewTaskToReadyList+0xcc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d109      	bne.n	800369a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003686:	4b23      	ldr	r3, [pc, #140]	; (8003714 <prvAddNewTaskToReadyList+0xc8>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003690:	429a      	cmp	r2, r3
 8003692:	d802      	bhi.n	800369a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003694:	4a1f      	ldr	r2, [pc, #124]	; (8003714 <prvAddNewTaskToReadyList+0xc8>)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800369a:	4b20      	ldr	r3, [pc, #128]	; (800371c <prvAddNewTaskToReadyList+0xd0>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	3301      	adds	r3, #1
 80036a0:	4a1e      	ldr	r2, [pc, #120]	; (800371c <prvAddNewTaskToReadyList+0xd0>)
 80036a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80036a4:	4b1d      	ldr	r3, [pc, #116]	; (800371c <prvAddNewTaskToReadyList+0xd0>)
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b0:	4b1b      	ldr	r3, [pc, #108]	; (8003720 <prvAddNewTaskToReadyList+0xd4>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d903      	bls.n	80036c0 <prvAddNewTaskToReadyList+0x74>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036bc:	4a18      	ldr	r2, [pc, #96]	; (8003720 <prvAddNewTaskToReadyList+0xd4>)
 80036be:	6013      	str	r3, [r2, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036c4:	4613      	mov	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	4413      	add	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4a15      	ldr	r2, [pc, #84]	; (8003724 <prvAddNewTaskToReadyList+0xd8>)
 80036ce:	441a      	add	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3304      	adds	r3, #4
 80036d4:	4619      	mov	r1, r3
 80036d6:	4610      	mov	r0, r2
 80036d8:	f7ff f912 	bl	8002900 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80036dc:	f001 fae2 	bl	8004ca4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80036e0:	4b0d      	ldr	r3, [pc, #52]	; (8003718 <prvAddNewTaskToReadyList+0xcc>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00e      	beq.n	8003706 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80036e8:	4b0a      	ldr	r3, [pc, #40]	; (8003714 <prvAddNewTaskToReadyList+0xc8>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d207      	bcs.n	8003706 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80036f6:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <prvAddNewTaskToReadyList+0xdc>)
 80036f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036fc:	601a      	str	r2, [r3, #0]
 80036fe:	f3bf 8f4f 	dsb	sy
 8003702:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003706:	bf00      	nop
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	20000cec 	.word	0x20000cec
 8003714:	20000818 	.word	0x20000818
 8003718:	20000cf8 	.word	0x20000cf8
 800371c:	20000d08 	.word	0x20000d08
 8003720:	20000cf4 	.word	0x20000cf4
 8003724:	2000081c 	.word	0x2000081c
 8003728:	e000ed04 	.word	0xe000ed04

0800372c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003734:	2300      	movs	r3, #0
 8003736:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d017      	beq.n	800376e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800373e:	4b13      	ldr	r3, [pc, #76]	; (800378c <vTaskDelay+0x60>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d00a      	beq.n	800375c <vTaskDelay+0x30>
	__asm volatile
 8003746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800374a:	f383 8811 	msr	BASEPRI, r3
 800374e:	f3bf 8f6f 	isb	sy
 8003752:	f3bf 8f4f 	dsb	sy
 8003756:	60bb      	str	r3, [r7, #8]
}
 8003758:	bf00      	nop
 800375a:	e7fe      	b.n	800375a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800375c:	f000 f880 	bl	8003860 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003760:	2100      	movs	r1, #0
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 fda0 	bl	80042a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003768:	f000 f888 	bl	800387c <xTaskResumeAll>
 800376c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d107      	bne.n	8003784 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003774:	4b06      	ldr	r3, [pc, #24]	; (8003790 <vTaskDelay+0x64>)
 8003776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	f3bf 8f4f 	dsb	sy
 8003780:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003784:	bf00      	nop
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	20000d14 	.word	0x20000d14
 8003790:	e000ed04 	.word	0xe000ed04

08003794 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b08a      	sub	sp, #40	; 0x28
 8003798:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800379a:	2300      	movs	r3, #0
 800379c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800379e:	2300      	movs	r3, #0
 80037a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80037a2:	463a      	mov	r2, r7
 80037a4:	1d39      	adds	r1, r7, #4
 80037a6:	f107 0308 	add.w	r3, r7, #8
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7fe feb2 	bl	8002514 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80037b0:	6839      	ldr	r1, [r7, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	68ba      	ldr	r2, [r7, #8]
 80037b6:	9202      	str	r2, [sp, #8]
 80037b8:	9301      	str	r3, [sp, #4]
 80037ba:	2300      	movs	r3, #0
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	2300      	movs	r3, #0
 80037c0:	460a      	mov	r2, r1
 80037c2:	4921      	ldr	r1, [pc, #132]	; (8003848 <vTaskStartScheduler+0xb4>)
 80037c4:	4821      	ldr	r0, [pc, #132]	; (800384c <vTaskStartScheduler+0xb8>)
 80037c6:	f7ff fe0f 	bl	80033e8 <xTaskCreateStatic>
 80037ca:	4603      	mov	r3, r0
 80037cc:	4a20      	ldr	r2, [pc, #128]	; (8003850 <vTaskStartScheduler+0xbc>)
 80037ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80037d0:	4b1f      	ldr	r3, [pc, #124]	; (8003850 <vTaskStartScheduler+0xbc>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d002      	beq.n	80037de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80037d8:	2301      	movs	r3, #1
 80037da:	617b      	str	r3, [r7, #20]
 80037dc:	e001      	b.n	80037e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80037de:	2300      	movs	r3, #0
 80037e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d102      	bne.n	80037ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80037e8:	f000 fdb2 	bl	8004350 <xTimerCreateTimerTask>
 80037ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d116      	bne.n	8003822 <vTaskStartScheduler+0x8e>
	__asm volatile
 80037f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f8:	f383 8811 	msr	BASEPRI, r3
 80037fc:	f3bf 8f6f 	isb	sy
 8003800:	f3bf 8f4f 	dsb	sy
 8003804:	613b      	str	r3, [r7, #16]
}
 8003806:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003808:	4b12      	ldr	r3, [pc, #72]	; (8003854 <vTaskStartScheduler+0xc0>)
 800380a:	f04f 32ff 	mov.w	r2, #4294967295
 800380e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003810:	4b11      	ldr	r3, [pc, #68]	; (8003858 <vTaskStartScheduler+0xc4>)
 8003812:	2201      	movs	r2, #1
 8003814:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003816:	4b11      	ldr	r3, [pc, #68]	; (800385c <vTaskStartScheduler+0xc8>)
 8003818:	2200      	movs	r2, #0
 800381a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800381c:	f001 f970 	bl	8004b00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003820:	e00e      	b.n	8003840 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003828:	d10a      	bne.n	8003840 <vTaskStartScheduler+0xac>
	__asm volatile
 800382a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800382e:	f383 8811 	msr	BASEPRI, r3
 8003832:	f3bf 8f6f 	isb	sy
 8003836:	f3bf 8f4f 	dsb	sy
 800383a:	60fb      	str	r3, [r7, #12]
}
 800383c:	bf00      	nop
 800383e:	e7fe      	b.n	800383e <vTaskStartScheduler+0xaa>
}
 8003840:	bf00      	nop
 8003842:	3718      	adds	r7, #24
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	080061ec 	.word	0x080061ec
 800384c:	08003fb5 	.word	0x08003fb5
 8003850:	20000d10 	.word	0x20000d10
 8003854:	20000d0c 	.word	0x20000d0c
 8003858:	20000cf8 	.word	0x20000cf8
 800385c:	20000cf0 	.word	0x20000cf0

08003860 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003864:	4b04      	ldr	r3, [pc, #16]	; (8003878 <vTaskSuspendAll+0x18>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	3301      	adds	r3, #1
 800386a:	4a03      	ldr	r2, [pc, #12]	; (8003878 <vTaskSuspendAll+0x18>)
 800386c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800386e:	bf00      	nop
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	20000d14 	.word	0x20000d14

0800387c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003882:	2300      	movs	r3, #0
 8003884:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003886:	2300      	movs	r3, #0
 8003888:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800388a:	4b42      	ldr	r3, [pc, #264]	; (8003994 <xTaskResumeAll+0x118>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10a      	bne.n	80038a8 <xTaskResumeAll+0x2c>
	__asm volatile
 8003892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003896:	f383 8811 	msr	BASEPRI, r3
 800389a:	f3bf 8f6f 	isb	sy
 800389e:	f3bf 8f4f 	dsb	sy
 80038a2:	603b      	str	r3, [r7, #0]
}
 80038a4:	bf00      	nop
 80038a6:	e7fe      	b.n	80038a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80038a8:	f001 f9cc 	bl	8004c44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80038ac:	4b39      	ldr	r3, [pc, #228]	; (8003994 <xTaskResumeAll+0x118>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	3b01      	subs	r3, #1
 80038b2:	4a38      	ldr	r2, [pc, #224]	; (8003994 <xTaskResumeAll+0x118>)
 80038b4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038b6:	4b37      	ldr	r3, [pc, #220]	; (8003994 <xTaskResumeAll+0x118>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d162      	bne.n	8003984 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80038be:	4b36      	ldr	r3, [pc, #216]	; (8003998 <xTaskResumeAll+0x11c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d05e      	beq.n	8003984 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038c6:	e02f      	b.n	8003928 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038c8:	4b34      	ldr	r3, [pc, #208]	; (800399c <xTaskResumeAll+0x120>)
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	3318      	adds	r3, #24
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7ff f870 	bl	80029ba <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	3304      	adds	r3, #4
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff f86b 	bl	80029ba <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038e8:	4b2d      	ldr	r3, [pc, #180]	; (80039a0 <xTaskResumeAll+0x124>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d903      	bls.n	80038f8 <xTaskResumeAll+0x7c>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f4:	4a2a      	ldr	r2, [pc, #168]	; (80039a0 <xTaskResumeAll+0x124>)
 80038f6:	6013      	str	r3, [r2, #0]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038fc:	4613      	mov	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	4413      	add	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4a27      	ldr	r2, [pc, #156]	; (80039a4 <xTaskResumeAll+0x128>)
 8003906:	441a      	add	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	3304      	adds	r3, #4
 800390c:	4619      	mov	r1, r3
 800390e:	4610      	mov	r0, r2
 8003910:	f7fe fff6 	bl	8002900 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003918:	4b23      	ldr	r3, [pc, #140]	; (80039a8 <xTaskResumeAll+0x12c>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800391e:	429a      	cmp	r2, r3
 8003920:	d302      	bcc.n	8003928 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003922:	4b22      	ldr	r3, [pc, #136]	; (80039ac <xTaskResumeAll+0x130>)
 8003924:	2201      	movs	r2, #1
 8003926:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003928:	4b1c      	ldr	r3, [pc, #112]	; (800399c <xTaskResumeAll+0x120>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1cb      	bne.n	80038c8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003936:	f000 fbf3 	bl	8004120 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800393a:	4b1d      	ldr	r3, [pc, #116]	; (80039b0 <xTaskResumeAll+0x134>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d010      	beq.n	8003968 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003946:	f000 f847 	bl	80039d8 <xTaskIncrementTick>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d002      	beq.n	8003956 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003950:	4b16      	ldr	r3, [pc, #88]	; (80039ac <xTaskResumeAll+0x130>)
 8003952:	2201      	movs	r2, #1
 8003954:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	3b01      	subs	r3, #1
 800395a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1f1      	bne.n	8003946 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003962:	4b13      	ldr	r3, [pc, #76]	; (80039b0 <xTaskResumeAll+0x134>)
 8003964:	2200      	movs	r2, #0
 8003966:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003968:	4b10      	ldr	r3, [pc, #64]	; (80039ac <xTaskResumeAll+0x130>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d009      	beq.n	8003984 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003970:	2301      	movs	r3, #1
 8003972:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003974:	4b0f      	ldr	r3, [pc, #60]	; (80039b4 <xTaskResumeAll+0x138>)
 8003976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	f3bf 8f4f 	dsb	sy
 8003980:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003984:	f001 f98e 	bl	8004ca4 <vPortExitCritical>

	return xAlreadyYielded;
 8003988:	68bb      	ldr	r3, [r7, #8]
}
 800398a:	4618      	mov	r0, r3
 800398c:	3710      	adds	r7, #16
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	20000d14 	.word	0x20000d14
 8003998:	20000cec 	.word	0x20000cec
 800399c:	20000cac 	.word	0x20000cac
 80039a0:	20000cf4 	.word	0x20000cf4
 80039a4:	2000081c 	.word	0x2000081c
 80039a8:	20000818 	.word	0x20000818
 80039ac:	20000d00 	.word	0x20000d00
 80039b0:	20000cfc 	.word	0x20000cfc
 80039b4:	e000ed04 	.word	0xe000ed04

080039b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80039be:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <xTaskGetTickCount+0x1c>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80039c4:	687b      	ldr	r3, [r7, #4]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	20000cf0 	.word	0x20000cf0

080039d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b086      	sub	sp, #24
 80039dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039e2:	4b4f      	ldr	r3, [pc, #316]	; (8003b20 <xTaskIncrementTick+0x148>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f040 808f 	bne.w	8003b0a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80039ec:	4b4d      	ldr	r3, [pc, #308]	; (8003b24 <xTaskIncrementTick+0x14c>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	3301      	adds	r3, #1
 80039f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80039f4:	4a4b      	ldr	r2, [pc, #300]	; (8003b24 <xTaskIncrementTick+0x14c>)
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d120      	bne.n	8003a42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003a00:	4b49      	ldr	r3, [pc, #292]	; (8003b28 <xTaskIncrementTick+0x150>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00a      	beq.n	8003a20 <xTaskIncrementTick+0x48>
	__asm volatile
 8003a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a0e:	f383 8811 	msr	BASEPRI, r3
 8003a12:	f3bf 8f6f 	isb	sy
 8003a16:	f3bf 8f4f 	dsb	sy
 8003a1a:	603b      	str	r3, [r7, #0]
}
 8003a1c:	bf00      	nop
 8003a1e:	e7fe      	b.n	8003a1e <xTaskIncrementTick+0x46>
 8003a20:	4b41      	ldr	r3, [pc, #260]	; (8003b28 <xTaskIncrementTick+0x150>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	60fb      	str	r3, [r7, #12]
 8003a26:	4b41      	ldr	r3, [pc, #260]	; (8003b2c <xTaskIncrementTick+0x154>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a3f      	ldr	r2, [pc, #252]	; (8003b28 <xTaskIncrementTick+0x150>)
 8003a2c:	6013      	str	r3, [r2, #0]
 8003a2e:	4a3f      	ldr	r2, [pc, #252]	; (8003b2c <xTaskIncrementTick+0x154>)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6013      	str	r3, [r2, #0]
 8003a34:	4b3e      	ldr	r3, [pc, #248]	; (8003b30 <xTaskIncrementTick+0x158>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	4a3d      	ldr	r2, [pc, #244]	; (8003b30 <xTaskIncrementTick+0x158>)
 8003a3c:	6013      	str	r3, [r2, #0]
 8003a3e:	f000 fb6f 	bl	8004120 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003a42:	4b3c      	ldr	r3, [pc, #240]	; (8003b34 <xTaskIncrementTick+0x15c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d349      	bcc.n	8003ae0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a4c:	4b36      	ldr	r3, [pc, #216]	; (8003b28 <xTaskIncrementTick+0x150>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d104      	bne.n	8003a60 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a56:	4b37      	ldr	r3, [pc, #220]	; (8003b34 <xTaskIncrementTick+0x15c>)
 8003a58:	f04f 32ff 	mov.w	r2, #4294967295
 8003a5c:	601a      	str	r2, [r3, #0]
					break;
 8003a5e:	e03f      	b.n	8003ae0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a60:	4b31      	ldr	r3, [pc, #196]	; (8003b28 <xTaskIncrementTick+0x150>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d203      	bcs.n	8003a80 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003a78:	4a2e      	ldr	r2, [pc, #184]	; (8003b34 <xTaskIncrementTick+0x15c>)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003a7e:	e02f      	b.n	8003ae0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	3304      	adds	r3, #4
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7fe ff98 	bl	80029ba <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d004      	beq.n	8003a9c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	3318      	adds	r3, #24
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fe ff8f 	bl	80029ba <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003aa0:	4b25      	ldr	r3, [pc, #148]	; (8003b38 <xTaskIncrementTick+0x160>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d903      	bls.n	8003ab0 <xTaskIncrementTick+0xd8>
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aac:	4a22      	ldr	r2, [pc, #136]	; (8003b38 <xTaskIncrementTick+0x160>)
 8003aae:	6013      	str	r3, [r2, #0]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	4a1f      	ldr	r2, [pc, #124]	; (8003b3c <xTaskIncrementTick+0x164>)
 8003abe:	441a      	add	r2, r3
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	3304      	adds	r3, #4
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	4610      	mov	r0, r2
 8003ac8:	f7fe ff1a 	bl	8002900 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ad0:	4b1b      	ldr	r3, [pc, #108]	; (8003b40 <xTaskIncrementTick+0x168>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d3b8      	bcc.n	8003a4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003ada:	2301      	movs	r3, #1
 8003adc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ade:	e7b5      	b.n	8003a4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003ae0:	4b17      	ldr	r3, [pc, #92]	; (8003b40 <xTaskIncrementTick+0x168>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ae6:	4915      	ldr	r1, [pc, #84]	; (8003b3c <xTaskIncrementTick+0x164>)
 8003ae8:	4613      	mov	r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	4413      	add	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	440b      	add	r3, r1
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d901      	bls.n	8003afc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003af8:	2301      	movs	r3, #1
 8003afa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003afc:	4b11      	ldr	r3, [pc, #68]	; (8003b44 <xTaskIncrementTick+0x16c>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d007      	beq.n	8003b14 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003b04:	2301      	movs	r3, #1
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	e004      	b.n	8003b14 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003b0a:	4b0f      	ldr	r3, [pc, #60]	; (8003b48 <xTaskIncrementTick+0x170>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	4a0d      	ldr	r2, [pc, #52]	; (8003b48 <xTaskIncrementTick+0x170>)
 8003b12:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003b14:	697b      	ldr	r3, [r7, #20]
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3718      	adds	r7, #24
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20000d14 	.word	0x20000d14
 8003b24:	20000cf0 	.word	0x20000cf0
 8003b28:	20000ca4 	.word	0x20000ca4
 8003b2c:	20000ca8 	.word	0x20000ca8
 8003b30:	20000d04 	.word	0x20000d04
 8003b34:	20000d0c 	.word	0x20000d0c
 8003b38:	20000cf4 	.word	0x20000cf4
 8003b3c:	2000081c 	.word	0x2000081c
 8003b40:	20000818 	.word	0x20000818
 8003b44:	20000d00 	.word	0x20000d00
 8003b48:	20000cfc 	.word	0x20000cfc

08003b4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b52:	4b28      	ldr	r3, [pc, #160]	; (8003bf4 <vTaskSwitchContext+0xa8>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003b5a:	4b27      	ldr	r3, [pc, #156]	; (8003bf8 <vTaskSwitchContext+0xac>)
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003b60:	e041      	b.n	8003be6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003b62:	4b25      	ldr	r3, [pc, #148]	; (8003bf8 <vTaskSwitchContext+0xac>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b68:	4b24      	ldr	r3, [pc, #144]	; (8003bfc <vTaskSwitchContext+0xb0>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	e010      	b.n	8003b92 <vTaskSwitchContext+0x46>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10a      	bne.n	8003b8c <vTaskSwitchContext+0x40>
	__asm volatile
 8003b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b7a:	f383 8811 	msr	BASEPRI, r3
 8003b7e:	f3bf 8f6f 	isb	sy
 8003b82:	f3bf 8f4f 	dsb	sy
 8003b86:	607b      	str	r3, [r7, #4]
}
 8003b88:	bf00      	nop
 8003b8a:	e7fe      	b.n	8003b8a <vTaskSwitchContext+0x3e>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	491b      	ldr	r1, [pc, #108]	; (8003c00 <vTaskSwitchContext+0xb4>)
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	4613      	mov	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	4413      	add	r3, r2
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	440b      	add	r3, r1
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d0e4      	beq.n	8003b70 <vTaskSwitchContext+0x24>
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	4413      	add	r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	4a13      	ldr	r2, [pc, #76]	; (8003c00 <vTaskSwitchContext+0xb4>)
 8003bb2:	4413      	add	r3, r2
 8003bb4:	60bb      	str	r3, [r7, #8]
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	605a      	str	r2, [r3, #4]
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	3308      	adds	r3, #8
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d104      	bne.n	8003bd6 <vTaskSwitchContext+0x8a>
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	605a      	str	r2, [r3, #4]
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	4a09      	ldr	r2, [pc, #36]	; (8003c04 <vTaskSwitchContext+0xb8>)
 8003bde:	6013      	str	r3, [r2, #0]
 8003be0:	4a06      	ldr	r2, [pc, #24]	; (8003bfc <vTaskSwitchContext+0xb0>)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6013      	str	r3, [r2, #0]
}
 8003be6:	bf00      	nop
 8003be8:	3714      	adds	r7, #20
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	20000d14 	.word	0x20000d14
 8003bf8:	20000d00 	.word	0x20000d00
 8003bfc:	20000cf4 	.word	0x20000cf4
 8003c00:	2000081c 	.word	0x2000081c
 8003c04:	20000818 	.word	0x20000818

08003c08 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d10a      	bne.n	8003c2e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c1c:	f383 8811 	msr	BASEPRI, r3
 8003c20:	f3bf 8f6f 	isb	sy
 8003c24:	f3bf 8f4f 	dsb	sy
 8003c28:	60fb      	str	r3, [r7, #12]
}
 8003c2a:	bf00      	nop
 8003c2c:	e7fe      	b.n	8003c2c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c2e:	4b07      	ldr	r3, [pc, #28]	; (8003c4c <vTaskPlaceOnEventList+0x44>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	3318      	adds	r3, #24
 8003c34:	4619      	mov	r1, r3
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f7fe fe86 	bl	8002948 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	6838      	ldr	r0, [r7, #0]
 8003c40:	f000 fb32 	bl	80042a8 <prvAddCurrentTaskToDelayedList>
}
 8003c44:	bf00      	nop
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	20000818 	.word	0x20000818

08003c50 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d10a      	bne.n	8003c78 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8003c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c66:	f383 8811 	msr	BASEPRI, r3
 8003c6a:	f3bf 8f6f 	isb	sy
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	617b      	str	r3, [r7, #20]
}
 8003c74:	bf00      	nop
 8003c76:	e7fe      	b.n	8003c76 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8003c78:	4b11      	ldr	r3, [pc, #68]	; (8003cc0 <vTaskPlaceOnUnorderedEventList+0x70>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10a      	bne.n	8003c96 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8003c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c84:	f383 8811 	msr	BASEPRI, r3
 8003c88:	f3bf 8f6f 	isb	sy
 8003c8c:	f3bf 8f4f 	dsb	sy
 8003c90:	613b      	str	r3, [r7, #16]
}
 8003c92:	bf00      	nop
 8003c94:	e7fe      	b.n	8003c94 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8003c96:	4b0b      	ldr	r3, [pc, #44]	; (8003cc4 <vTaskPlaceOnUnorderedEventList+0x74>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68ba      	ldr	r2, [r7, #8]
 8003c9c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003ca0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ca2:	4b08      	ldr	r3, [pc, #32]	; (8003cc4 <vTaskPlaceOnUnorderedEventList+0x74>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	3318      	adds	r3, #24
 8003ca8:	4619      	mov	r1, r3
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f7fe fe28 	bl	8002900 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003cb0:	2101      	movs	r1, #1
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 faf8 	bl	80042a8 <prvAddCurrentTaskToDelayedList>
}
 8003cb8:	bf00      	nop
 8003cba:	3718      	adds	r7, #24
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	20000d14 	.word	0x20000d14
 8003cc4:	20000818 	.word	0x20000818

08003cc8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d10a      	bne.n	8003cf0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cde:	f383 8811 	msr	BASEPRI, r3
 8003ce2:	f3bf 8f6f 	isb	sy
 8003ce6:	f3bf 8f4f 	dsb	sy
 8003cea:	617b      	str	r3, [r7, #20]
}
 8003cec:	bf00      	nop
 8003cee:	e7fe      	b.n	8003cee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003cf0:	4b0a      	ldr	r3, [pc, #40]	; (8003d1c <vTaskPlaceOnEventListRestricted+0x54>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	3318      	adds	r3, #24
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	68f8      	ldr	r0, [r7, #12]
 8003cfa:	f7fe fe01 	bl	8002900 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d002      	beq.n	8003d0a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003d04:	f04f 33ff 	mov.w	r3, #4294967295
 8003d08:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	68b8      	ldr	r0, [r7, #8]
 8003d0e:	f000 facb 	bl	80042a8 <prvAddCurrentTaskToDelayedList>
	}
 8003d12:	bf00      	nop
 8003d14:	3718      	adds	r7, #24
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	20000818 	.word	0x20000818

08003d20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10a      	bne.n	8003d4c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d3a:	f383 8811 	msr	BASEPRI, r3
 8003d3e:	f3bf 8f6f 	isb	sy
 8003d42:	f3bf 8f4f 	dsb	sy
 8003d46:	60fb      	str	r3, [r7, #12]
}
 8003d48:	bf00      	nop
 8003d4a:	e7fe      	b.n	8003d4a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	3318      	adds	r3, #24
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7fe fe32 	bl	80029ba <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d56:	4b1e      	ldr	r3, [pc, #120]	; (8003dd0 <xTaskRemoveFromEventList+0xb0>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d11d      	bne.n	8003d9a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	3304      	adds	r3, #4
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fe fe29 	bl	80029ba <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d6c:	4b19      	ldr	r3, [pc, #100]	; (8003dd4 <xTaskRemoveFromEventList+0xb4>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d903      	bls.n	8003d7c <xTaskRemoveFromEventList+0x5c>
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d78:	4a16      	ldr	r2, [pc, #88]	; (8003dd4 <xTaskRemoveFromEventList+0xb4>)
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d80:	4613      	mov	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	4413      	add	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	4a13      	ldr	r2, [pc, #76]	; (8003dd8 <xTaskRemoveFromEventList+0xb8>)
 8003d8a:	441a      	add	r2, r3
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	3304      	adds	r3, #4
 8003d90:	4619      	mov	r1, r3
 8003d92:	4610      	mov	r0, r2
 8003d94:	f7fe fdb4 	bl	8002900 <vListInsertEnd>
 8003d98:	e005      	b.n	8003da6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	3318      	adds	r3, #24
 8003d9e:	4619      	mov	r1, r3
 8003da0:	480e      	ldr	r0, [pc, #56]	; (8003ddc <xTaskRemoveFromEventList+0xbc>)
 8003da2:	f7fe fdad 	bl	8002900 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003daa:	4b0d      	ldr	r3, [pc, #52]	; (8003de0 <xTaskRemoveFromEventList+0xc0>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d905      	bls.n	8003dc0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003db4:	2301      	movs	r3, #1
 8003db6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003db8:	4b0a      	ldr	r3, [pc, #40]	; (8003de4 <xTaskRemoveFromEventList+0xc4>)
 8003dba:	2201      	movs	r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]
 8003dbe:	e001      	b.n	8003dc4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003dc4:	697b      	ldr	r3, [r7, #20]
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3718      	adds	r7, #24
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	20000d14 	.word	0x20000d14
 8003dd4:	20000cf4 	.word	0x20000cf4
 8003dd8:	2000081c 	.word	0x2000081c
 8003ddc:	20000cac 	.word	0x20000cac
 8003de0:	20000818 	.word	0x20000818
 8003de4:	20000d00 	.word	0x20000d00

08003de8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8003df2:	4b29      	ldr	r3, [pc, #164]	; (8003e98 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10a      	bne.n	8003e10 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8003dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dfe:	f383 8811 	msr	BASEPRI, r3
 8003e02:	f3bf 8f6f 	isb	sy
 8003e06:	f3bf 8f4f 	dsb	sy
 8003e0a:	613b      	str	r3, [r7, #16]
}
 8003e0c:	bf00      	nop
 8003e0e:	e7fe      	b.n	8003e0e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10a      	bne.n	8003e3c <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8003e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2a:	f383 8811 	msr	BASEPRI, r3
 8003e2e:	f3bf 8f6f 	isb	sy
 8003e32:	f3bf 8f4f 	dsb	sy
 8003e36:	60fb      	str	r3, [r7, #12]
}
 8003e38:	bf00      	nop
 8003e3a:	e7fe      	b.n	8003e3a <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f7fe fdbc 	bl	80029ba <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	3304      	adds	r3, #4
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7fe fdb7 	bl	80029ba <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e50:	4b12      	ldr	r3, [pc, #72]	; (8003e9c <vTaskRemoveFromUnorderedEventList+0xb4>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d903      	bls.n	8003e60 <vTaskRemoveFromUnorderedEventList+0x78>
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5c:	4a0f      	ldr	r2, [pc, #60]	; (8003e9c <vTaskRemoveFromUnorderedEventList+0xb4>)
 8003e5e:	6013      	str	r3, [r2, #0]
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4a0c      	ldr	r2, [pc, #48]	; (8003ea0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8003e6e:	441a      	add	r2, r3
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	3304      	adds	r3, #4
 8003e74:	4619      	mov	r1, r3
 8003e76:	4610      	mov	r0, r2
 8003e78:	f7fe fd42 	bl	8002900 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e80:	4b08      	ldr	r3, [pc, #32]	; (8003ea4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d902      	bls.n	8003e90 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8003e8a:	4b07      	ldr	r3, [pc, #28]	; (8003ea8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]
	}
}
 8003e90:	bf00      	nop
 8003e92:	3718      	adds	r7, #24
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	20000d14 	.word	0x20000d14
 8003e9c:	20000cf4 	.word	0x20000cf4
 8003ea0:	2000081c 	.word	0x2000081c
 8003ea4:	20000818 	.word	0x20000818
 8003ea8:	20000d00 	.word	0x20000d00

08003eac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003eb4:	4b06      	ldr	r3, [pc, #24]	; (8003ed0 <vTaskInternalSetTimeOutState+0x24>)
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003ebc:	4b05      	ldr	r3, [pc, #20]	; (8003ed4 <vTaskInternalSetTimeOutState+0x28>)
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	605a      	str	r2, [r3, #4]
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	20000d04 	.word	0x20000d04
 8003ed4:	20000cf0 	.word	0x20000cf0

08003ed8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b088      	sub	sp, #32
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d10a      	bne.n	8003efe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eec:	f383 8811 	msr	BASEPRI, r3
 8003ef0:	f3bf 8f6f 	isb	sy
 8003ef4:	f3bf 8f4f 	dsb	sy
 8003ef8:	613b      	str	r3, [r7, #16]
}
 8003efa:	bf00      	nop
 8003efc:	e7fe      	b.n	8003efc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10a      	bne.n	8003f1a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f08:	f383 8811 	msr	BASEPRI, r3
 8003f0c:	f3bf 8f6f 	isb	sy
 8003f10:	f3bf 8f4f 	dsb	sy
 8003f14:	60fb      	str	r3, [r7, #12]
}
 8003f16:	bf00      	nop
 8003f18:	e7fe      	b.n	8003f18 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003f1a:	f000 fe93 	bl	8004c44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003f1e:	4b1d      	ldr	r3, [pc, #116]	; (8003f94 <xTaskCheckForTimeOut+0xbc>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f36:	d102      	bne.n	8003f3e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	61fb      	str	r3, [r7, #28]
 8003f3c:	e023      	b.n	8003f86 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	4b15      	ldr	r3, [pc, #84]	; (8003f98 <xTaskCheckForTimeOut+0xc0>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d007      	beq.n	8003f5a <xTaskCheckForTimeOut+0x82>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d302      	bcc.n	8003f5a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f54:	2301      	movs	r3, #1
 8003f56:	61fb      	str	r3, [r7, #28]
 8003f58:	e015      	b.n	8003f86 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	697a      	ldr	r2, [r7, #20]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d20b      	bcs.n	8003f7c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	1ad2      	subs	r2, r2, r3
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f7ff ff9b 	bl	8003eac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f76:	2300      	movs	r3, #0
 8003f78:	61fb      	str	r3, [r7, #28]
 8003f7a:	e004      	b.n	8003f86 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003f82:	2301      	movs	r3, #1
 8003f84:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003f86:	f000 fe8d 	bl	8004ca4 <vPortExitCritical>

	return xReturn;
 8003f8a:	69fb      	ldr	r3, [r7, #28]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3720      	adds	r7, #32
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	20000cf0 	.word	0x20000cf0
 8003f98:	20000d04 	.word	0x20000d04

08003f9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003fa0:	4b03      	ldr	r3, [pc, #12]	; (8003fb0 <vTaskMissedYield+0x14>)
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]
}
 8003fa6:	bf00      	nop
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr
 8003fb0:	20000d00 	.word	0x20000d00

08003fb4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003fbc:	f000 f852 	bl	8004064 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003fc0:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <prvIdleTask+0x28>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d9f9      	bls.n	8003fbc <prvIdleTask+0x8>
			{
				taskYIELD();
 8003fc8:	4b05      	ldr	r3, [pc, #20]	; (8003fe0 <prvIdleTask+0x2c>)
 8003fca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fce:	601a      	str	r2, [r3, #0]
 8003fd0:	f3bf 8f4f 	dsb	sy
 8003fd4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003fd8:	e7f0      	b.n	8003fbc <prvIdleTask+0x8>
 8003fda:	bf00      	nop
 8003fdc:	2000081c 	.word	0x2000081c
 8003fe0:	e000ed04 	.word	0xe000ed04

08003fe4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fea:	2300      	movs	r3, #0
 8003fec:	607b      	str	r3, [r7, #4]
 8003fee:	e00c      	b.n	800400a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	009b      	lsls	r3, r3, #2
 8003ff6:	4413      	add	r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	4a12      	ldr	r2, [pc, #72]	; (8004044 <prvInitialiseTaskLists+0x60>)
 8003ffc:	4413      	add	r3, r2
 8003ffe:	4618      	mov	r0, r3
 8004000:	f7fe fc51 	bl	80028a6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	3301      	adds	r3, #1
 8004008:	607b      	str	r3, [r7, #4]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b37      	cmp	r3, #55	; 0x37
 800400e:	d9ef      	bls.n	8003ff0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004010:	480d      	ldr	r0, [pc, #52]	; (8004048 <prvInitialiseTaskLists+0x64>)
 8004012:	f7fe fc48 	bl	80028a6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004016:	480d      	ldr	r0, [pc, #52]	; (800404c <prvInitialiseTaskLists+0x68>)
 8004018:	f7fe fc45 	bl	80028a6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800401c:	480c      	ldr	r0, [pc, #48]	; (8004050 <prvInitialiseTaskLists+0x6c>)
 800401e:	f7fe fc42 	bl	80028a6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004022:	480c      	ldr	r0, [pc, #48]	; (8004054 <prvInitialiseTaskLists+0x70>)
 8004024:	f7fe fc3f 	bl	80028a6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004028:	480b      	ldr	r0, [pc, #44]	; (8004058 <prvInitialiseTaskLists+0x74>)
 800402a:	f7fe fc3c 	bl	80028a6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800402e:	4b0b      	ldr	r3, [pc, #44]	; (800405c <prvInitialiseTaskLists+0x78>)
 8004030:	4a05      	ldr	r2, [pc, #20]	; (8004048 <prvInitialiseTaskLists+0x64>)
 8004032:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004034:	4b0a      	ldr	r3, [pc, #40]	; (8004060 <prvInitialiseTaskLists+0x7c>)
 8004036:	4a05      	ldr	r2, [pc, #20]	; (800404c <prvInitialiseTaskLists+0x68>)
 8004038:	601a      	str	r2, [r3, #0]
}
 800403a:	bf00      	nop
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	2000081c 	.word	0x2000081c
 8004048:	20000c7c 	.word	0x20000c7c
 800404c:	20000c90 	.word	0x20000c90
 8004050:	20000cac 	.word	0x20000cac
 8004054:	20000cc0 	.word	0x20000cc0
 8004058:	20000cd8 	.word	0x20000cd8
 800405c:	20000ca4 	.word	0x20000ca4
 8004060:	20000ca8 	.word	0x20000ca8

08004064 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800406a:	e019      	b.n	80040a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800406c:	f000 fdea 	bl	8004c44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004070:	4b10      	ldr	r3, [pc, #64]	; (80040b4 <prvCheckTasksWaitingTermination+0x50>)
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3304      	adds	r3, #4
 800407c:	4618      	mov	r0, r3
 800407e:	f7fe fc9c 	bl	80029ba <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004082:	4b0d      	ldr	r3, [pc, #52]	; (80040b8 <prvCheckTasksWaitingTermination+0x54>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	3b01      	subs	r3, #1
 8004088:	4a0b      	ldr	r2, [pc, #44]	; (80040b8 <prvCheckTasksWaitingTermination+0x54>)
 800408a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800408c:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <prvCheckTasksWaitingTermination+0x58>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	3b01      	subs	r3, #1
 8004092:	4a0a      	ldr	r2, [pc, #40]	; (80040bc <prvCheckTasksWaitingTermination+0x58>)
 8004094:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004096:	f000 fe05 	bl	8004ca4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 f810 	bl	80040c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040a0:	4b06      	ldr	r3, [pc, #24]	; (80040bc <prvCheckTasksWaitingTermination+0x58>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1e1      	bne.n	800406c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80040a8:	bf00      	nop
 80040aa:	bf00      	nop
 80040ac:	3708      	adds	r7, #8
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	20000cc0 	.word	0x20000cc0
 80040b8:	20000cec 	.word	0x20000cec
 80040bc:	20000cd4 	.word	0x20000cd4

080040c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d108      	bne.n	80040e4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 ffa2 	bl	8005020 <vPortFree>
				vPortFree( pxTCB );
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 ff9f 	bl	8005020 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80040e2:	e018      	b.n	8004116 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d103      	bne.n	80040f6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 ff96 	bl	8005020 <vPortFree>
	}
 80040f4:	e00f      	b.n	8004116 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d00a      	beq.n	8004116 <prvDeleteTCB+0x56>
	__asm volatile
 8004100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004104:	f383 8811 	msr	BASEPRI, r3
 8004108:	f3bf 8f6f 	isb	sy
 800410c:	f3bf 8f4f 	dsb	sy
 8004110:	60fb      	str	r3, [r7, #12]
}
 8004112:	bf00      	nop
 8004114:	e7fe      	b.n	8004114 <prvDeleteTCB+0x54>
	}
 8004116:	bf00      	nop
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
	...

08004120 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004126:	4b0c      	ldr	r3, [pc, #48]	; (8004158 <prvResetNextTaskUnblockTime+0x38>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d104      	bne.n	800413a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004130:	4b0a      	ldr	r3, [pc, #40]	; (800415c <prvResetNextTaskUnblockTime+0x3c>)
 8004132:	f04f 32ff 	mov.w	r2, #4294967295
 8004136:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004138:	e008      	b.n	800414c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800413a:	4b07      	ldr	r3, [pc, #28]	; (8004158 <prvResetNextTaskUnblockTime+0x38>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	4a04      	ldr	r2, [pc, #16]	; (800415c <prvResetNextTaskUnblockTime+0x3c>)
 800414a:	6013      	str	r3, [r2, #0]
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr
 8004158:	20000ca4 	.word	0x20000ca4
 800415c:	20000d0c 	.word	0x20000d0c

08004160 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004166:	4b0b      	ldr	r3, [pc, #44]	; (8004194 <xTaskGetSchedulerState+0x34>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d102      	bne.n	8004174 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800416e:	2301      	movs	r3, #1
 8004170:	607b      	str	r3, [r7, #4]
 8004172:	e008      	b.n	8004186 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004174:	4b08      	ldr	r3, [pc, #32]	; (8004198 <xTaskGetSchedulerState+0x38>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d102      	bne.n	8004182 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800417c:	2302      	movs	r3, #2
 800417e:	607b      	str	r3, [r7, #4]
 8004180:	e001      	b.n	8004186 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004182:	2300      	movs	r3, #0
 8004184:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004186:	687b      	ldr	r3, [r7, #4]
	}
 8004188:	4618      	mov	r0, r3
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr
 8004194:	20000cf8 	.word	0x20000cf8
 8004198:	20000d14 	.word	0x20000d14

0800419c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80041a8:	2300      	movs	r3, #0
 80041aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d056      	beq.n	8004260 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80041b2:	4b2e      	ldr	r3, [pc, #184]	; (800426c <xTaskPriorityDisinherit+0xd0>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d00a      	beq.n	80041d2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80041bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c0:	f383 8811 	msr	BASEPRI, r3
 80041c4:	f3bf 8f6f 	isb	sy
 80041c8:	f3bf 8f4f 	dsb	sy
 80041cc:	60fb      	str	r3, [r7, #12]
}
 80041ce:	bf00      	nop
 80041d0:	e7fe      	b.n	80041d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10a      	bne.n	80041f0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80041da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041de:	f383 8811 	msr	BASEPRI, r3
 80041e2:	f3bf 8f6f 	isb	sy
 80041e6:	f3bf 8f4f 	dsb	sy
 80041ea:	60bb      	str	r3, [r7, #8]
}
 80041ec:	bf00      	nop
 80041ee:	e7fe      	b.n	80041ee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041f4:	1e5a      	subs	r2, r3, #1
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004202:	429a      	cmp	r2, r3
 8004204:	d02c      	beq.n	8004260 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800420a:	2b00      	cmp	r3, #0
 800420c:	d128      	bne.n	8004260 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	3304      	adds	r3, #4
 8004212:	4618      	mov	r0, r3
 8004214:	f7fe fbd1 	bl	80029ba <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004224:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004230:	4b0f      	ldr	r3, [pc, #60]	; (8004270 <xTaskPriorityDisinherit+0xd4>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	429a      	cmp	r2, r3
 8004236:	d903      	bls.n	8004240 <xTaskPriorityDisinherit+0xa4>
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423c:	4a0c      	ldr	r2, [pc, #48]	; (8004270 <xTaskPriorityDisinherit+0xd4>)
 800423e:	6013      	str	r3, [r2, #0]
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004244:	4613      	mov	r3, r2
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	4413      	add	r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	4a09      	ldr	r2, [pc, #36]	; (8004274 <xTaskPriorityDisinherit+0xd8>)
 800424e:	441a      	add	r2, r3
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	3304      	adds	r3, #4
 8004254:	4619      	mov	r1, r3
 8004256:	4610      	mov	r0, r2
 8004258:	f7fe fb52 	bl	8002900 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800425c:	2301      	movs	r3, #1
 800425e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004260:	697b      	ldr	r3, [r7, #20]
	}
 8004262:	4618      	mov	r0, r3
 8004264:	3718      	adds	r7, #24
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	20000818 	.word	0x20000818
 8004270:	20000cf4 	.word	0x20000cf4
 8004274:	2000081c 	.word	0x2000081c

08004278 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800427e:	4b09      	ldr	r3, [pc, #36]	; (80042a4 <uxTaskResetEventItemValue+0x2c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004286:	4b07      	ldr	r3, [pc, #28]	; (80042a4 <uxTaskResetEventItemValue+0x2c>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800428c:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <uxTaskResetEventItemValue+0x2c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8004294:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8004296:	687b      	ldr	r3, [r7, #4]
}
 8004298:	4618      	mov	r0, r3
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr
 80042a4:	20000818 	.word	0x20000818

080042a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80042b2:	4b21      	ldr	r3, [pc, #132]	; (8004338 <prvAddCurrentTaskToDelayedList+0x90>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042b8:	4b20      	ldr	r3, [pc, #128]	; (800433c <prvAddCurrentTaskToDelayedList+0x94>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	3304      	adds	r3, #4
 80042be:	4618      	mov	r0, r3
 80042c0:	f7fe fb7b 	bl	80029ba <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ca:	d10a      	bne.n	80042e2 <prvAddCurrentTaskToDelayedList+0x3a>
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d007      	beq.n	80042e2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042d2:	4b1a      	ldr	r3, [pc, #104]	; (800433c <prvAddCurrentTaskToDelayedList+0x94>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	3304      	adds	r3, #4
 80042d8:	4619      	mov	r1, r3
 80042da:	4819      	ldr	r0, [pc, #100]	; (8004340 <prvAddCurrentTaskToDelayedList+0x98>)
 80042dc:	f7fe fb10 	bl	8002900 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80042e0:	e026      	b.n	8004330 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4413      	add	r3, r2
 80042e8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042ea:	4b14      	ldr	r3, [pc, #80]	; (800433c <prvAddCurrentTaskToDelayedList+0x94>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d209      	bcs.n	800430e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042fa:	4b12      	ldr	r3, [pc, #72]	; (8004344 <prvAddCurrentTaskToDelayedList+0x9c>)
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	4b0f      	ldr	r3, [pc, #60]	; (800433c <prvAddCurrentTaskToDelayedList+0x94>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	3304      	adds	r3, #4
 8004304:	4619      	mov	r1, r3
 8004306:	4610      	mov	r0, r2
 8004308:	f7fe fb1e 	bl	8002948 <vListInsert>
}
 800430c:	e010      	b.n	8004330 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800430e:	4b0e      	ldr	r3, [pc, #56]	; (8004348 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	4b0a      	ldr	r3, [pc, #40]	; (800433c <prvAddCurrentTaskToDelayedList+0x94>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	3304      	adds	r3, #4
 8004318:	4619      	mov	r1, r3
 800431a:	4610      	mov	r0, r2
 800431c:	f7fe fb14 	bl	8002948 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004320:	4b0a      	ldr	r3, [pc, #40]	; (800434c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68ba      	ldr	r2, [r7, #8]
 8004326:	429a      	cmp	r2, r3
 8004328:	d202      	bcs.n	8004330 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800432a:	4a08      	ldr	r2, [pc, #32]	; (800434c <prvAddCurrentTaskToDelayedList+0xa4>)
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	6013      	str	r3, [r2, #0]
}
 8004330:	bf00      	nop
 8004332:	3710      	adds	r7, #16
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	20000cf0 	.word	0x20000cf0
 800433c:	20000818 	.word	0x20000818
 8004340:	20000cd8 	.word	0x20000cd8
 8004344:	20000ca8 	.word	0x20000ca8
 8004348:	20000ca4 	.word	0x20000ca4
 800434c:	20000d0c 	.word	0x20000d0c

08004350 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b08a      	sub	sp, #40	; 0x28
 8004354:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004356:	2300      	movs	r3, #0
 8004358:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800435a:	f000 fb07 	bl	800496c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800435e:	4b1c      	ldr	r3, [pc, #112]	; (80043d0 <xTimerCreateTimerTask+0x80>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d021      	beq.n	80043aa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004366:	2300      	movs	r3, #0
 8004368:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800436a:	2300      	movs	r3, #0
 800436c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800436e:	1d3a      	adds	r2, r7, #4
 8004370:	f107 0108 	add.w	r1, r7, #8
 8004374:	f107 030c 	add.w	r3, r7, #12
 8004378:	4618      	mov	r0, r3
 800437a:	f7fe f8e5 	bl	8002548 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800437e:	6879      	ldr	r1, [r7, #4]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	9202      	str	r2, [sp, #8]
 8004386:	9301      	str	r3, [sp, #4]
 8004388:	2302      	movs	r3, #2
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	2300      	movs	r3, #0
 800438e:	460a      	mov	r2, r1
 8004390:	4910      	ldr	r1, [pc, #64]	; (80043d4 <xTimerCreateTimerTask+0x84>)
 8004392:	4811      	ldr	r0, [pc, #68]	; (80043d8 <xTimerCreateTimerTask+0x88>)
 8004394:	f7ff f828 	bl	80033e8 <xTaskCreateStatic>
 8004398:	4603      	mov	r3, r0
 800439a:	4a10      	ldr	r2, [pc, #64]	; (80043dc <xTimerCreateTimerTask+0x8c>)
 800439c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800439e:	4b0f      	ldr	r3, [pc, #60]	; (80043dc <xTimerCreateTimerTask+0x8c>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d001      	beq.n	80043aa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80043a6:	2301      	movs	r3, #1
 80043a8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10a      	bne.n	80043c6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80043b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b4:	f383 8811 	msr	BASEPRI, r3
 80043b8:	f3bf 8f6f 	isb	sy
 80043bc:	f3bf 8f4f 	dsb	sy
 80043c0:	613b      	str	r3, [r7, #16]
}
 80043c2:	bf00      	nop
 80043c4:	e7fe      	b.n	80043c4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80043c6:	697b      	ldr	r3, [r7, #20]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3718      	adds	r7, #24
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	20000d48 	.word	0x20000d48
 80043d4:	080061f4 	.word	0x080061f4
 80043d8:	08004515 	.word	0x08004515
 80043dc:	20000d4c 	.word	0x20000d4c

080043e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b08a      	sub	sp, #40	; 0x28
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
 80043ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80043ee:	2300      	movs	r3, #0
 80043f0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10a      	bne.n	800440e <xTimerGenericCommand+0x2e>
	__asm volatile
 80043f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043fc:	f383 8811 	msr	BASEPRI, r3
 8004400:	f3bf 8f6f 	isb	sy
 8004404:	f3bf 8f4f 	dsb	sy
 8004408:	623b      	str	r3, [r7, #32]
}
 800440a:	bf00      	nop
 800440c:	e7fe      	b.n	800440c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800440e:	4b1a      	ldr	r3, [pc, #104]	; (8004478 <xTimerGenericCommand+0x98>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d02a      	beq.n	800446c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b05      	cmp	r3, #5
 8004426:	dc18      	bgt.n	800445a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004428:	f7ff fe9a 	bl	8004160 <xTaskGetSchedulerState>
 800442c:	4603      	mov	r3, r0
 800442e:	2b02      	cmp	r3, #2
 8004430:	d109      	bne.n	8004446 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004432:	4b11      	ldr	r3, [pc, #68]	; (8004478 <xTimerGenericCommand+0x98>)
 8004434:	6818      	ldr	r0, [r3, #0]
 8004436:	f107 0110 	add.w	r1, r7, #16
 800443a:	2300      	movs	r3, #0
 800443c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800443e:	f7fe fbeb 	bl	8002c18 <xQueueGenericSend>
 8004442:	6278      	str	r0, [r7, #36]	; 0x24
 8004444:	e012      	b.n	800446c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004446:	4b0c      	ldr	r3, [pc, #48]	; (8004478 <xTimerGenericCommand+0x98>)
 8004448:	6818      	ldr	r0, [r3, #0]
 800444a:	f107 0110 	add.w	r1, r7, #16
 800444e:	2300      	movs	r3, #0
 8004450:	2200      	movs	r2, #0
 8004452:	f7fe fbe1 	bl	8002c18 <xQueueGenericSend>
 8004456:	6278      	str	r0, [r7, #36]	; 0x24
 8004458:	e008      	b.n	800446c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800445a:	4b07      	ldr	r3, [pc, #28]	; (8004478 <xTimerGenericCommand+0x98>)
 800445c:	6818      	ldr	r0, [r3, #0]
 800445e:	f107 0110 	add.w	r1, r7, #16
 8004462:	2300      	movs	r3, #0
 8004464:	683a      	ldr	r2, [r7, #0]
 8004466:	f7fe fcd5 	bl	8002e14 <xQueueGenericSendFromISR>
 800446a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800446e:	4618      	mov	r0, r3
 8004470:	3728      	adds	r7, #40	; 0x28
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	20000d48 	.word	0x20000d48

0800447c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b088      	sub	sp, #32
 8004480:	af02      	add	r7, sp, #8
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004486:	4b22      	ldr	r3, [pc, #136]	; (8004510 <prvProcessExpiredTimer+0x94>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	3304      	adds	r3, #4
 8004494:	4618      	mov	r0, r3
 8004496:	f7fe fa90 	bl	80029ba <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044a0:	f003 0304 	and.w	r3, r3, #4
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d022      	beq.n	80044ee <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	699a      	ldr	r2, [r3, #24]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	18d1      	adds	r1, r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	683a      	ldr	r2, [r7, #0]
 80044b4:	6978      	ldr	r0, [r7, #20]
 80044b6:	f000 f8d1 	bl	800465c <prvInsertTimerInActiveList>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d01f      	beq.n	8004500 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80044c0:	2300      	movs	r3, #0
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	2300      	movs	r3, #0
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	2100      	movs	r1, #0
 80044ca:	6978      	ldr	r0, [r7, #20]
 80044cc:	f7ff ff88 	bl	80043e0 <xTimerGenericCommand>
 80044d0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d113      	bne.n	8004500 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80044d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044dc:	f383 8811 	msr	BASEPRI, r3
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	60fb      	str	r3, [r7, #12]
}
 80044ea:	bf00      	nop
 80044ec:	e7fe      	b.n	80044ec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044f4:	f023 0301 	bic.w	r3, r3, #1
 80044f8:	b2da      	uxtb	r2, r3
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	6978      	ldr	r0, [r7, #20]
 8004506:	4798      	blx	r3
}
 8004508:	bf00      	nop
 800450a:	3718      	adds	r7, #24
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	20000d40 	.word	0x20000d40

08004514 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800451c:	f107 0308 	add.w	r3, r7, #8
 8004520:	4618      	mov	r0, r3
 8004522:	f000 f857 	bl	80045d4 <prvGetNextExpireTime>
 8004526:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	4619      	mov	r1, r3
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 f803 	bl	8004538 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004532:	f000 f8d5 	bl	80046e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004536:	e7f1      	b.n	800451c <prvTimerTask+0x8>

08004538 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004542:	f7ff f98d 	bl	8003860 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004546:	f107 0308 	add.w	r3, r7, #8
 800454a:	4618      	mov	r0, r3
 800454c:	f000 f866 	bl	800461c <prvSampleTimeNow>
 8004550:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d130      	bne.n	80045ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d10a      	bne.n	8004574 <prvProcessTimerOrBlockTask+0x3c>
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	429a      	cmp	r2, r3
 8004564:	d806      	bhi.n	8004574 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004566:	f7ff f989 	bl	800387c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800456a:	68f9      	ldr	r1, [r7, #12]
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f7ff ff85 	bl	800447c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004572:	e024      	b.n	80045be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d008      	beq.n	800458c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800457a:	4b13      	ldr	r3, [pc, #76]	; (80045c8 <prvProcessTimerOrBlockTask+0x90>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <prvProcessTimerOrBlockTask+0x50>
 8004584:	2301      	movs	r3, #1
 8004586:	e000      	b.n	800458a <prvProcessTimerOrBlockTask+0x52>
 8004588:	2300      	movs	r3, #0
 800458a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800458c:	4b0f      	ldr	r3, [pc, #60]	; (80045cc <prvProcessTimerOrBlockTask+0x94>)
 800458e:	6818      	ldr	r0, [r3, #0]
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	4619      	mov	r1, r3
 800459a:	f7fe fef1 	bl	8003380 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800459e:	f7ff f96d 	bl	800387c <xTaskResumeAll>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d10a      	bne.n	80045be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80045a8:	4b09      	ldr	r3, [pc, #36]	; (80045d0 <prvProcessTimerOrBlockTask+0x98>)
 80045aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045ae:	601a      	str	r2, [r3, #0]
 80045b0:	f3bf 8f4f 	dsb	sy
 80045b4:	f3bf 8f6f 	isb	sy
}
 80045b8:	e001      	b.n	80045be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80045ba:	f7ff f95f 	bl	800387c <xTaskResumeAll>
}
 80045be:	bf00      	nop
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	20000d44 	.word	0x20000d44
 80045cc:	20000d48 	.word	0x20000d48
 80045d0:	e000ed04 	.word	0xe000ed04

080045d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80045d4:	b480      	push	{r7}
 80045d6:	b085      	sub	sp, #20
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80045dc:	4b0e      	ldr	r3, [pc, #56]	; (8004618 <prvGetNextExpireTime+0x44>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <prvGetNextExpireTime+0x16>
 80045e6:	2201      	movs	r2, #1
 80045e8:	e000      	b.n	80045ec <prvGetNextExpireTime+0x18>
 80045ea:	2200      	movs	r2, #0
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d105      	bne.n	8004604 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045f8:	4b07      	ldr	r3, [pc, #28]	; (8004618 <prvGetNextExpireTime+0x44>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	60fb      	str	r3, [r7, #12]
 8004602:	e001      	b.n	8004608 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004604:	2300      	movs	r3, #0
 8004606:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004608:	68fb      	ldr	r3, [r7, #12]
}
 800460a:	4618      	mov	r0, r3
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	20000d40 	.word	0x20000d40

0800461c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004624:	f7ff f9c8 	bl	80039b8 <xTaskGetTickCount>
 8004628:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800462a:	4b0b      	ldr	r3, [pc, #44]	; (8004658 <prvSampleTimeNow+0x3c>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	429a      	cmp	r2, r3
 8004632:	d205      	bcs.n	8004640 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004634:	f000 f936 	bl	80048a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	601a      	str	r2, [r3, #0]
 800463e:	e002      	b.n	8004646 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004646:	4a04      	ldr	r2, [pc, #16]	; (8004658 <prvSampleTimeNow+0x3c>)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800464c:	68fb      	ldr	r3, [r7, #12]
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	20000d50 	.word	0x20000d50

0800465c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]
 8004668:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	68ba      	ldr	r2, [r7, #8]
 8004672:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800467a:	68ba      	ldr	r2, [r7, #8]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	429a      	cmp	r2, r3
 8004680:	d812      	bhi.n	80046a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	1ad2      	subs	r2, r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	429a      	cmp	r2, r3
 800468e:	d302      	bcc.n	8004696 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004690:	2301      	movs	r3, #1
 8004692:	617b      	str	r3, [r7, #20]
 8004694:	e01b      	b.n	80046ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004696:	4b10      	ldr	r3, [pc, #64]	; (80046d8 <prvInsertTimerInActiveList+0x7c>)
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	3304      	adds	r3, #4
 800469e:	4619      	mov	r1, r3
 80046a0:	4610      	mov	r0, r2
 80046a2:	f7fe f951 	bl	8002948 <vListInsert>
 80046a6:	e012      	b.n	80046ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d206      	bcs.n	80046be <prvInsertTimerInActiveList+0x62>
 80046b0:	68ba      	ldr	r2, [r7, #8]
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d302      	bcc.n	80046be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80046b8:	2301      	movs	r3, #1
 80046ba:	617b      	str	r3, [r7, #20]
 80046bc:	e007      	b.n	80046ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80046be:	4b07      	ldr	r3, [pc, #28]	; (80046dc <prvInsertTimerInActiveList+0x80>)
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	3304      	adds	r3, #4
 80046c6:	4619      	mov	r1, r3
 80046c8:	4610      	mov	r0, r2
 80046ca:	f7fe f93d 	bl	8002948 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80046ce:	697b      	ldr	r3, [r7, #20]
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3718      	adds	r7, #24
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	20000d44 	.word	0x20000d44
 80046dc:	20000d40 	.word	0x20000d40

080046e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b08e      	sub	sp, #56	; 0x38
 80046e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80046e6:	e0ca      	b.n	800487e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	da18      	bge.n	8004720 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80046ee:	1d3b      	adds	r3, r7, #4
 80046f0:	3304      	adds	r3, #4
 80046f2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80046f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10a      	bne.n	8004710 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80046fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046fe:	f383 8811 	msr	BASEPRI, r3
 8004702:	f3bf 8f6f 	isb	sy
 8004706:	f3bf 8f4f 	dsb	sy
 800470a:	61fb      	str	r3, [r7, #28]
}
 800470c:	bf00      	nop
 800470e:	e7fe      	b.n	800470e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004716:	6850      	ldr	r0, [r2, #4]
 8004718:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800471a:	6892      	ldr	r2, [r2, #8]
 800471c:	4611      	mov	r1, r2
 800471e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	f2c0 80ab 	blt.w	800487e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800472c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800472e:	695b      	ldr	r3, [r3, #20]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d004      	beq.n	800473e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004736:	3304      	adds	r3, #4
 8004738:	4618      	mov	r0, r3
 800473a:	f7fe f93e 	bl	80029ba <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800473e:	463b      	mov	r3, r7
 8004740:	4618      	mov	r0, r3
 8004742:	f7ff ff6b 	bl	800461c <prvSampleTimeNow>
 8004746:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2b09      	cmp	r3, #9
 800474c:	f200 8096 	bhi.w	800487c <prvProcessReceivedCommands+0x19c>
 8004750:	a201      	add	r2, pc, #4	; (adr r2, 8004758 <prvProcessReceivedCommands+0x78>)
 8004752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004756:	bf00      	nop
 8004758:	08004781 	.word	0x08004781
 800475c:	08004781 	.word	0x08004781
 8004760:	08004781 	.word	0x08004781
 8004764:	080047f5 	.word	0x080047f5
 8004768:	08004809 	.word	0x08004809
 800476c:	08004853 	.word	0x08004853
 8004770:	08004781 	.word	0x08004781
 8004774:	08004781 	.word	0x08004781
 8004778:	080047f5 	.word	0x080047f5
 800477c:	08004809 	.word	0x08004809
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004782:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004786:	f043 0301 	orr.w	r3, r3, #1
 800478a:	b2da      	uxtb	r2, r3
 800478c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004796:	699b      	ldr	r3, [r3, #24]
 8004798:	18d1      	adds	r1, r2, r3
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800479e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047a0:	f7ff ff5c 	bl	800465c <prvInsertTimerInActiveList>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d069      	beq.n	800487e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80047b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d05e      	beq.n	800487e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	441a      	add	r2, r3
 80047c8:	2300      	movs	r3, #0
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	2300      	movs	r3, #0
 80047ce:	2100      	movs	r1, #0
 80047d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047d2:	f7ff fe05 	bl	80043e0 <xTimerGenericCommand>
 80047d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80047d8:	6a3b      	ldr	r3, [r7, #32]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d14f      	bne.n	800487e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80047de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	61bb      	str	r3, [r7, #24]
}
 80047f0:	bf00      	nop
 80047f2:	e7fe      	b.n	80047f2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80047f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047fa:	f023 0301 	bic.w	r3, r3, #1
 80047fe:	b2da      	uxtb	r2, r3
 8004800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004802:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004806:	e03a      	b.n	800487e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800480a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800480e:	f043 0301 	orr.w	r3, r3, #1
 8004812:	b2da      	uxtb	r2, r3
 8004814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004816:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800481e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10a      	bne.n	800483e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800482c:	f383 8811 	msr	BASEPRI, r3
 8004830:	f3bf 8f6f 	isb	sy
 8004834:	f3bf 8f4f 	dsb	sy
 8004838:	617b      	str	r3, [r7, #20]
}
 800483a:	bf00      	nop
 800483c:	e7fe      	b.n	800483c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800483e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004840:	699a      	ldr	r2, [r3, #24]
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004844:	18d1      	adds	r1, r2, r3
 8004846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800484a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800484c:	f7ff ff06 	bl	800465c <prvInsertTimerInActiveList>
					break;
 8004850:	e015      	b.n	800487e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004854:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d103      	bne.n	8004868 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004860:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004862:	f000 fbdd 	bl	8005020 <vPortFree>
 8004866:	e00a      	b.n	800487e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800486e:	f023 0301 	bic.w	r3, r3, #1
 8004872:	b2da      	uxtb	r2, r3
 8004874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004876:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800487a:	e000      	b.n	800487e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800487c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800487e:	4b08      	ldr	r3, [pc, #32]	; (80048a0 <prvProcessReceivedCommands+0x1c0>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	1d39      	adds	r1, r7, #4
 8004884:	2200      	movs	r2, #0
 8004886:	4618      	mov	r0, r3
 8004888:	f7fe fb60 	bl	8002f4c <xQueueReceive>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	f47f af2a 	bne.w	80046e8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004894:	bf00      	nop
 8004896:	bf00      	nop
 8004898:	3730      	adds	r7, #48	; 0x30
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	20000d48 	.word	0x20000d48

080048a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b088      	sub	sp, #32
 80048a8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80048aa:	e048      	b.n	800493e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80048ac:	4b2d      	ldr	r3, [pc, #180]	; (8004964 <prvSwitchTimerLists+0xc0>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048b6:	4b2b      	ldr	r3, [pc, #172]	; (8004964 <prvSwitchTimerLists+0xc0>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	3304      	adds	r3, #4
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7fe f878 	bl	80029ba <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048d8:	f003 0304 	and.w	r3, r3, #4
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d02e      	beq.n	800493e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	4413      	add	r3, r2
 80048e8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80048ea:	68ba      	ldr	r2, [r7, #8]
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d90e      	bls.n	8004910 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	68ba      	ldr	r2, [r7, #8]
 80048f6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80048fe:	4b19      	ldr	r3, [pc, #100]	; (8004964 <prvSwitchTimerLists+0xc0>)
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	3304      	adds	r3, #4
 8004906:	4619      	mov	r1, r3
 8004908:	4610      	mov	r0, r2
 800490a:	f7fe f81d 	bl	8002948 <vListInsert>
 800490e:	e016      	b.n	800493e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004910:	2300      	movs	r3, #0
 8004912:	9300      	str	r3, [sp, #0]
 8004914:	2300      	movs	r3, #0
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	2100      	movs	r1, #0
 800491a:	68f8      	ldr	r0, [r7, #12]
 800491c:	f7ff fd60 	bl	80043e0 <xTimerGenericCommand>
 8004920:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d10a      	bne.n	800493e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800492c:	f383 8811 	msr	BASEPRI, r3
 8004930:	f3bf 8f6f 	isb	sy
 8004934:	f3bf 8f4f 	dsb	sy
 8004938:	603b      	str	r3, [r7, #0]
}
 800493a:	bf00      	nop
 800493c:	e7fe      	b.n	800493c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800493e:	4b09      	ldr	r3, [pc, #36]	; (8004964 <prvSwitchTimerLists+0xc0>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d1b1      	bne.n	80048ac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004948:	4b06      	ldr	r3, [pc, #24]	; (8004964 <prvSwitchTimerLists+0xc0>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800494e:	4b06      	ldr	r3, [pc, #24]	; (8004968 <prvSwitchTimerLists+0xc4>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a04      	ldr	r2, [pc, #16]	; (8004964 <prvSwitchTimerLists+0xc0>)
 8004954:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004956:	4a04      	ldr	r2, [pc, #16]	; (8004968 <prvSwitchTimerLists+0xc4>)
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	6013      	str	r3, [r2, #0]
}
 800495c:	bf00      	nop
 800495e:	3718      	adds	r7, #24
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	20000d40 	.word	0x20000d40
 8004968:	20000d44 	.word	0x20000d44

0800496c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004972:	f000 f967 	bl	8004c44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004976:	4b15      	ldr	r3, [pc, #84]	; (80049cc <prvCheckForValidListAndQueue+0x60>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d120      	bne.n	80049c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800497e:	4814      	ldr	r0, [pc, #80]	; (80049d0 <prvCheckForValidListAndQueue+0x64>)
 8004980:	f7fd ff91 	bl	80028a6 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004984:	4813      	ldr	r0, [pc, #76]	; (80049d4 <prvCheckForValidListAndQueue+0x68>)
 8004986:	f7fd ff8e 	bl	80028a6 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800498a:	4b13      	ldr	r3, [pc, #76]	; (80049d8 <prvCheckForValidListAndQueue+0x6c>)
 800498c:	4a10      	ldr	r2, [pc, #64]	; (80049d0 <prvCheckForValidListAndQueue+0x64>)
 800498e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004990:	4b12      	ldr	r3, [pc, #72]	; (80049dc <prvCheckForValidListAndQueue+0x70>)
 8004992:	4a10      	ldr	r2, [pc, #64]	; (80049d4 <prvCheckForValidListAndQueue+0x68>)
 8004994:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004996:	2300      	movs	r3, #0
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	4b11      	ldr	r3, [pc, #68]	; (80049e0 <prvCheckForValidListAndQueue+0x74>)
 800499c:	4a11      	ldr	r2, [pc, #68]	; (80049e4 <prvCheckForValidListAndQueue+0x78>)
 800499e:	2110      	movs	r1, #16
 80049a0:	200a      	movs	r0, #10
 80049a2:	f7fe f89d 	bl	8002ae0 <xQueueGenericCreateStatic>
 80049a6:	4603      	mov	r3, r0
 80049a8:	4a08      	ldr	r2, [pc, #32]	; (80049cc <prvCheckForValidListAndQueue+0x60>)
 80049aa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80049ac:	4b07      	ldr	r3, [pc, #28]	; (80049cc <prvCheckForValidListAndQueue+0x60>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d005      	beq.n	80049c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80049b4:	4b05      	ldr	r3, [pc, #20]	; (80049cc <prvCheckForValidListAndQueue+0x60>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	490b      	ldr	r1, [pc, #44]	; (80049e8 <prvCheckForValidListAndQueue+0x7c>)
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fe fcb6 	bl	800332c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80049c0:	f000 f970 	bl	8004ca4 <vPortExitCritical>
}
 80049c4:	bf00      	nop
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	20000d48 	.word	0x20000d48
 80049d0:	20000d18 	.word	0x20000d18
 80049d4:	20000d2c 	.word	0x20000d2c
 80049d8:	20000d40 	.word	0x20000d40
 80049dc:	20000d44 	.word	0x20000d44
 80049e0:	20000df4 	.word	0x20000df4
 80049e4:	20000d54 	.word	0x20000d54
 80049e8:	080061fc 	.word	0x080061fc

080049ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80049ec:	b480      	push	{r7}
 80049ee:	b085      	sub	sp, #20
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	3b04      	subs	r3, #4
 80049fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004a04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	3b04      	subs	r3, #4
 8004a0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f023 0201 	bic.w	r2, r3, #1
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	3b04      	subs	r3, #4
 8004a1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004a1c:	4a0c      	ldr	r2, [pc, #48]	; (8004a50 <pxPortInitialiseStack+0x64>)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	3b14      	subs	r3, #20
 8004a26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	3b04      	subs	r3, #4
 8004a32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f06f 0202 	mvn.w	r2, #2
 8004a3a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	3b20      	subs	r3, #32
 8004a40:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004a42:	68fb      	ldr	r3, [r7, #12]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	08004a55 	.word	0x08004a55

08004a54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004a54:	b480      	push	{r7}
 8004a56:	b085      	sub	sp, #20
 8004a58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004a5e:	4b12      	ldr	r3, [pc, #72]	; (8004aa8 <prvTaskExitError+0x54>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a66:	d00a      	beq.n	8004a7e <prvTaskExitError+0x2a>
	__asm volatile
 8004a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a6c:	f383 8811 	msr	BASEPRI, r3
 8004a70:	f3bf 8f6f 	isb	sy
 8004a74:	f3bf 8f4f 	dsb	sy
 8004a78:	60fb      	str	r3, [r7, #12]
}
 8004a7a:	bf00      	nop
 8004a7c:	e7fe      	b.n	8004a7c <prvTaskExitError+0x28>
	__asm volatile
 8004a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a82:	f383 8811 	msr	BASEPRI, r3
 8004a86:	f3bf 8f6f 	isb	sy
 8004a8a:	f3bf 8f4f 	dsb	sy
 8004a8e:	60bb      	str	r3, [r7, #8]
}
 8004a90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004a92:	bf00      	nop
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d0fc      	beq.n	8004a94 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004a9a:	bf00      	nop
 8004a9c:	bf00      	nop
 8004a9e:	3714      	adds	r7, #20
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr
 8004aa8:	2000000c 	.word	0x2000000c
 8004aac:	00000000 	.word	0x00000000

08004ab0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004ab0:	4b07      	ldr	r3, [pc, #28]	; (8004ad0 <pxCurrentTCBConst2>)
 8004ab2:	6819      	ldr	r1, [r3, #0]
 8004ab4:	6808      	ldr	r0, [r1, #0]
 8004ab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aba:	f380 8809 	msr	PSP, r0
 8004abe:	f3bf 8f6f 	isb	sy
 8004ac2:	f04f 0000 	mov.w	r0, #0
 8004ac6:	f380 8811 	msr	BASEPRI, r0
 8004aca:	4770      	bx	lr
 8004acc:	f3af 8000 	nop.w

08004ad0 <pxCurrentTCBConst2>:
 8004ad0:	20000818 	.word	0x20000818
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004ad4:	bf00      	nop
 8004ad6:	bf00      	nop

08004ad8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004ad8:	4808      	ldr	r0, [pc, #32]	; (8004afc <prvPortStartFirstTask+0x24>)
 8004ada:	6800      	ldr	r0, [r0, #0]
 8004adc:	6800      	ldr	r0, [r0, #0]
 8004ade:	f380 8808 	msr	MSP, r0
 8004ae2:	f04f 0000 	mov.w	r0, #0
 8004ae6:	f380 8814 	msr	CONTROL, r0
 8004aea:	b662      	cpsie	i
 8004aec:	b661      	cpsie	f
 8004aee:	f3bf 8f4f 	dsb	sy
 8004af2:	f3bf 8f6f 	isb	sy
 8004af6:	df00      	svc	0
 8004af8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004afa:	bf00      	nop
 8004afc:	e000ed08 	.word	0xe000ed08

08004b00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b06:	4b46      	ldr	r3, [pc, #280]	; (8004c20 <xPortStartScheduler+0x120>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a46      	ldr	r2, [pc, #280]	; (8004c24 <xPortStartScheduler+0x124>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d10a      	bne.n	8004b26 <xPortStartScheduler+0x26>
	__asm volatile
 8004b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	613b      	str	r3, [r7, #16]
}
 8004b22:	bf00      	nop
 8004b24:	e7fe      	b.n	8004b24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004b26:	4b3e      	ldr	r3, [pc, #248]	; (8004c20 <xPortStartScheduler+0x120>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a3f      	ldr	r2, [pc, #252]	; (8004c28 <xPortStartScheduler+0x128>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d10a      	bne.n	8004b46 <xPortStartScheduler+0x46>
	__asm volatile
 8004b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b34:	f383 8811 	msr	BASEPRI, r3
 8004b38:	f3bf 8f6f 	isb	sy
 8004b3c:	f3bf 8f4f 	dsb	sy
 8004b40:	60fb      	str	r3, [r7, #12]
}
 8004b42:	bf00      	nop
 8004b44:	e7fe      	b.n	8004b44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004b46:	4b39      	ldr	r3, [pc, #228]	; (8004c2c <xPortStartScheduler+0x12c>)
 8004b48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	22ff      	movs	r2, #255	; 0xff
 8004b56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	781b      	ldrb	r3, [r3, #0]
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004b60:	78fb      	ldrb	r3, [r7, #3]
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	4b31      	ldr	r3, [pc, #196]	; (8004c30 <xPortStartScheduler+0x130>)
 8004b6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b6e:	4b31      	ldr	r3, [pc, #196]	; (8004c34 <xPortStartScheduler+0x134>)
 8004b70:	2207      	movs	r2, #7
 8004b72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b74:	e009      	b.n	8004b8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004b76:	4b2f      	ldr	r3, [pc, #188]	; (8004c34 <xPortStartScheduler+0x134>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	4a2d      	ldr	r2, [pc, #180]	; (8004c34 <xPortStartScheduler+0x134>)
 8004b7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b80:	78fb      	ldrb	r3, [r7, #3]
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	005b      	lsls	r3, r3, #1
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b8a:	78fb      	ldrb	r3, [r7, #3]
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b92:	2b80      	cmp	r3, #128	; 0x80
 8004b94:	d0ef      	beq.n	8004b76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004b96:	4b27      	ldr	r3, [pc, #156]	; (8004c34 <xPortStartScheduler+0x134>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f1c3 0307 	rsb	r3, r3, #7
 8004b9e:	2b04      	cmp	r3, #4
 8004ba0:	d00a      	beq.n	8004bb8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba6:	f383 8811 	msr	BASEPRI, r3
 8004baa:	f3bf 8f6f 	isb	sy
 8004bae:	f3bf 8f4f 	dsb	sy
 8004bb2:	60bb      	str	r3, [r7, #8]
}
 8004bb4:	bf00      	nop
 8004bb6:	e7fe      	b.n	8004bb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004bb8:	4b1e      	ldr	r3, [pc, #120]	; (8004c34 <xPortStartScheduler+0x134>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	021b      	lsls	r3, r3, #8
 8004bbe:	4a1d      	ldr	r2, [pc, #116]	; (8004c34 <xPortStartScheduler+0x134>)
 8004bc0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004bc2:	4b1c      	ldr	r3, [pc, #112]	; (8004c34 <xPortStartScheduler+0x134>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004bca:	4a1a      	ldr	r2, [pc, #104]	; (8004c34 <xPortStartScheduler+0x134>)
 8004bcc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004bd6:	4b18      	ldr	r3, [pc, #96]	; (8004c38 <xPortStartScheduler+0x138>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a17      	ldr	r2, [pc, #92]	; (8004c38 <xPortStartScheduler+0x138>)
 8004bdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004be0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004be2:	4b15      	ldr	r3, [pc, #84]	; (8004c38 <xPortStartScheduler+0x138>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a14      	ldr	r2, [pc, #80]	; (8004c38 <xPortStartScheduler+0x138>)
 8004be8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004bec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004bee:	f000 f8dd 	bl	8004dac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004bf2:	4b12      	ldr	r3, [pc, #72]	; (8004c3c <xPortStartScheduler+0x13c>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004bf8:	f000 f8fc 	bl	8004df4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004bfc:	4b10      	ldr	r3, [pc, #64]	; (8004c40 <xPortStartScheduler+0x140>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a0f      	ldr	r2, [pc, #60]	; (8004c40 <xPortStartScheduler+0x140>)
 8004c02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004c06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c08:	f7ff ff66 	bl	8004ad8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004c0c:	f7fe ff9e 	bl	8003b4c <vTaskSwitchContext>
	prvTaskExitError();
 8004c10:	f7ff ff20 	bl	8004a54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3718      	adds	r7, #24
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	e000ed00 	.word	0xe000ed00
 8004c24:	410fc271 	.word	0x410fc271
 8004c28:	410fc270 	.word	0x410fc270
 8004c2c:	e000e400 	.word	0xe000e400
 8004c30:	20000e44 	.word	0x20000e44
 8004c34:	20000e48 	.word	0x20000e48
 8004c38:	e000ed20 	.word	0xe000ed20
 8004c3c:	2000000c 	.word	0x2000000c
 8004c40:	e000ef34 	.word	0xe000ef34

08004c44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
	__asm volatile
 8004c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4e:	f383 8811 	msr	BASEPRI, r3
 8004c52:	f3bf 8f6f 	isb	sy
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	607b      	str	r3, [r7, #4]
}
 8004c5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004c5e:	4b0f      	ldr	r3, [pc, #60]	; (8004c9c <vPortEnterCritical+0x58>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	3301      	adds	r3, #1
 8004c64:	4a0d      	ldr	r2, [pc, #52]	; (8004c9c <vPortEnterCritical+0x58>)
 8004c66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004c68:	4b0c      	ldr	r3, [pc, #48]	; (8004c9c <vPortEnterCritical+0x58>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d10f      	bne.n	8004c90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004c70:	4b0b      	ldr	r3, [pc, #44]	; (8004ca0 <vPortEnterCritical+0x5c>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00a      	beq.n	8004c90 <vPortEnterCritical+0x4c>
	__asm volatile
 8004c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7e:	f383 8811 	msr	BASEPRI, r3
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	603b      	str	r3, [r7, #0]
}
 8004c8c:	bf00      	nop
 8004c8e:	e7fe      	b.n	8004c8e <vPortEnterCritical+0x4a>
	}
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr
 8004c9c:	2000000c 	.word	0x2000000c
 8004ca0:	e000ed04 	.word	0xe000ed04

08004ca4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004caa:	4b12      	ldr	r3, [pc, #72]	; (8004cf4 <vPortExitCritical+0x50>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d10a      	bne.n	8004cc8 <vPortExitCritical+0x24>
	__asm volatile
 8004cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb6:	f383 8811 	msr	BASEPRI, r3
 8004cba:	f3bf 8f6f 	isb	sy
 8004cbe:	f3bf 8f4f 	dsb	sy
 8004cc2:	607b      	str	r3, [r7, #4]
}
 8004cc4:	bf00      	nop
 8004cc6:	e7fe      	b.n	8004cc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004cc8:	4b0a      	ldr	r3, [pc, #40]	; (8004cf4 <vPortExitCritical+0x50>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	4a09      	ldr	r2, [pc, #36]	; (8004cf4 <vPortExitCritical+0x50>)
 8004cd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004cd2:	4b08      	ldr	r3, [pc, #32]	; (8004cf4 <vPortExitCritical+0x50>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d105      	bne.n	8004ce6 <vPortExitCritical+0x42>
 8004cda:	2300      	movs	r3, #0
 8004cdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	f383 8811 	msr	BASEPRI, r3
}
 8004ce4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	2000000c 	.word	0x2000000c
	...

08004d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d00:	f3ef 8009 	mrs	r0, PSP
 8004d04:	f3bf 8f6f 	isb	sy
 8004d08:	4b15      	ldr	r3, [pc, #84]	; (8004d60 <pxCurrentTCBConst>)
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	f01e 0f10 	tst.w	lr, #16
 8004d10:	bf08      	it	eq
 8004d12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d1a:	6010      	str	r0, [r2, #0]
 8004d1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004d24:	f380 8811 	msr	BASEPRI, r0
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f7fe ff0c 	bl	8003b4c <vTaskSwitchContext>
 8004d34:	f04f 0000 	mov.w	r0, #0
 8004d38:	f380 8811 	msr	BASEPRI, r0
 8004d3c:	bc09      	pop	{r0, r3}
 8004d3e:	6819      	ldr	r1, [r3, #0]
 8004d40:	6808      	ldr	r0, [r1, #0]
 8004d42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d46:	f01e 0f10 	tst.w	lr, #16
 8004d4a:	bf08      	it	eq
 8004d4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004d50:	f380 8809 	msr	PSP, r0
 8004d54:	f3bf 8f6f 	isb	sy
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	f3af 8000 	nop.w

08004d60 <pxCurrentTCBConst>:
 8004d60:	20000818 	.word	0x20000818
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004d64:	bf00      	nop
 8004d66:	bf00      	nop

08004d68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b082      	sub	sp, #8
 8004d6c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d72:	f383 8811 	msr	BASEPRI, r3
 8004d76:	f3bf 8f6f 	isb	sy
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	607b      	str	r3, [r7, #4]
}
 8004d80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004d82:	f7fe fe29 	bl	80039d8 <xTaskIncrementTick>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d003      	beq.n	8004d94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004d8c:	4b06      	ldr	r3, [pc, #24]	; (8004da8 <xPortSysTickHandler+0x40>)
 8004d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d92:	601a      	str	r2, [r3, #0]
 8004d94:	2300      	movs	r3, #0
 8004d96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	f383 8811 	msr	BASEPRI, r3
}
 8004d9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004da0:	bf00      	nop
 8004da2:	3708      	adds	r7, #8
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	e000ed04 	.word	0xe000ed04

08004dac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004dac:	b480      	push	{r7}
 8004dae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004db0:	4b0b      	ldr	r3, [pc, #44]	; (8004de0 <vPortSetupTimerInterrupt+0x34>)
 8004db2:	2200      	movs	r2, #0
 8004db4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004db6:	4b0b      	ldr	r3, [pc, #44]	; (8004de4 <vPortSetupTimerInterrupt+0x38>)
 8004db8:	2200      	movs	r2, #0
 8004dba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004dbc:	4b0a      	ldr	r3, [pc, #40]	; (8004de8 <vPortSetupTimerInterrupt+0x3c>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a0a      	ldr	r2, [pc, #40]	; (8004dec <vPortSetupTimerInterrupt+0x40>)
 8004dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc6:	099b      	lsrs	r3, r3, #6
 8004dc8:	4a09      	ldr	r2, [pc, #36]	; (8004df0 <vPortSetupTimerInterrupt+0x44>)
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004dce:	4b04      	ldr	r3, [pc, #16]	; (8004de0 <vPortSetupTimerInterrupt+0x34>)
 8004dd0:	2207      	movs	r2, #7
 8004dd2:	601a      	str	r2, [r3, #0]
}
 8004dd4:	bf00      	nop
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	e000e010 	.word	0xe000e010
 8004de4:	e000e018 	.word	0xe000e018
 8004de8:	20000000 	.word	0x20000000
 8004dec:	10624dd3 	.word	0x10624dd3
 8004df0:	e000e014 	.word	0xe000e014

08004df4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004df4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004e04 <vPortEnableVFP+0x10>
 8004df8:	6801      	ldr	r1, [r0, #0]
 8004dfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004dfe:	6001      	str	r1, [r0, #0]
 8004e00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004e02:	bf00      	nop
 8004e04:	e000ed88 	.word	0xe000ed88

08004e08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004e0e:	f3ef 8305 	mrs	r3, IPSR
 8004e12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b0f      	cmp	r3, #15
 8004e18:	d914      	bls.n	8004e44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004e1a:	4a17      	ldr	r2, [pc, #92]	; (8004e78 <vPortValidateInterruptPriority+0x70>)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4413      	add	r3, r2
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004e24:	4b15      	ldr	r3, [pc, #84]	; (8004e7c <vPortValidateInterruptPriority+0x74>)
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	7afa      	ldrb	r2, [r7, #11]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d20a      	bcs.n	8004e44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e32:	f383 8811 	msr	BASEPRI, r3
 8004e36:	f3bf 8f6f 	isb	sy
 8004e3a:	f3bf 8f4f 	dsb	sy
 8004e3e:	607b      	str	r3, [r7, #4]
}
 8004e40:	bf00      	nop
 8004e42:	e7fe      	b.n	8004e42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004e44:	4b0e      	ldr	r3, [pc, #56]	; (8004e80 <vPortValidateInterruptPriority+0x78>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004e4c:	4b0d      	ldr	r3, [pc, #52]	; (8004e84 <vPortValidateInterruptPriority+0x7c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d90a      	bls.n	8004e6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e58:	f383 8811 	msr	BASEPRI, r3
 8004e5c:	f3bf 8f6f 	isb	sy
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	603b      	str	r3, [r7, #0]
}
 8004e66:	bf00      	nop
 8004e68:	e7fe      	b.n	8004e68 <vPortValidateInterruptPriority+0x60>
	}
 8004e6a:	bf00      	nop
 8004e6c:	3714      	adds	r7, #20
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	e000e3f0 	.word	0xe000e3f0
 8004e7c:	20000e44 	.word	0x20000e44
 8004e80:	e000ed0c 	.word	0xe000ed0c
 8004e84:	20000e48 	.word	0x20000e48

08004e88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b08a      	sub	sp, #40	; 0x28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004e90:	2300      	movs	r3, #0
 8004e92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004e94:	f7fe fce4 	bl	8003860 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004e98:	4b5b      	ldr	r3, [pc, #364]	; (8005008 <pvPortMalloc+0x180>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d101      	bne.n	8004ea4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004ea0:	f000 f920 	bl	80050e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004ea4:	4b59      	ldr	r3, [pc, #356]	; (800500c <pvPortMalloc+0x184>)
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4013      	ands	r3, r2
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f040 8093 	bne.w	8004fd8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d01d      	beq.n	8004ef4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004eb8:	2208      	movs	r2, #8
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4413      	add	r3, r2
 8004ebe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f003 0307 	and.w	r3, r3, #7
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d014      	beq.n	8004ef4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f023 0307 	bic.w	r3, r3, #7
 8004ed0:	3308      	adds	r3, #8
 8004ed2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f003 0307 	and.w	r3, r3, #7
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00a      	beq.n	8004ef4 <pvPortMalloc+0x6c>
	__asm volatile
 8004ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	617b      	str	r3, [r7, #20]
}
 8004ef0:	bf00      	nop
 8004ef2:	e7fe      	b.n	8004ef2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d06e      	beq.n	8004fd8 <pvPortMalloc+0x150>
 8004efa:	4b45      	ldr	r3, [pc, #276]	; (8005010 <pvPortMalloc+0x188>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d869      	bhi.n	8004fd8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004f04:	4b43      	ldr	r3, [pc, #268]	; (8005014 <pvPortMalloc+0x18c>)
 8004f06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004f08:	4b42      	ldr	r3, [pc, #264]	; (8005014 <pvPortMalloc+0x18c>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f0e:	e004      	b.n	8004f1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d903      	bls.n	8004f2c <pvPortMalloc+0xa4>
 8004f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1f1      	bne.n	8004f10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004f2c:	4b36      	ldr	r3, [pc, #216]	; (8005008 <pvPortMalloc+0x180>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d050      	beq.n	8004fd8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004f36:	6a3b      	ldr	r3, [r7, #32]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2208      	movs	r2, #8
 8004f3c:	4413      	add	r3, r2
 8004f3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	6a3b      	ldr	r3, [r7, #32]
 8004f46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4a:	685a      	ldr	r2, [r3, #4]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	1ad2      	subs	r2, r2, r3
 8004f50:	2308      	movs	r3, #8
 8004f52:	005b      	lsls	r3, r3, #1
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d91f      	bls.n	8004f98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	f003 0307 	and.w	r3, r3, #7
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00a      	beq.n	8004f80 <pvPortMalloc+0xf8>
	__asm volatile
 8004f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f6e:	f383 8811 	msr	BASEPRI, r3
 8004f72:	f3bf 8f6f 	isb	sy
 8004f76:	f3bf 8f4f 	dsb	sy
 8004f7a:	613b      	str	r3, [r7, #16]
}
 8004f7c:	bf00      	nop
 8004f7e:	e7fe      	b.n	8004f7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f82:	685a      	ldr	r2, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	1ad2      	subs	r2, r2, r3
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f92:	69b8      	ldr	r0, [r7, #24]
 8004f94:	f000 f908 	bl	80051a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f98:	4b1d      	ldr	r3, [pc, #116]	; (8005010 <pvPortMalloc+0x188>)
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	4a1b      	ldr	r2, [pc, #108]	; (8005010 <pvPortMalloc+0x188>)
 8004fa4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004fa6:	4b1a      	ldr	r3, [pc, #104]	; (8005010 <pvPortMalloc+0x188>)
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	4b1b      	ldr	r3, [pc, #108]	; (8005018 <pvPortMalloc+0x190>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d203      	bcs.n	8004fba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004fb2:	4b17      	ldr	r3, [pc, #92]	; (8005010 <pvPortMalloc+0x188>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a18      	ldr	r2, [pc, #96]	; (8005018 <pvPortMalloc+0x190>)
 8004fb8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fbc:	685a      	ldr	r2, [r3, #4]
 8004fbe:	4b13      	ldr	r3, [pc, #76]	; (800500c <pvPortMalloc+0x184>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fca:	2200      	movs	r2, #0
 8004fcc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004fce:	4b13      	ldr	r3, [pc, #76]	; (800501c <pvPortMalloc+0x194>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	4a11      	ldr	r2, [pc, #68]	; (800501c <pvPortMalloc+0x194>)
 8004fd6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004fd8:	f7fe fc50 	bl	800387c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	f003 0307 	and.w	r3, r3, #7
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00a      	beq.n	8004ffc <pvPortMalloc+0x174>
	__asm volatile
 8004fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fea:	f383 8811 	msr	BASEPRI, r3
 8004fee:	f3bf 8f6f 	isb	sy
 8004ff2:	f3bf 8f4f 	dsb	sy
 8004ff6:	60fb      	str	r3, [r7, #12]
}
 8004ff8:	bf00      	nop
 8004ffa:	e7fe      	b.n	8004ffa <pvPortMalloc+0x172>
	return pvReturn;
 8004ffc:	69fb      	ldr	r3, [r7, #28]
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3728      	adds	r7, #40	; 0x28
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	20004a54 	.word	0x20004a54
 800500c:	20004a68 	.word	0x20004a68
 8005010:	20004a58 	.word	0x20004a58
 8005014:	20004a4c 	.word	0x20004a4c
 8005018:	20004a5c 	.word	0x20004a5c
 800501c:	20004a60 	.word	0x20004a60

08005020 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d04d      	beq.n	80050ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005032:	2308      	movs	r3, #8
 8005034:	425b      	negs	r3, r3
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	4413      	add	r3, r2
 800503a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	4b24      	ldr	r3, [pc, #144]	; (80050d8 <vPortFree+0xb8>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4013      	ands	r3, r2
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10a      	bne.n	8005064 <vPortFree+0x44>
	__asm volatile
 800504e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	60fb      	str	r3, [r7, #12]
}
 8005060:	bf00      	nop
 8005062:	e7fe      	b.n	8005062 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00a      	beq.n	8005082 <vPortFree+0x62>
	__asm volatile
 800506c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005070:	f383 8811 	msr	BASEPRI, r3
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	60bb      	str	r3, [r7, #8]
}
 800507e:	bf00      	nop
 8005080:	e7fe      	b.n	8005080 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	685a      	ldr	r2, [r3, #4]
 8005086:	4b14      	ldr	r3, [pc, #80]	; (80050d8 <vPortFree+0xb8>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4013      	ands	r3, r2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d01e      	beq.n	80050ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d11a      	bne.n	80050ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	685a      	ldr	r2, [r3, #4]
 800509c:	4b0e      	ldr	r3, [pc, #56]	; (80050d8 <vPortFree+0xb8>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	43db      	mvns	r3, r3
 80050a2:	401a      	ands	r2, r3
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80050a8:	f7fe fbda 	bl	8003860 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	685a      	ldr	r2, [r3, #4]
 80050b0:	4b0a      	ldr	r3, [pc, #40]	; (80050dc <vPortFree+0xbc>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4413      	add	r3, r2
 80050b6:	4a09      	ldr	r2, [pc, #36]	; (80050dc <vPortFree+0xbc>)
 80050b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80050ba:	6938      	ldr	r0, [r7, #16]
 80050bc:	f000 f874 	bl	80051a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80050c0:	4b07      	ldr	r3, [pc, #28]	; (80050e0 <vPortFree+0xc0>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	3301      	adds	r3, #1
 80050c6:	4a06      	ldr	r2, [pc, #24]	; (80050e0 <vPortFree+0xc0>)
 80050c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80050ca:	f7fe fbd7 	bl	800387c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80050ce:	bf00      	nop
 80050d0:	3718      	adds	r7, #24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	20004a68 	.word	0x20004a68
 80050dc:	20004a58 	.word	0x20004a58
 80050e0:	20004a64 	.word	0x20004a64

080050e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80050ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80050ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80050f0:	4b27      	ldr	r3, [pc, #156]	; (8005190 <prvHeapInit+0xac>)
 80050f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00c      	beq.n	8005118 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	3307      	adds	r3, #7
 8005102:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 0307 	bic.w	r3, r3, #7
 800510a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800510c:	68ba      	ldr	r2, [r7, #8]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	4a1f      	ldr	r2, [pc, #124]	; (8005190 <prvHeapInit+0xac>)
 8005114:	4413      	add	r3, r2
 8005116:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800511c:	4a1d      	ldr	r2, [pc, #116]	; (8005194 <prvHeapInit+0xb0>)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005122:	4b1c      	ldr	r3, [pc, #112]	; (8005194 <prvHeapInit+0xb0>)
 8005124:	2200      	movs	r2, #0
 8005126:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	4413      	add	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005130:	2208      	movs	r2, #8
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	1a9b      	subs	r3, r3, r2
 8005136:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f023 0307 	bic.w	r3, r3, #7
 800513e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	4a15      	ldr	r2, [pc, #84]	; (8005198 <prvHeapInit+0xb4>)
 8005144:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005146:	4b14      	ldr	r3, [pc, #80]	; (8005198 <prvHeapInit+0xb4>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2200      	movs	r2, #0
 800514c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800514e:	4b12      	ldr	r3, [pc, #72]	; (8005198 <prvHeapInit+0xb4>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2200      	movs	r2, #0
 8005154:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	1ad2      	subs	r2, r2, r3
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005164:	4b0c      	ldr	r3, [pc, #48]	; (8005198 <prvHeapInit+0xb4>)
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	4a0a      	ldr	r2, [pc, #40]	; (800519c <prvHeapInit+0xb8>)
 8005172:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	4a09      	ldr	r2, [pc, #36]	; (80051a0 <prvHeapInit+0xbc>)
 800517a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800517c:	4b09      	ldr	r3, [pc, #36]	; (80051a4 <prvHeapInit+0xc0>)
 800517e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005182:	601a      	str	r2, [r3, #0]
}
 8005184:	bf00      	nop
 8005186:	3714      	adds	r7, #20
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr
 8005190:	20000e4c 	.word	0x20000e4c
 8005194:	20004a4c 	.word	0x20004a4c
 8005198:	20004a54 	.word	0x20004a54
 800519c:	20004a5c 	.word	0x20004a5c
 80051a0:	20004a58 	.word	0x20004a58
 80051a4:	20004a68 	.word	0x20004a68

080051a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80051a8:	b480      	push	{r7}
 80051aa:	b085      	sub	sp, #20
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80051b0:	4b28      	ldr	r3, [pc, #160]	; (8005254 <prvInsertBlockIntoFreeList+0xac>)
 80051b2:	60fb      	str	r3, [r7, #12]
 80051b4:	e002      	b.n	80051bc <prvInsertBlockIntoFreeList+0x14>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	60fb      	str	r3, [r7, #12]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d8f7      	bhi.n	80051b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	68ba      	ldr	r2, [r7, #8]
 80051d0:	4413      	add	r3, r2
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d108      	bne.n	80051ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	441a      	add	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	441a      	add	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d118      	bne.n	8005230 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	4b15      	ldr	r3, [pc, #84]	; (8005258 <prvInsertBlockIntoFreeList+0xb0>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	429a      	cmp	r2, r3
 8005208:	d00d      	beq.n	8005226 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	441a      	add	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	e008      	b.n	8005238 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005226:	4b0c      	ldr	r3, [pc, #48]	; (8005258 <prvInsertBlockIntoFreeList+0xb0>)
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	e003      	b.n	8005238 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	429a      	cmp	r2, r3
 800523e:	d002      	beq.n	8005246 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005246:	bf00      	nop
 8005248:	3714      	adds	r7, #20
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	20004a4c 	.word	0x20004a4c
 8005258:	20004a54 	.word	0x20004a54

0800525c <std>:
 800525c:	2300      	movs	r3, #0
 800525e:	b510      	push	{r4, lr}
 8005260:	4604      	mov	r4, r0
 8005262:	e9c0 3300 	strd	r3, r3, [r0]
 8005266:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800526a:	6083      	str	r3, [r0, #8]
 800526c:	8181      	strh	r1, [r0, #12]
 800526e:	6643      	str	r3, [r0, #100]	; 0x64
 8005270:	81c2      	strh	r2, [r0, #14]
 8005272:	6183      	str	r3, [r0, #24]
 8005274:	4619      	mov	r1, r3
 8005276:	2208      	movs	r2, #8
 8005278:	305c      	adds	r0, #92	; 0x5c
 800527a:	f000 f906 	bl	800548a <memset>
 800527e:	4b0d      	ldr	r3, [pc, #52]	; (80052b4 <std+0x58>)
 8005280:	6263      	str	r3, [r4, #36]	; 0x24
 8005282:	4b0d      	ldr	r3, [pc, #52]	; (80052b8 <std+0x5c>)
 8005284:	62a3      	str	r3, [r4, #40]	; 0x28
 8005286:	4b0d      	ldr	r3, [pc, #52]	; (80052bc <std+0x60>)
 8005288:	62e3      	str	r3, [r4, #44]	; 0x2c
 800528a:	4b0d      	ldr	r3, [pc, #52]	; (80052c0 <std+0x64>)
 800528c:	6323      	str	r3, [r4, #48]	; 0x30
 800528e:	4b0d      	ldr	r3, [pc, #52]	; (80052c4 <std+0x68>)
 8005290:	6224      	str	r4, [r4, #32]
 8005292:	429c      	cmp	r4, r3
 8005294:	d006      	beq.n	80052a4 <std+0x48>
 8005296:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800529a:	4294      	cmp	r4, r2
 800529c:	d002      	beq.n	80052a4 <std+0x48>
 800529e:	33d0      	adds	r3, #208	; 0xd0
 80052a0:	429c      	cmp	r4, r3
 80052a2:	d105      	bne.n	80052b0 <std+0x54>
 80052a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80052a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052ac:	f000 b966 	b.w	800557c <__retarget_lock_init_recursive>
 80052b0:	bd10      	pop	{r4, pc}
 80052b2:	bf00      	nop
 80052b4:	08005405 	.word	0x08005405
 80052b8:	08005427 	.word	0x08005427
 80052bc:	0800545f 	.word	0x0800545f
 80052c0:	08005483 	.word	0x08005483
 80052c4:	20004a6c 	.word	0x20004a6c

080052c8 <stdio_exit_handler>:
 80052c8:	4a02      	ldr	r2, [pc, #8]	; (80052d4 <stdio_exit_handler+0xc>)
 80052ca:	4903      	ldr	r1, [pc, #12]	; (80052d8 <stdio_exit_handler+0x10>)
 80052cc:	4803      	ldr	r0, [pc, #12]	; (80052dc <stdio_exit_handler+0x14>)
 80052ce:	f000 b869 	b.w	80053a4 <_fwalk_sglue>
 80052d2:	bf00      	nop
 80052d4:	20000010 	.word	0x20000010
 80052d8:	08005e45 	.word	0x08005e45
 80052dc:	2000001c 	.word	0x2000001c

080052e0 <cleanup_stdio>:
 80052e0:	6841      	ldr	r1, [r0, #4]
 80052e2:	4b0c      	ldr	r3, [pc, #48]	; (8005314 <cleanup_stdio+0x34>)
 80052e4:	4299      	cmp	r1, r3
 80052e6:	b510      	push	{r4, lr}
 80052e8:	4604      	mov	r4, r0
 80052ea:	d001      	beq.n	80052f0 <cleanup_stdio+0x10>
 80052ec:	f000 fdaa 	bl	8005e44 <_fflush_r>
 80052f0:	68a1      	ldr	r1, [r4, #8]
 80052f2:	4b09      	ldr	r3, [pc, #36]	; (8005318 <cleanup_stdio+0x38>)
 80052f4:	4299      	cmp	r1, r3
 80052f6:	d002      	beq.n	80052fe <cleanup_stdio+0x1e>
 80052f8:	4620      	mov	r0, r4
 80052fa:	f000 fda3 	bl	8005e44 <_fflush_r>
 80052fe:	68e1      	ldr	r1, [r4, #12]
 8005300:	4b06      	ldr	r3, [pc, #24]	; (800531c <cleanup_stdio+0x3c>)
 8005302:	4299      	cmp	r1, r3
 8005304:	d004      	beq.n	8005310 <cleanup_stdio+0x30>
 8005306:	4620      	mov	r0, r4
 8005308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800530c:	f000 bd9a 	b.w	8005e44 <_fflush_r>
 8005310:	bd10      	pop	{r4, pc}
 8005312:	bf00      	nop
 8005314:	20004a6c 	.word	0x20004a6c
 8005318:	20004ad4 	.word	0x20004ad4
 800531c:	20004b3c 	.word	0x20004b3c

08005320 <global_stdio_init.part.0>:
 8005320:	b510      	push	{r4, lr}
 8005322:	4b0b      	ldr	r3, [pc, #44]	; (8005350 <global_stdio_init.part.0+0x30>)
 8005324:	4c0b      	ldr	r4, [pc, #44]	; (8005354 <global_stdio_init.part.0+0x34>)
 8005326:	4a0c      	ldr	r2, [pc, #48]	; (8005358 <global_stdio_init.part.0+0x38>)
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	4620      	mov	r0, r4
 800532c:	2200      	movs	r2, #0
 800532e:	2104      	movs	r1, #4
 8005330:	f7ff ff94 	bl	800525c <std>
 8005334:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005338:	2201      	movs	r2, #1
 800533a:	2109      	movs	r1, #9
 800533c:	f7ff ff8e 	bl	800525c <std>
 8005340:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005344:	2202      	movs	r2, #2
 8005346:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800534a:	2112      	movs	r1, #18
 800534c:	f7ff bf86 	b.w	800525c <std>
 8005350:	20004ba4 	.word	0x20004ba4
 8005354:	20004a6c 	.word	0x20004a6c
 8005358:	080052c9 	.word	0x080052c9

0800535c <__sfp_lock_acquire>:
 800535c:	4801      	ldr	r0, [pc, #4]	; (8005364 <__sfp_lock_acquire+0x8>)
 800535e:	f000 b90e 	b.w	800557e <__retarget_lock_acquire_recursive>
 8005362:	bf00      	nop
 8005364:	20004bad 	.word	0x20004bad

08005368 <__sfp_lock_release>:
 8005368:	4801      	ldr	r0, [pc, #4]	; (8005370 <__sfp_lock_release+0x8>)
 800536a:	f000 b909 	b.w	8005580 <__retarget_lock_release_recursive>
 800536e:	bf00      	nop
 8005370:	20004bad 	.word	0x20004bad

08005374 <__sinit>:
 8005374:	b510      	push	{r4, lr}
 8005376:	4604      	mov	r4, r0
 8005378:	f7ff fff0 	bl	800535c <__sfp_lock_acquire>
 800537c:	6a23      	ldr	r3, [r4, #32]
 800537e:	b11b      	cbz	r3, 8005388 <__sinit+0x14>
 8005380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005384:	f7ff bff0 	b.w	8005368 <__sfp_lock_release>
 8005388:	4b04      	ldr	r3, [pc, #16]	; (800539c <__sinit+0x28>)
 800538a:	6223      	str	r3, [r4, #32]
 800538c:	4b04      	ldr	r3, [pc, #16]	; (80053a0 <__sinit+0x2c>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1f5      	bne.n	8005380 <__sinit+0xc>
 8005394:	f7ff ffc4 	bl	8005320 <global_stdio_init.part.0>
 8005398:	e7f2      	b.n	8005380 <__sinit+0xc>
 800539a:	bf00      	nop
 800539c:	080052e1 	.word	0x080052e1
 80053a0:	20004ba4 	.word	0x20004ba4

080053a4 <_fwalk_sglue>:
 80053a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053a8:	4607      	mov	r7, r0
 80053aa:	4688      	mov	r8, r1
 80053ac:	4614      	mov	r4, r2
 80053ae:	2600      	movs	r6, #0
 80053b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80053b4:	f1b9 0901 	subs.w	r9, r9, #1
 80053b8:	d505      	bpl.n	80053c6 <_fwalk_sglue+0x22>
 80053ba:	6824      	ldr	r4, [r4, #0]
 80053bc:	2c00      	cmp	r4, #0
 80053be:	d1f7      	bne.n	80053b0 <_fwalk_sglue+0xc>
 80053c0:	4630      	mov	r0, r6
 80053c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053c6:	89ab      	ldrh	r3, [r5, #12]
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d907      	bls.n	80053dc <_fwalk_sglue+0x38>
 80053cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053d0:	3301      	adds	r3, #1
 80053d2:	d003      	beq.n	80053dc <_fwalk_sglue+0x38>
 80053d4:	4629      	mov	r1, r5
 80053d6:	4638      	mov	r0, r7
 80053d8:	47c0      	blx	r8
 80053da:	4306      	orrs	r6, r0
 80053dc:	3568      	adds	r5, #104	; 0x68
 80053de:	e7e9      	b.n	80053b4 <_fwalk_sglue+0x10>

080053e0 <iprintf>:
 80053e0:	b40f      	push	{r0, r1, r2, r3}
 80053e2:	b507      	push	{r0, r1, r2, lr}
 80053e4:	4906      	ldr	r1, [pc, #24]	; (8005400 <iprintf+0x20>)
 80053e6:	ab04      	add	r3, sp, #16
 80053e8:	6808      	ldr	r0, [r1, #0]
 80053ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80053ee:	6881      	ldr	r1, [r0, #8]
 80053f0:	9301      	str	r3, [sp, #4]
 80053f2:	f000 f9f7 	bl	80057e4 <_vfiprintf_r>
 80053f6:	b003      	add	sp, #12
 80053f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80053fc:	b004      	add	sp, #16
 80053fe:	4770      	bx	lr
 8005400:	20000068 	.word	0x20000068

08005404 <__sread>:
 8005404:	b510      	push	{r4, lr}
 8005406:	460c      	mov	r4, r1
 8005408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800540c:	f000 f868 	bl	80054e0 <_read_r>
 8005410:	2800      	cmp	r0, #0
 8005412:	bfab      	itete	ge
 8005414:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005416:	89a3      	ldrhlt	r3, [r4, #12]
 8005418:	181b      	addge	r3, r3, r0
 800541a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800541e:	bfac      	ite	ge
 8005420:	6563      	strge	r3, [r4, #84]	; 0x54
 8005422:	81a3      	strhlt	r3, [r4, #12]
 8005424:	bd10      	pop	{r4, pc}

08005426 <__swrite>:
 8005426:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800542a:	461f      	mov	r7, r3
 800542c:	898b      	ldrh	r3, [r1, #12]
 800542e:	05db      	lsls	r3, r3, #23
 8005430:	4605      	mov	r5, r0
 8005432:	460c      	mov	r4, r1
 8005434:	4616      	mov	r6, r2
 8005436:	d505      	bpl.n	8005444 <__swrite+0x1e>
 8005438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800543c:	2302      	movs	r3, #2
 800543e:	2200      	movs	r2, #0
 8005440:	f000 f83c 	bl	80054bc <_lseek_r>
 8005444:	89a3      	ldrh	r3, [r4, #12]
 8005446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800544a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800544e:	81a3      	strh	r3, [r4, #12]
 8005450:	4632      	mov	r2, r6
 8005452:	463b      	mov	r3, r7
 8005454:	4628      	mov	r0, r5
 8005456:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800545a:	f000 b853 	b.w	8005504 <_write_r>

0800545e <__sseek>:
 800545e:	b510      	push	{r4, lr}
 8005460:	460c      	mov	r4, r1
 8005462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005466:	f000 f829 	bl	80054bc <_lseek_r>
 800546a:	1c43      	adds	r3, r0, #1
 800546c:	89a3      	ldrh	r3, [r4, #12]
 800546e:	bf15      	itete	ne
 8005470:	6560      	strne	r0, [r4, #84]	; 0x54
 8005472:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005476:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800547a:	81a3      	strheq	r3, [r4, #12]
 800547c:	bf18      	it	ne
 800547e:	81a3      	strhne	r3, [r4, #12]
 8005480:	bd10      	pop	{r4, pc}

08005482 <__sclose>:
 8005482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005486:	f000 b809 	b.w	800549c <_close_r>

0800548a <memset>:
 800548a:	4402      	add	r2, r0
 800548c:	4603      	mov	r3, r0
 800548e:	4293      	cmp	r3, r2
 8005490:	d100      	bne.n	8005494 <memset+0xa>
 8005492:	4770      	bx	lr
 8005494:	f803 1b01 	strb.w	r1, [r3], #1
 8005498:	e7f9      	b.n	800548e <memset+0x4>
	...

0800549c <_close_r>:
 800549c:	b538      	push	{r3, r4, r5, lr}
 800549e:	4d06      	ldr	r5, [pc, #24]	; (80054b8 <_close_r+0x1c>)
 80054a0:	2300      	movs	r3, #0
 80054a2:	4604      	mov	r4, r0
 80054a4:	4608      	mov	r0, r1
 80054a6:	602b      	str	r3, [r5, #0]
 80054a8:	f7fb fac1 	bl	8000a2e <_close>
 80054ac:	1c43      	adds	r3, r0, #1
 80054ae:	d102      	bne.n	80054b6 <_close_r+0x1a>
 80054b0:	682b      	ldr	r3, [r5, #0]
 80054b2:	b103      	cbz	r3, 80054b6 <_close_r+0x1a>
 80054b4:	6023      	str	r3, [r4, #0]
 80054b6:	bd38      	pop	{r3, r4, r5, pc}
 80054b8:	20004ba8 	.word	0x20004ba8

080054bc <_lseek_r>:
 80054bc:	b538      	push	{r3, r4, r5, lr}
 80054be:	4d07      	ldr	r5, [pc, #28]	; (80054dc <_lseek_r+0x20>)
 80054c0:	4604      	mov	r4, r0
 80054c2:	4608      	mov	r0, r1
 80054c4:	4611      	mov	r1, r2
 80054c6:	2200      	movs	r2, #0
 80054c8:	602a      	str	r2, [r5, #0]
 80054ca:	461a      	mov	r2, r3
 80054cc:	f7fb fad6 	bl	8000a7c <_lseek>
 80054d0:	1c43      	adds	r3, r0, #1
 80054d2:	d102      	bne.n	80054da <_lseek_r+0x1e>
 80054d4:	682b      	ldr	r3, [r5, #0]
 80054d6:	b103      	cbz	r3, 80054da <_lseek_r+0x1e>
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	bd38      	pop	{r3, r4, r5, pc}
 80054dc:	20004ba8 	.word	0x20004ba8

080054e0 <_read_r>:
 80054e0:	b538      	push	{r3, r4, r5, lr}
 80054e2:	4d07      	ldr	r5, [pc, #28]	; (8005500 <_read_r+0x20>)
 80054e4:	4604      	mov	r4, r0
 80054e6:	4608      	mov	r0, r1
 80054e8:	4611      	mov	r1, r2
 80054ea:	2200      	movs	r2, #0
 80054ec:	602a      	str	r2, [r5, #0]
 80054ee:	461a      	mov	r2, r3
 80054f0:	f7fb fa64 	bl	80009bc <_read>
 80054f4:	1c43      	adds	r3, r0, #1
 80054f6:	d102      	bne.n	80054fe <_read_r+0x1e>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	b103      	cbz	r3, 80054fe <_read_r+0x1e>
 80054fc:	6023      	str	r3, [r4, #0]
 80054fe:	bd38      	pop	{r3, r4, r5, pc}
 8005500:	20004ba8 	.word	0x20004ba8

08005504 <_write_r>:
 8005504:	b538      	push	{r3, r4, r5, lr}
 8005506:	4d07      	ldr	r5, [pc, #28]	; (8005524 <_write_r+0x20>)
 8005508:	4604      	mov	r4, r0
 800550a:	4608      	mov	r0, r1
 800550c:	4611      	mov	r1, r2
 800550e:	2200      	movs	r2, #0
 8005510:	602a      	str	r2, [r5, #0]
 8005512:	461a      	mov	r2, r3
 8005514:	f7fb fa6f 	bl	80009f6 <_write>
 8005518:	1c43      	adds	r3, r0, #1
 800551a:	d102      	bne.n	8005522 <_write_r+0x1e>
 800551c:	682b      	ldr	r3, [r5, #0]
 800551e:	b103      	cbz	r3, 8005522 <_write_r+0x1e>
 8005520:	6023      	str	r3, [r4, #0]
 8005522:	bd38      	pop	{r3, r4, r5, pc}
 8005524:	20004ba8 	.word	0x20004ba8

08005528 <__errno>:
 8005528:	4b01      	ldr	r3, [pc, #4]	; (8005530 <__errno+0x8>)
 800552a:	6818      	ldr	r0, [r3, #0]
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	20000068 	.word	0x20000068

08005534 <__libc_init_array>:
 8005534:	b570      	push	{r4, r5, r6, lr}
 8005536:	4d0d      	ldr	r5, [pc, #52]	; (800556c <__libc_init_array+0x38>)
 8005538:	4c0d      	ldr	r4, [pc, #52]	; (8005570 <__libc_init_array+0x3c>)
 800553a:	1b64      	subs	r4, r4, r5
 800553c:	10a4      	asrs	r4, r4, #2
 800553e:	2600      	movs	r6, #0
 8005540:	42a6      	cmp	r6, r4
 8005542:	d109      	bne.n	8005558 <__libc_init_array+0x24>
 8005544:	4d0b      	ldr	r5, [pc, #44]	; (8005574 <__libc_init_array+0x40>)
 8005546:	4c0c      	ldr	r4, [pc, #48]	; (8005578 <__libc_init_array+0x44>)
 8005548:	f000 fdce 	bl	80060e8 <_init>
 800554c:	1b64      	subs	r4, r4, r5
 800554e:	10a4      	asrs	r4, r4, #2
 8005550:	2600      	movs	r6, #0
 8005552:	42a6      	cmp	r6, r4
 8005554:	d105      	bne.n	8005562 <__libc_init_array+0x2e>
 8005556:	bd70      	pop	{r4, r5, r6, pc}
 8005558:	f855 3b04 	ldr.w	r3, [r5], #4
 800555c:	4798      	blx	r3
 800555e:	3601      	adds	r6, #1
 8005560:	e7ee      	b.n	8005540 <__libc_init_array+0xc>
 8005562:	f855 3b04 	ldr.w	r3, [r5], #4
 8005566:	4798      	blx	r3
 8005568:	3601      	adds	r6, #1
 800556a:	e7f2      	b.n	8005552 <__libc_init_array+0x1e>
 800556c:	08006258 	.word	0x08006258
 8005570:	08006258 	.word	0x08006258
 8005574:	08006258 	.word	0x08006258
 8005578:	0800625c 	.word	0x0800625c

0800557c <__retarget_lock_init_recursive>:
 800557c:	4770      	bx	lr

0800557e <__retarget_lock_acquire_recursive>:
 800557e:	4770      	bx	lr

08005580 <__retarget_lock_release_recursive>:
 8005580:	4770      	bx	lr

08005582 <memcpy>:
 8005582:	440a      	add	r2, r1
 8005584:	4291      	cmp	r1, r2
 8005586:	f100 33ff 	add.w	r3, r0, #4294967295
 800558a:	d100      	bne.n	800558e <memcpy+0xc>
 800558c:	4770      	bx	lr
 800558e:	b510      	push	{r4, lr}
 8005590:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005594:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005598:	4291      	cmp	r1, r2
 800559a:	d1f9      	bne.n	8005590 <memcpy+0xe>
 800559c:	bd10      	pop	{r4, pc}
	...

080055a0 <_free_r>:
 80055a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80055a2:	2900      	cmp	r1, #0
 80055a4:	d044      	beq.n	8005630 <_free_r+0x90>
 80055a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055aa:	9001      	str	r0, [sp, #4]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f1a1 0404 	sub.w	r4, r1, #4
 80055b2:	bfb8      	it	lt
 80055b4:	18e4      	addlt	r4, r4, r3
 80055b6:	f000 f8df 	bl	8005778 <__malloc_lock>
 80055ba:	4a1e      	ldr	r2, [pc, #120]	; (8005634 <_free_r+0x94>)
 80055bc:	9801      	ldr	r0, [sp, #4]
 80055be:	6813      	ldr	r3, [r2, #0]
 80055c0:	b933      	cbnz	r3, 80055d0 <_free_r+0x30>
 80055c2:	6063      	str	r3, [r4, #4]
 80055c4:	6014      	str	r4, [r2, #0]
 80055c6:	b003      	add	sp, #12
 80055c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055cc:	f000 b8da 	b.w	8005784 <__malloc_unlock>
 80055d0:	42a3      	cmp	r3, r4
 80055d2:	d908      	bls.n	80055e6 <_free_r+0x46>
 80055d4:	6825      	ldr	r5, [r4, #0]
 80055d6:	1961      	adds	r1, r4, r5
 80055d8:	428b      	cmp	r3, r1
 80055da:	bf01      	itttt	eq
 80055dc:	6819      	ldreq	r1, [r3, #0]
 80055de:	685b      	ldreq	r3, [r3, #4]
 80055e0:	1949      	addeq	r1, r1, r5
 80055e2:	6021      	streq	r1, [r4, #0]
 80055e4:	e7ed      	b.n	80055c2 <_free_r+0x22>
 80055e6:	461a      	mov	r2, r3
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	b10b      	cbz	r3, 80055f0 <_free_r+0x50>
 80055ec:	42a3      	cmp	r3, r4
 80055ee:	d9fa      	bls.n	80055e6 <_free_r+0x46>
 80055f0:	6811      	ldr	r1, [r2, #0]
 80055f2:	1855      	adds	r5, r2, r1
 80055f4:	42a5      	cmp	r5, r4
 80055f6:	d10b      	bne.n	8005610 <_free_r+0x70>
 80055f8:	6824      	ldr	r4, [r4, #0]
 80055fa:	4421      	add	r1, r4
 80055fc:	1854      	adds	r4, r2, r1
 80055fe:	42a3      	cmp	r3, r4
 8005600:	6011      	str	r1, [r2, #0]
 8005602:	d1e0      	bne.n	80055c6 <_free_r+0x26>
 8005604:	681c      	ldr	r4, [r3, #0]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	6053      	str	r3, [r2, #4]
 800560a:	440c      	add	r4, r1
 800560c:	6014      	str	r4, [r2, #0]
 800560e:	e7da      	b.n	80055c6 <_free_r+0x26>
 8005610:	d902      	bls.n	8005618 <_free_r+0x78>
 8005612:	230c      	movs	r3, #12
 8005614:	6003      	str	r3, [r0, #0]
 8005616:	e7d6      	b.n	80055c6 <_free_r+0x26>
 8005618:	6825      	ldr	r5, [r4, #0]
 800561a:	1961      	adds	r1, r4, r5
 800561c:	428b      	cmp	r3, r1
 800561e:	bf04      	itt	eq
 8005620:	6819      	ldreq	r1, [r3, #0]
 8005622:	685b      	ldreq	r3, [r3, #4]
 8005624:	6063      	str	r3, [r4, #4]
 8005626:	bf04      	itt	eq
 8005628:	1949      	addeq	r1, r1, r5
 800562a:	6021      	streq	r1, [r4, #0]
 800562c:	6054      	str	r4, [r2, #4]
 800562e:	e7ca      	b.n	80055c6 <_free_r+0x26>
 8005630:	b003      	add	sp, #12
 8005632:	bd30      	pop	{r4, r5, pc}
 8005634:	20004bb0 	.word	0x20004bb0

08005638 <sbrk_aligned>:
 8005638:	b570      	push	{r4, r5, r6, lr}
 800563a:	4e0e      	ldr	r6, [pc, #56]	; (8005674 <sbrk_aligned+0x3c>)
 800563c:	460c      	mov	r4, r1
 800563e:	6831      	ldr	r1, [r6, #0]
 8005640:	4605      	mov	r5, r0
 8005642:	b911      	cbnz	r1, 800564a <sbrk_aligned+0x12>
 8005644:	f000 fcbc 	bl	8005fc0 <_sbrk_r>
 8005648:	6030      	str	r0, [r6, #0]
 800564a:	4621      	mov	r1, r4
 800564c:	4628      	mov	r0, r5
 800564e:	f000 fcb7 	bl	8005fc0 <_sbrk_r>
 8005652:	1c43      	adds	r3, r0, #1
 8005654:	d00a      	beq.n	800566c <sbrk_aligned+0x34>
 8005656:	1cc4      	adds	r4, r0, #3
 8005658:	f024 0403 	bic.w	r4, r4, #3
 800565c:	42a0      	cmp	r0, r4
 800565e:	d007      	beq.n	8005670 <sbrk_aligned+0x38>
 8005660:	1a21      	subs	r1, r4, r0
 8005662:	4628      	mov	r0, r5
 8005664:	f000 fcac 	bl	8005fc0 <_sbrk_r>
 8005668:	3001      	adds	r0, #1
 800566a:	d101      	bne.n	8005670 <sbrk_aligned+0x38>
 800566c:	f04f 34ff 	mov.w	r4, #4294967295
 8005670:	4620      	mov	r0, r4
 8005672:	bd70      	pop	{r4, r5, r6, pc}
 8005674:	20004bb4 	.word	0x20004bb4

08005678 <_malloc_r>:
 8005678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800567c:	1ccd      	adds	r5, r1, #3
 800567e:	f025 0503 	bic.w	r5, r5, #3
 8005682:	3508      	adds	r5, #8
 8005684:	2d0c      	cmp	r5, #12
 8005686:	bf38      	it	cc
 8005688:	250c      	movcc	r5, #12
 800568a:	2d00      	cmp	r5, #0
 800568c:	4607      	mov	r7, r0
 800568e:	db01      	blt.n	8005694 <_malloc_r+0x1c>
 8005690:	42a9      	cmp	r1, r5
 8005692:	d905      	bls.n	80056a0 <_malloc_r+0x28>
 8005694:	230c      	movs	r3, #12
 8005696:	603b      	str	r3, [r7, #0]
 8005698:	2600      	movs	r6, #0
 800569a:	4630      	mov	r0, r6
 800569c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056a0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005774 <_malloc_r+0xfc>
 80056a4:	f000 f868 	bl	8005778 <__malloc_lock>
 80056a8:	f8d8 3000 	ldr.w	r3, [r8]
 80056ac:	461c      	mov	r4, r3
 80056ae:	bb5c      	cbnz	r4, 8005708 <_malloc_r+0x90>
 80056b0:	4629      	mov	r1, r5
 80056b2:	4638      	mov	r0, r7
 80056b4:	f7ff ffc0 	bl	8005638 <sbrk_aligned>
 80056b8:	1c43      	adds	r3, r0, #1
 80056ba:	4604      	mov	r4, r0
 80056bc:	d155      	bne.n	800576a <_malloc_r+0xf2>
 80056be:	f8d8 4000 	ldr.w	r4, [r8]
 80056c2:	4626      	mov	r6, r4
 80056c4:	2e00      	cmp	r6, #0
 80056c6:	d145      	bne.n	8005754 <_malloc_r+0xdc>
 80056c8:	2c00      	cmp	r4, #0
 80056ca:	d048      	beq.n	800575e <_malloc_r+0xe6>
 80056cc:	6823      	ldr	r3, [r4, #0]
 80056ce:	4631      	mov	r1, r6
 80056d0:	4638      	mov	r0, r7
 80056d2:	eb04 0903 	add.w	r9, r4, r3
 80056d6:	f000 fc73 	bl	8005fc0 <_sbrk_r>
 80056da:	4581      	cmp	r9, r0
 80056dc:	d13f      	bne.n	800575e <_malloc_r+0xe6>
 80056de:	6821      	ldr	r1, [r4, #0]
 80056e0:	1a6d      	subs	r5, r5, r1
 80056e2:	4629      	mov	r1, r5
 80056e4:	4638      	mov	r0, r7
 80056e6:	f7ff ffa7 	bl	8005638 <sbrk_aligned>
 80056ea:	3001      	adds	r0, #1
 80056ec:	d037      	beq.n	800575e <_malloc_r+0xe6>
 80056ee:	6823      	ldr	r3, [r4, #0]
 80056f0:	442b      	add	r3, r5
 80056f2:	6023      	str	r3, [r4, #0]
 80056f4:	f8d8 3000 	ldr.w	r3, [r8]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d038      	beq.n	800576e <_malloc_r+0xf6>
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	42a2      	cmp	r2, r4
 8005700:	d12b      	bne.n	800575a <_malloc_r+0xe2>
 8005702:	2200      	movs	r2, #0
 8005704:	605a      	str	r2, [r3, #4]
 8005706:	e00f      	b.n	8005728 <_malloc_r+0xb0>
 8005708:	6822      	ldr	r2, [r4, #0]
 800570a:	1b52      	subs	r2, r2, r5
 800570c:	d41f      	bmi.n	800574e <_malloc_r+0xd6>
 800570e:	2a0b      	cmp	r2, #11
 8005710:	d917      	bls.n	8005742 <_malloc_r+0xca>
 8005712:	1961      	adds	r1, r4, r5
 8005714:	42a3      	cmp	r3, r4
 8005716:	6025      	str	r5, [r4, #0]
 8005718:	bf18      	it	ne
 800571a:	6059      	strne	r1, [r3, #4]
 800571c:	6863      	ldr	r3, [r4, #4]
 800571e:	bf08      	it	eq
 8005720:	f8c8 1000 	streq.w	r1, [r8]
 8005724:	5162      	str	r2, [r4, r5]
 8005726:	604b      	str	r3, [r1, #4]
 8005728:	4638      	mov	r0, r7
 800572a:	f104 060b 	add.w	r6, r4, #11
 800572e:	f000 f829 	bl	8005784 <__malloc_unlock>
 8005732:	f026 0607 	bic.w	r6, r6, #7
 8005736:	1d23      	adds	r3, r4, #4
 8005738:	1af2      	subs	r2, r6, r3
 800573a:	d0ae      	beq.n	800569a <_malloc_r+0x22>
 800573c:	1b9b      	subs	r3, r3, r6
 800573e:	50a3      	str	r3, [r4, r2]
 8005740:	e7ab      	b.n	800569a <_malloc_r+0x22>
 8005742:	42a3      	cmp	r3, r4
 8005744:	6862      	ldr	r2, [r4, #4]
 8005746:	d1dd      	bne.n	8005704 <_malloc_r+0x8c>
 8005748:	f8c8 2000 	str.w	r2, [r8]
 800574c:	e7ec      	b.n	8005728 <_malloc_r+0xb0>
 800574e:	4623      	mov	r3, r4
 8005750:	6864      	ldr	r4, [r4, #4]
 8005752:	e7ac      	b.n	80056ae <_malloc_r+0x36>
 8005754:	4634      	mov	r4, r6
 8005756:	6876      	ldr	r6, [r6, #4]
 8005758:	e7b4      	b.n	80056c4 <_malloc_r+0x4c>
 800575a:	4613      	mov	r3, r2
 800575c:	e7cc      	b.n	80056f8 <_malloc_r+0x80>
 800575e:	230c      	movs	r3, #12
 8005760:	603b      	str	r3, [r7, #0]
 8005762:	4638      	mov	r0, r7
 8005764:	f000 f80e 	bl	8005784 <__malloc_unlock>
 8005768:	e797      	b.n	800569a <_malloc_r+0x22>
 800576a:	6025      	str	r5, [r4, #0]
 800576c:	e7dc      	b.n	8005728 <_malloc_r+0xb0>
 800576e:	605b      	str	r3, [r3, #4]
 8005770:	deff      	udf	#255	; 0xff
 8005772:	bf00      	nop
 8005774:	20004bb0 	.word	0x20004bb0

08005778 <__malloc_lock>:
 8005778:	4801      	ldr	r0, [pc, #4]	; (8005780 <__malloc_lock+0x8>)
 800577a:	f7ff bf00 	b.w	800557e <__retarget_lock_acquire_recursive>
 800577e:	bf00      	nop
 8005780:	20004bac 	.word	0x20004bac

08005784 <__malloc_unlock>:
 8005784:	4801      	ldr	r0, [pc, #4]	; (800578c <__malloc_unlock+0x8>)
 8005786:	f7ff befb 	b.w	8005580 <__retarget_lock_release_recursive>
 800578a:	bf00      	nop
 800578c:	20004bac 	.word	0x20004bac

08005790 <__sfputc_r>:
 8005790:	6893      	ldr	r3, [r2, #8]
 8005792:	3b01      	subs	r3, #1
 8005794:	2b00      	cmp	r3, #0
 8005796:	b410      	push	{r4}
 8005798:	6093      	str	r3, [r2, #8]
 800579a:	da08      	bge.n	80057ae <__sfputc_r+0x1e>
 800579c:	6994      	ldr	r4, [r2, #24]
 800579e:	42a3      	cmp	r3, r4
 80057a0:	db01      	blt.n	80057a6 <__sfputc_r+0x16>
 80057a2:	290a      	cmp	r1, #10
 80057a4:	d103      	bne.n	80057ae <__sfputc_r+0x1e>
 80057a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057aa:	f000 bb73 	b.w	8005e94 <__swbuf_r>
 80057ae:	6813      	ldr	r3, [r2, #0]
 80057b0:	1c58      	adds	r0, r3, #1
 80057b2:	6010      	str	r0, [r2, #0]
 80057b4:	7019      	strb	r1, [r3, #0]
 80057b6:	4608      	mov	r0, r1
 80057b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057bc:	4770      	bx	lr

080057be <__sfputs_r>:
 80057be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057c0:	4606      	mov	r6, r0
 80057c2:	460f      	mov	r7, r1
 80057c4:	4614      	mov	r4, r2
 80057c6:	18d5      	adds	r5, r2, r3
 80057c8:	42ac      	cmp	r4, r5
 80057ca:	d101      	bne.n	80057d0 <__sfputs_r+0x12>
 80057cc:	2000      	movs	r0, #0
 80057ce:	e007      	b.n	80057e0 <__sfputs_r+0x22>
 80057d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057d4:	463a      	mov	r2, r7
 80057d6:	4630      	mov	r0, r6
 80057d8:	f7ff ffda 	bl	8005790 <__sfputc_r>
 80057dc:	1c43      	adds	r3, r0, #1
 80057de:	d1f3      	bne.n	80057c8 <__sfputs_r+0xa>
 80057e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057e4 <_vfiprintf_r>:
 80057e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057e8:	460d      	mov	r5, r1
 80057ea:	b09d      	sub	sp, #116	; 0x74
 80057ec:	4614      	mov	r4, r2
 80057ee:	4698      	mov	r8, r3
 80057f0:	4606      	mov	r6, r0
 80057f2:	b118      	cbz	r0, 80057fc <_vfiprintf_r+0x18>
 80057f4:	6a03      	ldr	r3, [r0, #32]
 80057f6:	b90b      	cbnz	r3, 80057fc <_vfiprintf_r+0x18>
 80057f8:	f7ff fdbc 	bl	8005374 <__sinit>
 80057fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057fe:	07d9      	lsls	r1, r3, #31
 8005800:	d405      	bmi.n	800580e <_vfiprintf_r+0x2a>
 8005802:	89ab      	ldrh	r3, [r5, #12]
 8005804:	059a      	lsls	r2, r3, #22
 8005806:	d402      	bmi.n	800580e <_vfiprintf_r+0x2a>
 8005808:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800580a:	f7ff feb8 	bl	800557e <__retarget_lock_acquire_recursive>
 800580e:	89ab      	ldrh	r3, [r5, #12]
 8005810:	071b      	lsls	r3, r3, #28
 8005812:	d501      	bpl.n	8005818 <_vfiprintf_r+0x34>
 8005814:	692b      	ldr	r3, [r5, #16]
 8005816:	b99b      	cbnz	r3, 8005840 <_vfiprintf_r+0x5c>
 8005818:	4629      	mov	r1, r5
 800581a:	4630      	mov	r0, r6
 800581c:	f000 fb78 	bl	8005f10 <__swsetup_r>
 8005820:	b170      	cbz	r0, 8005840 <_vfiprintf_r+0x5c>
 8005822:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005824:	07dc      	lsls	r4, r3, #31
 8005826:	d504      	bpl.n	8005832 <_vfiprintf_r+0x4e>
 8005828:	f04f 30ff 	mov.w	r0, #4294967295
 800582c:	b01d      	add	sp, #116	; 0x74
 800582e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005832:	89ab      	ldrh	r3, [r5, #12]
 8005834:	0598      	lsls	r0, r3, #22
 8005836:	d4f7      	bmi.n	8005828 <_vfiprintf_r+0x44>
 8005838:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800583a:	f7ff fea1 	bl	8005580 <__retarget_lock_release_recursive>
 800583e:	e7f3      	b.n	8005828 <_vfiprintf_r+0x44>
 8005840:	2300      	movs	r3, #0
 8005842:	9309      	str	r3, [sp, #36]	; 0x24
 8005844:	2320      	movs	r3, #32
 8005846:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800584a:	f8cd 800c 	str.w	r8, [sp, #12]
 800584e:	2330      	movs	r3, #48	; 0x30
 8005850:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005a04 <_vfiprintf_r+0x220>
 8005854:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005858:	f04f 0901 	mov.w	r9, #1
 800585c:	4623      	mov	r3, r4
 800585e:	469a      	mov	sl, r3
 8005860:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005864:	b10a      	cbz	r2, 800586a <_vfiprintf_r+0x86>
 8005866:	2a25      	cmp	r2, #37	; 0x25
 8005868:	d1f9      	bne.n	800585e <_vfiprintf_r+0x7a>
 800586a:	ebba 0b04 	subs.w	fp, sl, r4
 800586e:	d00b      	beq.n	8005888 <_vfiprintf_r+0xa4>
 8005870:	465b      	mov	r3, fp
 8005872:	4622      	mov	r2, r4
 8005874:	4629      	mov	r1, r5
 8005876:	4630      	mov	r0, r6
 8005878:	f7ff ffa1 	bl	80057be <__sfputs_r>
 800587c:	3001      	adds	r0, #1
 800587e:	f000 80a9 	beq.w	80059d4 <_vfiprintf_r+0x1f0>
 8005882:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005884:	445a      	add	r2, fp
 8005886:	9209      	str	r2, [sp, #36]	; 0x24
 8005888:	f89a 3000 	ldrb.w	r3, [sl]
 800588c:	2b00      	cmp	r3, #0
 800588e:	f000 80a1 	beq.w	80059d4 <_vfiprintf_r+0x1f0>
 8005892:	2300      	movs	r3, #0
 8005894:	f04f 32ff 	mov.w	r2, #4294967295
 8005898:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800589c:	f10a 0a01 	add.w	sl, sl, #1
 80058a0:	9304      	str	r3, [sp, #16]
 80058a2:	9307      	str	r3, [sp, #28]
 80058a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80058a8:	931a      	str	r3, [sp, #104]	; 0x68
 80058aa:	4654      	mov	r4, sl
 80058ac:	2205      	movs	r2, #5
 80058ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058b2:	4854      	ldr	r0, [pc, #336]	; (8005a04 <_vfiprintf_r+0x220>)
 80058b4:	f7fa fc94 	bl	80001e0 <memchr>
 80058b8:	9a04      	ldr	r2, [sp, #16]
 80058ba:	b9d8      	cbnz	r0, 80058f4 <_vfiprintf_r+0x110>
 80058bc:	06d1      	lsls	r1, r2, #27
 80058be:	bf44      	itt	mi
 80058c0:	2320      	movmi	r3, #32
 80058c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058c6:	0713      	lsls	r3, r2, #28
 80058c8:	bf44      	itt	mi
 80058ca:	232b      	movmi	r3, #43	; 0x2b
 80058cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058d0:	f89a 3000 	ldrb.w	r3, [sl]
 80058d4:	2b2a      	cmp	r3, #42	; 0x2a
 80058d6:	d015      	beq.n	8005904 <_vfiprintf_r+0x120>
 80058d8:	9a07      	ldr	r2, [sp, #28]
 80058da:	4654      	mov	r4, sl
 80058dc:	2000      	movs	r0, #0
 80058de:	f04f 0c0a 	mov.w	ip, #10
 80058e2:	4621      	mov	r1, r4
 80058e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058e8:	3b30      	subs	r3, #48	; 0x30
 80058ea:	2b09      	cmp	r3, #9
 80058ec:	d94d      	bls.n	800598a <_vfiprintf_r+0x1a6>
 80058ee:	b1b0      	cbz	r0, 800591e <_vfiprintf_r+0x13a>
 80058f0:	9207      	str	r2, [sp, #28]
 80058f2:	e014      	b.n	800591e <_vfiprintf_r+0x13a>
 80058f4:	eba0 0308 	sub.w	r3, r0, r8
 80058f8:	fa09 f303 	lsl.w	r3, r9, r3
 80058fc:	4313      	orrs	r3, r2
 80058fe:	9304      	str	r3, [sp, #16]
 8005900:	46a2      	mov	sl, r4
 8005902:	e7d2      	b.n	80058aa <_vfiprintf_r+0xc6>
 8005904:	9b03      	ldr	r3, [sp, #12]
 8005906:	1d19      	adds	r1, r3, #4
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	9103      	str	r1, [sp, #12]
 800590c:	2b00      	cmp	r3, #0
 800590e:	bfbb      	ittet	lt
 8005910:	425b      	neglt	r3, r3
 8005912:	f042 0202 	orrlt.w	r2, r2, #2
 8005916:	9307      	strge	r3, [sp, #28]
 8005918:	9307      	strlt	r3, [sp, #28]
 800591a:	bfb8      	it	lt
 800591c:	9204      	strlt	r2, [sp, #16]
 800591e:	7823      	ldrb	r3, [r4, #0]
 8005920:	2b2e      	cmp	r3, #46	; 0x2e
 8005922:	d10c      	bne.n	800593e <_vfiprintf_r+0x15a>
 8005924:	7863      	ldrb	r3, [r4, #1]
 8005926:	2b2a      	cmp	r3, #42	; 0x2a
 8005928:	d134      	bne.n	8005994 <_vfiprintf_r+0x1b0>
 800592a:	9b03      	ldr	r3, [sp, #12]
 800592c:	1d1a      	adds	r2, r3, #4
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	9203      	str	r2, [sp, #12]
 8005932:	2b00      	cmp	r3, #0
 8005934:	bfb8      	it	lt
 8005936:	f04f 33ff 	movlt.w	r3, #4294967295
 800593a:	3402      	adds	r4, #2
 800593c:	9305      	str	r3, [sp, #20]
 800593e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005a14 <_vfiprintf_r+0x230>
 8005942:	7821      	ldrb	r1, [r4, #0]
 8005944:	2203      	movs	r2, #3
 8005946:	4650      	mov	r0, sl
 8005948:	f7fa fc4a 	bl	80001e0 <memchr>
 800594c:	b138      	cbz	r0, 800595e <_vfiprintf_r+0x17a>
 800594e:	9b04      	ldr	r3, [sp, #16]
 8005950:	eba0 000a 	sub.w	r0, r0, sl
 8005954:	2240      	movs	r2, #64	; 0x40
 8005956:	4082      	lsls	r2, r0
 8005958:	4313      	orrs	r3, r2
 800595a:	3401      	adds	r4, #1
 800595c:	9304      	str	r3, [sp, #16]
 800595e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005962:	4829      	ldr	r0, [pc, #164]	; (8005a08 <_vfiprintf_r+0x224>)
 8005964:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005968:	2206      	movs	r2, #6
 800596a:	f7fa fc39 	bl	80001e0 <memchr>
 800596e:	2800      	cmp	r0, #0
 8005970:	d03f      	beq.n	80059f2 <_vfiprintf_r+0x20e>
 8005972:	4b26      	ldr	r3, [pc, #152]	; (8005a0c <_vfiprintf_r+0x228>)
 8005974:	bb1b      	cbnz	r3, 80059be <_vfiprintf_r+0x1da>
 8005976:	9b03      	ldr	r3, [sp, #12]
 8005978:	3307      	adds	r3, #7
 800597a:	f023 0307 	bic.w	r3, r3, #7
 800597e:	3308      	adds	r3, #8
 8005980:	9303      	str	r3, [sp, #12]
 8005982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005984:	443b      	add	r3, r7
 8005986:	9309      	str	r3, [sp, #36]	; 0x24
 8005988:	e768      	b.n	800585c <_vfiprintf_r+0x78>
 800598a:	fb0c 3202 	mla	r2, ip, r2, r3
 800598e:	460c      	mov	r4, r1
 8005990:	2001      	movs	r0, #1
 8005992:	e7a6      	b.n	80058e2 <_vfiprintf_r+0xfe>
 8005994:	2300      	movs	r3, #0
 8005996:	3401      	adds	r4, #1
 8005998:	9305      	str	r3, [sp, #20]
 800599a:	4619      	mov	r1, r3
 800599c:	f04f 0c0a 	mov.w	ip, #10
 80059a0:	4620      	mov	r0, r4
 80059a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059a6:	3a30      	subs	r2, #48	; 0x30
 80059a8:	2a09      	cmp	r2, #9
 80059aa:	d903      	bls.n	80059b4 <_vfiprintf_r+0x1d0>
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d0c6      	beq.n	800593e <_vfiprintf_r+0x15a>
 80059b0:	9105      	str	r1, [sp, #20]
 80059b2:	e7c4      	b.n	800593e <_vfiprintf_r+0x15a>
 80059b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80059b8:	4604      	mov	r4, r0
 80059ba:	2301      	movs	r3, #1
 80059bc:	e7f0      	b.n	80059a0 <_vfiprintf_r+0x1bc>
 80059be:	ab03      	add	r3, sp, #12
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	462a      	mov	r2, r5
 80059c4:	4b12      	ldr	r3, [pc, #72]	; (8005a10 <_vfiprintf_r+0x22c>)
 80059c6:	a904      	add	r1, sp, #16
 80059c8:	4630      	mov	r0, r6
 80059ca:	f3af 8000 	nop.w
 80059ce:	4607      	mov	r7, r0
 80059d0:	1c78      	adds	r0, r7, #1
 80059d2:	d1d6      	bne.n	8005982 <_vfiprintf_r+0x19e>
 80059d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059d6:	07d9      	lsls	r1, r3, #31
 80059d8:	d405      	bmi.n	80059e6 <_vfiprintf_r+0x202>
 80059da:	89ab      	ldrh	r3, [r5, #12]
 80059dc:	059a      	lsls	r2, r3, #22
 80059de:	d402      	bmi.n	80059e6 <_vfiprintf_r+0x202>
 80059e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059e2:	f7ff fdcd 	bl	8005580 <__retarget_lock_release_recursive>
 80059e6:	89ab      	ldrh	r3, [r5, #12]
 80059e8:	065b      	lsls	r3, r3, #25
 80059ea:	f53f af1d 	bmi.w	8005828 <_vfiprintf_r+0x44>
 80059ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059f0:	e71c      	b.n	800582c <_vfiprintf_r+0x48>
 80059f2:	ab03      	add	r3, sp, #12
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	462a      	mov	r2, r5
 80059f8:	4b05      	ldr	r3, [pc, #20]	; (8005a10 <_vfiprintf_r+0x22c>)
 80059fa:	a904      	add	r1, sp, #16
 80059fc:	4630      	mov	r0, r6
 80059fe:	f000 f879 	bl	8005af4 <_printf_i>
 8005a02:	e7e4      	b.n	80059ce <_vfiprintf_r+0x1ea>
 8005a04:	0800621c 	.word	0x0800621c
 8005a08:	08006226 	.word	0x08006226
 8005a0c:	00000000 	.word	0x00000000
 8005a10:	080057bf 	.word	0x080057bf
 8005a14:	08006222 	.word	0x08006222

08005a18 <_printf_common>:
 8005a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a1c:	4616      	mov	r6, r2
 8005a1e:	4699      	mov	r9, r3
 8005a20:	688a      	ldr	r2, [r1, #8]
 8005a22:	690b      	ldr	r3, [r1, #16]
 8005a24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	bfb8      	it	lt
 8005a2c:	4613      	movlt	r3, r2
 8005a2e:	6033      	str	r3, [r6, #0]
 8005a30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a34:	4607      	mov	r7, r0
 8005a36:	460c      	mov	r4, r1
 8005a38:	b10a      	cbz	r2, 8005a3e <_printf_common+0x26>
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	6033      	str	r3, [r6, #0]
 8005a3e:	6823      	ldr	r3, [r4, #0]
 8005a40:	0699      	lsls	r1, r3, #26
 8005a42:	bf42      	ittt	mi
 8005a44:	6833      	ldrmi	r3, [r6, #0]
 8005a46:	3302      	addmi	r3, #2
 8005a48:	6033      	strmi	r3, [r6, #0]
 8005a4a:	6825      	ldr	r5, [r4, #0]
 8005a4c:	f015 0506 	ands.w	r5, r5, #6
 8005a50:	d106      	bne.n	8005a60 <_printf_common+0x48>
 8005a52:	f104 0a19 	add.w	sl, r4, #25
 8005a56:	68e3      	ldr	r3, [r4, #12]
 8005a58:	6832      	ldr	r2, [r6, #0]
 8005a5a:	1a9b      	subs	r3, r3, r2
 8005a5c:	42ab      	cmp	r3, r5
 8005a5e:	dc26      	bgt.n	8005aae <_printf_common+0x96>
 8005a60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a64:	1e13      	subs	r3, r2, #0
 8005a66:	6822      	ldr	r2, [r4, #0]
 8005a68:	bf18      	it	ne
 8005a6a:	2301      	movne	r3, #1
 8005a6c:	0692      	lsls	r2, r2, #26
 8005a6e:	d42b      	bmi.n	8005ac8 <_printf_common+0xb0>
 8005a70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a74:	4649      	mov	r1, r9
 8005a76:	4638      	mov	r0, r7
 8005a78:	47c0      	blx	r8
 8005a7a:	3001      	adds	r0, #1
 8005a7c:	d01e      	beq.n	8005abc <_printf_common+0xa4>
 8005a7e:	6823      	ldr	r3, [r4, #0]
 8005a80:	6922      	ldr	r2, [r4, #16]
 8005a82:	f003 0306 	and.w	r3, r3, #6
 8005a86:	2b04      	cmp	r3, #4
 8005a88:	bf02      	ittt	eq
 8005a8a:	68e5      	ldreq	r5, [r4, #12]
 8005a8c:	6833      	ldreq	r3, [r6, #0]
 8005a8e:	1aed      	subeq	r5, r5, r3
 8005a90:	68a3      	ldr	r3, [r4, #8]
 8005a92:	bf0c      	ite	eq
 8005a94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a98:	2500      	movne	r5, #0
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	bfc4      	itt	gt
 8005a9e:	1a9b      	subgt	r3, r3, r2
 8005aa0:	18ed      	addgt	r5, r5, r3
 8005aa2:	2600      	movs	r6, #0
 8005aa4:	341a      	adds	r4, #26
 8005aa6:	42b5      	cmp	r5, r6
 8005aa8:	d11a      	bne.n	8005ae0 <_printf_common+0xc8>
 8005aaa:	2000      	movs	r0, #0
 8005aac:	e008      	b.n	8005ac0 <_printf_common+0xa8>
 8005aae:	2301      	movs	r3, #1
 8005ab0:	4652      	mov	r2, sl
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	4638      	mov	r0, r7
 8005ab6:	47c0      	blx	r8
 8005ab8:	3001      	adds	r0, #1
 8005aba:	d103      	bne.n	8005ac4 <_printf_common+0xac>
 8005abc:	f04f 30ff 	mov.w	r0, #4294967295
 8005ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ac4:	3501      	adds	r5, #1
 8005ac6:	e7c6      	b.n	8005a56 <_printf_common+0x3e>
 8005ac8:	18e1      	adds	r1, r4, r3
 8005aca:	1c5a      	adds	r2, r3, #1
 8005acc:	2030      	movs	r0, #48	; 0x30
 8005ace:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ad2:	4422      	add	r2, r4
 8005ad4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ad8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005adc:	3302      	adds	r3, #2
 8005ade:	e7c7      	b.n	8005a70 <_printf_common+0x58>
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	4622      	mov	r2, r4
 8005ae4:	4649      	mov	r1, r9
 8005ae6:	4638      	mov	r0, r7
 8005ae8:	47c0      	blx	r8
 8005aea:	3001      	adds	r0, #1
 8005aec:	d0e6      	beq.n	8005abc <_printf_common+0xa4>
 8005aee:	3601      	adds	r6, #1
 8005af0:	e7d9      	b.n	8005aa6 <_printf_common+0x8e>
	...

08005af4 <_printf_i>:
 8005af4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005af8:	7e0f      	ldrb	r7, [r1, #24]
 8005afa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005afc:	2f78      	cmp	r7, #120	; 0x78
 8005afe:	4691      	mov	r9, r2
 8005b00:	4680      	mov	r8, r0
 8005b02:	460c      	mov	r4, r1
 8005b04:	469a      	mov	sl, r3
 8005b06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b0a:	d807      	bhi.n	8005b1c <_printf_i+0x28>
 8005b0c:	2f62      	cmp	r7, #98	; 0x62
 8005b0e:	d80a      	bhi.n	8005b26 <_printf_i+0x32>
 8005b10:	2f00      	cmp	r7, #0
 8005b12:	f000 80d4 	beq.w	8005cbe <_printf_i+0x1ca>
 8005b16:	2f58      	cmp	r7, #88	; 0x58
 8005b18:	f000 80c0 	beq.w	8005c9c <_printf_i+0x1a8>
 8005b1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b24:	e03a      	b.n	8005b9c <_printf_i+0xa8>
 8005b26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b2a:	2b15      	cmp	r3, #21
 8005b2c:	d8f6      	bhi.n	8005b1c <_printf_i+0x28>
 8005b2e:	a101      	add	r1, pc, #4	; (adr r1, 8005b34 <_printf_i+0x40>)
 8005b30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b34:	08005b8d 	.word	0x08005b8d
 8005b38:	08005ba1 	.word	0x08005ba1
 8005b3c:	08005b1d 	.word	0x08005b1d
 8005b40:	08005b1d 	.word	0x08005b1d
 8005b44:	08005b1d 	.word	0x08005b1d
 8005b48:	08005b1d 	.word	0x08005b1d
 8005b4c:	08005ba1 	.word	0x08005ba1
 8005b50:	08005b1d 	.word	0x08005b1d
 8005b54:	08005b1d 	.word	0x08005b1d
 8005b58:	08005b1d 	.word	0x08005b1d
 8005b5c:	08005b1d 	.word	0x08005b1d
 8005b60:	08005ca5 	.word	0x08005ca5
 8005b64:	08005bcd 	.word	0x08005bcd
 8005b68:	08005c5f 	.word	0x08005c5f
 8005b6c:	08005b1d 	.word	0x08005b1d
 8005b70:	08005b1d 	.word	0x08005b1d
 8005b74:	08005cc7 	.word	0x08005cc7
 8005b78:	08005b1d 	.word	0x08005b1d
 8005b7c:	08005bcd 	.word	0x08005bcd
 8005b80:	08005b1d 	.word	0x08005b1d
 8005b84:	08005b1d 	.word	0x08005b1d
 8005b88:	08005c67 	.word	0x08005c67
 8005b8c:	682b      	ldr	r3, [r5, #0]
 8005b8e:	1d1a      	adds	r2, r3, #4
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	602a      	str	r2, [r5, #0]
 8005b94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e09f      	b.n	8005ce0 <_printf_i+0x1ec>
 8005ba0:	6820      	ldr	r0, [r4, #0]
 8005ba2:	682b      	ldr	r3, [r5, #0]
 8005ba4:	0607      	lsls	r7, r0, #24
 8005ba6:	f103 0104 	add.w	r1, r3, #4
 8005baa:	6029      	str	r1, [r5, #0]
 8005bac:	d501      	bpl.n	8005bb2 <_printf_i+0xbe>
 8005bae:	681e      	ldr	r6, [r3, #0]
 8005bb0:	e003      	b.n	8005bba <_printf_i+0xc6>
 8005bb2:	0646      	lsls	r6, r0, #25
 8005bb4:	d5fb      	bpl.n	8005bae <_printf_i+0xba>
 8005bb6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005bba:	2e00      	cmp	r6, #0
 8005bbc:	da03      	bge.n	8005bc6 <_printf_i+0xd2>
 8005bbe:	232d      	movs	r3, #45	; 0x2d
 8005bc0:	4276      	negs	r6, r6
 8005bc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bc6:	485a      	ldr	r0, [pc, #360]	; (8005d30 <_printf_i+0x23c>)
 8005bc8:	230a      	movs	r3, #10
 8005bca:	e012      	b.n	8005bf2 <_printf_i+0xfe>
 8005bcc:	682b      	ldr	r3, [r5, #0]
 8005bce:	6820      	ldr	r0, [r4, #0]
 8005bd0:	1d19      	adds	r1, r3, #4
 8005bd2:	6029      	str	r1, [r5, #0]
 8005bd4:	0605      	lsls	r5, r0, #24
 8005bd6:	d501      	bpl.n	8005bdc <_printf_i+0xe8>
 8005bd8:	681e      	ldr	r6, [r3, #0]
 8005bda:	e002      	b.n	8005be2 <_printf_i+0xee>
 8005bdc:	0641      	lsls	r1, r0, #25
 8005bde:	d5fb      	bpl.n	8005bd8 <_printf_i+0xe4>
 8005be0:	881e      	ldrh	r6, [r3, #0]
 8005be2:	4853      	ldr	r0, [pc, #332]	; (8005d30 <_printf_i+0x23c>)
 8005be4:	2f6f      	cmp	r7, #111	; 0x6f
 8005be6:	bf0c      	ite	eq
 8005be8:	2308      	moveq	r3, #8
 8005bea:	230a      	movne	r3, #10
 8005bec:	2100      	movs	r1, #0
 8005bee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bf2:	6865      	ldr	r5, [r4, #4]
 8005bf4:	60a5      	str	r5, [r4, #8]
 8005bf6:	2d00      	cmp	r5, #0
 8005bf8:	bfa2      	ittt	ge
 8005bfa:	6821      	ldrge	r1, [r4, #0]
 8005bfc:	f021 0104 	bicge.w	r1, r1, #4
 8005c00:	6021      	strge	r1, [r4, #0]
 8005c02:	b90e      	cbnz	r6, 8005c08 <_printf_i+0x114>
 8005c04:	2d00      	cmp	r5, #0
 8005c06:	d04b      	beq.n	8005ca0 <_printf_i+0x1ac>
 8005c08:	4615      	mov	r5, r2
 8005c0a:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c0e:	fb03 6711 	mls	r7, r3, r1, r6
 8005c12:	5dc7      	ldrb	r7, [r0, r7]
 8005c14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c18:	4637      	mov	r7, r6
 8005c1a:	42bb      	cmp	r3, r7
 8005c1c:	460e      	mov	r6, r1
 8005c1e:	d9f4      	bls.n	8005c0a <_printf_i+0x116>
 8005c20:	2b08      	cmp	r3, #8
 8005c22:	d10b      	bne.n	8005c3c <_printf_i+0x148>
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	07de      	lsls	r6, r3, #31
 8005c28:	d508      	bpl.n	8005c3c <_printf_i+0x148>
 8005c2a:	6923      	ldr	r3, [r4, #16]
 8005c2c:	6861      	ldr	r1, [r4, #4]
 8005c2e:	4299      	cmp	r1, r3
 8005c30:	bfde      	ittt	le
 8005c32:	2330      	movle	r3, #48	; 0x30
 8005c34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c3c:	1b52      	subs	r2, r2, r5
 8005c3e:	6122      	str	r2, [r4, #16]
 8005c40:	f8cd a000 	str.w	sl, [sp]
 8005c44:	464b      	mov	r3, r9
 8005c46:	aa03      	add	r2, sp, #12
 8005c48:	4621      	mov	r1, r4
 8005c4a:	4640      	mov	r0, r8
 8005c4c:	f7ff fee4 	bl	8005a18 <_printf_common>
 8005c50:	3001      	adds	r0, #1
 8005c52:	d14a      	bne.n	8005cea <_printf_i+0x1f6>
 8005c54:	f04f 30ff 	mov.w	r0, #4294967295
 8005c58:	b004      	add	sp, #16
 8005c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c5e:	6823      	ldr	r3, [r4, #0]
 8005c60:	f043 0320 	orr.w	r3, r3, #32
 8005c64:	6023      	str	r3, [r4, #0]
 8005c66:	4833      	ldr	r0, [pc, #204]	; (8005d34 <_printf_i+0x240>)
 8005c68:	2778      	movs	r7, #120	; 0x78
 8005c6a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	6829      	ldr	r1, [r5, #0]
 8005c72:	061f      	lsls	r7, r3, #24
 8005c74:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c78:	d402      	bmi.n	8005c80 <_printf_i+0x18c>
 8005c7a:	065f      	lsls	r7, r3, #25
 8005c7c:	bf48      	it	mi
 8005c7e:	b2b6      	uxthmi	r6, r6
 8005c80:	07df      	lsls	r7, r3, #31
 8005c82:	bf48      	it	mi
 8005c84:	f043 0320 	orrmi.w	r3, r3, #32
 8005c88:	6029      	str	r1, [r5, #0]
 8005c8a:	bf48      	it	mi
 8005c8c:	6023      	strmi	r3, [r4, #0]
 8005c8e:	b91e      	cbnz	r6, 8005c98 <_printf_i+0x1a4>
 8005c90:	6823      	ldr	r3, [r4, #0]
 8005c92:	f023 0320 	bic.w	r3, r3, #32
 8005c96:	6023      	str	r3, [r4, #0]
 8005c98:	2310      	movs	r3, #16
 8005c9a:	e7a7      	b.n	8005bec <_printf_i+0xf8>
 8005c9c:	4824      	ldr	r0, [pc, #144]	; (8005d30 <_printf_i+0x23c>)
 8005c9e:	e7e4      	b.n	8005c6a <_printf_i+0x176>
 8005ca0:	4615      	mov	r5, r2
 8005ca2:	e7bd      	b.n	8005c20 <_printf_i+0x12c>
 8005ca4:	682b      	ldr	r3, [r5, #0]
 8005ca6:	6826      	ldr	r6, [r4, #0]
 8005ca8:	6961      	ldr	r1, [r4, #20]
 8005caa:	1d18      	adds	r0, r3, #4
 8005cac:	6028      	str	r0, [r5, #0]
 8005cae:	0635      	lsls	r5, r6, #24
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	d501      	bpl.n	8005cb8 <_printf_i+0x1c4>
 8005cb4:	6019      	str	r1, [r3, #0]
 8005cb6:	e002      	b.n	8005cbe <_printf_i+0x1ca>
 8005cb8:	0670      	lsls	r0, r6, #25
 8005cba:	d5fb      	bpl.n	8005cb4 <_printf_i+0x1c0>
 8005cbc:	8019      	strh	r1, [r3, #0]
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	6123      	str	r3, [r4, #16]
 8005cc2:	4615      	mov	r5, r2
 8005cc4:	e7bc      	b.n	8005c40 <_printf_i+0x14c>
 8005cc6:	682b      	ldr	r3, [r5, #0]
 8005cc8:	1d1a      	adds	r2, r3, #4
 8005cca:	602a      	str	r2, [r5, #0]
 8005ccc:	681d      	ldr	r5, [r3, #0]
 8005cce:	6862      	ldr	r2, [r4, #4]
 8005cd0:	2100      	movs	r1, #0
 8005cd2:	4628      	mov	r0, r5
 8005cd4:	f7fa fa84 	bl	80001e0 <memchr>
 8005cd8:	b108      	cbz	r0, 8005cde <_printf_i+0x1ea>
 8005cda:	1b40      	subs	r0, r0, r5
 8005cdc:	6060      	str	r0, [r4, #4]
 8005cde:	6863      	ldr	r3, [r4, #4]
 8005ce0:	6123      	str	r3, [r4, #16]
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ce8:	e7aa      	b.n	8005c40 <_printf_i+0x14c>
 8005cea:	6923      	ldr	r3, [r4, #16]
 8005cec:	462a      	mov	r2, r5
 8005cee:	4649      	mov	r1, r9
 8005cf0:	4640      	mov	r0, r8
 8005cf2:	47d0      	blx	sl
 8005cf4:	3001      	adds	r0, #1
 8005cf6:	d0ad      	beq.n	8005c54 <_printf_i+0x160>
 8005cf8:	6823      	ldr	r3, [r4, #0]
 8005cfa:	079b      	lsls	r3, r3, #30
 8005cfc:	d413      	bmi.n	8005d26 <_printf_i+0x232>
 8005cfe:	68e0      	ldr	r0, [r4, #12]
 8005d00:	9b03      	ldr	r3, [sp, #12]
 8005d02:	4298      	cmp	r0, r3
 8005d04:	bfb8      	it	lt
 8005d06:	4618      	movlt	r0, r3
 8005d08:	e7a6      	b.n	8005c58 <_printf_i+0x164>
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	4632      	mov	r2, r6
 8005d0e:	4649      	mov	r1, r9
 8005d10:	4640      	mov	r0, r8
 8005d12:	47d0      	blx	sl
 8005d14:	3001      	adds	r0, #1
 8005d16:	d09d      	beq.n	8005c54 <_printf_i+0x160>
 8005d18:	3501      	adds	r5, #1
 8005d1a:	68e3      	ldr	r3, [r4, #12]
 8005d1c:	9903      	ldr	r1, [sp, #12]
 8005d1e:	1a5b      	subs	r3, r3, r1
 8005d20:	42ab      	cmp	r3, r5
 8005d22:	dcf2      	bgt.n	8005d0a <_printf_i+0x216>
 8005d24:	e7eb      	b.n	8005cfe <_printf_i+0x20a>
 8005d26:	2500      	movs	r5, #0
 8005d28:	f104 0619 	add.w	r6, r4, #25
 8005d2c:	e7f5      	b.n	8005d1a <_printf_i+0x226>
 8005d2e:	bf00      	nop
 8005d30:	0800622d 	.word	0x0800622d
 8005d34:	0800623e 	.word	0x0800623e

08005d38 <__sflush_r>:
 8005d38:	898a      	ldrh	r2, [r1, #12]
 8005d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d3e:	4605      	mov	r5, r0
 8005d40:	0710      	lsls	r0, r2, #28
 8005d42:	460c      	mov	r4, r1
 8005d44:	d458      	bmi.n	8005df8 <__sflush_r+0xc0>
 8005d46:	684b      	ldr	r3, [r1, #4]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	dc05      	bgt.n	8005d58 <__sflush_r+0x20>
 8005d4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	dc02      	bgt.n	8005d58 <__sflush_r+0x20>
 8005d52:	2000      	movs	r0, #0
 8005d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d5a:	2e00      	cmp	r6, #0
 8005d5c:	d0f9      	beq.n	8005d52 <__sflush_r+0x1a>
 8005d5e:	2300      	movs	r3, #0
 8005d60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d64:	682f      	ldr	r7, [r5, #0]
 8005d66:	6a21      	ldr	r1, [r4, #32]
 8005d68:	602b      	str	r3, [r5, #0]
 8005d6a:	d032      	beq.n	8005dd2 <__sflush_r+0x9a>
 8005d6c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d6e:	89a3      	ldrh	r3, [r4, #12]
 8005d70:	075a      	lsls	r2, r3, #29
 8005d72:	d505      	bpl.n	8005d80 <__sflush_r+0x48>
 8005d74:	6863      	ldr	r3, [r4, #4]
 8005d76:	1ac0      	subs	r0, r0, r3
 8005d78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d7a:	b10b      	cbz	r3, 8005d80 <__sflush_r+0x48>
 8005d7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d7e:	1ac0      	subs	r0, r0, r3
 8005d80:	2300      	movs	r3, #0
 8005d82:	4602      	mov	r2, r0
 8005d84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d86:	6a21      	ldr	r1, [r4, #32]
 8005d88:	4628      	mov	r0, r5
 8005d8a:	47b0      	blx	r6
 8005d8c:	1c43      	adds	r3, r0, #1
 8005d8e:	89a3      	ldrh	r3, [r4, #12]
 8005d90:	d106      	bne.n	8005da0 <__sflush_r+0x68>
 8005d92:	6829      	ldr	r1, [r5, #0]
 8005d94:	291d      	cmp	r1, #29
 8005d96:	d82b      	bhi.n	8005df0 <__sflush_r+0xb8>
 8005d98:	4a29      	ldr	r2, [pc, #164]	; (8005e40 <__sflush_r+0x108>)
 8005d9a:	410a      	asrs	r2, r1
 8005d9c:	07d6      	lsls	r6, r2, #31
 8005d9e:	d427      	bmi.n	8005df0 <__sflush_r+0xb8>
 8005da0:	2200      	movs	r2, #0
 8005da2:	6062      	str	r2, [r4, #4]
 8005da4:	04d9      	lsls	r1, r3, #19
 8005da6:	6922      	ldr	r2, [r4, #16]
 8005da8:	6022      	str	r2, [r4, #0]
 8005daa:	d504      	bpl.n	8005db6 <__sflush_r+0x7e>
 8005dac:	1c42      	adds	r2, r0, #1
 8005dae:	d101      	bne.n	8005db4 <__sflush_r+0x7c>
 8005db0:	682b      	ldr	r3, [r5, #0]
 8005db2:	b903      	cbnz	r3, 8005db6 <__sflush_r+0x7e>
 8005db4:	6560      	str	r0, [r4, #84]	; 0x54
 8005db6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005db8:	602f      	str	r7, [r5, #0]
 8005dba:	2900      	cmp	r1, #0
 8005dbc:	d0c9      	beq.n	8005d52 <__sflush_r+0x1a>
 8005dbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005dc2:	4299      	cmp	r1, r3
 8005dc4:	d002      	beq.n	8005dcc <__sflush_r+0x94>
 8005dc6:	4628      	mov	r0, r5
 8005dc8:	f7ff fbea 	bl	80055a0 <_free_r>
 8005dcc:	2000      	movs	r0, #0
 8005dce:	6360      	str	r0, [r4, #52]	; 0x34
 8005dd0:	e7c0      	b.n	8005d54 <__sflush_r+0x1c>
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	47b0      	blx	r6
 8005dd8:	1c41      	adds	r1, r0, #1
 8005dda:	d1c8      	bne.n	8005d6e <__sflush_r+0x36>
 8005ddc:	682b      	ldr	r3, [r5, #0]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d0c5      	beq.n	8005d6e <__sflush_r+0x36>
 8005de2:	2b1d      	cmp	r3, #29
 8005de4:	d001      	beq.n	8005dea <__sflush_r+0xb2>
 8005de6:	2b16      	cmp	r3, #22
 8005de8:	d101      	bne.n	8005dee <__sflush_r+0xb6>
 8005dea:	602f      	str	r7, [r5, #0]
 8005dec:	e7b1      	b.n	8005d52 <__sflush_r+0x1a>
 8005dee:	89a3      	ldrh	r3, [r4, #12]
 8005df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005df4:	81a3      	strh	r3, [r4, #12]
 8005df6:	e7ad      	b.n	8005d54 <__sflush_r+0x1c>
 8005df8:	690f      	ldr	r7, [r1, #16]
 8005dfa:	2f00      	cmp	r7, #0
 8005dfc:	d0a9      	beq.n	8005d52 <__sflush_r+0x1a>
 8005dfe:	0793      	lsls	r3, r2, #30
 8005e00:	680e      	ldr	r6, [r1, #0]
 8005e02:	bf08      	it	eq
 8005e04:	694b      	ldreq	r3, [r1, #20]
 8005e06:	600f      	str	r7, [r1, #0]
 8005e08:	bf18      	it	ne
 8005e0a:	2300      	movne	r3, #0
 8005e0c:	eba6 0807 	sub.w	r8, r6, r7
 8005e10:	608b      	str	r3, [r1, #8]
 8005e12:	f1b8 0f00 	cmp.w	r8, #0
 8005e16:	dd9c      	ble.n	8005d52 <__sflush_r+0x1a>
 8005e18:	6a21      	ldr	r1, [r4, #32]
 8005e1a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005e1c:	4643      	mov	r3, r8
 8005e1e:	463a      	mov	r2, r7
 8005e20:	4628      	mov	r0, r5
 8005e22:	47b0      	blx	r6
 8005e24:	2800      	cmp	r0, #0
 8005e26:	dc06      	bgt.n	8005e36 <__sflush_r+0xfe>
 8005e28:	89a3      	ldrh	r3, [r4, #12]
 8005e2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e2e:	81a3      	strh	r3, [r4, #12]
 8005e30:	f04f 30ff 	mov.w	r0, #4294967295
 8005e34:	e78e      	b.n	8005d54 <__sflush_r+0x1c>
 8005e36:	4407      	add	r7, r0
 8005e38:	eba8 0800 	sub.w	r8, r8, r0
 8005e3c:	e7e9      	b.n	8005e12 <__sflush_r+0xda>
 8005e3e:	bf00      	nop
 8005e40:	dfbffffe 	.word	0xdfbffffe

08005e44 <_fflush_r>:
 8005e44:	b538      	push	{r3, r4, r5, lr}
 8005e46:	690b      	ldr	r3, [r1, #16]
 8005e48:	4605      	mov	r5, r0
 8005e4a:	460c      	mov	r4, r1
 8005e4c:	b913      	cbnz	r3, 8005e54 <_fflush_r+0x10>
 8005e4e:	2500      	movs	r5, #0
 8005e50:	4628      	mov	r0, r5
 8005e52:	bd38      	pop	{r3, r4, r5, pc}
 8005e54:	b118      	cbz	r0, 8005e5e <_fflush_r+0x1a>
 8005e56:	6a03      	ldr	r3, [r0, #32]
 8005e58:	b90b      	cbnz	r3, 8005e5e <_fflush_r+0x1a>
 8005e5a:	f7ff fa8b 	bl	8005374 <__sinit>
 8005e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d0f3      	beq.n	8005e4e <_fflush_r+0xa>
 8005e66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e68:	07d0      	lsls	r0, r2, #31
 8005e6a:	d404      	bmi.n	8005e76 <_fflush_r+0x32>
 8005e6c:	0599      	lsls	r1, r3, #22
 8005e6e:	d402      	bmi.n	8005e76 <_fflush_r+0x32>
 8005e70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e72:	f7ff fb84 	bl	800557e <__retarget_lock_acquire_recursive>
 8005e76:	4628      	mov	r0, r5
 8005e78:	4621      	mov	r1, r4
 8005e7a:	f7ff ff5d 	bl	8005d38 <__sflush_r>
 8005e7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e80:	07da      	lsls	r2, r3, #31
 8005e82:	4605      	mov	r5, r0
 8005e84:	d4e4      	bmi.n	8005e50 <_fflush_r+0xc>
 8005e86:	89a3      	ldrh	r3, [r4, #12]
 8005e88:	059b      	lsls	r3, r3, #22
 8005e8a:	d4e1      	bmi.n	8005e50 <_fflush_r+0xc>
 8005e8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e8e:	f7ff fb77 	bl	8005580 <__retarget_lock_release_recursive>
 8005e92:	e7dd      	b.n	8005e50 <_fflush_r+0xc>

08005e94 <__swbuf_r>:
 8005e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e96:	460e      	mov	r6, r1
 8005e98:	4614      	mov	r4, r2
 8005e9a:	4605      	mov	r5, r0
 8005e9c:	b118      	cbz	r0, 8005ea6 <__swbuf_r+0x12>
 8005e9e:	6a03      	ldr	r3, [r0, #32]
 8005ea0:	b90b      	cbnz	r3, 8005ea6 <__swbuf_r+0x12>
 8005ea2:	f7ff fa67 	bl	8005374 <__sinit>
 8005ea6:	69a3      	ldr	r3, [r4, #24]
 8005ea8:	60a3      	str	r3, [r4, #8]
 8005eaa:	89a3      	ldrh	r3, [r4, #12]
 8005eac:	071a      	lsls	r2, r3, #28
 8005eae:	d525      	bpl.n	8005efc <__swbuf_r+0x68>
 8005eb0:	6923      	ldr	r3, [r4, #16]
 8005eb2:	b31b      	cbz	r3, 8005efc <__swbuf_r+0x68>
 8005eb4:	6823      	ldr	r3, [r4, #0]
 8005eb6:	6922      	ldr	r2, [r4, #16]
 8005eb8:	1a98      	subs	r0, r3, r2
 8005eba:	6963      	ldr	r3, [r4, #20]
 8005ebc:	b2f6      	uxtb	r6, r6
 8005ebe:	4283      	cmp	r3, r0
 8005ec0:	4637      	mov	r7, r6
 8005ec2:	dc04      	bgt.n	8005ece <__swbuf_r+0x3a>
 8005ec4:	4621      	mov	r1, r4
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	f7ff ffbc 	bl	8005e44 <_fflush_r>
 8005ecc:	b9e0      	cbnz	r0, 8005f08 <__swbuf_r+0x74>
 8005ece:	68a3      	ldr	r3, [r4, #8]
 8005ed0:	3b01      	subs	r3, #1
 8005ed2:	60a3      	str	r3, [r4, #8]
 8005ed4:	6823      	ldr	r3, [r4, #0]
 8005ed6:	1c5a      	adds	r2, r3, #1
 8005ed8:	6022      	str	r2, [r4, #0]
 8005eda:	701e      	strb	r6, [r3, #0]
 8005edc:	6962      	ldr	r2, [r4, #20]
 8005ede:	1c43      	adds	r3, r0, #1
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d004      	beq.n	8005eee <__swbuf_r+0x5a>
 8005ee4:	89a3      	ldrh	r3, [r4, #12]
 8005ee6:	07db      	lsls	r3, r3, #31
 8005ee8:	d506      	bpl.n	8005ef8 <__swbuf_r+0x64>
 8005eea:	2e0a      	cmp	r6, #10
 8005eec:	d104      	bne.n	8005ef8 <__swbuf_r+0x64>
 8005eee:	4621      	mov	r1, r4
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	f7ff ffa7 	bl	8005e44 <_fflush_r>
 8005ef6:	b938      	cbnz	r0, 8005f08 <__swbuf_r+0x74>
 8005ef8:	4638      	mov	r0, r7
 8005efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005efc:	4621      	mov	r1, r4
 8005efe:	4628      	mov	r0, r5
 8005f00:	f000 f806 	bl	8005f10 <__swsetup_r>
 8005f04:	2800      	cmp	r0, #0
 8005f06:	d0d5      	beq.n	8005eb4 <__swbuf_r+0x20>
 8005f08:	f04f 37ff 	mov.w	r7, #4294967295
 8005f0c:	e7f4      	b.n	8005ef8 <__swbuf_r+0x64>
	...

08005f10 <__swsetup_r>:
 8005f10:	b538      	push	{r3, r4, r5, lr}
 8005f12:	4b2a      	ldr	r3, [pc, #168]	; (8005fbc <__swsetup_r+0xac>)
 8005f14:	4605      	mov	r5, r0
 8005f16:	6818      	ldr	r0, [r3, #0]
 8005f18:	460c      	mov	r4, r1
 8005f1a:	b118      	cbz	r0, 8005f24 <__swsetup_r+0x14>
 8005f1c:	6a03      	ldr	r3, [r0, #32]
 8005f1e:	b90b      	cbnz	r3, 8005f24 <__swsetup_r+0x14>
 8005f20:	f7ff fa28 	bl	8005374 <__sinit>
 8005f24:	89a3      	ldrh	r3, [r4, #12]
 8005f26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f2a:	0718      	lsls	r0, r3, #28
 8005f2c:	d422      	bmi.n	8005f74 <__swsetup_r+0x64>
 8005f2e:	06d9      	lsls	r1, r3, #27
 8005f30:	d407      	bmi.n	8005f42 <__swsetup_r+0x32>
 8005f32:	2309      	movs	r3, #9
 8005f34:	602b      	str	r3, [r5, #0]
 8005f36:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005f3a:	81a3      	strh	r3, [r4, #12]
 8005f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f40:	e034      	b.n	8005fac <__swsetup_r+0x9c>
 8005f42:	0758      	lsls	r0, r3, #29
 8005f44:	d512      	bpl.n	8005f6c <__swsetup_r+0x5c>
 8005f46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f48:	b141      	cbz	r1, 8005f5c <__swsetup_r+0x4c>
 8005f4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f4e:	4299      	cmp	r1, r3
 8005f50:	d002      	beq.n	8005f58 <__swsetup_r+0x48>
 8005f52:	4628      	mov	r0, r5
 8005f54:	f7ff fb24 	bl	80055a0 <_free_r>
 8005f58:	2300      	movs	r3, #0
 8005f5a:	6363      	str	r3, [r4, #52]	; 0x34
 8005f5c:	89a3      	ldrh	r3, [r4, #12]
 8005f5e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f62:	81a3      	strh	r3, [r4, #12]
 8005f64:	2300      	movs	r3, #0
 8005f66:	6063      	str	r3, [r4, #4]
 8005f68:	6923      	ldr	r3, [r4, #16]
 8005f6a:	6023      	str	r3, [r4, #0]
 8005f6c:	89a3      	ldrh	r3, [r4, #12]
 8005f6e:	f043 0308 	orr.w	r3, r3, #8
 8005f72:	81a3      	strh	r3, [r4, #12]
 8005f74:	6923      	ldr	r3, [r4, #16]
 8005f76:	b94b      	cbnz	r3, 8005f8c <__swsetup_r+0x7c>
 8005f78:	89a3      	ldrh	r3, [r4, #12]
 8005f7a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005f7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f82:	d003      	beq.n	8005f8c <__swsetup_r+0x7c>
 8005f84:	4621      	mov	r1, r4
 8005f86:	4628      	mov	r0, r5
 8005f88:	f000 f850 	bl	800602c <__smakebuf_r>
 8005f8c:	89a0      	ldrh	r0, [r4, #12]
 8005f8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f92:	f010 0301 	ands.w	r3, r0, #1
 8005f96:	d00a      	beq.n	8005fae <__swsetup_r+0x9e>
 8005f98:	2300      	movs	r3, #0
 8005f9a:	60a3      	str	r3, [r4, #8]
 8005f9c:	6963      	ldr	r3, [r4, #20]
 8005f9e:	425b      	negs	r3, r3
 8005fa0:	61a3      	str	r3, [r4, #24]
 8005fa2:	6923      	ldr	r3, [r4, #16]
 8005fa4:	b943      	cbnz	r3, 8005fb8 <__swsetup_r+0xa8>
 8005fa6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005faa:	d1c4      	bne.n	8005f36 <__swsetup_r+0x26>
 8005fac:	bd38      	pop	{r3, r4, r5, pc}
 8005fae:	0781      	lsls	r1, r0, #30
 8005fb0:	bf58      	it	pl
 8005fb2:	6963      	ldrpl	r3, [r4, #20]
 8005fb4:	60a3      	str	r3, [r4, #8]
 8005fb6:	e7f4      	b.n	8005fa2 <__swsetup_r+0x92>
 8005fb8:	2000      	movs	r0, #0
 8005fba:	e7f7      	b.n	8005fac <__swsetup_r+0x9c>
 8005fbc:	20000068 	.word	0x20000068

08005fc0 <_sbrk_r>:
 8005fc0:	b538      	push	{r3, r4, r5, lr}
 8005fc2:	4d06      	ldr	r5, [pc, #24]	; (8005fdc <_sbrk_r+0x1c>)
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	4604      	mov	r4, r0
 8005fc8:	4608      	mov	r0, r1
 8005fca:	602b      	str	r3, [r5, #0]
 8005fcc:	f7fa fd64 	bl	8000a98 <_sbrk>
 8005fd0:	1c43      	adds	r3, r0, #1
 8005fd2:	d102      	bne.n	8005fda <_sbrk_r+0x1a>
 8005fd4:	682b      	ldr	r3, [r5, #0]
 8005fd6:	b103      	cbz	r3, 8005fda <_sbrk_r+0x1a>
 8005fd8:	6023      	str	r3, [r4, #0]
 8005fda:	bd38      	pop	{r3, r4, r5, pc}
 8005fdc:	20004ba8 	.word	0x20004ba8

08005fe0 <__swhatbuf_r>:
 8005fe0:	b570      	push	{r4, r5, r6, lr}
 8005fe2:	460c      	mov	r4, r1
 8005fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fe8:	2900      	cmp	r1, #0
 8005fea:	b096      	sub	sp, #88	; 0x58
 8005fec:	4615      	mov	r5, r2
 8005fee:	461e      	mov	r6, r3
 8005ff0:	da0d      	bge.n	800600e <__swhatbuf_r+0x2e>
 8005ff2:	89a3      	ldrh	r3, [r4, #12]
 8005ff4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005ff8:	f04f 0100 	mov.w	r1, #0
 8005ffc:	bf0c      	ite	eq
 8005ffe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006002:	2340      	movne	r3, #64	; 0x40
 8006004:	2000      	movs	r0, #0
 8006006:	6031      	str	r1, [r6, #0]
 8006008:	602b      	str	r3, [r5, #0]
 800600a:	b016      	add	sp, #88	; 0x58
 800600c:	bd70      	pop	{r4, r5, r6, pc}
 800600e:	466a      	mov	r2, sp
 8006010:	f000 f848 	bl	80060a4 <_fstat_r>
 8006014:	2800      	cmp	r0, #0
 8006016:	dbec      	blt.n	8005ff2 <__swhatbuf_r+0x12>
 8006018:	9901      	ldr	r1, [sp, #4]
 800601a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800601e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006022:	4259      	negs	r1, r3
 8006024:	4159      	adcs	r1, r3
 8006026:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800602a:	e7eb      	b.n	8006004 <__swhatbuf_r+0x24>

0800602c <__smakebuf_r>:
 800602c:	898b      	ldrh	r3, [r1, #12]
 800602e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006030:	079d      	lsls	r5, r3, #30
 8006032:	4606      	mov	r6, r0
 8006034:	460c      	mov	r4, r1
 8006036:	d507      	bpl.n	8006048 <__smakebuf_r+0x1c>
 8006038:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800603c:	6023      	str	r3, [r4, #0]
 800603e:	6123      	str	r3, [r4, #16]
 8006040:	2301      	movs	r3, #1
 8006042:	6163      	str	r3, [r4, #20]
 8006044:	b002      	add	sp, #8
 8006046:	bd70      	pop	{r4, r5, r6, pc}
 8006048:	ab01      	add	r3, sp, #4
 800604a:	466a      	mov	r2, sp
 800604c:	f7ff ffc8 	bl	8005fe0 <__swhatbuf_r>
 8006050:	9900      	ldr	r1, [sp, #0]
 8006052:	4605      	mov	r5, r0
 8006054:	4630      	mov	r0, r6
 8006056:	f7ff fb0f 	bl	8005678 <_malloc_r>
 800605a:	b948      	cbnz	r0, 8006070 <__smakebuf_r+0x44>
 800605c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006060:	059a      	lsls	r2, r3, #22
 8006062:	d4ef      	bmi.n	8006044 <__smakebuf_r+0x18>
 8006064:	f023 0303 	bic.w	r3, r3, #3
 8006068:	f043 0302 	orr.w	r3, r3, #2
 800606c:	81a3      	strh	r3, [r4, #12]
 800606e:	e7e3      	b.n	8006038 <__smakebuf_r+0xc>
 8006070:	89a3      	ldrh	r3, [r4, #12]
 8006072:	6020      	str	r0, [r4, #0]
 8006074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006078:	81a3      	strh	r3, [r4, #12]
 800607a:	9b00      	ldr	r3, [sp, #0]
 800607c:	6163      	str	r3, [r4, #20]
 800607e:	9b01      	ldr	r3, [sp, #4]
 8006080:	6120      	str	r0, [r4, #16]
 8006082:	b15b      	cbz	r3, 800609c <__smakebuf_r+0x70>
 8006084:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006088:	4630      	mov	r0, r6
 800608a:	f000 f81d 	bl	80060c8 <_isatty_r>
 800608e:	b128      	cbz	r0, 800609c <__smakebuf_r+0x70>
 8006090:	89a3      	ldrh	r3, [r4, #12]
 8006092:	f023 0303 	bic.w	r3, r3, #3
 8006096:	f043 0301 	orr.w	r3, r3, #1
 800609a:	81a3      	strh	r3, [r4, #12]
 800609c:	89a3      	ldrh	r3, [r4, #12]
 800609e:	431d      	orrs	r5, r3
 80060a0:	81a5      	strh	r5, [r4, #12]
 80060a2:	e7cf      	b.n	8006044 <__smakebuf_r+0x18>

080060a4 <_fstat_r>:
 80060a4:	b538      	push	{r3, r4, r5, lr}
 80060a6:	4d07      	ldr	r5, [pc, #28]	; (80060c4 <_fstat_r+0x20>)
 80060a8:	2300      	movs	r3, #0
 80060aa:	4604      	mov	r4, r0
 80060ac:	4608      	mov	r0, r1
 80060ae:	4611      	mov	r1, r2
 80060b0:	602b      	str	r3, [r5, #0]
 80060b2:	f7fa fcc8 	bl	8000a46 <_fstat>
 80060b6:	1c43      	adds	r3, r0, #1
 80060b8:	d102      	bne.n	80060c0 <_fstat_r+0x1c>
 80060ba:	682b      	ldr	r3, [r5, #0]
 80060bc:	b103      	cbz	r3, 80060c0 <_fstat_r+0x1c>
 80060be:	6023      	str	r3, [r4, #0]
 80060c0:	bd38      	pop	{r3, r4, r5, pc}
 80060c2:	bf00      	nop
 80060c4:	20004ba8 	.word	0x20004ba8

080060c8 <_isatty_r>:
 80060c8:	b538      	push	{r3, r4, r5, lr}
 80060ca:	4d06      	ldr	r5, [pc, #24]	; (80060e4 <_isatty_r+0x1c>)
 80060cc:	2300      	movs	r3, #0
 80060ce:	4604      	mov	r4, r0
 80060d0:	4608      	mov	r0, r1
 80060d2:	602b      	str	r3, [r5, #0]
 80060d4:	f7fa fcc7 	bl	8000a66 <_isatty>
 80060d8:	1c43      	adds	r3, r0, #1
 80060da:	d102      	bne.n	80060e2 <_isatty_r+0x1a>
 80060dc:	682b      	ldr	r3, [r5, #0]
 80060de:	b103      	cbz	r3, 80060e2 <_isatty_r+0x1a>
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	bd38      	pop	{r3, r4, r5, pc}
 80060e4:	20004ba8 	.word	0x20004ba8

080060e8 <_init>:
 80060e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ea:	bf00      	nop
 80060ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ee:	bc08      	pop	{r3}
 80060f0:	469e      	mov	lr, r3
 80060f2:	4770      	bx	lr

080060f4 <_fini>:
 80060f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060f6:	bf00      	nop
 80060f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060fa:	bc08      	pop	{r3}
 80060fc:	469e      	mov	lr, r3
 80060fe:	4770      	bx	lr
