// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/28/2018 17:01:03"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Processor (
	DIN,
	Clock,
	Run,
	resetn,
	Done,
	BusWires);
input 	[15:0] DIN;
input 	Clock;
input 	Run;
inout 	resetn;
output 	Done;
output 	[15:0] BusWires;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mux43~2_combout ;
wire \Mux48~0_combout ;
wire \Equal0~0_combout ;
wire \Mux45~2_combout ;
wire \Mux45~3_combout ;
wire \Mux41~2_combout ;
wire \Equal5~0_combout ;
wire \Selector15~0_combout ;
wire \Equal6~0_combout ;
wire \Equal6~1_combout ;
wire \Equal2~0_combout ;
wire \Equal2~1_combout ;
wire \Equal4~0_combout ;
wire \Equal3~0_combout ;
wire \Selector15~1_combout ;
wire \Equal1~0_combout ;
wire \Selector15~3_combout ;
wire \Equal4~1_combout ;
wire \Selector14~0_combout ;
wire \Selector14~1_combout ;
wire \Selector14~3_combout ;
wire \Selector13~0_combout ;
wire \Selector13~1_combout ;
wire \Selector13~3_combout ;
wire \Selector12~0_combout ;
wire \Selector12~3_combout ;
wire \Selector11~0_combout ;
wire \Selector11~3_combout ;
wire \Selector10~0_combout ;
wire \Selector10~3_combout ;
wire \Selector9~0_combout ;
wire \Selector9~3_combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \Selector8~3_combout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \Selector7~3_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \Selector6~3_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~3_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Selector4~3_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector3~3_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \Selector2~3_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \Selector1~3_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~3_combout ;
wire \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|lastALU|mux5to1|Mux0~2_combout ;
wire \Mux45~4_combout ;
wire \Mux33~2_combout ;
wire \Mux37~2_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~9_combout ;
wire \Clock~combout ;
wire \Tstep|Count~0_combout ;
wire \Run~combout ;
wire \Clear~0_combout ;
wire \Tstep|Count~1_combout ;
wire \Clear~1_combout ;
wire \Mux40~2_combout ;
wire \Mux40~3_combout ;
wire \Mux40~4_combout ;
wire \Mux44~3_combout ;
wire \Mux44~2_combout ;
wire \Mux46~1_combout ;
wire \Mux46~2_combout ;
wire \Equal3~1_combout ;
wire \Mux31~0_combout ;
wire \Mux36~2_combout ;
wire \Mux38~0_combout ;
wire \Selector0~2_combout ;
wire \Equal8~2_combout ;
wire \Mux50~0_combout ;
wire \ALU_Unit|operation[1]~2_combout ;
wire \ALU_Unit|Equal0~0_combout ;
wire \ALU_Unit|lastALU|mux2|f~0_combout ;
wire \ALU_Unit|lastALU|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|Ainvert~0_combout ;
wire \ALU_Unit|lastALU|mux5to1|Mux0~4_combout ;
wire \Mux35~2_combout ;
wire \Selector0~4_combout ;
wire \Mux41~4_combout ;
wire \Mux41~3_combout ;
wire \Mux40~7_combout ;
wire \Mux40~5_combout ;
wire \Mux42~0_combout ;
wire \Mux42~1_combout ;
wire \Equal0~2_combout ;
wire \Mux43~4_combout ;
wire \Mux43~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Mux39~2_combout ;
wire \Selector0~5_combout ;
wire \Selector0~6_combout ;
wire \Mux40~6_combout ;
wire \Selector1~2_combout ;
wire \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector1~4_combout ;
wire \Selector1~5_combout ;
wire \Selector1~6_combout ;
wire \Selector2~2_combout ;
wire \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector2~4_combout ;
wire \Selector2~5_combout ;
wire \Selector2~6_combout ;
wire \Selector3~2_combout ;
wire \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector3~4_combout ;
wire \Selector3~5_combout ;
wire \Selector3~6_combout ;
wire \Selector4~2_combout ;
wire \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector4~4_combout ;
wire \Selector4~5_combout ;
wire \Selector4~6_combout ;
wire \Selector5~2_combout ;
wire \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector5~4_combout ;
wire \Selector5~5_combout ;
wire \Selector5~6_combout ;
wire \Selector6~2_combout ;
wire \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector6~4_combout ;
wire \Selector6~5_combout ;
wire \Selector6~6_combout ;
wire \Selector7~2_combout ;
wire \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector7~4_combout ;
wire \Selector7~5_combout ;
wire \Selector7~6_combout ;
wire \Selector8~2_combout ;
wire \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector8~4_combout ;
wire \Selector8~5_combout ;
wire \Selector8~6_combout ;
wire \Mux46~0_combout ;
wire \Mux47~3_combout ;
wire \Mux47~2_combout ;
wire \Equal7~0_combout ;
wire \Equal7~1_combout ;
wire \Mux32~2_combout ;
wire \Mux34~0_combout ;
wire \Selector9~1_combout ;
wire \Selector9~2_combout ;
wire \ALU_Unit|operation[0]~3_combout ;
wire \Selector10~1_combout ;
wire \Selector10~2_combout ;
wire \Selector11~1_combout ;
wire \Selector11~2_combout ;
wire \Selector12~1_combout ;
wire \Selector12~2_combout ;
wire \Selector13~2_combout ;
wire \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector13~4_combout ;
wire \Selector13~5_combout ;
wire \Selector13~6_combout ;
wire \Selector14~2_combout ;
wire \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector14~4_combout ;
wire \Selector14~5_combout ;
wire \Selector14~6_combout ;
wire \Selector15~2_combout ;
wire \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \Selector15~4_combout ;
wire \Selector15~5_combout ;
wire \Selector15~6_combout ;
wire \ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout ;
wire \ALU_Unit|Equal0~1_combout ;
wire \ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~5_combout ;
wire \Selector12~4_combout ;
wire \Selector12~5_combout ;
wire \Selector12~6_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \Selector11~4_combout ;
wire \Selector11~5_combout ;
wire \Selector11~6_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5_combout ;
wire \Selector10~4_combout ;
wire \Selector10~5_combout ;
wire \Selector10~6_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \Selector9~4_combout ;
wire \Selector9~5_combout ;
wire \Selector9~6_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|lastALU|fadder|carryOut~0_combout ;
wire \ALU_Unit|Binvert~0_combout ;
wire \ALU_Unit|Mux0~0_combout ;
wire [15:0] \reg_5|Q ;
wire [15:0] \reg_2|Q ;
wire [15:0] \reg_3|Q ;
wire [15:0] \reg_6|Q ;
wire [15:0] \reg_A|Q ;
wire [15:0] \reg_7|Q ;
wire [15:0] \reg_1|Q ;
wire [15:0] \reg_4|Q ;
wire [15:0] \DIN~combout ;
wire [15:0] \reg_0|Q ;
wire [8:0] \In_reg|Q ;
wire [15:0] \reg_G|Q ;
wire [1:0] \Tstep|Count ;


cycloneii_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = (\In_reg|Q [2] & !\In_reg|Q [1])

	.dataa(\In_reg|Q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\In_reg|Q [1]),
	.cin(gnd),
	.combout(\Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~2 .lut_mask = 16'h00AA;
defparam \Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = (\Tstep|Count [0] & (\In_reg|Q [6] & (!\Tstep|Count [1] & !\In_reg|Q [8])))

	.dataa(\Tstep|Count [0]),
	.datab(\In_reg|Q [6]),
	.datac(\Tstep|Count [1]),
	.datad(\In_reg|Q [8]),
	.cin(gnd),
	.combout(\Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~0 .lut_mask = 16'h0008;
defparam \Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\In_reg|Q [7] & (((!\Tstep|Count [1]) # (!\Tstep|Count [0])))) # (!\In_reg|Q [7] & (!\Mux48~0_combout  & ((!\Tstep|Count [1]) # (!\Tstep|Count [0]))))

	.dataa(\In_reg|Q [7]),
	.datab(\Mux48~0_combout ),
	.datac(\Tstep|Count [0]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0BBB;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = (\In_reg|Q [1] & !\In_reg|Q [2])

	.dataa(\In_reg|Q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\In_reg|Q [2]),
	.cin(gnd),
	.combout(\Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~2 .lut_mask = 16'h00AA;
defparam \Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = (\Mux40~3_combout  & (\Mux45~2_combout  & (!\In_reg|Q [0]))) # (!\Mux40~3_combout  & (((\Mux45~4_combout ))))

	.dataa(\Mux45~2_combout ),
	.datab(\In_reg|Q [0]),
	.datac(\Mux40~3_combout ),
	.datad(\Mux45~4_combout ),
	.cin(gnd),
	.combout(\Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~3 .lut_mask = 16'h2F20;
defparam \Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = (\In_reg|Q [1] & \In_reg|Q [2])

	.dataa(\In_reg|Q [1]),
	.datab(\In_reg|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~2 .lut_mask = 16'h8888;
defparam \Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (\Mux42~1_combout  & (\Equal7~0_combout  & !\Mux40~5_combout ))

	.dataa(\Mux42~1_combout ),
	.datab(\Equal7~0_combout ),
	.datac(vcc),
	.datad(\Mux40~5_combout ),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0088;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[0] (
	.clk(\Clock~combout ),
	.datain(\Selector15~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [0]));

cycloneii_lcell_ff \reg_5|Q[0] (
	.clk(\Clock~combout ),
	.datain(\Selector15~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [0]));

cycloneii_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [0]) # ((\Equal7~1_combout  & \reg_7|Q [0])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [0])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [0]),
	.datad(\reg_5|Q [0]),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hEAC0;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (\Mux41~3_combout  & (!\Mux40~5_combout  & !\Mux42~1_combout ))

	.dataa(\Mux41~3_combout ),
	.datab(vcc),
	.datac(\Mux40~5_combout ),
	.datad(\Mux42~1_combout ),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h000A;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (\Equal0~0_combout  & (\Equal0~1_combout  & (\Equal6~0_combout  & !\Mux47~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal6~0_combout ),
	.datad(\Mux47~2_combout ),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h0080;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\Mux45~3_combout  & (!\Mux44~2_combout  & !\Mux46~2_combout ))

	.dataa(\Mux45~3_combout ),
	.datab(vcc),
	.datac(\Mux44~2_combout ),
	.datad(\Mux46~2_combout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h000A;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (\Equal0~2_combout  & (\Equal2~0_combout  & (!\Mux43~3_combout  & !\Mux47~2_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Mux43~3_combout ),
	.datad(\Mux47~2_combout ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0008;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (\Mux43~3_combout  & (!\Mux45~3_combout  & (!\Mux44~2_combout  & !\Mux46~2_combout )))

	.dataa(\Mux43~3_combout ),
	.datab(\Mux45~3_combout ),
	.datac(\Mux44~2_combout ),
	.datad(\Mux46~2_combout ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0002;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (\Equal0~2_combout  & (!\Mux45~3_combout  & (!\Mux43~3_combout  & !\Mux47~2_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Mux45~3_combout ),
	.datac(\Mux43~3_combout ),
	.datad(\Mux47~2_combout ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0002;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Selector15~0_combout ) # ((\DIN~combout [0] & !\WideNor0~9_combout ))

	.dataa(\Selector15~0_combout ),
	.datab(\DIN~combout [0]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hAAEE;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\Equal3~0_combout  & (\Mux46~2_combout  & !\Mux44~2_combout ))

	.dataa(\Equal3~0_combout ),
	.datab(\Mux46~2_combout ),
	.datac(vcc),
	.datad(\Mux44~2_combout ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0088;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[0] (
	.clk(\Clock~combout ),
	.datain(\Selector15~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [0]));

cycloneii_lcell_ff \reg_2|Q[0] (
	.clk(\Clock~combout ),
	.datain(\Selector15~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [0]));

cycloneii_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [0]) # ((\Equal6~1_combout  & \reg_6|Q [0])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [0])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [0]),
	.datad(\reg_2|Q [0]),
	.cin(gnd),
	.combout(\Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~3 .lut_mask = 16'hEAC0;
defparam \Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (\Equal0~2_combout  & (\Equal4~0_combout  & !\Mux47~2_combout ))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal4~0_combout ),
	.datac(vcc),
	.datad(\Mux47~2_combout ),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'h0088;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[1] (
	.clk(\Clock~combout ),
	.datain(\Selector14~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [1]));

cycloneii_lcell_ff \reg_5|Q[1] (
	.clk(\Clock~combout ),
	.datain(\Selector14~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [1]));

cycloneii_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [1]) # ((\Equal7~1_combout  & \reg_7|Q [1])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [1])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [1]),
	.datad(\reg_5|Q [1]),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hEAC0;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (\Selector14~0_combout ) # ((\DIN~combout [1] & !\WideNor0~9_combout ))

	.dataa(\Selector14~0_combout ),
	.datab(\DIN~combout [1]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'hAAEE;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[1] (
	.clk(\Clock~combout ),
	.datain(\Selector14~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [1]));

cycloneii_lcell_ff \reg_2|Q[1] (
	.clk(\Clock~combout ),
	.datain(\Selector14~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [1]));

cycloneii_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [1]) # ((\Equal6~1_combout  & \reg_6|Q [1])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [1])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [1]),
	.datad(\reg_2|Q [1]),
	.cin(gnd),
	.combout(\Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~3 .lut_mask = 16'hEAC0;
defparam \Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[2] (
	.clk(\Clock~combout ),
	.datain(\Selector13~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [2]));

cycloneii_lcell_ff \reg_5|Q[2] (
	.clk(\Clock~combout ),
	.datain(\Selector13~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [2]));

cycloneii_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [2]) # ((\Equal7~1_combout  & \reg_7|Q [2])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [2])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [2]),
	.datad(\reg_5|Q [2]),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hEAC0;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (\Selector13~0_combout ) # ((\DIN~combout [2] & !\WideNor0~9_combout ))

	.dataa(\Selector13~0_combout ),
	.datab(\DIN~combout [2]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'hAAEE;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[2] (
	.clk(\Clock~combout ),
	.datain(\Selector13~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [2]));

cycloneii_lcell_ff \reg_2|Q[2] (
	.clk(\Clock~combout ),
	.datain(\Selector13~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [2]));

cycloneii_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [2]) # ((\Equal6~1_combout  & \reg_6|Q [2])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [2])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [2]),
	.datad(\reg_2|Q [2]),
	.cin(gnd),
	.combout(\Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~3 .lut_mask = 16'hEAC0;
defparam \Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\DIN~combout [3] & !\WideNor0~9_combout )

	.dataa(\DIN~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h00AA;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[3] (
	.clk(\Clock~combout ),
	.datain(\Selector12~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [3]));

cycloneii_lcell_ff \reg_2|Q[3] (
	.clk(\Clock~combout ),
	.datain(\Selector12~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [3]));

cycloneii_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [3]) # ((\Equal6~1_combout  & \reg_6|Q [3])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [3])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [3]),
	.datad(\reg_2|Q [3]),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'hEAC0;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\DIN~combout [4] & !\WideNor0~9_combout )

	.dataa(\DIN~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h00AA;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[4] (
	.clk(\Clock~combout ),
	.datain(\Selector11~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [4]));

cycloneii_lcell_ff \reg_2|Q[4] (
	.clk(\Clock~combout ),
	.datain(\Selector11~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [4]));

cycloneii_lcell_comb \Selector11~3 (
// Equation(s):
// \Selector11~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [4]) # ((\Equal6~1_combout  & \reg_6|Q [4])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [4])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [4]),
	.datad(\reg_2|Q [4]),
	.cin(gnd),
	.combout(\Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~3 .lut_mask = 16'hEAC0;
defparam \Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\DIN~combout [5] & !\WideNor0~9_combout )

	.dataa(\DIN~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h00AA;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[5] (
	.clk(\Clock~combout ),
	.datain(\Selector10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [5]));

cycloneii_lcell_ff \reg_2|Q[5] (
	.clk(\Clock~combout ),
	.datain(\Selector10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [5]));

cycloneii_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [5]) # ((\Equal6~1_combout  & \reg_6|Q [5])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [5])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [5]),
	.datad(\reg_2|Q [5]),
	.cin(gnd),
	.combout(\Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~3 .lut_mask = 16'hEAC0;
defparam \Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\DIN~combout [6] & !\WideNor0~9_combout )

	.dataa(\DIN~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h00AA;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[6] (
	.clk(\Clock~combout ),
	.datain(\Selector9~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [6]));

cycloneii_lcell_ff \reg_2|Q[6] (
	.clk(\Clock~combout ),
	.datain(\Selector9~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [6]));

cycloneii_lcell_comb \Selector9~3 (
// Equation(s):
// \Selector9~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [6]) # ((\Equal6~1_combout  & \reg_6|Q [6])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [6])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [6]),
	.datad(\reg_2|Q [6]),
	.cin(gnd),
	.combout(\Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~3 .lut_mask = 16'hEAC0;
defparam \Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[7] (
	.clk(\Clock~combout ),
	.datain(\Selector8~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [7]));

cycloneii_lcell_ff \reg_5|Q[7] (
	.clk(\Clock~combout ),
	.datain(\Selector8~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [7]));

cycloneii_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [7]) # ((\Equal7~1_combout  & \reg_7|Q [7])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [7])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [7]),
	.datad(\reg_5|Q [7]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hEAC0;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\Selector8~0_combout ) # ((\DIN~combout [7] & !\WideNor0~9_combout ))

	.dataa(\Selector8~0_combout ),
	.datab(\DIN~combout [7]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hAAEE;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[7] (
	.clk(\Clock~combout ),
	.datain(\Selector8~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [7]));

cycloneii_lcell_ff \reg_2|Q[7] (
	.clk(\Clock~combout ),
	.datain(\Selector8~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [7]));

cycloneii_lcell_comb \Selector8~3 (
// Equation(s):
// \Selector8~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [7]) # ((\Equal6~1_combout  & \reg_6|Q [7])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [7])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [7]),
	.datad(\reg_2|Q [7]),
	.cin(gnd),
	.combout(\Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~3 .lut_mask = 16'hEAC0;
defparam \Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[8] (
	.clk(\Clock~combout ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [8]));

cycloneii_lcell_ff \reg_5|Q[8] (
	.clk(\Clock~combout ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [8]));

cycloneii_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [8]) # ((\Equal7~1_combout  & \reg_7|Q [8])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [8])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [8]),
	.datad(\reg_5|Q [8]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hEAC0;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector7~0_combout ) # ((\DIN~combout [8] & !\WideNor0~9_combout ))

	.dataa(\Selector7~0_combout ),
	.datab(\DIN~combout [8]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hAAEE;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[8] (
	.clk(\Clock~combout ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [8]));

cycloneii_lcell_ff \reg_2|Q[8] (
	.clk(\Clock~combout ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [8]));

cycloneii_lcell_comb \Selector7~3 (
// Equation(s):
// \Selector7~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [8]) # ((\Equal6~1_combout  & \reg_6|Q [8])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [8])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [8]),
	.datad(\reg_2|Q [8]),
	.cin(gnd),
	.combout(\Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~3 .lut_mask = 16'hEAC0;
defparam \Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[9] (
	.clk(\Clock~combout ),
	.datain(\Selector6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [9]));

cycloneii_lcell_ff \reg_5|Q[9] (
	.clk(\Clock~combout ),
	.datain(\Selector6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [9]));

cycloneii_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [9]) # ((\Equal7~1_combout  & \reg_7|Q [9])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [9])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [9]),
	.datad(\reg_5|Q [9]),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hEAC0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\Selector6~0_combout ) # ((\DIN~combout [9] & !\WideNor0~9_combout ))

	.dataa(\Selector6~0_combout ),
	.datab(\DIN~combout [9]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hAAEE;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[9] (
	.clk(\Clock~combout ),
	.datain(\Selector6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [9]));

cycloneii_lcell_ff \reg_2|Q[9] (
	.clk(\Clock~combout ),
	.datain(\Selector6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [9]));

cycloneii_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [9]) # ((\Equal6~1_combout  & \reg_6|Q [9])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [9])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [9]),
	.datad(\reg_2|Q [9]),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'hEAC0;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[10] (
	.clk(\Clock~combout ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [10]));

cycloneii_lcell_ff \reg_5|Q[10] (
	.clk(\Clock~combout ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [10]));

cycloneii_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [10]) # ((\Equal7~1_combout  & \reg_7|Q [10])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [10])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [10]),
	.datad(\reg_5|Q [10]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hEAC0;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\Selector5~0_combout ) # ((\DIN~combout [10] & !\WideNor0~9_combout ))

	.dataa(\Selector5~0_combout ),
	.datab(\DIN~combout [10]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hAAEE;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[10] (
	.clk(\Clock~combout ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [10]));

cycloneii_lcell_ff \reg_2|Q[10] (
	.clk(\Clock~combout ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [10]));

cycloneii_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [10]) # ((\Equal6~1_combout  & \reg_6|Q [10])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [10])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [10]),
	.datad(\reg_2|Q [10]),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'hEAC0;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[11] (
	.clk(\Clock~combout ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [11]));

cycloneii_lcell_ff \reg_5|Q[11] (
	.clk(\Clock~combout ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [11]));

cycloneii_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [11]) # ((\Equal7~1_combout  & \reg_7|Q [11])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [11])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [11]),
	.datad(\reg_5|Q [11]),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hEAC0;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector4~0_combout ) # ((\DIN~combout [11] & !\WideNor0~9_combout ))

	.dataa(\Selector4~0_combout ),
	.datab(\DIN~combout [11]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hAAEE;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[11] (
	.clk(\Clock~combout ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [11]));

cycloneii_lcell_ff \reg_2|Q[11] (
	.clk(\Clock~combout ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [11]));

cycloneii_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [11]) # ((\Equal6~1_combout  & \reg_6|Q [11])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [11])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [11]),
	.datad(\reg_2|Q [11]),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'hEAC0;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[12] (
	.clk(\Clock~combout ),
	.datain(\Selector3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [12]));

cycloneii_lcell_ff \reg_5|Q[12] (
	.clk(\Clock~combout ),
	.datain(\Selector3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [12]));

cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [12]) # ((\Equal7~1_combout  & \reg_7|Q [12])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [12])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [12]),
	.datad(\reg_5|Q [12]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hEAC0;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout ) # ((\DIN~combout [12] & !\WideNor0~9_combout ))

	.dataa(\Selector3~0_combout ),
	.datab(\DIN~combout [12]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hAAEE;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[12] (
	.clk(\Clock~combout ),
	.datain(\Selector3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [12]));

cycloneii_lcell_ff \reg_2|Q[12] (
	.clk(\Clock~combout ),
	.datain(\Selector3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [12]));

cycloneii_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [12]) # ((\Equal6~1_combout  & \reg_6|Q [12])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [12])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [12]),
	.datad(\reg_2|Q [12]),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hEAC0;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[13] (
	.clk(\Clock~combout ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [13]));

cycloneii_lcell_ff \reg_5|Q[13] (
	.clk(\Clock~combout ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [13]));

cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [13]) # ((\Equal7~1_combout  & \reg_7|Q [13])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [13])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [13]),
	.datad(\reg_5|Q [13]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hEAC0;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout ) # ((\DIN~combout [13] & !\WideNor0~9_combout ))

	.dataa(\Selector2~0_combout ),
	.datab(\DIN~combout [13]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hAAEE;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[13] (
	.clk(\Clock~combout ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [13]));

cycloneii_lcell_ff \reg_2|Q[13] (
	.clk(\Clock~combout ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [13]));

cycloneii_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [13]) # ((\Equal6~1_combout  & \reg_6|Q [13])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [13])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [13]),
	.datad(\reg_2|Q [13]),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'hEAC0;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[14] (
	.clk(\Clock~combout ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [14]));

cycloneii_lcell_ff \reg_5|Q[14] (
	.clk(\Clock~combout ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [14]));

cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [14]) # ((\Equal7~1_combout  & \reg_7|Q [14])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [14])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [14]),
	.datad(\reg_5|Q [14]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hEAC0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((\DIN~combout [14] & !\WideNor0~9_combout ))

	.dataa(\Selector1~0_combout ),
	.datab(\DIN~combout [14]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hAAEE;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[14] (
	.clk(\Clock~combout ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [14]));

cycloneii_lcell_ff \reg_2|Q[14] (
	.clk(\Clock~combout ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [14]));

cycloneii_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [14]) # ((\Equal6~1_combout  & \reg_6|Q [14])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [14])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [14]),
	.datad(\reg_2|Q [14]),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'hEAC0;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[15] (
	.clk(\Clock~combout ),
	.datain(\Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [15]));

cycloneii_lcell_ff \reg_5|Q[15] (
	.clk(\Clock~combout ),
	.datain(\Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [15]));

cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [15]) # ((\Equal7~1_combout  & \reg_7|Q [15])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [15])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [15]),
	.datad(\reg_5|Q [15]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hEAC0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout ) # ((\DIN~combout [15] & !\WideNor0~9_combout ))

	.dataa(\Selector0~0_combout ),
	.datab(\DIN~combout [15]),
	.datac(vcc),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hAAEE;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_6|Q[15] (
	.clk(\Clock~combout ),
	.datain(\Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|Q [15]));

cycloneii_lcell_ff \reg_2|Q[15] (
	.clk(\Clock~combout ),
	.datain(\Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|Q [15]));

cycloneii_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\Equal2~1_combout  & ((\reg_2|Q [15]) # ((\Equal6~1_combout  & \reg_6|Q [15])))) # (!\Equal2~1_combout  & (\Equal6~1_combout  & (\reg_6|Q [15])))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_6|Q [15]),
	.datad(\reg_2|Q [15]),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hEAC0;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h8A8A;
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hD0D0;
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h8A8A;
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hD0D0;
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h8A8A;
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hD0D0;
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h8A8A;
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hD0D0;
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h8A8A;
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hD0D0;
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|lastALU|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|lastALU|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|lastALU|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|lastALU|mux5to1|Mux0~2 .lut_mask = 16'h8A8A;
defparam \ALU_Unit|lastALU|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = (\In_reg|Q [4] & (!\In_reg|Q [3] & (\Mux40~4_combout  & !\In_reg|Q [5])))

	.dataa(\In_reg|Q [4]),
	.datab(\In_reg|Q [3]),
	.datac(\Mux40~4_combout ),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~4 .lut_mask = 16'h0020;
defparam \Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = (\In_reg|Q [4] & (!\In_reg|Q [3] & (\Mux31~0_combout  & \In_reg|Q [5])))

	.dataa(\In_reg|Q [4]),
	.datab(\In_reg|Q [3]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~2 .lut_mask = 16'h2000;
defparam \Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = (\In_reg|Q [4] & (!\In_reg|Q [3] & (\Mux31~0_combout  & !\In_reg|Q [5])))

	.dataa(\In_reg|Q [4]),
	.datab(\In_reg|Q [3]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~2 .lut_mask = 16'h0020;
defparam \Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = (\In_reg|Q [8]) # (!\In_reg|Q [6])

	.dataa(\In_reg|Q [8]),
	.datab(\In_reg|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~3 .lut_mask = 16'hBBBB;
defparam \WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \WideNor0~9 (
// Equation(s):
// \WideNor0~9_combout  = (\Tstep|Count [1]) # ((\Tstep|Count [0] & ((\WideNor0~3_combout ) # (\In_reg|Q [7]))))

	.dataa(\WideNor0~3_combout ),
	.datab(\In_reg|Q [7]),
	.datac(\Tstep|Count [0]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\WideNor0~9_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~9 .lut_mask = 16'hFFE0;
defparam \WideNor0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DIN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[0]));
// synopsys translate_off
defparam \DIN[0]~I .input_async_reset = "none";
defparam \DIN[0]~I .input_power_up = "low";
defparam \DIN[0]~I .input_register_mode = "none";
defparam \DIN[0]~I .input_sync_reset = "none";
defparam \DIN[0]~I .oe_async_reset = "none";
defparam \DIN[0]~I .oe_power_up = "low";
defparam \DIN[0]~I .oe_register_mode = "none";
defparam \DIN[0]~I .oe_sync_reset = "none";
defparam \DIN[0]~I .operation_mode = "input";
defparam \DIN[0]~I .output_async_reset = "none";
defparam \DIN[0]~I .output_power_up = "low";
defparam \DIN[0]~I .output_register_mode = "none";
defparam \DIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DIN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[1]));
// synopsys translate_off
defparam \DIN[1]~I .input_async_reset = "none";
defparam \DIN[1]~I .input_power_up = "low";
defparam \DIN[1]~I .input_register_mode = "none";
defparam \DIN[1]~I .input_sync_reset = "none";
defparam \DIN[1]~I .oe_async_reset = "none";
defparam \DIN[1]~I .oe_power_up = "low";
defparam \DIN[1]~I .oe_register_mode = "none";
defparam \DIN[1]~I .oe_sync_reset = "none";
defparam \DIN[1]~I .operation_mode = "input";
defparam \DIN[1]~I .output_async_reset = "none";
defparam \DIN[1]~I .output_power_up = "low";
defparam \DIN[1]~I .output_register_mode = "none";
defparam \DIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DIN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[2]));
// synopsys translate_off
defparam \DIN[2]~I .input_async_reset = "none";
defparam \DIN[2]~I .input_power_up = "low";
defparam \DIN[2]~I .input_register_mode = "none";
defparam \DIN[2]~I .input_sync_reset = "none";
defparam \DIN[2]~I .oe_async_reset = "none";
defparam \DIN[2]~I .oe_power_up = "low";
defparam \DIN[2]~I .oe_register_mode = "none";
defparam \DIN[2]~I .oe_sync_reset = "none";
defparam \DIN[2]~I .operation_mode = "input";
defparam \DIN[2]~I .output_async_reset = "none";
defparam \DIN[2]~I .output_power_up = "low";
defparam \DIN[2]~I .output_register_mode = "none";
defparam \DIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DIN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[3]));
// synopsys translate_off
defparam \DIN[3]~I .input_async_reset = "none";
defparam \DIN[3]~I .input_power_up = "low";
defparam \DIN[3]~I .input_register_mode = "none";
defparam \DIN[3]~I .input_sync_reset = "none";
defparam \DIN[3]~I .oe_async_reset = "none";
defparam \DIN[3]~I .oe_power_up = "low";
defparam \DIN[3]~I .oe_register_mode = "none";
defparam \DIN[3]~I .oe_sync_reset = "none";
defparam \DIN[3]~I .operation_mode = "input";
defparam \DIN[3]~I .output_async_reset = "none";
defparam \DIN[3]~I .output_power_up = "low";
defparam \DIN[3]~I .output_register_mode = "none";
defparam \DIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DIN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[4]));
// synopsys translate_off
defparam \DIN[4]~I .input_async_reset = "none";
defparam \DIN[4]~I .input_power_up = "low";
defparam \DIN[4]~I .input_register_mode = "none";
defparam \DIN[4]~I .input_sync_reset = "none";
defparam \DIN[4]~I .oe_async_reset = "none";
defparam \DIN[4]~I .oe_power_up = "low";
defparam \DIN[4]~I .oe_register_mode = "none";
defparam \DIN[4]~I .oe_sync_reset = "none";
defparam \DIN[4]~I .operation_mode = "input";
defparam \DIN[4]~I .output_async_reset = "none";
defparam \DIN[4]~I .output_power_up = "low";
defparam \DIN[4]~I .output_register_mode = "none";
defparam \DIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DIN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[5]));
// synopsys translate_off
defparam \DIN[5]~I .input_async_reset = "none";
defparam \DIN[5]~I .input_power_up = "low";
defparam \DIN[5]~I .input_register_mode = "none";
defparam \DIN[5]~I .input_sync_reset = "none";
defparam \DIN[5]~I .oe_async_reset = "none";
defparam \DIN[5]~I .oe_power_up = "low";
defparam \DIN[5]~I .oe_register_mode = "none";
defparam \DIN[5]~I .oe_sync_reset = "none";
defparam \DIN[5]~I .operation_mode = "input";
defparam \DIN[5]~I .output_async_reset = "none";
defparam \DIN[5]~I .output_power_up = "low";
defparam \DIN[5]~I .output_register_mode = "none";
defparam \DIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DIN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[6]));
// synopsys translate_off
defparam \DIN[6]~I .input_async_reset = "none";
defparam \DIN[6]~I .input_power_up = "low";
defparam \DIN[6]~I .input_register_mode = "none";
defparam \DIN[6]~I .input_sync_reset = "none";
defparam \DIN[6]~I .oe_async_reset = "none";
defparam \DIN[6]~I .oe_power_up = "low";
defparam \DIN[6]~I .oe_register_mode = "none";
defparam \DIN[6]~I .oe_sync_reset = "none";
defparam \DIN[6]~I .operation_mode = "input";
defparam \DIN[6]~I .output_async_reset = "none";
defparam \DIN[6]~I .output_power_up = "low";
defparam \DIN[6]~I .output_register_mode = "none";
defparam \DIN[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \Tstep|Count~0 (
// Equation(s):
// \Tstep|Count~0_combout  = (!\Tstep|Count [0] & (!\ALU_Unit|Mux0~0_combout  & !\Clear~0_combout ))

	.dataa(\Tstep|Count [0]),
	.datab(\ALU_Unit|Mux0~0_combout ),
	.datac(\Clear~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Tstep|Count~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep|Count~0 .lut_mask = 16'h0101;
defparam \Tstep|Count~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Tstep|Count[0] (
	.clk(\Clock~combout ),
	.datain(\Tstep|Count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Tstep|Count [0]));

cycloneii_io \Run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Run~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Run));
// synopsys translate_off
defparam \Run~I .input_async_reset = "none";
defparam \Run~I .input_power_up = "low";
defparam \Run~I .input_register_mode = "none";
defparam \Run~I .input_sync_reset = "none";
defparam \Run~I .oe_async_reset = "none";
defparam \Run~I .oe_power_up = "low";
defparam \Run~I .oe_register_mode = "none";
defparam \Run~I .oe_sync_reset = "none";
defparam \Run~I .operation_mode = "input";
defparam \Run~I .output_async_reset = "none";
defparam \Run~I .output_power_up = "low";
defparam \Run~I .output_register_mode = "none";
defparam \Run~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \Clear~0 (
// Equation(s):
// \Clear~0_combout  = (\Mux31~0_combout ) # ((!\Tstep|Count [0] & (!\Tstep|Count [1] & !\Run~combout )))

	.dataa(\Mux31~0_combout ),
	.datab(\Tstep|Count [0]),
	.datac(\Tstep|Count [1]),
	.datad(\Run~combout ),
	.cin(gnd),
	.combout(\Clear~0_combout ),
	.cout());
// synopsys translate_off
defparam \Clear~0 .lut_mask = 16'hAAAB;
defparam \Clear~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Tstep|Count~1 (
// Equation(s):
// \Tstep|Count~1_combout  = (!\ALU_Unit|Mux0~0_combout  & (!\Clear~0_combout  & (\Tstep|Count [0] $ (\Tstep|Count [1]))))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\ALU_Unit|Mux0~0_combout ),
	.datad(\Clear~0_combout ),
	.cin(gnd),
	.combout(\Tstep|Count~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep|Count~1 .lut_mask = 16'h0006;
defparam \Tstep|Count~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Tstep|Count[1] (
	.clk(\Clock~combout ),
	.datain(\Tstep|Count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Tstep|Count [1]));

cycloneii_io \DIN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[13]));
// synopsys translate_off
defparam \DIN[13]~I .input_async_reset = "none";
defparam \DIN[13]~I .input_power_up = "low";
defparam \DIN[13]~I .input_register_mode = "none";
defparam \DIN[13]~I .input_sync_reset = "none";
defparam \DIN[13]~I .oe_async_reset = "none";
defparam \DIN[13]~I .oe_power_up = "low";
defparam \DIN[13]~I .oe_register_mode = "none";
defparam \DIN[13]~I .oe_sync_reset = "none";
defparam \DIN[13]~I .operation_mode = "input";
defparam \DIN[13]~I .output_async_reset = "none";
defparam \DIN[13]~I .output_power_up = "low";
defparam \DIN[13]~I .output_register_mode = "none";
defparam \DIN[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \Clear~1 (
// Equation(s):
// \Clear~1_combout  = (!\Tstep|Count [0] & !\Tstep|Count [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Tstep|Count [0]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\Clear~1_combout ),
	.cout());
// synopsys translate_off
defparam \Clear~1 .lut_mask = 16'h000F;
defparam \Clear~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \In_reg|Q[6] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\In_reg|Q [6]));

cycloneii_io \DIN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[14]));
// synopsys translate_off
defparam \DIN[14]~I .input_async_reset = "none";
defparam \DIN[14]~I .input_power_up = "low";
defparam \DIN[14]~I .input_register_mode = "none";
defparam \DIN[14]~I .input_sync_reset = "none";
defparam \DIN[14]~I .oe_async_reset = "none";
defparam \DIN[14]~I .oe_power_up = "low";
defparam \DIN[14]~I .oe_register_mode = "none";
defparam \DIN[14]~I .oe_sync_reset = "none";
defparam \DIN[14]~I .operation_mode = "input";
defparam \DIN[14]~I .output_async_reset = "none";
defparam \DIN[14]~I .output_power_up = "low";
defparam \DIN[14]~I .output_register_mode = "none";
defparam \DIN[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \In_reg|Q[7] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\In_reg|Q [7]));

cycloneii_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = (\In_reg|Q [8] & (((!\In_reg|Q [7])) # (!\In_reg|Q [6]))) # (!\In_reg|Q [8] & ((\In_reg|Q [7]) # ((\In_reg|Q [6] & !\Tstep|Count [1]))))

	.dataa(\In_reg|Q [8]),
	.datab(\In_reg|Q [6]),
	.datac(\In_reg|Q [7]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~2 .lut_mask = 16'h7A7E;
defparam \Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = (\Tstep|Count [0] & (!\Tstep|Count [1] & !\Mux40~2_combout )) # (!\Tstep|Count [0] & (\Tstep|Count [1] & \Mux40~2_combout ))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\Mux40~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~3 .lut_mask = 16'h4242;
defparam \Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DIN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[7]));
// synopsys translate_off
defparam \DIN[7]~I .input_async_reset = "none";
defparam \DIN[7]~I .input_power_up = "low";
defparam \DIN[7]~I .input_register_mode = "none";
defparam \DIN[7]~I .input_sync_reset = "none";
defparam \DIN[7]~I .oe_async_reset = "none";
defparam \DIN[7]~I .oe_power_up = "low";
defparam \DIN[7]~I .oe_register_mode = "none";
defparam \DIN[7]~I .oe_sync_reset = "none";
defparam \DIN[7]~I .operation_mode = "input";
defparam \DIN[7]~I .output_async_reset = "none";
defparam \DIN[7]~I .output_power_up = "low";
defparam \DIN[7]~I .output_register_mode = "none";
defparam \DIN[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \In_reg|Q[0] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\In_reg|Q [0]));

cycloneii_io \DIN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[11]));
// synopsys translate_off
defparam \DIN[11]~I .input_async_reset = "none";
defparam \DIN[11]~I .input_power_up = "low";
defparam \DIN[11]~I .input_register_mode = "none";
defparam \DIN[11]~I .input_sync_reset = "none";
defparam \DIN[11]~I .oe_async_reset = "none";
defparam \DIN[11]~I .oe_power_up = "low";
defparam \DIN[11]~I .oe_register_mode = "none";
defparam \DIN[11]~I .oe_sync_reset = "none";
defparam \DIN[11]~I .operation_mode = "input";
defparam \DIN[11]~I .output_async_reset = "none";
defparam \DIN[11]~I .output_power_up = "low";
defparam \DIN[11]~I .output_register_mode = "none";
defparam \DIN[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \In_reg|Q[4] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\In_reg|Q [4]));

cycloneii_io \DIN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[15]));
// synopsys translate_off
defparam \DIN[15]~I .input_async_reset = "none";
defparam \DIN[15]~I .input_power_up = "low";
defparam \DIN[15]~I .input_register_mode = "none";
defparam \DIN[15]~I .input_sync_reset = "none";
defparam \DIN[15]~I .oe_async_reset = "none";
defparam \DIN[15]~I .oe_power_up = "low";
defparam \DIN[15]~I .oe_register_mode = "none";
defparam \DIN[15]~I .oe_sync_reset = "none";
defparam \DIN[15]~I .operation_mode = "input";
defparam \DIN[15]~I .output_async_reset = "none";
defparam \DIN[15]~I .output_power_up = "low";
defparam \DIN[15]~I .output_register_mode = "none";
defparam \DIN[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \In_reg|Q[8] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\In_reg|Q [8]));

cycloneii_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = (\Tstep|Count [1] & (((!\Tstep|Count [0])))) # (!\Tstep|Count [1] & (\Tstep|Count [0] & ((\In_reg|Q [7]) # (\In_reg|Q [8]))))

	.dataa(\In_reg|Q [7]),
	.datab(\In_reg|Q [8]),
	.datac(\Tstep|Count [1]),
	.datad(\Tstep|Count [0]),
	.cin(gnd),
	.combout(\Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~4 .lut_mask = 16'h0EF0;
defparam \Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DIN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[12]));
// synopsys translate_off
defparam \DIN[12]~I .input_async_reset = "none";
defparam \DIN[12]~I .input_power_up = "low";
defparam \DIN[12]~I .input_register_mode = "none";
defparam \DIN[12]~I .input_sync_reset = "none";
defparam \DIN[12]~I .oe_async_reset = "none";
defparam \DIN[12]~I .oe_power_up = "low";
defparam \DIN[12]~I .oe_register_mode = "none";
defparam \DIN[12]~I .oe_sync_reset = "none";
defparam \DIN[12]~I .operation_mode = "input";
defparam \DIN[12]~I .output_async_reset = "none";
defparam \DIN[12]~I .output_power_up = "low";
defparam \DIN[12]~I .output_register_mode = "none";
defparam \DIN[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \In_reg|Q[5] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\In_reg|Q [5]));

cycloneii_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = (\In_reg|Q [3] & (\In_reg|Q [4] & (\Mux40~4_combout  & !\In_reg|Q [5])))

	.dataa(\In_reg|Q [3]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux40~4_combout ),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~3 .lut_mask = 16'h0080;
defparam \Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = (\Mux40~3_combout  & (\Mux45~2_combout  & (\In_reg|Q [0]))) # (!\Mux40~3_combout  & (((\Mux44~3_combout ))))

	.dataa(\Mux45~2_combout ),
	.datab(\Mux40~3_combout ),
	.datac(\In_reg|Q [0]),
	.datad(\Mux44~3_combout ),
	.cin(gnd),
	.combout(\Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~2 .lut_mask = 16'hB380;
defparam \Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DIN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[10]));
// synopsys translate_off
defparam \DIN[10]~I .input_async_reset = "none";
defparam \DIN[10]~I .input_power_up = "low";
defparam \DIN[10]~I .input_register_mode = "none";
defparam \DIN[10]~I .input_sync_reset = "none";
defparam \DIN[10]~I .oe_async_reset = "none";
defparam \DIN[10]~I .oe_power_up = "low";
defparam \DIN[10]~I .oe_register_mode = "none";
defparam \DIN[10]~I .oe_sync_reset = "none";
defparam \DIN[10]~I .operation_mode = "input";
defparam \DIN[10]~I .output_async_reset = "none";
defparam \DIN[10]~I .output_power_up = "low";
defparam \DIN[10]~I .output_register_mode = "none";
defparam \DIN[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \In_reg|Q[3] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\In_reg|Q [3]));

cycloneii_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = (!\In_reg|Q [5] & (\In_reg|Q [3] & (\Mux40~4_combout  & !\In_reg|Q [4])))

	.dataa(\In_reg|Q [5]),
	.datab(\In_reg|Q [3]),
	.datac(\Mux40~4_combout ),
	.datad(\In_reg|Q [4]),
	.cin(gnd),
	.combout(\Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~1 .lut_mask = 16'h0040;
defparam \Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = (\Mux40~3_combout  & (\Mux46~0_combout  & (\In_reg|Q [0]))) # (!\Mux40~3_combout  & (((\Mux46~1_combout ))))

	.dataa(\Mux46~0_combout ),
	.datab(\In_reg|Q [0]),
	.datac(\Mux40~3_combout ),
	.datad(\Mux46~1_combout ),
	.cin(gnd),
	.combout(\Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~2 .lut_mask = 16'h8F80;
defparam \Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (\Equal3~0_combout  & (\Mux44~2_combout  & !\Mux46~2_combout ))

	.dataa(\Equal3~0_combout ),
	.datab(\Mux44~2_combout ),
	.datac(vcc),
	.datad(\Mux46~2_combout ),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h0088;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\Tstep|Count [0] & ((\Tstep|Count [1]) # ((!\In_reg|Q [7] & !\In_reg|Q [8]))))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\In_reg|Q [7]),
	.datad(\In_reg|Q [8]),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'h888A;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = (\In_reg|Q [3] & (\In_reg|Q [4] & (\Mux31~0_combout  & !\In_reg|Q [5])))

	.dataa(\In_reg|Q [3]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~2 .lut_mask = 16'h0080;
defparam \Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[15] (
	.clk(\Clock~combout ),
	.datain(\Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [15]));

cycloneii_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = (\Mux31~0_combout  & (\In_reg|Q [3] & (!\In_reg|Q [4] & !\In_reg|Q [5])))

	.dataa(\Mux31~0_combout ),
	.datab(\In_reg|Q [3]),
	.datac(\In_reg|Q [4]),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~0 .lut_mask = 16'h0008;
defparam \Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_1|Q[15] (
	.clk(\Clock~combout ),
	.datain(\Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [15]));

cycloneii_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [15]) # ((\Equal3~1_combout  & \reg_3|Q [15])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [15])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [15]),
	.datad(\reg_1|Q [15]),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hEAC0;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = (\Tstep|Count [1] & \Tstep|Count [0])

	.dataa(\Tstep|Count [1]),
	.datab(\Tstep|Count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~2 .lut_mask = 16'h8888;
defparam \Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = (\Tstep|Count [1] & !\Tstep|Count [0])

	.dataa(\Tstep|Count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Tstep|Count [0]),
	.cin(gnd),
	.combout(\Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~0 .lut_mask = 16'h00AA;
defparam \Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|operation[1]~2 (
// Equation(s):
// \ALU_Unit|operation[1]~2_combout  = (\In_reg|Q [8] & (\Mux50~0_combout  & ((!\In_reg|Q [6]) # (!\In_reg|Q [7]))))

	.dataa(\In_reg|Q [8]),
	.datab(\Mux50~0_combout ),
	.datac(\In_reg|Q [7]),
	.datad(\In_reg|Q [6]),
	.cin(gnd),
	.combout(\ALU_Unit|operation[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|operation[1]~2 .lut_mask = 16'h0888;
defparam \ALU_Unit|operation[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|Equal0~0 (
// Equation(s):
// \ALU_Unit|Equal0~0_combout  = (\In_reg|Q [8] & (\In_reg|Q [6] & (\Mux50~0_combout  & !\In_reg|Q [7])))

	.dataa(\In_reg|Q [8]),
	.datab(\In_reg|Q [6]),
	.datac(\Mux50~0_combout ),
	.datad(\In_reg|Q [7]),
	.cin(gnd),
	.combout(\ALU_Unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Equal0~0 .lut_mask = 16'h0080;
defparam \ALU_Unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|lastALU|mux2|f~0 (
// Equation(s):
// \ALU_Unit|lastALU|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector0~1_combout ) # ((\Selector0~2_combout ) # (\Selector0~5_combout ))))

	.dataa(\Selector0~1_combout ),
	.datab(\Selector0~2_combout ),
	.datac(\Selector0~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|lastALU|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|lastALU|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|lastALU|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|lastALU|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|lastALU|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|lastALU|mux5to1|Mux0~2_combout  $ (\reg_A|Q [15] $ (\ALU_Unit|lastALU|mux2|f~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout  & 
// ((\ALU_Unit|lastALU|mux5to1|Mux0~2_combout  & ((\reg_A|Q [15]) # (\ALU_Unit|lastALU|mux2|f~0_combout ))) # (!\ALU_Unit|lastALU|mux5to1|Mux0~2_combout  & (\reg_A|Q [15] & \ALU_Unit|lastALU|mux2|f~0_combout ))))

	.dataa(\ALU_Unit|lastALU|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [15]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|lastALU|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|lastALU|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|lastALU|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|lastALU|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|Ainvert~0 (
// Equation(s):
// \ALU_Unit|Ainvert~0_combout  = (\Mux50~0_combout  & ((\In_reg|Q [7] & (\In_reg|Q [6] & \In_reg|Q [8])) # (!\In_reg|Q [7] & ((!\In_reg|Q [8])))))

	.dataa(\Mux50~0_combout ),
	.datab(\In_reg|Q [6]),
	.datac(\In_reg|Q [7]),
	.datad(\In_reg|Q [8]),
	.cin(gnd),
	.combout(\ALU_Unit|Ainvert~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Ainvert~0 .lut_mask = 16'h800A;
defparam \ALU_Unit|Ainvert~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|lastALU|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|lastALU|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [15]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|lastALU|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|lastALU|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [15]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|lastALU|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|lastALU|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|lastALU|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[15] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|lastALU|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [15]));

cycloneii_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = (!\In_reg|Q [3] & (!\In_reg|Q [4] & (\Mux31~0_combout  & \In_reg|Q [5])))

	.dataa(\In_reg|Q [3]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~2 .lut_mask = 16'h1000;
defparam \Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_4|Q[15] (
	.clk(\Clock~combout ),
	.datain(\Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [15]));

cycloneii_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [15]) # ((\Equal8~2_combout  & \reg_G|Q [15])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [15])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [15]),
	.datad(\reg_4|Q [15]),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'hEAC0;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = (\In_reg|Q [4] & (!\In_reg|Q [3] & (\In_reg|Q [5] & \Mux40~4_combout )))

	.dataa(\In_reg|Q [4]),
	.datab(\In_reg|Q [3]),
	.datac(\In_reg|Q [5]),
	.datad(\Mux40~4_combout ),
	.cin(gnd),
	.combout(\Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~4 .lut_mask = 16'h2000;
defparam \Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = (\Mux40~3_combout  & (\Mux41~2_combout  & (!\In_reg|Q [0]))) # (!\Mux40~3_combout  & (((\Mux41~4_combout ))))

	.dataa(\Mux41~2_combout ),
	.datab(\In_reg|Q [0]),
	.datac(\Mux40~3_combout ),
	.datad(\Mux41~4_combout ),
	.cin(gnd),
	.combout(\Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~3 .lut_mask = 16'h2F20;
defparam \Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux40~7 (
// Equation(s):
// \Mux40~7_combout  = (\In_reg|Q [3] & (\In_reg|Q [4] & (\In_reg|Q [5] & \Mux40~4_combout )))

	.dataa(\In_reg|Q [3]),
	.datab(\In_reg|Q [4]),
	.datac(\In_reg|Q [5]),
	.datad(\Mux40~4_combout ),
	.cin(gnd),
	.combout(\Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~7 .lut_mask = 16'h8000;
defparam \Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux40~5 (
// Equation(s):
// \Mux40~5_combout  = (\Mux40~3_combout  & (\Mux41~2_combout  & (\In_reg|Q [0]))) # (!\Mux40~3_combout  & (((\Mux40~7_combout ))))

	.dataa(\Mux41~2_combout ),
	.datab(\Mux40~3_combout ),
	.datac(\In_reg|Q [0]),
	.datad(\Mux40~7_combout ),
	.cin(gnd),
	.combout(\Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~5 .lut_mask = 16'hB380;
defparam \Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (\In_reg|Q [5] & (\In_reg|Q [3] & (\Mux40~4_combout  & !\In_reg|Q [4])))

	.dataa(\In_reg|Q [5]),
	.datab(\In_reg|Q [3]),
	.datac(\Mux40~4_combout ),
	.datad(\In_reg|Q [4]),
	.cin(gnd),
	.combout(\Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~0 .lut_mask = 16'h0080;
defparam \Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = (\Mux40~3_combout  & (\Mux43~2_combout  & (\In_reg|Q [0]))) # (!\Mux40~3_combout  & (((\Mux42~0_combout ))))

	.dataa(\Mux43~2_combout ),
	.datab(\In_reg|Q [0]),
	.datac(\Mux40~3_combout ),
	.datad(\Mux42~0_combout ),
	.cin(gnd),
	.combout(\Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~1 .lut_mask = 16'h8F80;
defparam \Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Equal0~0_combout  & (!\Mux41~3_combout  & (!\Mux40~5_combout  & !\Mux42~1_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Mux41~3_combout ),
	.datac(\Mux40~5_combout ),
	.datad(\Mux42~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0002;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = (!\In_reg|Q [3] & (!\In_reg|Q [4] & (\In_reg|Q [5] & \Mux40~4_combout )))

	.dataa(\In_reg|Q [3]),
	.datab(\In_reg|Q [4]),
	.datac(\In_reg|Q [5]),
	.datad(\Mux40~4_combout ),
	.cin(gnd),
	.combout(\Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~4 .lut_mask = 16'h1000;
defparam \Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = (\Mux40~3_combout  & (\Mux43~2_combout  & (!\In_reg|Q [0]))) # (!\Mux40~3_combout  & (((\Mux43~4_combout ))))

	.dataa(\Mux43~2_combout ),
	.datab(\In_reg|Q [0]),
	.datac(\Mux40~3_combout ),
	.datad(\Mux43~4_combout ),
	.cin(gnd),
	.combout(\Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~3 .lut_mask = 16'h2F20;
defparam \Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\Mux45~3_combout  & (!\Mux43~3_combout  & (!\Mux44~2_combout  & !\Mux46~2_combout )))

	.dataa(\Mux45~3_combout ),
	.datab(\Mux43~3_combout ),
	.datac(\Mux44~2_combout ),
	.datad(\Mux46~2_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\Mux47~2_combout  & (\Equal0~2_combout  & \Equal0~1_combout ))

	.dataa(\Mux47~2_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8080;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = (!\In_reg|Q [3] & (!\In_reg|Q [4] & (\Mux31~0_combout  & !\In_reg|Q [5])))

	.dataa(\In_reg|Q [3]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~2 .lut_mask = 16'h0010;
defparam \Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[15] (
	.clk(\Clock~combout ),
	.datain(\Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [15]));

cycloneii_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = (\Selector0~3_combout ) # ((\Selector0~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [15])))

	.dataa(\Selector0~3_combout ),
	.datab(\Selector0~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [15]),
	.cin(gnd),
	.combout(\Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~5 .lut_mask = 16'hFEEE;
defparam \Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector0~6 (
// Equation(s):
// \Selector0~6_combout  = (\Selector0~1_combout ) # ((\Selector0~2_combout ) # (\Selector0~5_combout ))

	.dataa(\Selector0~1_combout ),
	.datab(\Selector0~2_combout ),
	.datac(\Selector0~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~6 .lut_mask = 16'hFEFE;
defparam \Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux40~6 (
// Equation(s):
// \Mux40~6_combout  = (\Tstep|Count [0] & (!\Tstep|Count [1] & ((\In_reg|Q [7]) # (\In_reg|Q [8]))))

	.dataa(\Tstep|Count [0]),
	.datab(\In_reg|Q [7]),
	.datac(\In_reg|Q [8]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~6 .lut_mask = 16'h00A8;
defparam \Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[15] (
	.clk(\Clock~combout ),
	.datain(\Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [15]));

cycloneii_lcell_ff \reg_3|Q[14] (
	.clk(\Clock~combout ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [14]));

cycloneii_lcell_ff \reg_1|Q[14] (
	.clk(\Clock~combout ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [14]));

cycloneii_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [14]) # ((\Equal3~1_combout  & \reg_3|Q [14])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [14])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [14]),
	.datad(\reg_1|Q [14]),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hEAC0;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector1~1_combout ) # ((\Selector1~2_combout ) # (\Selector1~5_combout ))))

	.dataa(\Selector1~1_combout ),
	.datab(\Selector1~2_combout ),
	.datac(\Selector1~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout  $ (\reg_A|Q [14] $ (\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout )))) # 
// (!\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout  & ((\reg_A|Q [14]) # (\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout ))) # (!\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout  & (\reg_A|Q [14] & 
// \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [14]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [14]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [14]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[14] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [14]));

cycloneii_lcell_ff \reg_4|Q[14] (
	.clk(\Clock~combout ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [14]));

cycloneii_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [14]) # ((\Equal8~2_combout  & \reg_G|Q [14])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [14])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [14]),
	.datad(\reg_4|Q [14]),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'hEAC0;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[14] (
	.clk(\Clock~combout ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [14]));

cycloneii_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (\Selector1~3_combout ) # ((\Selector1~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [14])))

	.dataa(\Selector1~3_combout ),
	.datab(\Selector1~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [14]),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'hFEEE;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = (\Selector1~1_combout ) # ((\Selector1~2_combout ) # (\Selector1~5_combout ))

	.dataa(\Selector1~1_combout ),
	.datab(\Selector1~2_combout ),
	.datac(\Selector1~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~6 .lut_mask = 16'hFEFE;
defparam \Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[14] (
	.clk(\Clock~combout ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [14]));

cycloneii_lcell_ff \reg_3|Q[13] (
	.clk(\Clock~combout ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [13]));

cycloneii_lcell_ff \reg_1|Q[13] (
	.clk(\Clock~combout ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [13]));

cycloneii_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [13]) # ((\Equal3~1_combout  & \reg_3|Q [13])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [13])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [13]),
	.datad(\reg_1|Q [13]),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hEAC0;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector2~1_combout ) # ((\Selector2~2_combout ) # (\Selector2~5_combout ))))

	.dataa(\Selector2~1_combout ),
	.datab(\Selector2~2_combout ),
	.datac(\Selector2~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout  $ (\reg_A|Q [13] $ (\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout )))) # 
// (!\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout  & ((\reg_A|Q [13]) # (\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ))) # (!\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout  & (\reg_A|Q [13] & 
// \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [13]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [13]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [13]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[13] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [13]));

cycloneii_lcell_ff \reg_4|Q[13] (
	.clk(\Clock~combout ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [13]));

cycloneii_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [13]) # ((\Equal8~2_combout  & \reg_G|Q [13])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [13])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [13]),
	.datad(\reg_4|Q [13]),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'hEAC0;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[13] (
	.clk(\Clock~combout ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [13]));

cycloneii_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = (\Selector2~3_combout ) # ((\Selector2~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [13])))

	.dataa(\Selector2~3_combout ),
	.datab(\Selector2~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [13]),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~5 .lut_mask = 16'hFEEE;
defparam \Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector2~6 (
// Equation(s):
// \Selector2~6_combout  = (\Selector2~1_combout ) # ((\Selector2~2_combout ) # (\Selector2~5_combout ))

	.dataa(\Selector2~1_combout ),
	.datab(\Selector2~2_combout ),
	.datac(\Selector2~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~6 .lut_mask = 16'hFEFE;
defparam \Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[13] (
	.clk(\Clock~combout ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [13]));

cycloneii_lcell_ff \reg_3|Q[12] (
	.clk(\Clock~combout ),
	.datain(\Selector3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [12]));

cycloneii_lcell_ff \reg_1|Q[12] (
	.clk(\Clock~combout ),
	.datain(\Selector3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [12]));

cycloneii_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [12]) # ((\Equal3~1_combout  & \reg_3|Q [12])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [12])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [12]),
	.datad(\reg_1|Q [12]),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hEAC0;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector3~1_combout ) # ((\Selector3~2_combout ) # (\Selector3~5_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector3~2_combout ),
	.datac(\Selector3~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout  $ (\reg_A|Q [12] $ (\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout )))) # 
// (!\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout  & ((\reg_A|Q [12]) # (\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout ))) # (!\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout  & (\reg_A|Q [12] & 
// \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [12]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [12]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [12]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[12] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [12]));

cycloneii_lcell_ff \reg_4|Q[12] (
	.clk(\Clock~combout ),
	.datain(\Selector3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [12]));

cycloneii_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [12]) # ((\Equal8~2_combout  & \reg_G|Q [12])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [12])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [12]),
	.datad(\reg_4|Q [12]),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'hEAC0;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[12] (
	.clk(\Clock~combout ),
	.datain(\Selector3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [12]));

cycloneii_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (\Selector3~3_combout ) # ((\Selector3~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [12])))

	.dataa(\Selector3~3_combout ),
	.datab(\Selector3~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [12]),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'hFEEE;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector3~6 (
// Equation(s):
// \Selector3~6_combout  = (\Selector3~1_combout ) # ((\Selector3~2_combout ) # (\Selector3~5_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector3~2_combout ),
	.datac(\Selector3~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~6 .lut_mask = 16'hFEFE;
defparam \Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[12] (
	.clk(\Clock~combout ),
	.datain(\Selector3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [12]));

cycloneii_lcell_ff \reg_3|Q[11] (
	.clk(\Clock~combout ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [11]));

cycloneii_lcell_ff \reg_1|Q[11] (
	.clk(\Clock~combout ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [11]));

cycloneii_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [11]) # ((\Equal3~1_combout  & \reg_3|Q [11])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [11])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [11]),
	.datad(\reg_1|Q [11]),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hEAC0;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector4~1_combout ) # ((\Selector4~2_combout ) # (\Selector4~5_combout ))))

	.dataa(\Selector4~1_combout ),
	.datab(\Selector4~2_combout ),
	.datac(\Selector4~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout  $ (\reg_A|Q [11] $ (\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout )))) # 
// (!\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout  & ((\reg_A|Q [11]) # (\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ))) # (!\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout  & (\reg_A|Q [11] & 
// \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [11]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [11]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [11]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[11] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [11]));

cycloneii_lcell_ff \reg_4|Q[11] (
	.clk(\Clock~combout ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [11]));

cycloneii_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [11]) # ((\Equal8~2_combout  & \reg_G|Q [11])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [11])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [11]),
	.datad(\reg_4|Q [11]),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'hEAC0;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[11] (
	.clk(\Clock~combout ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [11]));

cycloneii_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = (\Selector4~3_combout ) # ((\Selector4~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [11])))

	.dataa(\Selector4~3_combout ),
	.datab(\Selector4~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [11]),
	.cin(gnd),
	.combout(\Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~5 .lut_mask = 16'hFEEE;
defparam \Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector4~6 (
// Equation(s):
// \Selector4~6_combout  = (\Selector4~1_combout ) # ((\Selector4~2_combout ) # (\Selector4~5_combout ))

	.dataa(\Selector4~1_combout ),
	.datab(\Selector4~2_combout ),
	.datac(\Selector4~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~6 .lut_mask = 16'hFEFE;
defparam \Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[11] (
	.clk(\Clock~combout ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [11]));

cycloneii_lcell_ff \reg_3|Q[10] (
	.clk(\Clock~combout ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [10]));

cycloneii_lcell_ff \reg_1|Q[10] (
	.clk(\Clock~combout ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [10]));

cycloneii_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [10]) # ((\Equal3~1_combout  & \reg_3|Q [10])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [10])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [10]),
	.datad(\reg_1|Q [10]),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hEAC0;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector5~1_combout ) # ((\Selector5~2_combout ) # (\Selector5~5_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector5~2_combout ),
	.datac(\Selector5~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout  $ (\reg_A|Q [10] $ (\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout )))) # 
// (!\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout  & ((\reg_A|Q [10]) # (\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ))) # (!\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout  & (\reg_A|Q [10] & 
// \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [10]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [10]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [10]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[10] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [10]));

cycloneii_lcell_ff \reg_4|Q[10] (
	.clk(\Clock~combout ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [10]));

cycloneii_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [10]) # ((\Equal8~2_combout  & \reg_G|Q [10])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [10])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [10]),
	.datad(\reg_4|Q [10]),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'hEAC0;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[10] (
	.clk(\Clock~combout ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [10]));

cycloneii_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\Selector5~3_combout ) # ((\Selector5~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [10])))

	.dataa(\Selector5~3_combout ),
	.datab(\Selector5~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [10]),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'hFEEE;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = (\Selector5~1_combout ) # ((\Selector5~2_combout ) # (\Selector5~5_combout ))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector5~2_combout ),
	.datac(\Selector5~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~6 .lut_mask = 16'hFEFE;
defparam \Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[10] (
	.clk(\Clock~combout ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [10]));

cycloneii_lcell_ff \reg_3|Q[9] (
	.clk(\Clock~combout ),
	.datain(\Selector6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [9]));

cycloneii_lcell_ff \reg_1|Q[9] (
	.clk(\Clock~combout ),
	.datain(\Selector6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [9]));

cycloneii_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [9]) # ((\Equal3~1_combout  & \reg_3|Q [9])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [9])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [9]),
	.datad(\reg_1|Q [9]),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hEAC0;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector6~1_combout ) # ((\Selector6~2_combout ) # (\Selector6~5_combout ))))

	.dataa(\Selector6~1_combout ),
	.datab(\Selector6~2_combout ),
	.datac(\Selector6~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout  $ (\reg_A|Q [9] $ (\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout  & ((\reg_A|Q [9]) # (\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ))) # (!\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout  & (\reg_A|Q [9] & \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout 
// ))))

	.dataa(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [9]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [9]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [9]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[9] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [9]));

cycloneii_lcell_ff \reg_4|Q[9] (
	.clk(\Clock~combout ),
	.datain(\Selector6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [9]));

cycloneii_lcell_comb \Selector6~4 (
// Equation(s):
// \Selector6~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [9]) # ((\Equal8~2_combout  & \reg_G|Q [9])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [9])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [9]),
	.datad(\reg_4|Q [9]),
	.cin(gnd),
	.combout(\Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~4 .lut_mask = 16'hEAC0;
defparam \Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[9] (
	.clk(\Clock~combout ),
	.datain(\Selector6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [9]));

cycloneii_lcell_comb \Selector6~5 (
// Equation(s):
// \Selector6~5_combout  = (\Selector6~3_combout ) # ((\Selector6~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [9])))

	.dataa(\Selector6~3_combout ),
	.datab(\Selector6~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [9]),
	.cin(gnd),
	.combout(\Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~5 .lut_mask = 16'hFEEE;
defparam \Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector6~6 (
// Equation(s):
// \Selector6~6_combout  = (\Selector6~1_combout ) # ((\Selector6~2_combout ) # (\Selector6~5_combout ))

	.dataa(\Selector6~1_combout ),
	.datab(\Selector6~2_combout ),
	.datac(\Selector6~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~6 .lut_mask = 16'hFEFE;
defparam \Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[9] (
	.clk(\Clock~combout ),
	.datain(\Selector6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [9]));

cycloneii_lcell_ff \reg_3|Q[8] (
	.clk(\Clock~combout ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [8]));

cycloneii_lcell_ff \reg_1|Q[8] (
	.clk(\Clock~combout ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [8]));

cycloneii_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [8]) # ((\Equal3~1_combout  & \reg_3|Q [8])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [8])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [8]),
	.datad(\reg_1|Q [8]),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'hEAC0;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector7~1_combout ) # ((\Selector7~2_combout ) # (\Selector7~5_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector7~2_combout ),
	.datac(\Selector7~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout  $ (\reg_A|Q [8] $ (\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout  & ((\reg_A|Q [8]) # (\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout ))) # (!\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout  & (\reg_A|Q [8] & \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout 
// ))))

	.dataa(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [8]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [8]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [8]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[8] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [8]));

cycloneii_lcell_ff \reg_4|Q[8] (
	.clk(\Clock~combout ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [8]));

cycloneii_lcell_comb \Selector7~4 (
// Equation(s):
// \Selector7~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [8]) # ((\Equal8~2_combout  & \reg_G|Q [8])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [8])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [8]),
	.datad(\reg_4|Q [8]),
	.cin(gnd),
	.combout(\Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~4 .lut_mask = 16'hEAC0;
defparam \Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[8] (
	.clk(\Clock~combout ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [8]));

cycloneii_lcell_comb \Selector7~5 (
// Equation(s):
// \Selector7~5_combout  = (\Selector7~3_combout ) # ((\Selector7~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [8])))

	.dataa(\Selector7~3_combout ),
	.datab(\Selector7~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [8]),
	.cin(gnd),
	.combout(\Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~5 .lut_mask = 16'hFEEE;
defparam \Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector7~6 (
// Equation(s):
// \Selector7~6_combout  = (\Selector7~1_combout ) # ((\Selector7~2_combout ) # (\Selector7~5_combout ))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector7~2_combout ),
	.datac(\Selector7~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~6 .lut_mask = 16'hFEFE;
defparam \Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[8] (
	.clk(\Clock~combout ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [8]));

cycloneii_lcell_ff \reg_3|Q[7] (
	.clk(\Clock~combout ),
	.datain(\Selector8~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [7]));

cycloneii_lcell_ff \reg_1|Q[7] (
	.clk(\Clock~combout ),
	.datain(\Selector8~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [7]));

cycloneii_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [7]) # ((\Equal3~1_combout  & \reg_3|Q [7])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [7])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [7]),
	.datad(\reg_1|Q [7]),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'hEAC0;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector8~1_combout ) # ((\Selector8~2_combout ) # (\Selector8~5_combout ))))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector8~2_combout ),
	.datac(\Selector8~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout  $ (\reg_A|Q [7] $ (\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout  & ((\reg_A|Q [7]) # (\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout ))) # (!\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout  & (\reg_A|Q [7] & \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout 
// ))))

	.dataa(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [7]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [7]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [7]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[7] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [7]));

cycloneii_lcell_ff \reg_4|Q[7] (
	.clk(\Clock~combout ),
	.datain(\Selector8~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [7]));

cycloneii_lcell_comb \Selector8~4 (
// Equation(s):
// \Selector8~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [7]) # ((\Equal8~2_combout  & \reg_G|Q [7])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [7])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [7]),
	.datad(\reg_4|Q [7]),
	.cin(gnd),
	.combout(\Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~4 .lut_mask = 16'hEAC0;
defparam \Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[7] (
	.clk(\Clock~combout ),
	.datain(\Selector8~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [7]));

cycloneii_lcell_comb \Selector8~5 (
// Equation(s):
// \Selector8~5_combout  = (\Selector8~3_combout ) # ((\Selector8~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [7])))

	.dataa(\Selector8~3_combout ),
	.datab(\Selector8~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [7]),
	.cin(gnd),
	.combout(\Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~5 .lut_mask = 16'hFEEE;
defparam \Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector8~6 (
// Equation(s):
// \Selector8~6_combout  = (\Selector8~1_combout ) # ((\Selector8~2_combout ) # (\Selector8~5_combout ))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector8~2_combout ),
	.datac(\Selector8~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~6 .lut_mask = 16'hFEFE;
defparam \Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[7] (
	.clk(\Clock~combout ),
	.datain(\Selector8~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [7]));

cycloneii_io \DIN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[8]));
// synopsys translate_off
defparam \DIN[8]~I .input_async_reset = "none";
defparam \DIN[8]~I .input_power_up = "low";
defparam \DIN[8]~I .input_register_mode = "none";
defparam \DIN[8]~I .input_sync_reset = "none";
defparam \DIN[8]~I .oe_async_reset = "none";
defparam \DIN[8]~I .oe_power_up = "low";
defparam \DIN[8]~I .oe_register_mode = "none";
defparam \DIN[8]~I .oe_sync_reset = "none";
defparam \DIN[8]~I .operation_mode = "input";
defparam \DIN[8]~I .output_async_reset = "none";
defparam \DIN[8]~I .output_power_up = "low";
defparam \DIN[8]~I .output_register_mode = "none";
defparam \DIN[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \In_reg|Q[1] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\In_reg|Q [1]));

cycloneii_io \DIN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DIN~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[9]));
// synopsys translate_off
defparam \DIN[9]~I .input_async_reset = "none";
defparam \DIN[9]~I .input_power_up = "low";
defparam \DIN[9]~I .input_register_mode = "none";
defparam \DIN[9]~I .input_sync_reset = "none";
defparam \DIN[9]~I .oe_async_reset = "none";
defparam \DIN[9]~I .oe_power_up = "low";
defparam \DIN[9]~I .oe_register_mode = "none";
defparam \DIN[9]~I .oe_sync_reset = "none";
defparam \DIN[9]~I .operation_mode = "input";
defparam \DIN[9]~I .output_async_reset = "none";
defparam \DIN[9]~I .output_power_up = "low";
defparam \DIN[9]~I .output_register_mode = "none";
defparam \DIN[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \In_reg|Q[2] (
	.clk(\Clock~combout ),
	.datain(\DIN~combout [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\In_reg|Q [2]));

cycloneii_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = (!\In_reg|Q [1] & !\In_reg|Q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\In_reg|Q [1]),
	.datad(\In_reg|Q [2]),
	.cin(gnd),
	.combout(\Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~0 .lut_mask = 16'h000F;
defparam \Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = (!\In_reg|Q [3] & (!\In_reg|Q [4] & (\Mux40~4_combout  & !\In_reg|Q [5])))

	.dataa(\In_reg|Q [3]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux40~4_combout ),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~3 .lut_mask = 16'h0010;
defparam \Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = (\Mux40~3_combout  & (!\In_reg|Q [0] & (\Mux46~0_combout ))) # (!\Mux40~3_combout  & (((\Mux47~3_combout ))))

	.dataa(\Mux40~3_combout ),
	.datab(\In_reg|Q [0]),
	.datac(\Mux46~0_combout ),
	.datad(\Mux47~3_combout ),
	.cin(gnd),
	.combout(\Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~2 .lut_mask = 16'h7520;
defparam \Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (\Equal0~0_combout  & (\Equal0~1_combout  & (!\Mux47~2_combout  & !\Mux41~3_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Mux47~2_combout ),
	.datad(\Mux41~3_combout ),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'h0008;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = (\Mux40~5_combout  & (\Equal7~0_combout  & !\Mux42~1_combout ))

	.dataa(\Mux40~5_combout ),
	.datab(\Equal7~0_combout ),
	.datac(vcc),
	.datad(\Mux42~1_combout ),
	.cin(gnd),
	.combout(\Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~1 .lut_mask = 16'h0088;
defparam \Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = (\In_reg|Q [3] & (\In_reg|Q [4] & (\Mux31~0_combout  & \In_reg|Q [5])))

	.dataa(\In_reg|Q [3]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~2 .lut_mask = 16'h8000;
defparam \Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[6] (
	.clk(\Clock~combout ),
	.datain(\Selector9~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [6]));

cycloneii_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = (\Mux31~0_combout  & (\In_reg|Q [3] & (\In_reg|Q [5] & !\In_reg|Q [4])))

	.dataa(\Mux31~0_combout ),
	.datab(\In_reg|Q [3]),
	.datac(\In_reg|Q [5]),
	.datad(\In_reg|Q [4]),
	.cin(gnd),
	.combout(\Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~0 .lut_mask = 16'h0080;
defparam \Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_5|Q[6] (
	.clk(\Clock~combout ),
	.datain(\Selector9~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [6]));

cycloneii_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\Equal5~0_combout  & ((\reg_5|Q [6]) # ((\Equal7~1_combout  & \reg_7|Q [6])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [6])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [6]),
	.datad(\reg_5|Q [6]),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hEAC0;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[6] (
	.clk(\Clock~combout ),
	.datain(\Selector9~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [6]));

cycloneii_lcell_ff \reg_1|Q[6] (
	.clk(\Clock~combout ),
	.datain(\Selector9~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [6]));

cycloneii_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [6]) # ((\Equal3~1_combout  & \reg_3|Q [6])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [6])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [6]),
	.datad(\reg_1|Q [6]),
	.cin(gnd),
	.combout(\Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~2 .lut_mask = 16'hEAC0;
defparam \Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|operation[0]~3 (
// Equation(s):
// \ALU_Unit|operation[0]~3_combout  = (\Tstep|Count [1] & (!\Tstep|Count [0] & ((\In_reg|Q [6]) # (!\In_reg|Q [7]))))

	.dataa(\Tstep|Count [1]),
	.datab(\Tstep|Count [0]),
	.datac(\In_reg|Q [6]),
	.datad(\In_reg|Q [7]),
	.cin(gnd),
	.combout(\ALU_Unit|operation[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|operation[0]~3 .lut_mask = 16'h2022;
defparam \ALU_Unit|operation[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[5] (
	.clk(\Clock~combout ),
	.datain(\Selector10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [5]));

cycloneii_lcell_ff \reg_5|Q[5] (
	.clk(\Clock~combout ),
	.datain(\Selector10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [5]));

cycloneii_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Equal5~0_combout  & ((\reg_5|Q [5]) # ((\Equal7~1_combout  & \reg_7|Q [5])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [5])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [5]),
	.datad(\reg_5|Q [5]),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'hEAC0;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[5] (
	.clk(\Clock~combout ),
	.datain(\Selector10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [5]));

cycloneii_lcell_ff \reg_1|Q[5] (
	.clk(\Clock~combout ),
	.datain(\Selector10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [5]));

cycloneii_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [5]) # ((\Equal3~1_combout  & \reg_3|Q [5])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [5])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [5]),
	.datad(\reg_1|Q [5]),
	.cin(gnd),
	.combout(\Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~2 .lut_mask = 16'hEAC0;
defparam \Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[4] (
	.clk(\Clock~combout ),
	.datain(\Selector11~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [4]));

cycloneii_lcell_ff \reg_5|Q[4] (
	.clk(\Clock~combout ),
	.datain(\Selector11~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [4]));

cycloneii_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\Equal5~0_combout  & ((\reg_5|Q [4]) # ((\Equal7~1_combout  & \reg_7|Q [4])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [4])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [4]),
	.datad(\reg_5|Q [4]),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hEAC0;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[4] (
	.clk(\Clock~combout ),
	.datain(\Selector11~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [4]));

cycloneii_lcell_ff \reg_1|Q[4] (
	.clk(\Clock~combout ),
	.datain(\Selector11~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [4]));

cycloneii_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [4]) # ((\Equal3~1_combout  & \reg_3|Q [4])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [4])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [4]),
	.datad(\reg_1|Q [4]),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'hEAC0;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_7|Q[3] (
	.clk(\Clock~combout ),
	.datain(\Selector12~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|Q [3]));

cycloneii_lcell_ff \reg_5|Q[3] (
	.clk(\Clock~combout ),
	.datain(\Selector12~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|Q [3]));

cycloneii_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (\Equal5~0_combout  & ((\reg_5|Q [3]) # ((\Equal7~1_combout  & \reg_7|Q [3])))) # (!\Equal5~0_combout  & (\Equal7~1_combout  & (\reg_7|Q [3])))

	.dataa(\Equal5~0_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\reg_7|Q [3]),
	.datad(\reg_5|Q [3]),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'hEAC0;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[3] (
	.clk(\Clock~combout ),
	.datain(\Selector12~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [3]));

cycloneii_lcell_ff \reg_1|Q[3] (
	.clk(\Clock~combout ),
	.datain(\Selector12~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [3]));

cycloneii_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [3]) # ((\Equal3~1_combout  & \reg_3|Q [3])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [3])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [3]),
	.datad(\reg_1|Q [3]),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'hEAC0;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_3|Q[2] (
	.clk(\Clock~combout ),
	.datain(\Selector13~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [2]));

cycloneii_lcell_ff \reg_1|Q[2] (
	.clk(\Clock~combout ),
	.datain(\Selector13~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [2]));

cycloneii_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [2]) # ((\Equal3~1_combout  & \reg_3|Q [2])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [2])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [2]),
	.datad(\reg_1|Q [2]),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'hEAC0;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector13~1_combout ) # ((\Selector13~2_combout ) # (\Selector13~5_combout ))))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector13~2_combout ),
	.datac(\Selector13~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout  $ (\reg_A|Q [2] $ (\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout  & ((\reg_A|Q [2]) # (\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout ))) # (!\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout  & (\reg_A|Q [2] & \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout 
// ))))

	.dataa(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [2]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [2]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [2]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[2] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [2]));

cycloneii_lcell_ff \reg_4|Q[2] (
	.clk(\Clock~combout ),
	.datain(\Selector13~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [2]));

cycloneii_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [2]) # ((\Equal8~2_combout  & \reg_G|Q [2])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [2])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [2]),
	.datad(\reg_4|Q [2]),
	.cin(gnd),
	.combout(\Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~4 .lut_mask = 16'hEAC0;
defparam \Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[2] (
	.clk(\Clock~combout ),
	.datain(\Selector13~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [2]));

cycloneii_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = (\Selector13~3_combout ) # ((\Selector13~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [2])))

	.dataa(\Selector13~3_combout ),
	.datab(\Selector13~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [2]),
	.cin(gnd),
	.combout(\Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~5 .lut_mask = 16'hFEEE;
defparam \Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector13~6 (
// Equation(s):
// \Selector13~6_combout  = (\Selector13~1_combout ) # ((\Selector13~2_combout ) # (\Selector13~5_combout ))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector13~2_combout ),
	.datac(\Selector13~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~6 .lut_mask = 16'hFEFE;
defparam \Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[2] (
	.clk(\Clock~combout ),
	.datain(\Selector13~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [2]));

cycloneii_lcell_ff \reg_3|Q[1] (
	.clk(\Clock~combout ),
	.datain(\Selector14~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [1]));

cycloneii_lcell_ff \reg_1|Q[1] (
	.clk(\Clock~combout ),
	.datain(\Selector14~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [1]));

cycloneii_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [1]) # ((\Equal3~1_combout  & \reg_3|Q [1])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [1])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [1]),
	.datad(\reg_1|Q [1]),
	.cin(gnd),
	.combout(\Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~2 .lut_mask = 16'hEAC0;
defparam \Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector14~1_combout ) # ((\Selector14~2_combout ) # (\Selector14~5_combout ))))

	.dataa(\Selector14~1_combout ),
	.datab(\Selector14~2_combout ),
	.datac(\Selector14~5_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0 .lut_mask = 16'h01FE;
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout  $ (\reg_A|Q [1] $ (\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout  & ((\reg_A|Q [1]) # (\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout ))) # (!\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout  & (\reg_A|Q [1] & \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout 
// ))))

	.dataa(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datab(\reg_A|Q [1]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & ((!\reg_A|Q [1]))) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\reg_A|Q [1]),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h0FCC;
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[1] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [1]));

cycloneii_lcell_ff \reg_4|Q[1] (
	.clk(\Clock~combout ),
	.datain(\Selector14~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [1]));

cycloneii_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [1]) # ((\Equal8~2_combout  & \reg_G|Q [1])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [1])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [1]),
	.datad(\reg_4|Q [1]),
	.cin(gnd),
	.combout(\Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~4 .lut_mask = 16'hEAC0;
defparam \Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[1] (
	.clk(\Clock~combout ),
	.datain(\Selector14~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [1]));

cycloneii_lcell_comb \Selector14~5 (
// Equation(s):
// \Selector14~5_combout  = (\Selector14~3_combout ) # ((\Selector14~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [1])))

	.dataa(\Selector14~3_combout ),
	.datab(\Selector14~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [1]),
	.cin(gnd),
	.combout(\Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~5 .lut_mask = 16'hFEEE;
defparam \Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector14~6 (
// Equation(s):
// \Selector14~6_combout  = (\Selector14~1_combout ) # ((\Selector14~2_combout ) # (\Selector14~5_combout ))

	.dataa(\Selector14~1_combout ),
	.datab(\Selector14~2_combout ),
	.datac(\Selector14~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~6 .lut_mask = 16'hFEFE;
defparam \Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[1] (
	.clk(\Clock~combout ),
	.datain(\Selector14~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [1]));

cycloneii_lcell_ff \reg_3|Q[0] (
	.clk(\Clock~combout ),
	.datain(\Selector15~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|Q [0]));

cycloneii_lcell_ff \reg_1|Q[0] (
	.clk(\Clock~combout ),
	.datain(\Selector15~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|Q [0]));

cycloneii_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [0]) # ((\Equal3~1_combout  & \reg_3|Q [0])))) # (!\Equal1~0_combout  & (\Equal3~1_combout  & (\reg_3|Q [0])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal3~1_combout ),
	.datac(\reg_3|Q [0]),
	.datad(\reg_1|Q [0]),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'hEAC0;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0_combout  = (\ALU_Unit|operation[0]~3_combout  & (((!\Selector15~6_combout ) # (!\ALU_Unit|operation[1]~2_combout )))) # (!\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|Equal0~0_combout  $ 
// (\ALU_Unit|operation[1]~2_combout  $ (\Selector15~6_combout ))))

	.dataa(\ALU_Unit|Equal0~0_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(\Selector15~6_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'h39F6;
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1_combout  = (\ALU_Unit|operation[1]~2_combout  & (\Selector15~6_combout  $ (((\ALU_Unit|Equal0~0_combout  & !\ALU_Unit|operation[0]~3_combout ))))) # (!\ALU_Unit|operation[1]~2_combout  & 
// (\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|Equal0~0_combout  $ (\Selector15~6_combout ))))

	.dataa(\ALU_Unit|Equal0~0_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(\Selector15~6_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hD428;
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout  & ((\ALU_Unit|Ainvert~0_combout ) # ((\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0_combout )))) # 
// (!\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout  & (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1_combout ))))

	.dataa(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout ),
	.datab(\ALU_Unit|Ainvert~0_combout ),
	.datac(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datad(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hB9A8;
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[0] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [0]));

cycloneii_lcell_ff \reg_4|Q[0] (
	.clk(\Clock~combout ),
	.datain(\Selector15~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [0]));

cycloneii_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [0]) # ((\Equal8~2_combout  & \reg_G|Q [0])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [0])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [0]),
	.datad(\reg_4|Q [0]),
	.cin(gnd),
	.combout(\Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~4 .lut_mask = 16'hEAC0;
defparam \Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[0] (
	.clk(\Clock~combout ),
	.datain(\Selector15~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [0]));

cycloneii_lcell_comb \Selector15~5 (
// Equation(s):
// \Selector15~5_combout  = (\Selector15~3_combout ) # ((\Selector15~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [0])))

	.dataa(\Selector15~3_combout ),
	.datab(\Selector15~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [0]),
	.cin(gnd),
	.combout(\Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~5 .lut_mask = 16'hFEEE;
defparam \Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector15~6 (
// Equation(s):
// \Selector15~6_combout  = (\Selector15~1_combout ) # ((\Selector15~2_combout ) # (\Selector15~5_combout ))

	.dataa(\Selector15~1_combout ),
	.datab(\Selector15~2_combout ),
	.datac(\Selector15~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~6 .lut_mask = 16'hFEFE;
defparam \Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[0] (
	.clk(\Clock~combout ),
	.datain(\Selector15~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [0]));

cycloneii_lcell_comb \ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout  = \ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\reg_A|Q [0]),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0 .lut_mask = 16'h0FF0;
defparam \ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|Equal0~1 (
// Equation(s):
// \ALU_Unit|Equal0~1_combout  = (\In_reg|Q [7] & (\In_reg|Q [6] & (\Mux50~0_combout  & !\In_reg|Q [8])))

	.dataa(\In_reg|Q [7]),
	.datab(\In_reg|Q [6]),
	.datac(\Mux50~0_combout ),
	.datad(\In_reg|Q [8]),
	.cin(gnd),
	.combout(\ALU_Unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Equal0~1 .lut_mask = 16'h0080;
defparam \ALU_Unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout  = (\Selector15~6_combout  & (\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout  & ((!\ALU_Unit|Equal0~1_combout ) # (!\ALU_Unit|Equal0~0_combout )))) # (!\Selector15~6_combout  & 
// (\ALU_Unit|Equal0~0_combout  & ((\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout ) # (!\ALU_Unit|Equal0~1_combout ))))

	.dataa(\Selector15~6_combout ),
	.datab(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout ),
	.datac(\ALU_Unit|Equal0~0_combout ),
	.datad(\ALU_Unit|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'h48D8;
defparam \ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [1])))) # 
// (!\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [1]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [1]),
	.datac(\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [2])))) # 
// (!\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [2]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [2]),
	.datac(\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & (((\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout )))) # (!\ALU_Unit|operation[0]~3_combout  & (\Selector12~6_combout  $ ((\ALU_Unit|Equal0~0_combout 
// ))))

	.dataa(\Selector12~6_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hF606;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|operation[0]~3_combout  $ (((\ALU_Unit|operation[1]~2_combout  & \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ))))) # 
// (!\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ))))

	.dataa(\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h6CA0;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|operation[1]~2_combout ) # (\Selector12~6_combout  $ (\ALU_Unit|Equal0~0_combout  $ (\ALU_Unit|operation[0]~3_combout )))

	.dataa(\Selector12~6_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|operation[0]~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'hF9F6;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~5 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~5_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [3])) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3_combout  $ (((\reg_A|Q [3] & 
// \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4_combout )))))

	.dataa(\reg_A|Q [3]),
	.datab(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4_combout ),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~5 .lut_mask = 16'h556C;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[3] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [3]));

cycloneii_lcell_ff \reg_4|Q[3] (
	.clk(\Clock~combout ),
	.datain(\Selector12~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [3]));

cycloneii_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [3]) # ((\Equal8~2_combout  & \reg_G|Q [3])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [3])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [3]),
	.datad(\reg_4|Q [3]),
	.cin(gnd),
	.combout(\Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~4 .lut_mask = 16'hEAC0;
defparam \Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[3] (
	.clk(\Clock~combout ),
	.datain(\Selector12~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [3]));

cycloneii_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = (\Selector12~3_combout ) # ((\Selector12~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [3])))

	.dataa(\Selector12~3_combout ),
	.datab(\Selector12~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [3]),
	.cin(gnd),
	.combout(\Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~5 .lut_mask = 16'hFEEE;
defparam \Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector12~6 (
// Equation(s):
// \Selector12~6_combout  = (\Selector12~0_combout ) # ((\Selector12~1_combout ) # ((\Selector12~2_combout ) # (\Selector12~5_combout )))

	.dataa(\Selector12~0_combout ),
	.datab(\Selector12~1_combout ),
	.datac(\Selector12~2_combout ),
	.datad(\Selector12~5_combout ),
	.cin(gnd),
	.combout(\Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~6 .lut_mask = 16'hFFFE;
defparam \Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[3] (
	.clk(\Clock~combout ),
	.datain(\Selector12~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [3]));

cycloneii_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout  = \Selector12~6_combout  $ (\ALU_Unit|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Selector12~6_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0 .lut_mask = 16'h0FF0;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [3])))) # 
// (!\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [3]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [3]),
	.datac(\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout  = (\ALU_Unit|operation[1]~2_combout  & (((\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout  & (\Selector11~6_combout  $ ((\ALU_Unit|Equal0~0_combout 
// ))))

	.dataa(\Selector11~6_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hF606;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|operation[1]~2_combout  $ (((\ALU_Unit|operation[0]~3_combout  & \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ))))) # 
// (!\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ))))

	.dataa(\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALU_Unit|operation[0]~3_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h6CA0;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout  $ (!\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout )) # (!\ALU_Unit|operation[1]~2_combout ))) # 
// (!\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout  $ ((\ALU_Unit|operation[1]~2_combout ))))

	.dataa(\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALU_Unit|operation[0]~3_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'h9E5E;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3_combout  = (\reg_A|Q [4] & (((\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout  & !\ALU_Unit|Ainvert~0_combout )))) # (!\reg_A|Q [4] & ((\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ) # 
// ((\ALU_Unit|Ainvert~0_combout ))))

	.dataa(\reg_A|Q [4]),
	.datab(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datac(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h55E4;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[4] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [4]));

cycloneii_lcell_ff \reg_4|Q[4] (
	.clk(\Clock~combout ),
	.datain(\Selector11~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [4]));

cycloneii_lcell_comb \Selector11~4 (
// Equation(s):
// \Selector11~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [4]) # ((\Equal8~2_combout  & \reg_G|Q [4])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [4])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [4]),
	.datad(\reg_4|Q [4]),
	.cin(gnd),
	.combout(\Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~4 .lut_mask = 16'hEAC0;
defparam \Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[4] (
	.clk(\Clock~combout ),
	.datain(\Selector11~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [4]));

cycloneii_lcell_comb \Selector11~5 (
// Equation(s):
// \Selector11~5_combout  = (\Selector11~3_combout ) # ((\Selector11~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [4])))

	.dataa(\Selector11~3_combout ),
	.datab(\Selector11~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [4]),
	.cin(gnd),
	.combout(\Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~5 .lut_mask = 16'hFEEE;
defparam \Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector11~6 (
// Equation(s):
// \Selector11~6_combout  = (\Selector11~0_combout ) # ((\Selector11~1_combout ) # ((\Selector11~2_combout ) # (\Selector11~5_combout )))

	.dataa(\Selector11~0_combout ),
	.datab(\Selector11~1_combout ),
	.datac(\Selector11~2_combout ),
	.datad(\Selector11~5_combout ),
	.cin(gnd),
	.combout(\Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~6 .lut_mask = 16'hFFFE;
defparam \Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[4] (
	.clk(\Clock~combout ),
	.datain(\Selector11~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [4]));

cycloneii_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout  = \Selector11~6_combout  $ (\ALU_Unit|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Selector11~6_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0 .lut_mask = 16'h0FF0;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [4])))) # 
// (!\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [4]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [4]),
	.datac(\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & (((\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout )))) # (!\ALU_Unit|operation[0]~3_combout  & (\Selector10~6_combout  $ ((\ALU_Unit|Equal0~0_combout 
// ))))

	.dataa(\Selector10~6_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hF606;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|operation[0]~3_combout  $ (((\ALU_Unit|operation[1]~2_combout  & \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ))))) # 
// (!\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ))))

	.dataa(\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|operation[0]~3_combout ),
	.datad(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h6CA0;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|operation[1]~2_combout ) # (\Selector10~6_combout  $ (\ALU_Unit|Equal0~0_combout  $ (\ALU_Unit|operation[0]~3_combout )))

	.dataa(\Selector10~6_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|operation[0]~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'hF9F6;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [5])) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3_combout  $ (((\reg_A|Q [5] & 
// \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4_combout )))))

	.dataa(\reg_A|Q [5]),
	.datab(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4_combout ),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5 .lut_mask = 16'h556C;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[5] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [5]));

cycloneii_lcell_ff \reg_4|Q[5] (
	.clk(\Clock~combout ),
	.datain(\Selector10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [5]));

cycloneii_lcell_comb \Selector10~4 (
// Equation(s):
// \Selector10~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [5]) # ((\Equal8~2_combout  & \reg_G|Q [5])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [5])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [5]),
	.datad(\reg_4|Q [5]),
	.cin(gnd),
	.combout(\Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~4 .lut_mask = 16'hEAC0;
defparam \Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[5] (
	.clk(\Clock~combout ),
	.datain(\Selector10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [5]));

cycloneii_lcell_comb \Selector10~5 (
// Equation(s):
// \Selector10~5_combout  = (\Selector10~3_combout ) # ((\Selector10~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [5])))

	.dataa(\Selector10~3_combout ),
	.datab(\Selector10~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [5]),
	.cin(gnd),
	.combout(\Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~5 .lut_mask = 16'hFEEE;
defparam \Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector10~6 (
// Equation(s):
// \Selector10~6_combout  = (\Selector10~0_combout ) # ((\Selector10~1_combout ) # ((\Selector10~2_combout ) # (\Selector10~5_combout )))

	.dataa(\Selector10~0_combout ),
	.datab(\Selector10~1_combout ),
	.datac(\Selector10~2_combout ),
	.datad(\Selector10~5_combout ),
	.cin(gnd),
	.combout(\Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~6 .lut_mask = 16'hFFFE;
defparam \Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[5] (
	.clk(\Clock~combout ),
	.datain(\Selector10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [5]));

cycloneii_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout  = \Selector10~6_combout  $ (\ALU_Unit|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Selector10~6_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0 .lut_mask = 16'h0FF0;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [5])))) # 
// (!\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [5]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [5]),
	.datac(\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout  = (\ALU_Unit|operation[1]~2_combout  & (((\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout  & (\Selector9~6_combout  $ ((\ALU_Unit|Equal0~0_combout ))))

	.dataa(\Selector9~6_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hF606;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|operation[1]~2_combout  $ (((\ALU_Unit|operation[0]~3_combout  & \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ))))) # 
// (!\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ))))

	.dataa(\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALU_Unit|operation[0]~3_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h6CA0;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout  $ (!\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout )) # (!\ALU_Unit|operation[1]~2_combout ))) # 
// (!\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout  $ ((\ALU_Unit|operation[1]~2_combout ))))

	.dataa(\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALU_Unit|operation[0]~3_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'h9E5E;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3_combout  = (\reg_A|Q [6] & (((\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout  & !\ALU_Unit|Ainvert~0_combout )))) # (!\reg_A|Q [6] & ((\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout ) # 
// ((\ALU_Unit|Ainvert~0_combout ))))

	.dataa(\reg_A|Q [6]),
	.datab(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datac(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h55E4;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_G|Q[6] (
	.clk(\Clock~combout ),
	.datain(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_G|Q [6]));

cycloneii_lcell_ff \reg_4|Q[6] (
	.clk(\Clock~combout ),
	.datain(\Selector9~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|Q [6]));

cycloneii_lcell_comb \Selector9~4 (
// Equation(s):
// \Selector9~4_combout  = (\Equal4~1_combout  & ((\reg_4|Q [6]) # ((\Equal8~2_combout  & \reg_G|Q [6])))) # (!\Equal4~1_combout  & (\Equal8~2_combout  & (\reg_G|Q [6])))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\reg_G|Q [6]),
	.datad(\reg_4|Q [6]),
	.cin(gnd),
	.combout(\Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~4 .lut_mask = 16'hEAC0;
defparam \Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_0|Q[6] (
	.clk(\Clock~combout ),
	.datain(\Selector9~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|Q [6]));

cycloneii_lcell_comb \Selector9~5 (
// Equation(s):
// \Selector9~5_combout  = (\Selector9~3_combout ) # ((\Selector9~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [6])))

	.dataa(\Selector9~3_combout ),
	.datab(\Selector9~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\reg_0|Q [6]),
	.cin(gnd),
	.combout(\Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~5 .lut_mask = 16'hFEEE;
defparam \Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Selector9~6 (
// Equation(s):
// \Selector9~6_combout  = (\Selector9~0_combout ) # ((\Selector9~1_combout ) # ((\Selector9~2_combout ) # (\Selector9~5_combout )))

	.dataa(\Selector9~0_combout ),
	.datab(\Selector9~1_combout ),
	.datac(\Selector9~2_combout ),
	.datad(\Selector9~5_combout ),
	.cin(gnd),
	.combout(\Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~6 .lut_mask = 16'hFFFE;
defparam \Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \reg_A|Q[6] (
	.clk(\Clock~combout ),
	.datain(\Selector9~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_A|Q [6]));

cycloneii_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout  = \Selector9~6_combout  $ (\ALU_Unit|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Selector9~6_combout ),
	.datad(\ALU_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0 .lut_mask = 16'h0FF0;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [6])))) # 
// (!\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [6]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [6]),
	.datac(\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [7])))) # 
// (!\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [7]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [7]),
	.datac(\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [8])))) # 
// (!\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [8]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [8]),
	.datac(\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [9])))) # 
// (!\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [9]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [9]),
	.datac(\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [10])))) # 
// (!\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [10]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [10]),
	.datac(\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [11])))) # 
// (!\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [11]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [11]),
	.datac(\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [12])))) # 
// (!\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [12]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [12]),
	.datac(\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [13])))) # 
// (!\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [13]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [13]),
	.datac(\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [14])))) # 
// (!\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [14]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [14]),
	.datac(\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|lastALU|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|lastALU|fadder|carryOut~0_combout  = (\ALU_Unit|lastALU|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [15])))) # (!\ALU_Unit|lastALU|mux2|f~0_combout  & 
// (\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [15]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [15]),
	.datac(\ALU_Unit|lastALU|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|lastALU|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|lastALU|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|lastALU|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|Binvert~0 (
// Equation(s):
// \ALU_Unit|Binvert~0_combout  = ((\In_reg|Q [7] & ((\In_reg|Q [8]) # (!\In_reg|Q [6]))) # (!\In_reg|Q [7] & (!\In_reg|Q [8]))) # (!\Mux50~0_combout )

	.dataa(\In_reg|Q [7]),
	.datab(\In_reg|Q [8]),
	.datac(\In_reg|Q [6]),
	.datad(\Mux50~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Binvert~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Binvert~0 .lut_mask = 16'h9BFF;
defparam \ALU_Unit|Binvert~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALU_Unit|Mux0~0 (
// Equation(s):
// \ALU_Unit|Mux0~0_combout  = (\ALU_Unit|lastALU|fadder|carryOut~0_combout  & (\ALU_Unit|operation[1]~2_combout  & !\ALU_Unit|Binvert~0_combout ))

	.dataa(\ALU_Unit|lastALU|fadder|carryOut~0_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(vcc),
	.datad(\ALU_Unit|Binvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Mux0~0 .lut_mask = 16'h0088;
defparam \ALU_Unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \resetn~I (
	.datain(\ALU_Unit|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .input_async_reset = "none";
defparam \resetn~I .input_power_up = "low";
defparam \resetn~I .input_register_mode = "none";
defparam \resetn~I .input_sync_reset = "none";
defparam \resetn~I .oe_async_reset = "none";
defparam \resetn~I .oe_power_up = "low";
defparam \resetn~I .oe_register_mode = "none";
defparam \resetn~I .oe_sync_reset = "none";
defparam \resetn~I .operation_mode = "bidir";
defparam \resetn~I .output_async_reset = "none";
defparam \resetn~I .output_power_up = "low";
defparam \resetn~I .output_register_mode = "none";
defparam \resetn~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Done~I (
	.datain(\Mux31~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Done));
// synopsys translate_off
defparam \Done~I .input_async_reset = "none";
defparam \Done~I .input_power_up = "low";
defparam \Done~I .input_register_mode = "none";
defparam \Done~I .input_sync_reset = "none";
defparam \Done~I .oe_async_reset = "none";
defparam \Done~I .oe_power_up = "low";
defparam \Done~I .oe_register_mode = "none";
defparam \Done~I .oe_sync_reset = "none";
defparam \Done~I .operation_mode = "output";
defparam \Done~I .output_async_reset = "none";
defparam \Done~I .output_power_up = "low";
defparam \Done~I .output_register_mode = "none";
defparam \Done~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[0]~I (
	.datain(\Selector15~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[0]));
// synopsys translate_off
defparam \BusWires[0]~I .input_async_reset = "none";
defparam \BusWires[0]~I .input_power_up = "low";
defparam \BusWires[0]~I .input_register_mode = "none";
defparam \BusWires[0]~I .input_sync_reset = "none";
defparam \BusWires[0]~I .oe_async_reset = "none";
defparam \BusWires[0]~I .oe_power_up = "low";
defparam \BusWires[0]~I .oe_register_mode = "none";
defparam \BusWires[0]~I .oe_sync_reset = "none";
defparam \BusWires[0]~I .operation_mode = "output";
defparam \BusWires[0]~I .output_async_reset = "none";
defparam \BusWires[0]~I .output_power_up = "low";
defparam \BusWires[0]~I .output_register_mode = "none";
defparam \BusWires[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[1]~I (
	.datain(\Selector14~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[1]));
// synopsys translate_off
defparam \BusWires[1]~I .input_async_reset = "none";
defparam \BusWires[1]~I .input_power_up = "low";
defparam \BusWires[1]~I .input_register_mode = "none";
defparam \BusWires[1]~I .input_sync_reset = "none";
defparam \BusWires[1]~I .oe_async_reset = "none";
defparam \BusWires[1]~I .oe_power_up = "low";
defparam \BusWires[1]~I .oe_register_mode = "none";
defparam \BusWires[1]~I .oe_sync_reset = "none";
defparam \BusWires[1]~I .operation_mode = "output";
defparam \BusWires[1]~I .output_async_reset = "none";
defparam \BusWires[1]~I .output_power_up = "low";
defparam \BusWires[1]~I .output_register_mode = "none";
defparam \BusWires[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[2]~I (
	.datain(\Selector13~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[2]));
// synopsys translate_off
defparam \BusWires[2]~I .input_async_reset = "none";
defparam \BusWires[2]~I .input_power_up = "low";
defparam \BusWires[2]~I .input_register_mode = "none";
defparam \BusWires[2]~I .input_sync_reset = "none";
defparam \BusWires[2]~I .oe_async_reset = "none";
defparam \BusWires[2]~I .oe_power_up = "low";
defparam \BusWires[2]~I .oe_register_mode = "none";
defparam \BusWires[2]~I .oe_sync_reset = "none";
defparam \BusWires[2]~I .operation_mode = "output";
defparam \BusWires[2]~I .output_async_reset = "none";
defparam \BusWires[2]~I .output_power_up = "low";
defparam \BusWires[2]~I .output_register_mode = "none";
defparam \BusWires[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[3]~I (
	.datain(\Selector12~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[3]));
// synopsys translate_off
defparam \BusWires[3]~I .input_async_reset = "none";
defparam \BusWires[3]~I .input_power_up = "low";
defparam \BusWires[3]~I .input_register_mode = "none";
defparam \BusWires[3]~I .input_sync_reset = "none";
defparam \BusWires[3]~I .oe_async_reset = "none";
defparam \BusWires[3]~I .oe_power_up = "low";
defparam \BusWires[3]~I .oe_register_mode = "none";
defparam \BusWires[3]~I .oe_sync_reset = "none";
defparam \BusWires[3]~I .operation_mode = "output";
defparam \BusWires[3]~I .output_async_reset = "none";
defparam \BusWires[3]~I .output_power_up = "low";
defparam \BusWires[3]~I .output_register_mode = "none";
defparam \BusWires[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[4]~I (
	.datain(\Selector11~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[4]));
// synopsys translate_off
defparam \BusWires[4]~I .input_async_reset = "none";
defparam \BusWires[4]~I .input_power_up = "low";
defparam \BusWires[4]~I .input_register_mode = "none";
defparam \BusWires[4]~I .input_sync_reset = "none";
defparam \BusWires[4]~I .oe_async_reset = "none";
defparam \BusWires[4]~I .oe_power_up = "low";
defparam \BusWires[4]~I .oe_register_mode = "none";
defparam \BusWires[4]~I .oe_sync_reset = "none";
defparam \BusWires[4]~I .operation_mode = "output";
defparam \BusWires[4]~I .output_async_reset = "none";
defparam \BusWires[4]~I .output_power_up = "low";
defparam \BusWires[4]~I .output_register_mode = "none";
defparam \BusWires[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[5]~I (
	.datain(\Selector10~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[5]));
// synopsys translate_off
defparam \BusWires[5]~I .input_async_reset = "none";
defparam \BusWires[5]~I .input_power_up = "low";
defparam \BusWires[5]~I .input_register_mode = "none";
defparam \BusWires[5]~I .input_sync_reset = "none";
defparam \BusWires[5]~I .oe_async_reset = "none";
defparam \BusWires[5]~I .oe_power_up = "low";
defparam \BusWires[5]~I .oe_register_mode = "none";
defparam \BusWires[5]~I .oe_sync_reset = "none";
defparam \BusWires[5]~I .operation_mode = "output";
defparam \BusWires[5]~I .output_async_reset = "none";
defparam \BusWires[5]~I .output_power_up = "low";
defparam \BusWires[5]~I .output_register_mode = "none";
defparam \BusWires[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[6]~I (
	.datain(\Selector9~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[6]));
// synopsys translate_off
defparam \BusWires[6]~I .input_async_reset = "none";
defparam \BusWires[6]~I .input_power_up = "low";
defparam \BusWires[6]~I .input_register_mode = "none";
defparam \BusWires[6]~I .input_sync_reset = "none";
defparam \BusWires[6]~I .oe_async_reset = "none";
defparam \BusWires[6]~I .oe_power_up = "low";
defparam \BusWires[6]~I .oe_register_mode = "none";
defparam \BusWires[6]~I .oe_sync_reset = "none";
defparam \BusWires[6]~I .operation_mode = "output";
defparam \BusWires[6]~I .output_async_reset = "none";
defparam \BusWires[6]~I .output_power_up = "low";
defparam \BusWires[6]~I .output_register_mode = "none";
defparam \BusWires[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[7]~I (
	.datain(\Selector8~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[7]));
// synopsys translate_off
defparam \BusWires[7]~I .input_async_reset = "none";
defparam \BusWires[7]~I .input_power_up = "low";
defparam \BusWires[7]~I .input_register_mode = "none";
defparam \BusWires[7]~I .input_sync_reset = "none";
defparam \BusWires[7]~I .oe_async_reset = "none";
defparam \BusWires[7]~I .oe_power_up = "low";
defparam \BusWires[7]~I .oe_register_mode = "none";
defparam \BusWires[7]~I .oe_sync_reset = "none";
defparam \BusWires[7]~I .operation_mode = "output";
defparam \BusWires[7]~I .output_async_reset = "none";
defparam \BusWires[7]~I .output_power_up = "low";
defparam \BusWires[7]~I .output_register_mode = "none";
defparam \BusWires[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[8]~I (
	.datain(\Selector7~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[8]));
// synopsys translate_off
defparam \BusWires[8]~I .input_async_reset = "none";
defparam \BusWires[8]~I .input_power_up = "low";
defparam \BusWires[8]~I .input_register_mode = "none";
defparam \BusWires[8]~I .input_sync_reset = "none";
defparam \BusWires[8]~I .oe_async_reset = "none";
defparam \BusWires[8]~I .oe_power_up = "low";
defparam \BusWires[8]~I .oe_register_mode = "none";
defparam \BusWires[8]~I .oe_sync_reset = "none";
defparam \BusWires[8]~I .operation_mode = "output";
defparam \BusWires[8]~I .output_async_reset = "none";
defparam \BusWires[8]~I .output_power_up = "low";
defparam \BusWires[8]~I .output_register_mode = "none";
defparam \BusWires[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[9]~I (
	.datain(\Selector6~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[9]));
// synopsys translate_off
defparam \BusWires[9]~I .input_async_reset = "none";
defparam \BusWires[9]~I .input_power_up = "low";
defparam \BusWires[9]~I .input_register_mode = "none";
defparam \BusWires[9]~I .input_sync_reset = "none";
defparam \BusWires[9]~I .oe_async_reset = "none";
defparam \BusWires[9]~I .oe_power_up = "low";
defparam \BusWires[9]~I .oe_register_mode = "none";
defparam \BusWires[9]~I .oe_sync_reset = "none";
defparam \BusWires[9]~I .operation_mode = "output";
defparam \BusWires[9]~I .output_async_reset = "none";
defparam \BusWires[9]~I .output_power_up = "low";
defparam \BusWires[9]~I .output_register_mode = "none";
defparam \BusWires[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[10]~I (
	.datain(\Selector5~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[10]));
// synopsys translate_off
defparam \BusWires[10]~I .input_async_reset = "none";
defparam \BusWires[10]~I .input_power_up = "low";
defparam \BusWires[10]~I .input_register_mode = "none";
defparam \BusWires[10]~I .input_sync_reset = "none";
defparam \BusWires[10]~I .oe_async_reset = "none";
defparam \BusWires[10]~I .oe_power_up = "low";
defparam \BusWires[10]~I .oe_register_mode = "none";
defparam \BusWires[10]~I .oe_sync_reset = "none";
defparam \BusWires[10]~I .operation_mode = "output";
defparam \BusWires[10]~I .output_async_reset = "none";
defparam \BusWires[10]~I .output_power_up = "low";
defparam \BusWires[10]~I .output_register_mode = "none";
defparam \BusWires[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[11]~I (
	.datain(\Selector4~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[11]));
// synopsys translate_off
defparam \BusWires[11]~I .input_async_reset = "none";
defparam \BusWires[11]~I .input_power_up = "low";
defparam \BusWires[11]~I .input_register_mode = "none";
defparam \BusWires[11]~I .input_sync_reset = "none";
defparam \BusWires[11]~I .oe_async_reset = "none";
defparam \BusWires[11]~I .oe_power_up = "low";
defparam \BusWires[11]~I .oe_register_mode = "none";
defparam \BusWires[11]~I .oe_sync_reset = "none";
defparam \BusWires[11]~I .operation_mode = "output";
defparam \BusWires[11]~I .output_async_reset = "none";
defparam \BusWires[11]~I .output_power_up = "low";
defparam \BusWires[11]~I .output_register_mode = "none";
defparam \BusWires[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[12]~I (
	.datain(\Selector3~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[12]));
// synopsys translate_off
defparam \BusWires[12]~I .input_async_reset = "none";
defparam \BusWires[12]~I .input_power_up = "low";
defparam \BusWires[12]~I .input_register_mode = "none";
defparam \BusWires[12]~I .input_sync_reset = "none";
defparam \BusWires[12]~I .oe_async_reset = "none";
defparam \BusWires[12]~I .oe_power_up = "low";
defparam \BusWires[12]~I .oe_register_mode = "none";
defparam \BusWires[12]~I .oe_sync_reset = "none";
defparam \BusWires[12]~I .operation_mode = "output";
defparam \BusWires[12]~I .output_async_reset = "none";
defparam \BusWires[12]~I .output_power_up = "low";
defparam \BusWires[12]~I .output_register_mode = "none";
defparam \BusWires[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[13]~I (
	.datain(\Selector2~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[13]));
// synopsys translate_off
defparam \BusWires[13]~I .input_async_reset = "none";
defparam \BusWires[13]~I .input_power_up = "low";
defparam \BusWires[13]~I .input_register_mode = "none";
defparam \BusWires[13]~I .input_sync_reset = "none";
defparam \BusWires[13]~I .oe_async_reset = "none";
defparam \BusWires[13]~I .oe_power_up = "low";
defparam \BusWires[13]~I .oe_register_mode = "none";
defparam \BusWires[13]~I .oe_sync_reset = "none";
defparam \BusWires[13]~I .operation_mode = "output";
defparam \BusWires[13]~I .output_async_reset = "none";
defparam \BusWires[13]~I .output_power_up = "low";
defparam \BusWires[13]~I .output_register_mode = "none";
defparam \BusWires[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[14]~I (
	.datain(\Selector1~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[14]));
// synopsys translate_off
defparam \BusWires[14]~I .input_async_reset = "none";
defparam \BusWires[14]~I .input_power_up = "low";
defparam \BusWires[14]~I .input_register_mode = "none";
defparam \BusWires[14]~I .input_sync_reset = "none";
defparam \BusWires[14]~I .oe_async_reset = "none";
defparam \BusWires[14]~I .oe_power_up = "low";
defparam \BusWires[14]~I .oe_register_mode = "none";
defparam \BusWires[14]~I .oe_sync_reset = "none";
defparam \BusWires[14]~I .operation_mode = "output";
defparam \BusWires[14]~I .output_async_reset = "none";
defparam \BusWires[14]~I .output_power_up = "low";
defparam \BusWires[14]~I .output_register_mode = "none";
defparam \BusWires[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \BusWires[15]~I (
	.datain(\Selector0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[15]));
// synopsys translate_off
defparam \BusWires[15]~I .input_async_reset = "none";
defparam \BusWires[15]~I .input_power_up = "low";
defparam \BusWires[15]~I .input_register_mode = "none";
defparam \BusWires[15]~I .input_sync_reset = "none";
defparam \BusWires[15]~I .oe_async_reset = "none";
defparam \BusWires[15]~I .oe_power_up = "low";
defparam \BusWires[15]~I .oe_register_mode = "none";
defparam \BusWires[15]~I .oe_sync_reset = "none";
defparam \BusWires[15]~I .operation_mode = "output";
defparam \BusWires[15]~I .output_async_reset = "none";
defparam \BusWires[15]~I .output_power_up = "low";
defparam \BusWires[15]~I .output_register_mode = "none";
defparam \BusWires[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
