Warning (10268): Verilog HDL information at count_60s.v(29): always construct contains both blocking and non-blocking assignments File: D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/count_60s.v Line: 29
