#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 17 16:26:57 2020
# Process ID: 11784
# Current directory: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4792 C:\Users\sarcasmisthere\Desktop\uec2project\repo\PROJEKT 1.0\bomberman_uec2\MicroblazeProject\MicroblazeProject.xpr
# Log file: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/vivado.log
# Journal file: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/ip_repo/GPU_BRAM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/ip_repo/PADS_SOUND_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/ip_repo/GPU_DC_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vitis/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_rst_clk_100M_0
design_1_clk_wiz_0_0
design_1_axi_uartlite_0_0

open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 897.828 ; gain = 245.613
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Aug 17 16:27:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.runs/impl_1/runme.log
reset_run impl_1
open_bd_design {C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:user:PADS_SOUND:1.0 - PADS_SOUND_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:user:BRAM_GPU:1.1 - BRAM_GPU_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_gpu(clk) and /BRAM_GPU_0/vga_clk(undef)
Successfully read diagram <design_1> from BD file <C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 937.246 ; gain = 1.668
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_clk_wiz_0_0 design_1_axi_uartlite_0_0 design_1_rst_clk_100M_0}] -log ip_upgrade.log
Upgrading 'C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'usb_uart' on parameter 'UARTLITE BOARD INTERFACE' due to the following failure - 
Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'design_1_axi_uartlite_0_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'
INFO: [IP_Flow 19-3420] Updated design_1_axi_uartlite_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_clk_wiz_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /BRAM_GPU_0/vga_clk(undef) and /clk_wiz_0_upgraded_ipi/clk_gpu(clk)
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3438] Customization errors found on 'design_1_rst_clk_100M_0'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'design_1_rst_clk_100M_0':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3419] Update of 'design_1_rst_clk_100M_0' to current project options has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axi_uartlite_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_rst_clk_100M_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\sarcasmisthere\Desktop\uec2project\repo\PROJEKT 1.0\bomberman_uec2\MicroblazeProject\MicroblazeProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1080.262 ; gain = 128.301
export_ip_user_files -of_objects [get_ips {design_1_clk_wiz_0_0 design_1_axi_uartlite_0_0 design_1_rst_clk_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/design_1.bd}}]
Wrote  : <C:\Users\sarcasmisthere\Desktop\uec2project\repo\PROJEKT 1.0\bomberman_uec2\MicroblazeProject\MicroblazeProject.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PADS_SOUND_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_GPU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1272.020 ; gain = 185.988
export_ip_user_files -of_objects [get_files {{C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.ip_user_files} -ipstatic_source_dir {C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.cache/compile_simlib/modelsim} {questa=C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.cache/compile_simlib/questa} {riviera=C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.cache/compile_simlib/riviera} {activehdl=C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
save_bd_design
Wrote  : <C:\Users\sarcasmisthere\Desktop\uec2project\repo\PROJEKT 1.0\bomberman_uec2\MicroblazeProject\MicroblazeProject.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PADS_SOUND_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_GPU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Aug 17 16:32:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.runs/synth_1/runme.log
[Mon Aug 17 16:32:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1309.766 ; gain = 9.164
write_hw_platform -fixed -force  -include_bit -file {C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/design_1_wrapper.xsa}
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vitis/Vivado/2019.2/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 16:51:06 2020...
