Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/anparis/Documents/elec-2103/src3/base.qsys --block-symbol-file --output-directory=/home/anparis/Documents/elec-2103/src3/base --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading src3/base.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mtl_ip_0 [mtl_ip 1.0]
Progress: Parameterizing module mtl_ip_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_mem
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: base.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/anparis/Documents/elec-2103/src3/base.qsys --synthesis=VERILOG --output-directory=/home/anparis/Documents/elec-2103/src3/base/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading src3/base.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mtl_ip_0 [mtl_ip 1.0]
Progress: Parameterizing module mtl_ip_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_mem
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: base.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: base: Generating base "base" for QUARTUS_SYNTH
Info: cpu: "base" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'base_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/anparis/altera/15.0/quartus/linux64/perl/bin/perl -I /home/anparis/altera/15.0/quartus/linux64/perl/lib -I /home/anparis/altera/15.0/quartus/sopc_builder/bin/europa -I /home/anparis/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/anparis/altera/15.0/quartus/sopc_builder/bin -I /home/anparis/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/anparis/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/anparis/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_jtag_uart_0 --dir=/tmp/alt7213_261646751681888702.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/anparis/altera/15.0/quartus --verilog --config=/tmp/alt7213_261646751681888702.dir/0002_jtag_uart_0_gen//base_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'base_jtag_uart_0'
Info: jtag_uart_0: "base" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mtl_ip_0: "base" instantiated mtl_ip "mtl_ip_0"
Info: onchip_mem: Starting RTL generation for module 'base_onchip_mem'
Info: onchip_mem:   Generation command is [exec /home/anparis/altera/15.0/quartus/linux64/perl/bin/perl -I /home/anparis/altera/15.0/quartus/linux64/perl/lib -I /home/anparis/altera/15.0/quartus/sopc_builder/bin/europa -I /home/anparis/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/anparis/altera/15.0/quartus/sopc_builder/bin -I /home/anparis/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/anparis/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/anparis/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=base_onchip_mem --dir=/tmp/alt7213_261646751681888702.dir/0004_onchip_mem_gen/ --quartus_dir=/home/anparis/altera/15.0/quartus --verilog --config=/tmp/alt7213_261646751681888702.dir/0004_onchip_mem_gen//base_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'base_onchip_mem'
Info: onchip_mem: "base" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: pio_0: Starting RTL generation for module 'base_pio_0'
Info: pio_0:   Generation command is [exec /home/anparis/altera/15.0/quartus/linux64/perl/bin/perl -I /home/anparis/altera/15.0/quartus/linux64/perl/lib -I /home/anparis/altera/15.0/quartus/sopc_builder/bin/europa -I /home/anparis/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/anparis/altera/15.0/quartus/sopc_builder/bin -I /home/anparis/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/anparis/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/anparis/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_pio_0 --dir=/tmp/alt7213_261646751681888702.dir/0005_pio_0_gen/ --quartus_dir=/home/anparis/altera/15.0/quartus --verilog --config=/tmp/alt7213_261646751681888702.dir/0005_pio_0_gen//base_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'base_pio_0'
Info: pio_0: "base" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "base" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "base" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "base" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'base_cpu_cpu'
Info: cpu:   Generation command is [exec /home/anparis/altera/15.0/quartus/linux64/eperlcmd -I /home/anparis/altera/15.0/quartus/linux64/perl/lib -I /home/anparis/altera/15.0/quartus/sopc_builder/bin/europa -I /home/anparis/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/anparis/altera/15.0/quartus/sopc_builder/bin -I /home/anparis/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/anparis/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/anparis/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/anparis/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/anparis/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_cpu_cpu --dir=/tmp/alt7213_261646751681888702.dir/0008_cpu_gen/ --quartus_bindir=/home/anparis/altera/15.0/quartus/linux64 --verilog --config=/tmp/alt7213_261646751681888702.dir/0008_cpu_gen//base_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.02.16 16:40:38 (*) Starting Nios II generation
Info: cpu: # 2017.02.16 16:40:38 (*)   Checking for plaintext license.
Info: cpu: # 2017.02.16 16:40:40 (*)   Plaintext license not found.
Info: cpu: # 2017.02.16 16:40:40 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.02.16 16:40:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.02.16 16:40:40 (*)   Creating all objects for CPU
Info: cpu: # 2017.02.16 16:40:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.02.16 16:40:41 (*)   Creating plain-text RTL
Info: cpu: # 2017.02.16 16:40:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'base_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/anparis/Documents/elec-2103/src3/base/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/anparis/Documents/elec-2103/src3/base/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/anparis/Documents/elec-2103/src3/base/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: base: Done "base" with 28 modules, 43 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
