// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// VCS coverage exclude_file
module regfile_32x32(	// cpu_design/src/main/scala/cpu/Core.scala:30:20
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:31];	// cpu_design/src/main/scala/cpu/Core.scala:30:20
  always @(posedge W0_clk) begin	// cpu_design/src/main/scala/cpu/Core.scala:30:20
    if (W0_en & 1'h1)	// cpu_design/src/main/scala/cpu/Core.scala:30:20
      Memory[W0_addr] <= W0_data;	// cpu_design/src/main/scala/cpu/Core.scala:30:20
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// cpu_design/src/main/scala/cpu/Core.scala:30:20
    reg [31:0] _RANDOM_MEM;	// cpu_design/src/main/scala/cpu/Core.scala:30:20
    initial begin	// cpu_design/src/main/scala/cpu/Core.scala:30:20
      `INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/cpu/Core.scala:30:20
      `ifdef RANDOMIZE_MEM_INIT	// cpu_design/src/main/scala/cpu/Core.scala:30:20
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM_MEM = `RANDOM;	// cpu_design/src/main/scala/cpu/Core.scala:30:20
          Memory[i[4:0]] = _RANDOM_MEM;	// cpu_design/src/main/scala/cpu/Core.scala:30:20
        end	// cpu_design/src/main/scala/cpu/Core.scala:30:20
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// cpu_design/src/main/scala/cpu/Core.scala:30:20
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// cpu_design/src/main/scala/cpu/Core.scala:30:20
endmodule

module Core(	// cpu_design/src/main/scala/cpu/Core.scala:8:7
  input         clock,	// cpu_design/src/main/scala/cpu/Core.scala:8:7
                reset,	// cpu_design/src/main/scala/cpu/Core.scala:8:7
  output [31:0] io_imem_addr,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  input  [31:0] io_imem_inst,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  input         io_imem_valid,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  output [31:0] io_dmem_addr,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  input  [31:0] io_dmem_rdata,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  output        io_dmem_ren,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  input         io_dmem_rvalid,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  output        io_dmem_wen,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  output [3:0]  io_dmem_wstrb,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  output [31:0] io_dmem_wdata,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  output        io_success,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
                io_exit,	// cpu_design/src/main/scala/cpu/Core.scala:9:14
  output [31:0] io_debug_pc	// cpu_design/src/main/scala/cpu/Core.scala:9:14
);

  wire [31:0]      mem_wb_data;	// src/main/scala/chisel3/util/Mux.scala:126:16
  wire             mem_stall_flg;	// cpu_design/src/main/scala/cpu/Core.scala:379:32
  wire             exe_jmp_flg;	// cpu_design/src/main/scala/cpu/Core.scala:344:34
  wire             exe_br_flg;	// src/main/scala/chisel3/util/Mux.scala:126:16
  wire [31:0]      _regfile_ext_R0_data;	// cpu_design/src/main/scala/cpu/Core.scala:30:20
  wire [31:0]      _regfile_ext_R1_data;	// cpu_design/src/main/scala/cpu/Core.scala:30:20
  reg  [31:0]      csr_gpio_out;	// cpu_design/src/main/scala/cpu/Core.scala:32:29
  reg  [31:0]      csr_trap_vector;	// cpu_design/src/main/scala/cpu/Core.scala:33:32
  reg              csr_mstatus_wpri0;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_sie;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_wpri1;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_mie;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_wpri2;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_spie;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_ube;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_mpie;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_spp;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg  [1:0]       csr_mstatus_vs;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg  [1:0]       csr_mstatus_mpp;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg  [1:0]       csr_mstatus_fs;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg  [1:0]       csr_mstatus_xs;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_mprv;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_sum;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_mxr;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_tvm;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_tw;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_tsr;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg  [8:0]       csr_mstatus_wpri3;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_sbe;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_mbe;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg  [24:0]      csr_mstatus_wpri4;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mstatus_sd;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg  [3:0]       csr_mstatus_wpri5;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
  reg              csr_mie_ssie;	// cpu_design/src/main/scala/cpu/Core.scala:36:24
  reg              csr_mie_msie;	// cpu_design/src/main/scala/cpu/Core.scala:36:24
  reg              csr_mie_stie;	// cpu_design/src/main/scala/cpu/Core.scala:36:24
  reg              csr_mie_mtie;	// cpu_design/src/main/scala/cpu/Core.scala:36:24
  reg              csr_mie_seie;	// cpu_design/src/main/scala/cpu/Core.scala:36:24
  reg              csr_mie_meie;	// cpu_design/src/main/scala/cpu/Core.scala:36:24
  reg  [31:0]      csr_mscratch;	// cpu_design/src/main/scala/cpu/Core.scala:38:29
  reg  [31:0]      csr_mepc;	// cpu_design/src/main/scala/cpu/Core.scala:39:25
  reg  [31:0]      csr_mcause;	// cpu_design/src/main/scala/cpu/Core.scala:40:27
  reg  [31:0]      csr_mtval;	// cpu_design/src/main/scala/cpu/Core.scala:41:26
  reg  [31:0]      id_reg_pc;	// cpu_design/src/main/scala/cpu/Core.scala:61:38
  reg  [31:0]      id_reg_inst;	// cpu_design/src/main/scala/cpu/Core.scala:62:38
  reg  [31:0]      exe_reg_pc;	// cpu_design/src/main/scala/cpu/Core.scala:65:38
  reg  [4:0]       exe_reg_wb_addr;	// cpu_design/src/main/scala/cpu/Core.scala:66:38
  reg  [31:0]      exe_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:67:38
  reg  [31:0]      exe_reg_op2_data;	// cpu_design/src/main/scala/cpu/Core.scala:68:38
  reg  [31:0]      exe_reg_rs2_data;	// cpu_design/src/main/scala/cpu/Core.scala:69:38
  reg  [4:0]       exe_reg_exe_fun;	// cpu_design/src/main/scala/cpu/Core.scala:70:38
  reg  [1:0]       exe_reg_mem_wen;	// cpu_design/src/main/scala/cpu/Core.scala:71:38
  reg  [1:0]       exe_reg_rf_wen;	// cpu_design/src/main/scala/cpu/Core.scala:72:38
  reg  [2:0]       exe_reg_wb_sel;	// cpu_design/src/main/scala/cpu/Core.scala:73:38
  reg  [11:0]      exe_reg_csr_addr;	// cpu_design/src/main/scala/cpu/Core.scala:74:38
  reg  [2:0]       exe_reg_csr_cmd;	// cpu_design/src/main/scala/cpu/Core.scala:75:38
  reg  [31:0]      exe_reg_imm_b_sext;	// cpu_design/src/main/scala/cpu/Core.scala:78:38
  reg  [31:0]      exe_reg_mem_w;	// cpu_design/src/main/scala/cpu/Core.scala:81:38
  reg              exe_reg_mret;	// cpu_design/src/main/scala/cpu/Core.scala:85:38
  reg  [31:0]      mem_reg_pc;	// cpu_design/src/main/scala/cpu/Core.scala:88:38
  reg  [4:0]       mem_reg_wb_addr;	// cpu_design/src/main/scala/cpu/Core.scala:89:38
  reg  [31:0]      mem_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:90:38
  reg  [31:0]      mem_reg_rs2_data;	// cpu_design/src/main/scala/cpu/Core.scala:91:38
  reg  [1:0]       mem_reg_mem_wen;	// cpu_design/src/main/scala/cpu/Core.scala:92:38
  reg  [1:0]       mem_reg_rf_wen;	// cpu_design/src/main/scala/cpu/Core.scala:93:38
  reg  [2:0]       mem_reg_wb_sel;	// cpu_design/src/main/scala/cpu/Core.scala:94:38
  reg  [11:0]      mem_reg_csr_addr;	// cpu_design/src/main/scala/cpu/Core.scala:95:38
  reg  [2:0]       mem_reg_csr_cmd;	// cpu_design/src/main/scala/cpu/Core.scala:96:38
  reg  [31:0]      mem_reg_alu_out;	// cpu_design/src/main/scala/cpu/Core.scala:98:38
  reg  [31:0]      mem_reg_mem_w;	// cpu_design/src/main/scala/cpu/Core.scala:99:38
  reg  [3:0]       mem_reg_mem_wstrb;	// cpu_design/src/main/scala/cpu/Core.scala:100:38
  reg  [4:0]       wb_reg_wb_addr;	// cpu_design/src/main/scala/cpu/Core.scala:103:38
  reg  [1:0]       wb_reg_rf_wen;	// cpu_design/src/main/scala/cpu/Core.scala:104:38
  reg  [31:0]      wb_reg_wb_data;	// cpu_design/src/main/scala/cpu/Core.scala:105:38
  reg  [31:0]      if_reg_pc;	// cpu_design/src/main/scala/cpu/Core.scala:115:26
  wire [31:0]      if_inst = io_imem_valid ? io_imem_inst : 32'h13;	// cpu_design/src/main/scala/cpu/Core.scala:117:20
  wire             _id_inst_T = exe_br_flg | exe_jmp_flg;	// cpu_design/src/main/scala/cpu/Core.scala:142:17, :344:34, src/main/scala/chisel3/util/Mux.scala:126:16
  wire             _id_rs2_data_hazard_T = exe_reg_rf_wen == 2'h1;	// cpu_design/src/main/scala/cpu/Core.scala:72:38, :154:44
  wire             stall_flg =
    _id_rs2_data_hazard_T & (|(id_reg_inst[19:15]))
    & id_reg_inst[19:15] == exe_reg_wb_addr | _id_rs2_data_hazard_T
    & (|(id_reg_inst[24:20])) & id_reg_inst[24:20] == exe_reg_wb_addr | mem_stall_flg;	// cpu_design/src/main/scala/cpu/Core.scala:62:38, :66:38, :150:34, :151:34, :154:{44,73,82,100}, :155:{73,82,100}, :156:58, :379:32
  wire [31:0]      id_inst = _id_inst_T | stall_flg ? 32'h13 : id_reg_inst;	// cpu_design/src/main/scala/cpu/Core.scala:62:38, :117:20, :142:17, :156:58, :167:{20,48}
  wire             _id_rs2_data_T_2 = mem_reg_rf_wen == 2'h1;	// cpu_design/src/main/scala/cpu/Core.scala:93:38, :154:44, :176:59
  wire             _id_rs2_data_T_5 = wb_reg_rf_wen == 2'h1;	// cpu_design/src/main/scala/cpu/Core.scala:104:38, :154:44, :177:59
  wire [31:0]      id_rs1_data =
    id_inst[19:15] == 5'h0
      ? 32'h0
      : id_inst[19:15] == mem_reg_wb_addr & _id_rs2_data_T_2
          ? mem_wb_data
          : id_inst[19:15] == wb_reg_wb_addr & _id_rs2_data_T_5
              ? wb_reg_wb_data
              : _regfile_ext_R1_data;	// cpu_design/src/main/scala/cpu/Core.scala:30:20, :66:38, :89:38, :103:38, :105:38, :167:20, :169:28, :175:18, :176:{19,40,59}, :177:{19,40,59}, :382:63, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [31:0]      id_rs2_data =
    id_inst[24:20] == 5'h0
      ? 32'h0
      : id_inst[24:20] == mem_reg_wb_addr & _id_rs2_data_T_2
          ? mem_wb_data
          : id_inst[24:20] == wb_reg_wb_addr & _id_rs2_data_T_5
              ? wb_reg_wb_data
              : _regfile_ext_R0_data;	// cpu_design/src/main/scala/cpu/Core.scala:30:20, :66:38, :89:38, :103:38, :105:38, :167:20, :170:28, :176:59, :177:59, :180:18, :181:{19,40}, :182:{19,40}, :382:63, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [31:0]      _exe_alu_out_T_31 = exe_reg_op1_data + exe_reg_op2_data;	// cpu_design/src/main/scala/cpu/Core.scala:67:38, :68:38, :302:58
  wire [62:0]      _exe_alu_out_T_14 = {31'h0, exe_reg_op1_data} << exe_reg_op2_data[4:0];	// cpu_design/src/main/scala/cpu/Core.scala:67:38, :68:38, :307:{58,77}
  wire [31:0]      _GEN = {27'h0, exe_reg_op2_data[4:0]};	// cpu_design/src/main/scala/cpu/Core.scala:68:38, :164:22, :307:77, :308:58
  wire             _exe_br_flg_T_17 = exe_reg_op1_data < exe_reg_op2_data;	// cpu_design/src/main/scala/cpu/Core.scala:67:38, :68:38, :311:58
  wire [31:0]      exe_alu_out =
    exe_reg_exe_fun == 5'h1
      ? _exe_alu_out_T_31
      : exe_reg_exe_fun == 5'h2
          ? exe_reg_op1_data - exe_reg_op2_data
          : exe_reg_exe_fun == 5'h3
              ? exe_reg_op1_data & exe_reg_op2_data
              : exe_reg_exe_fun == 5'h4
                  ? exe_reg_op1_data | exe_reg_op2_data
                  : exe_reg_exe_fun == 5'h5
                      ? exe_reg_op1_data ^ exe_reg_op2_data
                      : exe_reg_exe_fun == 5'h6
                          ? _exe_alu_out_T_14[31:0]
                          : exe_reg_exe_fun == 5'h7
                              ? exe_reg_op1_data >> _GEN
                              : exe_reg_exe_fun == 5'h8
                                  ? $signed($signed(exe_reg_op1_data) >>> _GEN)
                                  : exe_reg_exe_fun == 5'h9
                                      ? {31'h0,
                                         $signed(exe_reg_op1_data) < $signed(exe_reg_op2_data)}
                                      : exe_reg_exe_fun == 5'hA
                                          ? {31'h0, _exe_br_flg_T_17}
                                          : exe_reg_exe_fun == 5'h11
                                              ? _exe_alu_out_T_31 & 32'hFFFFFFFE
                                              : exe_reg_exe_fun == 5'h12
                                                  ? exe_reg_op1_data
                                                  : 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:67:38, :68:38, :70:38, :302:{22,58}, :303:{22,58}, :304:{22,58}, :305:{22,58}, :306:{22,58}, :307:{22,58,84}, :308:{22,58}, :309:{22,65}, :310:{22,65}, :311:{22,58}, :312:{22,79,81}, :313:22, :382:63, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:126:16
  wire             _exe_br_flg_T_3 = exe_reg_op1_data == exe_reg_op2_data;	// cpu_design/src/main/scala/cpu/Core.scala:67:38, :68:38, :320:57
  assign exe_br_flg =
    exe_reg_mret
    | (exe_reg_exe_fun == 5'hB
         ? _exe_br_flg_T_3
         : exe_reg_exe_fun == 5'hC
             ? ~_exe_br_flg_T_3
             : exe_reg_exe_fun == 5'hD
                 ? $signed(exe_reg_op1_data) < $signed(exe_reg_op2_data)
                 : exe_reg_exe_fun == 5'hE
                     ? $signed(exe_reg_op1_data) >= $signed(exe_reg_op2_data)
                     : exe_reg_exe_fun == 5'hF
                         ? _exe_br_flg_T_17
                         : exe_reg_exe_fun == 5'h10 & ~_exe_br_flg_T_17);	// cpu_design/src/main/scala/cpu/Core.scala:67:38, :68:38, :70:38, :85:38, :311:58, :320:{22,57}, :321:{22,38}, :322:{22,64}, :323:{22,64}, :324:22, :325:{22,38}, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:126:16
  assign exe_jmp_flg = exe_reg_wb_sel == 3'h2;	// cpu_design/src/main/scala/cpu/Core.scala:73:38, :344:34, src/main/scala/chisel3/util/Lookup.scala:34:39
  wire             io_dmem_ren_0 = mem_reg_wb_sel == 3'h1;	// cpu_design/src/main/scala/cpu/Core.scala:94:38, :374:35, src/main/scala/chisel3/util/Lookup.scala:34:39
  wire [94:0]      _io_dmem_wdata_T_2 =
    {63'h0, mem_reg_rs2_data} << {90'h0, mem_reg_alu_out[1:0], 3'h0};	// cpu_design/src/main/scala/cpu/Core.scala:73:38, :91:38, :98:38, :377:{38,63}
  assign mem_stall_flg = io_dmem_ren_0 & ~io_dmem_rvalid;	// cpu_design/src/main/scala/cpu/Core.scala:374:35, :379:{32,35}
  wire             _csr_rdata_T_6 = mem_reg_csr_addr == 12'h7C0;	// cpu_design/src/main/scala/cpu/Core.scala:95:38, :382:63
  wire             _csr_rdata_T_8 = mem_reg_csr_addr == 12'h300;	// cpu_design/src/main/scala/cpu/Core.scala:95:38, :382:63
  wire             _csr_rdata_T_10 = mem_reg_csr_addr == 12'h301;	// cpu_design/src/main/scala/cpu/Core.scala:95:38, :382:63
  wire             _csr_rdata_T_12 = mem_reg_csr_addr == 12'h304;	// cpu_design/src/main/scala/cpu/Core.scala:95:38, :382:63
  wire             _csr_rdata_T_14 = mem_reg_csr_addr == 12'h305;	// cpu_design/src/main/scala/cpu/Core.scala:95:38, :382:63
  wire             _csr_rdata_T_16 = mem_reg_csr_addr == 12'h310;	// cpu_design/src/main/scala/cpu/Core.scala:95:38, :382:63
  wire             _csr_rdata_T_18 = mem_reg_csr_addr == 12'h340;	// cpu_design/src/main/scala/cpu/Core.scala:95:38, :382:63
  wire             _csr_rdata_T_20 = mem_reg_csr_addr == 12'h341;	// cpu_design/src/main/scala/cpu/Core.scala:95:38, :382:63
  wire             _csr_rdata_T_22 = mem_reg_csr_addr == 12'h342;	// cpu_design/src/main/scala/cpu/Core.scala:95:38, :262:24, :382:63
  wire             _csr_rdata_T_24 = mem_reg_csr_addr == 12'h343;	// cpu_design/src/main/scala/cpu/Core.scala:95:38, :382:63
  wire [31:0]      csr_rdata =
    mem_reg_csr_addr == 12'h344
      ? 32'h0
      : _csr_rdata_T_24
          ? csr_mtval
          : _csr_rdata_T_22
              ? csr_mcause
              : _csr_rdata_T_20
                  ? csr_mepc
                  : _csr_rdata_T_18
                      ? csr_mscratch
                      : _csr_rdata_T_16
                          ? {csr_mstatus_wpri4,
                             csr_mstatus_wpri3[8],
                             csr_mstatus_mbe,
                             csr_mstatus_sbe,
                             csr_mstatus_wpri5}
                          : _csr_rdata_T_14
                              ? csr_trap_vector
                              : _csr_rdata_T_12
                                  ? {20'h0,
                                     csr_mie_meie,
                                     1'h0,
                                     csr_mie_seie,
                                     1'h0,
                                     csr_mie_mtie,
                                     1'h0,
                                     csr_mie_stie,
                                     1'h0,
                                     csr_mie_msie,
                                     1'h0,
                                     csr_mie_ssie,
                                     1'h0}
                                  : _csr_rdata_T_10
                                      ? 32'h0
                                      : _csr_rdata_T_8
                                          ? {csr_mstatus_sd,
                                             csr_mstatus_wpri3[7:0],
                                             csr_mstatus_tsr,
                                             csr_mstatus_tw,
                                             csr_mstatus_tvm,
                                             csr_mstatus_mxr,
                                             csr_mstatus_sum,
                                             csr_mstatus_mprv,
                                             csr_mstatus_xs,
                                             csr_mstatus_fs,
                                             csr_mstatus_mpp,
                                             csr_mstatus_vs,
                                             csr_mstatus_spp,
                                             csr_mstatus_mpie,
                                             csr_mstatus_ube,
                                             csr_mstatus_spie,
                                             csr_mstatus_wpri2,
                                             csr_mstatus_mie,
                                             csr_mstatus_wpri1,
                                             csr_mstatus_sie,
                                             csr_mstatus_wpri0}
                                          : _csr_rdata_T_6 ? csr_gpio_out : 32'h0;	// cpu_design/src/main/scala/cpu/CSR.scala:36:{8,18}, :39:{8,21}, cpu_design/src/main/scala/cpu/Core.scala:9:14, :32:29, :33:32, :35:28, :36:24, :38:29, :39:25, :40:27, :41:26, :95:38, :160:62, :382:63
  wire [31:0]      mem_wb_rdata = io_dmem_rdata >> {27'h0, mem_reg_alu_out[1:0], 3'h0};	// cpu_design/src/main/scala/cpu/Core.scala:73:38, :98:38, :164:22, :377:63, :427:36
  assign mem_wb_data =
    io_dmem_ren_0
      ? (mem_reg_mem_w == 32'h3
           ? {{24{mem_wb_rdata[7]}}, mem_wb_rdata[7:0]}
           : mem_reg_mem_w == 32'h2
               ? {{16{mem_wb_rdata[15]}}, mem_wb_rdata[15:0]}
               : mem_reg_mem_w == 32'h5
                   ? {24'h0, mem_wb_rdata[7:0]}
                   : mem_reg_mem_w == 32'h4 ? {16'h0, mem_wb_rdata[15:0]} : mem_wb_rdata)
      : mem_reg_wb_sel == 3'h2
          ? mem_reg_pc + 32'h4
          : mem_reg_wb_sel == 3'h3 ? csr_rdata : mem_reg_alu_out;	// cpu_design/src/main/scala/cpu/Core.scala:88:38, :94:38, :98:38, :99:38, :365:22, :374:35, :382:63, :421:{9,29,38,46}, :424:29, :427:36, :429:20, :430:20, :431:20, :432:20, :437:{21,48}, :438:21, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/chisel3/util/Mux.scala:126:16
  reg              successDetected;	// cpu_design/src/main/scala/cpu/Core.scala:459:32
  `ifndef SYNTHESIS	// cpu_design/src/main/scala/cpu/Core.scala:475:11
    always @(posedge clock) begin	// cpu_design/src/main/scala/cpu/Core.scala:475:11
      if ((`PRINTF_COND_) & ~reset) begin	// cpu_design/src/main/scala/cpu/Core.scala:475:11, :489:11
        $fwrite(32'h80000002, "if_reg_pc        : 0x%x\n", if_reg_pc);	// cpu_design/src/main/scala/cpu/Core.scala:115:26, :475:11
        $fwrite(32'h80000002, "id_reg_pc        : 0x%x\n", id_reg_pc);	// cpu_design/src/main/scala/cpu/Core.scala:61:38, :475:11, :476:11
        $fwrite(32'h80000002, "id_reg_inst      : 0x%x\n", id_reg_inst);	// cpu_design/src/main/scala/cpu/Core.scala:62:38, :475:11, :477:11
        $fwrite(32'h80000002, "stall_flg        : 0x%x\n", stall_flg);	// cpu_design/src/main/scala/cpu/Core.scala:156:58, :475:11, :478:11
        $fwrite(32'h80000002, "id_inst          : 0x%x\n", id_inst);	// cpu_design/src/main/scala/cpu/Core.scala:167:20, :475:11, :479:11
        $fwrite(32'h80000002, "id_rs1_data      : 0x%x\n", id_rs1_data);	// cpu_design/src/main/scala/cpu/Core.scala:475:11, :480:11, src/main/scala/chisel3/util/Mux.scala:126:16
        $fwrite(32'h80000002, "id_rs2_data      : 0x%x\n", id_rs2_data);	// cpu_design/src/main/scala/cpu/Core.scala:475:11, :481:11, src/main/scala/chisel3/util/Mux.scala:126:16
        $fwrite(32'h80000002, "exe_reg_pc       : 0x%x\n", exe_reg_pc);	// cpu_design/src/main/scala/cpu/Core.scala:65:38, :475:11, :482:11
        $fwrite(32'h80000002, "exe_reg_op1_data : 0x%x\n", exe_reg_op1_data);	// cpu_design/src/main/scala/cpu/Core.scala:67:38, :475:11, :483:11
        $fwrite(32'h80000002, "exe_reg_op2_data : 0x%x\n", exe_reg_op2_data);	// cpu_design/src/main/scala/cpu/Core.scala:68:38, :475:11, :484:11
        $fwrite(32'h80000002, "exe_alu_out      : 0x%x\n", exe_alu_out);	// cpu_design/src/main/scala/cpu/Core.scala:475:11, :485:11, src/main/scala/chisel3/util/Mux.scala:126:16
        $fwrite(32'h80000002, "mem_reg_pc       : 0x%x\n", mem_reg_pc);	// cpu_design/src/main/scala/cpu/Core.scala:88:38, :475:11, :486:11
        $fwrite(32'h80000002, "mem_wb_data      : 0x%x\n", mem_wb_data);	// cpu_design/src/main/scala/cpu/Core.scala:475:11, :487:11, src/main/scala/chisel3/util/Mux.scala:126:16
        $fwrite(32'h80000002, "wb_reg_wb_data   : 0x%x\n", wb_reg_wb_data);	// cpu_design/src/main/scala/cpu/Core.scala:105:38, :475:11, :488:11
        $fwrite(32'h80000002, "---------\n");	// cpu_design/src/main/scala/cpu/Core.scala:475:11, :489:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [9:0]       _GEN_0 = {id_inst[14:12], id_inst[6:0]};	// cpu_design/src/main/scala/cpu/Core.scala:167:20, src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_1 = _GEN_0 == 10'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_3 = _GEN_0 == 10'h203;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_5 = _GEN_0 == 10'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_7 = _GEN_0 == 10'h83;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_9 = _GEN_0 == 10'h283;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_11 = _GEN_0 == 10'hA3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_13 = _GEN_0 == 10'h103;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_15 = _GEN_0 == 10'h123;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [16:0]      _GEN_1 = {id_inst[31:25], id_inst[14:12], id_inst[6:0]};	// cpu_design/src/main/scala/cpu/Core.scala:167:20, src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_17 = _GEN_1 == 17'h33;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_19 = _GEN_0 == 10'h13;	// cpu_design/src/main/scala/cpu/Core.scala:117:20, src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_21 = _GEN_1 == 17'h8033;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_23 = _GEN_1 == 17'h3B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_25 = _GEN_1 == 17'h333;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_27 = _GEN_1 == 17'h233;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_29 = _GEN_0 == 10'h393;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_31 = _GEN_0 == 10'h313;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_33 = _GEN_0 == 10'h213;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_35 = _GEN_1 == 17'hB3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_37 = _GEN_1 == 17'h2B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_39 = _GEN_1 == 17'h82B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_41 = _GEN_1 == 17'h93;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_43 = _GEN_1 == 17'h293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_45 = _GEN_1 == 17'h8293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_47 = _GEN_1 == 17'h133;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_49 = _GEN_1 == 17'h1B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_51 = _GEN_0 == 10'h113;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_53 = _GEN_0 == 10'h193;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_55 = _GEN_0 == 10'h63;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_57 = _GEN_0 == 10'hE3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_59 = _GEN_0 == 10'h2E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_61 = _GEN_0 == 10'h3E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_63 = _GEN_0 == 10'h263;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_65 = _GEN_0 == 10'h363;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_67 = id_inst[6:0] == 7'h6F;	// cpu_design/src/main/scala/cpu/Core.scala:167:20, src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_69 = _GEN_0 == 10'h67;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_71 = id_inst[6:0] == 7'h37;	// cpu_design/src/main/scala/cpu/Core.scala:167:20, src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_73 = id_inst[6:0] == 7'h17;	// cpu_design/src/main/scala/cpu/Core.scala:167:20, src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_75 = _GEN_0 == 10'hF3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_77 = _GEN_0 == 10'h2F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_79 = _GEN_0 == 10'h173;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_81 = _GEN_0 == 10'h373;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_83 = _GEN_0 == 10'h1F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_85 = _GEN_0 == 10'h3F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _csignals_T_87 = id_inst == 32'h73;	// cpu_design/src/main/scala/cpu/Core.scala:131:14, :167:20, src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _GEN_2 = _csignals_T_83 | _csignals_T_85;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_3 =
    _csignals_T_75 | _csignals_T_77 | _csignals_T_79 | _csignals_T_81 | _GEN_2;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_4 = _csignals_T_71 | _csignals_T_73;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_5 =
    _csignals_T_55 | _csignals_T_57 | _csignals_T_59 | _csignals_T_61 | _csignals_T_63
    | _csignals_T_65;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_6 =
    _csignals_T_15 | _csignals_T_17 | _csignals_T_19 | _csignals_T_21 | _csignals_T_23
    | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33
    | _csignals_T_35 | _csignals_T_37 | _csignals_T_39 | _csignals_T_41 | _csignals_T_43
    | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53
    | _GEN_5;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_7 = _csignals_T_51 | _csignals_T_53;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_8 = _csignals_T_7 | _csignals_T_9;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_9 = _csignals_T_1 | _csignals_T_3;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [2:0]       csignals_6 =
    _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9
    | _csignals_T_11 | _csignals_T_13 | _csignals_T_15 | _csignals_T_17 | _csignals_T_19
    | _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29
    | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _csignals_T_39
    | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49
    | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57 | _csignals_T_59
    | _csignals_T_61 | _csignals_T_63 | _csignals_T_65 | _csignals_T_67 | _csignals_T_69
    | _GEN_4
      ? 3'h0
      : _csignals_T_75 | _csignals_T_77
          ? 3'h1
          : _csignals_T_79 | _csignals_T_81
              ? 3'h2
              : _GEN_2 ? 3'h3 : {_csignals_T_87, 2'h0};	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :73:38, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [3:0][31:0] _GEN_10 =
    {{{27'h0, id_inst[19:15]}}, {32'h0}, {id_reg_pc}, {id_rs1_data}};	// cpu_design/src/main/scala/cpu/Core.scala:61:38, :164:22, :167:20, :169:28, :196:26, :250:17, :251:17, :252:17, :382:63, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [7:0][31:0] _GEN_11 =
    {{32'h0},
     {32'h0},
     {{id_inst[31:12], 12'h0}},
     {{{12{id_inst[31]}}, id_inst[19:12], id_inst[20], id_inst[30:21], 1'h0}},
     {{{20{id_inst[31]}}, id_inst[31:25], id_inst[11:7]}},
     {{{20{id_inst[31]}}, id_inst[31:20]}},
     {id_rs2_data},
     {32'h0}};	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :74:38, :160:62, :167:20, :171:28, :185:25, :186:{26,31,44}, :187:29, :188:{26,31,44}, :189:29, :191:{42,59,72}, :192:26, :193:25, :194:29, :255:17, :256:17, :257:17, :258:17, :259:17, :382:63, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [6:0]       _mem_reg_mem_wstrb_T_7 =
    {3'h0, exe_reg_mem_w == 32'h3 ? 4'h1 : exe_reg_mem_w == 32'h2 ? 4'h3 : 4'hF}
    << exe_alu_out[1:0];	// cpu_design/src/main/scala/cpu/Core.scala:73:38, :81:38, :364:22, :365:22, :367:{8,23}, src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:50:70, :126:16
  wire             _csr_wdata_T = mem_reg_csr_cmd == 3'h1;	// cpu_design/src/main/scala/cpu/Core.scala:96:38, :397:22, src/main/scala/chisel3/util/Lookup.scala:34:39
  wire             _csr_wdata_T_1 = mem_reg_csr_cmd == 3'h2;	// cpu_design/src/main/scala/cpu/Core.scala:96:38, :398:22, src/main/scala/chisel3/util/Lookup.scala:34:39
  wire [31:0]      _csr_wdata_T_2 = csr_rdata | mem_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:90:38, :382:63, :398:47
  wire             _csr_wdata_T_3 = mem_reg_csr_cmd == 3'h3;	// cpu_design/src/main/scala/cpu/Core.scala:96:38, :399:22, src/main/scala/chisel3/util/Lookup.scala:34:39
  wire [31:0]      _csr_wdata_T_5 = csr_rdata & ~mem_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:90:38, :382:63, :399:{47,49}
  wire [31:0]      _csr_wdata_T_7 = mem_reg_csr_cmd == 3'h4 ? 32'hB : 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:52:68, :96:38, :382:63, :400:22, src/main/scala/chisel3/util/Mux.scala:50:70, :126:16
  wire [31:0]      csr_wdata =
    _csr_wdata_T
      ? mem_reg_op1_data
      : _csr_wdata_T_1
          ? _csr_wdata_T_2
          : _csr_wdata_T_3 ? _csr_wdata_T_5 : _csr_wdata_T_7;	// cpu_design/src/main/scala/cpu/Core.scala:90:38, :397:22, :398:{22,47}, :399:{22,47}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire             _GEN_12 = _csr_rdata_T_10 | _csr_rdata_T_12 | _csr_rdata_T_14;	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :382:63, :404:30
  wire             _GEN_13 = ~(|mem_reg_csr_cmd) | _csr_rdata_T_6 | ~_csr_rdata_T_8;	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :36:24, :96:38, :382:63, :403:{24,30}, :404:30
  wire             _GEN_14 = ~(|mem_reg_csr_cmd) | _csr_rdata_T_6;	// cpu_design/src/main/scala/cpu/Core.scala:36:24, :96:38, :340:22, :382:63, :403:{24,30}, :404:30
  wire             _GEN_15 = _GEN_12 | ~_csr_rdata_T_16;	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :382:63, :404:30
  wire             _GEN_16 =
    ~(|mem_reg_csr_cmd) | _csr_rdata_T_6 | _csr_rdata_T_8 | _GEN_12 | ~_csr_rdata_T_16;	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :36:24, :96:38, :382:63, :403:{24,30}, :404:30
  always @(posedge clock) begin	// cpu_design/src/main/scala/cpu/Core.scala:8:7
    if (reset) begin	// cpu_design/src/main/scala/cpu/Core.scala:8:7
      csr_gpio_out <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:32:29, :382:63
      csr_trap_vector <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:33:32, :382:63
      csr_mstatus_wpri0 <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_sie <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_wpri1 <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_mie <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_wpri2 <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_spie <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_ube <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_mpie <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_spp <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_vs <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :71:38
      csr_mstatus_mpp <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :71:38
      csr_mstatus_fs <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :71:38
      csr_mstatus_xs <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :71:38
      csr_mstatus_mprv <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_sum <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_mxr <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_tvm <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_tw <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_tsr <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_wpri3 <= 9'h0;	// cpu_design/src/main/scala/cpu/CSR.scala:98:19, cpu_design/src/main/scala/cpu/Core.scala:35:28
      csr_mstatus_sbe <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_mbe <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_wpri4 <= 25'h0;	// cpu_design/src/main/scala/cpu/CSR.scala:103:19, cpu_design/src/main/scala/cpu/Core.scala:35:28
      csr_mstatus_sd <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :35:28, :160:62
      csr_mstatus_wpri5 <= 4'h0;	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :100:38
      csr_mie_ssie <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :36:24, :160:62
      csr_mie_msie <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :36:24, :160:62
      csr_mie_stie <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :36:24, :160:62
      csr_mie_mtie <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :36:24, :160:62
      csr_mie_seie <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :36:24, :160:62
      csr_mie_meie <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :36:24, :160:62
      csr_mscratch <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:38:29, :382:63
      csr_mepc <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:39:25, :382:63
      csr_mcause <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:40:27, :382:63
      csr_mtval <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:41:26, :382:63
      id_reg_pc <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:61:38, :382:63
      id_reg_inst <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:62:38, :382:63
      exe_reg_pc <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:65:38, :382:63
      exe_reg_wb_addr <= 5'h0;	// cpu_design/src/main/scala/cpu/Core.scala:66:38
      exe_reg_op1_data <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:67:38, :382:63
      exe_reg_op2_data <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:68:38, :382:63
      exe_reg_rs2_data <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:69:38, :382:63
      exe_reg_exe_fun <= 5'h0;	// cpu_design/src/main/scala/cpu/Core.scala:66:38, :70:38
      exe_reg_mem_wen <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:71:38
      exe_reg_rf_wen <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :72:38
      exe_reg_wb_sel <= 3'h0;	// cpu_design/src/main/scala/cpu/Core.scala:73:38
      exe_reg_csr_addr <= 12'h0;	// cpu_design/src/main/scala/cpu/Core.scala:74:38
      exe_reg_csr_cmd <= 3'h0;	// cpu_design/src/main/scala/cpu/Core.scala:73:38, :75:38
      exe_reg_imm_b_sext <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:78:38, :382:63
      exe_reg_mem_w <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:81:38, :382:63
      exe_reg_mret <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :85:38, :160:62
      mem_reg_pc <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:88:38, :382:63
      mem_reg_wb_addr <= 5'h0;	// cpu_design/src/main/scala/cpu/Core.scala:66:38, :89:38
      mem_reg_op1_data <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:90:38, :382:63
      mem_reg_rs2_data <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:91:38, :382:63
      mem_reg_mem_wen <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :92:38
      mem_reg_rf_wen <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :93:38
      mem_reg_wb_sel <= 3'h0;	// cpu_design/src/main/scala/cpu/Core.scala:73:38, :94:38
      mem_reg_csr_addr <= 12'h0;	// cpu_design/src/main/scala/cpu/Core.scala:74:38, :95:38
      mem_reg_csr_cmd <= 3'h0;	// cpu_design/src/main/scala/cpu/Core.scala:73:38, :96:38
      mem_reg_alu_out <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:98:38, :382:63
      mem_reg_mem_w <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:99:38, :382:63
      mem_reg_mem_wstrb <= 4'h0;	// cpu_design/src/main/scala/cpu/Core.scala:100:38
      wb_reg_wb_addr <= 5'h0;	// cpu_design/src/main/scala/cpu/Core.scala:66:38, :103:38
      wb_reg_rf_wen <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :104:38
      wb_reg_wb_data <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:105:38, :382:63
      if_reg_pc <= 32'h0;	// cpu_design/src/main/scala/cpu/Core.scala:115:26, :382:63
      successDetected <= 1'h0;	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :160:62, :459:32
    end
    else begin	// cpu_design/src/main/scala/cpu/Core.scala:8:7
      if ((|mem_reg_csr_cmd) & _csr_rdata_T_6) begin	// cpu_design/src/main/scala/cpu/Core.scala:32:29, :96:38, :382:63, :403:{24,30}, :404:30, :405:44
        if (_csr_wdata_T)	// cpu_design/src/main/scala/cpu/Core.scala:397:22
          csr_gpio_out <= mem_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:32:29, :90:38
        else if (_csr_wdata_T_1)	// cpu_design/src/main/scala/cpu/Core.scala:398:22
          csr_gpio_out <= _csr_wdata_T_2;	// cpu_design/src/main/scala/cpu/Core.scala:32:29, :398:47
        else if (_csr_wdata_T_3)	// cpu_design/src/main/scala/cpu/Core.scala:399:22
          csr_gpio_out <= _csr_wdata_T_5;	// cpu_design/src/main/scala/cpu/Core.scala:32:29, :399:47
        else	// cpu_design/src/main/scala/cpu/Core.scala:399:22
          csr_gpio_out <= _csr_wdata_T_7;	// cpu_design/src/main/scala/cpu/Core.scala:32:29, src/main/scala/chisel3/util/Mux.scala:126:16
      end
      if (~(|mem_reg_csr_cmd) | _csr_rdata_T_6 | _csr_rdata_T_8 | _csr_rdata_T_10
          | _csr_rdata_T_12 | ~_csr_rdata_T_14) begin	// cpu_design/src/main/scala/cpu/Core.scala:33:32, :36:24, :96:38, :382:63, :403:{24,30}, :404:30
      end
      else if (_csr_wdata_T)	// cpu_design/src/main/scala/cpu/Core.scala:397:22
        csr_trap_vector <= mem_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:33:32, :90:38
      else if (_csr_wdata_T_1)	// cpu_design/src/main/scala/cpu/Core.scala:398:22
        csr_trap_vector <= _csr_wdata_T_2;	// cpu_design/src/main/scala/cpu/Core.scala:33:32, :398:47
      else if (_csr_wdata_T_3)	// cpu_design/src/main/scala/cpu/Core.scala:399:22
        csr_trap_vector <= _csr_wdata_T_5;	// cpu_design/src/main/scala/cpu/Core.scala:33:32, :399:47
      else	// cpu_design/src/main/scala/cpu/Core.scala:399:22
        csr_trap_vector <= _csr_wdata_T_7;	// cpu_design/src/main/scala/cpu/Core.scala:33:32, src/main/scala/chisel3/util/Mux.scala:126:16
      if (_GEN_13) begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :403:30, :404:30
      end
      else begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :403:30, :404:30
        csr_mstatus_wpri0 <= csr_wdata[0];	// cpu_design/src/main/scala/cpu/CSR.scala:49:28, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_sie <= csr_wdata[1];	// cpu_design/src/main/scala/cpu/CSR.scala:50:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_wpri1 <= csr_wdata[2];	// cpu_design/src/main/scala/cpu/CSR.scala:51:28, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
      end
      if (_GEN_14) begin	// cpu_design/src/main/scala/cpu/Core.scala:340:22, :403:30, :404:30
        if (exe_reg_mret)	// cpu_design/src/main/scala/cpu/Core.scala:85:38
          csr_mstatus_mie <= csr_mstatus_mpie;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
      end
      else if (_csr_rdata_T_8)	// cpu_design/src/main/scala/cpu/Core.scala:382:63
        csr_mstatus_mie <= csr_wdata[3];	// cpu_design/src/main/scala/cpu/CSR.scala:52:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
      else if (_GEN_12) begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :404:30
        if (exe_reg_mret)	// cpu_design/src/main/scala/cpu/Core.scala:85:38
          csr_mstatus_mie <= csr_mstatus_mpie;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
      end
      else if (_csr_rdata_T_16 | ~exe_reg_mret) begin	// cpu_design/src/main/scala/cpu/Core.scala:85:38, :340:22, :382:63, :404:30, :410:43
      end
      else	// cpu_design/src/main/scala/cpu/Core.scala:340:22, :404:30, :410:43
        csr_mstatus_mie <= csr_mstatus_mpie;	// cpu_design/src/main/scala/cpu/Core.scala:35:28
      if (_GEN_13) begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :403:30, :404:30
      end
      else begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :403:30, :404:30
        csr_mstatus_wpri2 <= csr_wdata[4];	// cpu_design/src/main/scala/cpu/CSR.scala:53:28, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_spie <= csr_wdata[5];	// cpu_design/src/main/scala/cpu/CSR.scala:54:27, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_ube <= csr_wdata[6];	// cpu_design/src/main/scala/cpu/CSR.scala:55:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_mpie <= csr_wdata[7];	// cpu_design/src/main/scala/cpu/CSR.scala:56:27, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_spp <= csr_wdata[8];	// cpu_design/src/main/scala/cpu/CSR.scala:57:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_vs <= csr_wdata[10:9];	// cpu_design/src/main/scala/cpu/CSR.scala:58:25, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_mpp <= csr_wdata[12:11];	// cpu_design/src/main/scala/cpu/CSR.scala:59:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_fs <= csr_wdata[14:13];	// cpu_design/src/main/scala/cpu/CSR.scala:60:25, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_xs <= csr_wdata[16:15];	// cpu_design/src/main/scala/cpu/CSR.scala:61:25, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_mprv <= csr_wdata[17];	// cpu_design/src/main/scala/cpu/CSR.scala:62:27, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_sum <= csr_wdata[18];	// cpu_design/src/main/scala/cpu/CSR.scala:63:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_mxr <= csr_wdata[19];	// cpu_design/src/main/scala/cpu/CSR.scala:64:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_tvm <= csr_wdata[20];	// cpu_design/src/main/scala/cpu/CSR.scala:65:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_tw <= csr_wdata[21];	// cpu_design/src/main/scala/cpu/CSR.scala:66:25, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_tsr <= csr_wdata[22];	// cpu_design/src/main/scala/cpu/CSR.scala:67:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
      end
      if (_GEN_14) begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :340:22, :403:30, :404:30
      end
      else if (_csr_rdata_T_8)	// cpu_design/src/main/scala/cpu/Core.scala:382:63
        csr_mstatus_wpri3 <= {csr_mstatus_wpri3[8], csr_wdata[30:23]};	// cpu_design/src/main/scala/cpu/CSR.scala:39:21, :68:{25,43}, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
      else if (_GEN_15) begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :404:30
      end
      else	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :404:30
        csr_mstatus_wpri3 <= {csr_wdata[6], csr_mstatus_wpri3[7:0]};	// cpu_design/src/main/scala/cpu/CSR.scala:36:18, :68:{25,32}, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
      if (_GEN_16) begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :403:30, :404:30
      end
      else begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :403:30, :404:30
        csr_mstatus_sbe <= csr_wdata[4];	// cpu_design/src/main/scala/cpu/CSR.scala:71:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mstatus_mbe <= csr_wdata[5];	// cpu_design/src/main/scala/cpu/CSR.scala:72:26, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
      end
      if (_GEN_14) begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :340:22, :403:30, :404:30
      end
      else if (_csr_rdata_T_8)	// cpu_design/src/main/scala/cpu/Core.scala:382:63
        csr_mstatus_wpri4 <= {csr_mstatus_wpri4[23:0], csr_mstatus_wpri3[8]};	// cpu_design/src/main/scala/cpu/CSR.scala:39:21, :73:{19,28}, cpu_design/src/main/scala/cpu/Core.scala:35:28
      else if (_GEN_15) begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :404:30
      end
      else	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :404:30
        csr_mstatus_wpri4 <= csr_wdata[30:6];	// cpu_design/src/main/scala/cpu/CSR.scala:73:{19,28}, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
      if (_GEN_13) begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :403:30, :404:30
      end
      else	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :403:30, :404:30
        csr_mstatus_sd <= csr_wdata[31];	// cpu_design/src/main/scala/cpu/CSR.scala:69:25, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
      if (_GEN_16) begin	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :403:30, :404:30
      end
      else	// cpu_design/src/main/scala/cpu/Core.scala:35:28, :403:30, :404:30
        csr_mstatus_wpri5 <= csr_wdata[3:0];	// cpu_design/src/main/scala/cpu/CSR.scala:70:28, cpu_design/src/main/scala/cpu/Core.scala:35:28, src/main/scala/chisel3/util/Mux.scala:126:16
      if (~(|mem_reg_csr_cmd) | _csr_rdata_T_6 | _csr_rdata_T_8 | _csr_rdata_T_10
          | ~_csr_rdata_T_12) begin	// cpu_design/src/main/scala/cpu/Core.scala:36:24, :96:38, :382:63, :403:{24,30}, :404:30
      end
      else begin	// cpu_design/src/main/scala/cpu/Core.scala:36:24, :403:30, :404:30
        csr_mie_ssie <= csr_wdata[1];	// cpu_design/src/main/scala/cpu/CSR.scala:175:22, cpu_design/src/main/scala/cpu/Core.scala:36:24, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mie_msie <= csr_wdata[3];	// cpu_design/src/main/scala/cpu/CSR.scala:176:22, cpu_design/src/main/scala/cpu/Core.scala:36:24, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mie_stie <= csr_wdata[5];	// cpu_design/src/main/scala/cpu/CSR.scala:177:22, cpu_design/src/main/scala/cpu/Core.scala:36:24, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mie_mtie <= csr_wdata[7];	// cpu_design/src/main/scala/cpu/CSR.scala:178:22, cpu_design/src/main/scala/cpu/Core.scala:36:24, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mie_seie <= csr_wdata[9];	// cpu_design/src/main/scala/cpu/CSR.scala:179:22, cpu_design/src/main/scala/cpu/Core.scala:36:24, src/main/scala/chisel3/util/Mux.scala:126:16
        csr_mie_meie <= csr_wdata[11];	// cpu_design/src/main/scala/cpu/CSR.scala:180:22, cpu_design/src/main/scala/cpu/Core.scala:36:24, src/main/scala/chisel3/util/Mux.scala:126:16
      end
      if (~(|mem_reg_csr_cmd) | _csr_rdata_T_6 | _csr_rdata_T_8 | _csr_rdata_T_10
          | _csr_rdata_T_12 | _csr_rdata_T_14 | _csr_rdata_T_16 | ~_csr_rdata_T_18) begin	// cpu_design/src/main/scala/cpu/Core.scala:36:24, :38:29, :96:38, :382:63, :403:{24,30}, :404:30
      end
      else if (_csr_wdata_T)	// cpu_design/src/main/scala/cpu/Core.scala:397:22
        csr_mscratch <= mem_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:38:29, :90:38
      else if (_csr_wdata_T_1)	// cpu_design/src/main/scala/cpu/Core.scala:398:22
        csr_mscratch <= _csr_wdata_T_2;	// cpu_design/src/main/scala/cpu/Core.scala:38:29, :398:47
      else if (_csr_wdata_T_3)	// cpu_design/src/main/scala/cpu/Core.scala:399:22
        csr_mscratch <= _csr_wdata_T_5;	// cpu_design/src/main/scala/cpu/Core.scala:38:29, :399:47
      else	// cpu_design/src/main/scala/cpu/Core.scala:399:22
        csr_mscratch <= _csr_wdata_T_7;	// cpu_design/src/main/scala/cpu/Core.scala:38:29, src/main/scala/chisel3/util/Mux.scala:126:16
      if (~(|mem_reg_csr_cmd) | _csr_rdata_T_6 | _csr_rdata_T_8 | _csr_rdata_T_10
          | _csr_rdata_T_12 | _csr_rdata_T_14 | _csr_rdata_T_16 | _csr_rdata_T_18
          | ~_csr_rdata_T_20) begin	// cpu_design/src/main/scala/cpu/Core.scala:36:24, :96:38, :333:39, :382:63, :403:{24,30}, :404:30
      end
      else if (_csr_wdata_T)	// cpu_design/src/main/scala/cpu/Core.scala:397:22
        csr_mepc <= mem_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:39:25, :90:38
      else if (_csr_wdata_T_1)	// cpu_design/src/main/scala/cpu/Core.scala:398:22
        csr_mepc <= _csr_wdata_T_2;	// cpu_design/src/main/scala/cpu/Core.scala:39:25, :398:47
      else if (_csr_wdata_T_3)	// cpu_design/src/main/scala/cpu/Core.scala:399:22
        csr_mepc <= _csr_wdata_T_5;	// cpu_design/src/main/scala/cpu/Core.scala:39:25, :399:47
      else	// cpu_design/src/main/scala/cpu/Core.scala:399:22
        csr_mepc <= _csr_wdata_T_7;	// cpu_design/src/main/scala/cpu/Core.scala:39:25, src/main/scala/chisel3/util/Mux.scala:126:16
      if (~(|mem_reg_csr_cmd) | _csr_rdata_T_6 | _csr_rdata_T_8 | _csr_rdata_T_10
          | _csr_rdata_T_12 | _csr_rdata_T_14 | _csr_rdata_T_16 | _csr_rdata_T_18
          | _csr_rdata_T_20 | ~_csr_rdata_T_22) begin	// cpu_design/src/main/scala/cpu/Core.scala:36:24, :96:38, :333:39, :382:63, :403:{24,30}, :404:30
      end
      else if (_csr_wdata_T)	// cpu_design/src/main/scala/cpu/Core.scala:397:22
        csr_mcause <= mem_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:40:27, :90:38
      else if (_csr_wdata_T_1)	// cpu_design/src/main/scala/cpu/Core.scala:398:22
        csr_mcause <= _csr_wdata_T_2;	// cpu_design/src/main/scala/cpu/Core.scala:40:27, :398:47
      else if (_csr_wdata_T_3)	// cpu_design/src/main/scala/cpu/Core.scala:399:22
        csr_mcause <= _csr_wdata_T_5;	// cpu_design/src/main/scala/cpu/Core.scala:40:27, :399:47
      else	// cpu_design/src/main/scala/cpu/Core.scala:399:22
        csr_mcause <= _csr_wdata_T_7;	// cpu_design/src/main/scala/cpu/Core.scala:40:27, src/main/scala/chisel3/util/Mux.scala:126:16
      if (~(|mem_reg_csr_cmd) | _csr_rdata_T_6 | _csr_rdata_T_8 | _csr_rdata_T_10
          | _csr_rdata_T_12 | _csr_rdata_T_14 | _csr_rdata_T_16 | _csr_rdata_T_18
          | _csr_rdata_T_20 | _csr_rdata_T_22 | ~_csr_rdata_T_24) begin	// cpu_design/src/main/scala/cpu/Core.scala:36:24, :41:26, :96:38, :382:63, :403:{24,30}, :404:30
      end
      else if (_csr_wdata_T)	// cpu_design/src/main/scala/cpu/Core.scala:397:22
        csr_mtval <= mem_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:41:26, :90:38
      else if (_csr_wdata_T_1)	// cpu_design/src/main/scala/cpu/Core.scala:398:22
        csr_mtval <= _csr_wdata_T_2;	// cpu_design/src/main/scala/cpu/Core.scala:41:26, :398:47
      else if (_csr_wdata_T_3)	// cpu_design/src/main/scala/cpu/Core.scala:399:22
        csr_mtval <= _csr_wdata_T_5;	// cpu_design/src/main/scala/cpu/Core.scala:41:26, :399:47
      else	// cpu_design/src/main/scala/cpu/Core.scala:399:22
        csr_mtval <= _csr_wdata_T_7;	// cpu_design/src/main/scala/cpu/Core.scala:41:26, src/main/scala/chisel3/util/Mux.scala:126:16
      if (~(stall_flg | exe_br_flg | exe_jmp_flg | ~io_imem_valid))	// cpu_design/src/main/scala/cpu/Core.scala:132:19, :139:61, :156:58, :344:34, src/main/scala/chisel3/util/Mux.scala:126:16
        id_reg_pc <= if_reg_pc;	// cpu_design/src/main/scala/cpu/Core.scala:61:38, :115:26
      if (_id_inst_T)	// cpu_design/src/main/scala/cpu/Core.scala:142:17
        id_reg_inst <= 32'h13;	// cpu_design/src/main/scala/cpu/Core.scala:62:38, :117:20
      else if (~stall_flg)	// cpu_design/src/main/scala/cpu/Core.scala:156:58
        id_reg_inst <= if_inst;	// cpu_design/src/main/scala/cpu/Core.scala:62:38, :117:20
      if (mem_stall_flg | _id_inst_T) begin	// cpu_design/src/main/scala/cpu/Core.scala:65:38, :142:17, :291:59, :292:27, :379:32
      end
      else	// cpu_design/src/main/scala/cpu/Core.scala:65:38, :291:59, :292:27
        exe_reg_pc <= id_reg_pc;	// cpu_design/src/main/scala/cpu/Core.scala:61:38, :65:38
      if (~mem_stall_flg) begin	// cpu_design/src/main/scala/cpu/Core.scala:379:32
        exe_reg_wb_addr <= id_inst[11:7];	// cpu_design/src/main/scala/cpu/Core.scala:66:38, :167:20, :171:28
        exe_reg_op1_data <=
          _GEN_10[_csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7
                  | _csignals_T_9 | _csignals_T_11 | _csignals_T_13 | _GEN_6
                    ? 2'h0
                    : _csignals_T_67
                        ? 2'h1
                        : _csignals_T_69
                            ? 2'h0
                            : _csignals_T_71
                                ? 2'h2
                                : _csignals_T_73
                                    ? 2'h1
                                    : _csignals_T_75
                                        ? 2'h0
                                        : _csignals_T_77
                                            ? 2'h3
                                            : _csignals_T_79
                                                ? 2'h0
                                                : _csignals_T_81
                                                    ? 2'h3
                                                    : _csignals_T_83
                                                        ? 2'h0
                                                        : _csignals_T_85
                                                            ? 2'h3
                                                            : {_csignals_T_87, 1'h0}];	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :67:38, :71:38, :154:44, :160:62, :250:17, :251:17, :252:17, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/chisel3/util/Mux.scala:50:70, :126:16
        exe_reg_op2_data <=
          _GEN_11[_GEN_9
                    ? 3'h2
                    : _csignals_T_5
                        ? 3'h3
                        : _GEN_8
                            ? 3'h2
                            : _csignals_T_11
                                ? 3'h3
                                : _csignals_T_13
                                    ? 3'h2
                                    : _csignals_T_15
                                        ? 3'h3
                                        : _csignals_T_17
                                            ? 3'h1
                                            : _csignals_T_19
                                                ? 3'h2
                                                : _csignals_T_21 | _csignals_T_23
                                                  | _csignals_T_25 | _csignals_T_27
                                                    ? 3'h1
                                                    : _csignals_T_29 | _csignals_T_31
                                                      | _csignals_T_33
                                                        ? 3'h2
                                                        : _csignals_T_35 | _csignals_T_37
                                                          | _csignals_T_39
                                                            ? 3'h1
                                                            : _csignals_T_41
                                                              | _csignals_T_43
                                                              | _csignals_T_45
                                                                ? 3'h2
                                                                : _csignals_T_47
                                                                  | _csignals_T_49
                                                                    ? 3'h1
                                                                    : _GEN_7
                                                                        ? 3'h2
                                                                        : _GEN_5
                                                                            ? 3'h1
                                                                            : _csignals_T_67
                                                                                ? 3'h4
                                                                                : _csignals_T_69
                                                                                    ? 3'h2
                                                                                    : _GEN_4
                                                                                        ? 3'h5
                                                                                        : {2'h0,
                                                                                           ~(_csignals_T_75
                                                                                             | _csignals_T_77
                                                                                             | _csignals_T_79
                                                                                             | _csignals_T_81
                                                                                             | _csignals_T_83
                                                                                             | _csignals_T_85
                                                                                             | _csignals_T_87)}];	// cpu_design/src/main/scala/cpu/Core.scala:68:38, :71:38, :255:17, :256:17, :257:17, :258:17, :259:17, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/chisel3/util/Mux.scala:50:70, :126:16
        exe_reg_rs2_data <= id_rs2_data;	// cpu_design/src/main/scala/cpu/Core.scala:69:38, src/main/scala/chisel3/util/Mux.scala:126:16
        if (_csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9
            | _csignals_T_11 | _csignals_T_13 | _csignals_T_15 | _csignals_T_17
            | _csignals_T_19)	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
          exe_reg_exe_fun <= 5'h1;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_21)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h2;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_23)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h3;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_25)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h4;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_27)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h5;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_29)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h3;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_31)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h4;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_33)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h5;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_35)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h6;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_37)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h7;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_39)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h8;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_41)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h6;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_43)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h7;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_45)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h8;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_47)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h9;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_49)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'hA;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_51)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h9;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_53)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'hA;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_55)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'hB;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_57)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'hC;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_59)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'hE;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_61)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h10;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_63)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'hD;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_65)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'hF;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_67)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h1;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_csignals_T_69)	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_exe_fun <= 5'h11;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_GEN_4)	// src/main/scala/chisel3/util/Lookup.scala:34:39
          exe_reg_exe_fun <= 5'h1;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else if (_GEN_3)	// src/main/scala/chisel3/util/Lookup.scala:34:39
          exe_reg_exe_fun <= 5'h12;	// cpu_design/src/main/scala/cpu/Core.scala:70:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        else	// src/main/scala/chisel3/util/Lookup.scala:34:39
          exe_reg_exe_fun <= 5'h0;	// cpu_design/src/main/scala/cpu/Core.scala:66:38, :70:38
        exe_reg_mem_wen <=
          _GEN_9
            ? 2'h0
            : _csignals_T_5
                ? 2'h1
                : _GEN_8
                    ? 2'h0
                    : _csignals_T_11
                        ? 2'h1
                        : _csignals_T_13 ? 2'h0 : {1'h0, _csignals_T_15};	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :71:38, :154:44, :160:62, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
        if (_GEN_9) begin	// src/main/scala/chisel3/util/Lookup.scala:34:39
          exe_reg_rf_wen <= 2'h1;	// cpu_design/src/main/scala/cpu/Core.scala:72:38, :154:44
          exe_reg_wb_sel <= 3'h1;	// cpu_design/src/main/scala/cpu/Core.scala:73:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        end
        else if (_csignals_T_5) begin	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_rf_wen <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :72:38
          exe_reg_wb_sel <= 3'h0;	// cpu_design/src/main/scala/cpu/Core.scala:73:38
        end
        else if (_GEN_8) begin	// src/main/scala/chisel3/util/Lookup.scala:34:39
          exe_reg_rf_wen <= 2'h1;	// cpu_design/src/main/scala/cpu/Core.scala:72:38, :154:44
          exe_reg_wb_sel <= 3'h1;	// cpu_design/src/main/scala/cpu/Core.scala:73:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        end
        else if (_csignals_T_11) begin	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_rf_wen <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :72:38
          exe_reg_wb_sel <= 3'h0;	// cpu_design/src/main/scala/cpu/Core.scala:73:38
        end
        else if (_csignals_T_13) begin	// src/main/scala/chisel3/util/Lookup.scala:31:38
          exe_reg_rf_wen <= 2'h1;	// cpu_design/src/main/scala/cpu/Core.scala:72:38, :154:44
          exe_reg_wb_sel <= 3'h1;	// cpu_design/src/main/scala/cpu/Core.scala:73:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        end
        else begin	// src/main/scala/chisel3/util/Lookup.scala:31:38
          if (_csignals_T_15)	// src/main/scala/chisel3/util/Lookup.scala:31:38
            exe_reg_rf_wen <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :72:38
          else if (_csignals_T_17 | _csignals_T_19 | _csignals_T_21 | _csignals_T_23
                   | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31
                   | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _csignals_T_39
                   | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47
                   | _csignals_T_49 | _GEN_7)	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
            exe_reg_rf_wen <= 2'h1;	// cpu_design/src/main/scala/cpu/Core.scala:72:38, :154:44
          else if (_GEN_5)	// src/main/scala/chisel3/util/Lookup.scala:34:39
            exe_reg_rf_wen <= 2'h0;	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :72:38
          else	// src/main/scala/chisel3/util/Lookup.scala:34:39
            exe_reg_rf_wen <=
              {1'h0,
               _csignals_T_67 | _csignals_T_69 | _csignals_T_71 | _csignals_T_73
                 | _GEN_3};	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :72:38, :160:62, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
          if (_GEN_6)	// src/main/scala/chisel3/util/Lookup.scala:34:39
            exe_reg_wb_sel <= 3'h0;	// cpu_design/src/main/scala/cpu/Core.scala:73:38
          else if (_csignals_T_67 | _csignals_T_69)	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
            exe_reg_wb_sel <= 3'h2;	// cpu_design/src/main/scala/cpu/Core.scala:73:38, src/main/scala/chisel3/util/Lookup.scala:34:39
          else if (_GEN_4 | ~_GEN_3)	// src/main/scala/chisel3/util/Lookup.scala:34:39
            exe_reg_wb_sel <= 3'h0;	// cpu_design/src/main/scala/cpu/Core.scala:73:38
          else	// src/main/scala/chisel3/util/Lookup.scala:34:39
            exe_reg_wb_sel <= 3'h3;	// cpu_design/src/main/scala/cpu/Core.scala:73:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        end
        exe_reg_csr_addr <= csignals_6 == 3'h4 ? 12'h342 : id_inst[31:20];	// cpu_design/src/main/scala/cpu/Core.scala:74:38, :167:20, :185:25, :262:{24,36}, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:50:70
        exe_reg_csr_cmd <= csignals_6;	// cpu_design/src/main/scala/cpu/Core.scala:75:38, src/main/scala/chisel3/util/Lookup.scala:34:39
        exe_reg_imm_b_sext <=
          {{20{id_inst[31]}}, id_inst[7], id_inst[30:25], id_inst[11:8], 1'h0};	// cpu_design/src/main/scala/cpu/Core.scala:9:14, :78:38, :160:62, :167:20, :189:{29,42,54,71}, :190:26
        exe_reg_mem_w <=
          {29'h0,
           _csignals_T_1
             ? 3'h3
             : _csignals_T_3
                 ? 3'h5
                 : _csignals_T_5
                     ? 3'h3
                     : _csignals_T_7
                         ? 3'h2
                         : _csignals_T_9
                             ? 3'h4
                             : _csignals_T_11
                                 ? 3'h2
                                 : {2'h0, _csignals_T_13 | _csignals_T_15}};	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :81:38, :285:27, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/chisel3/util/Mux.scala:50:70
        exe_reg_mret <= id_inst == 32'h30200073;	// cpu_design/src/main/scala/cpu/Core.scala:85:38, :167:20, :264:25
        mem_reg_pc <= exe_reg_pc;	// cpu_design/src/main/scala/cpu/Core.scala:65:38, :88:38
        mem_reg_wb_addr <= exe_reg_wb_addr;	// cpu_design/src/main/scala/cpu/Core.scala:66:38, :89:38
        mem_reg_op1_data <= exe_reg_op1_data;	// cpu_design/src/main/scala/cpu/Core.scala:67:38, :90:38
        mem_reg_rs2_data <= exe_reg_rs2_data;	// cpu_design/src/main/scala/cpu/Core.scala:69:38, :91:38
        mem_reg_mem_wen <= exe_reg_mem_wen;	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :92:38
        mem_reg_rf_wen <= exe_reg_rf_wen;	// cpu_design/src/main/scala/cpu/Core.scala:72:38, :93:38
        mem_reg_wb_sel <= exe_reg_wb_sel;	// cpu_design/src/main/scala/cpu/Core.scala:73:38, :94:38
        mem_reg_csr_addr <= exe_reg_csr_addr;	// cpu_design/src/main/scala/cpu/Core.scala:74:38, :95:38
        mem_reg_csr_cmd <= exe_reg_csr_cmd;	// cpu_design/src/main/scala/cpu/Core.scala:75:38, :96:38
        mem_reg_alu_out <= exe_alu_out;	// cpu_design/src/main/scala/cpu/Core.scala:98:38, src/main/scala/chisel3/util/Mux.scala:126:16
        mem_reg_mem_w <= exe_reg_mem_w;	// cpu_design/src/main/scala/cpu/Core.scala:81:38, :99:38
        mem_reg_mem_wstrb <= _mem_reg_mem_wstrb_T_7[3:0];	// cpu_design/src/main/scala/cpu/Core.scala:100:38, :367:{8,31}
      end
      wb_reg_wb_addr <= mem_reg_wb_addr;	// cpu_design/src/main/scala/cpu/Core.scala:89:38, :103:38
      wb_reg_rf_wen <= mem_stall_flg ? 2'h0 : mem_reg_rf_wen;	// cpu_design/src/main/scala/cpu/Core.scala:71:38, :93:38, :104:38, :379:32, :445:24
      wb_reg_wb_data <= mem_wb_data;	// cpu_design/src/main/scala/cpu/Core.scala:105:38, src/main/scala/chisel3/util/Mux.scala:126:16
      if (exe_br_flg)	// src/main/scala/chisel3/util/Mux.scala:126:16
        if_reg_pc <= exe_reg_mret ? csr_mepc : exe_reg_pc + exe_reg_imm_b_sext;	// cpu_design/src/main/scala/cpu/Core.scala:39:25, :65:38, :78:38, :85:38, :115:26, :327:39, src/main/scala/chisel3/util/Mux.scala:126:16
      else if (exe_jmp_flg)	// cpu_design/src/main/scala/cpu/Core.scala:344:34
        if_reg_pc <= exe_alu_out;	// cpu_design/src/main/scala/cpu/Core.scala:115:26, src/main/scala/chisel3/util/Mux.scala:126:16
      else if (if_inst == 32'h73)	// cpu_design/src/main/scala/cpu/Core.scala:117:20, :131:14
        if_reg_pc <= csr_trap_vector;	// cpu_design/src/main/scala/cpu/Core.scala:33:32, :115:26
      else if (~(stall_flg | ~io_imem_valid))	// cpu_design/src/main/scala/cpu/Core.scala:132:{16,19}, :156:58
        if_reg_pc <= if_reg_pc + 32'h4;	// cpu_design/src/main/scala/cpu/Core.scala:115:26, :126:31, :432:20
      if (~(if_inst == 32'h13))	// cpu_design/src/main/scala/cpu/Core.scala:117:20, :460:{25,34}
        successDetected <= if_inst == 32'h513;	// cpu_design/src/main/scala/cpu/Core.scala:117:20, :459:32, :460:54
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// cpu_design/src/main/scala/cpu/Core.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// cpu_design/src/main/scala/cpu/Core.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// cpu_design/src/main/scala/cpu/Core.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:32];	// cpu_design/src/main/scala/cpu/Core.scala:8:7
    initial begin	// cpu_design/src/main/scala/cpu/Core.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/cpu/Core.scala:8:7
        `INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/cpu/Core.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// cpu_design/src/main/scala/cpu/Core.scala:8:7
        for (logic [5:0] i = 6'h0; i < 6'h21; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// cpu_design/src/main/scala/cpu/Core.scala:8:7
        end	// cpu_design/src/main/scala/cpu/Core.scala:8:7
        csr_gpio_out = _RANDOM[6'h0];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :32:29
        csr_trap_vector = _RANDOM[6'h1];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :33:32
        csr_mstatus_wpri0 = _RANDOM[6'h2][0];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_sie = _RANDOM[6'h2][1];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_wpri1 = _RANDOM[6'h2][2];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_mie = _RANDOM[6'h2][3];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_wpri2 = _RANDOM[6'h2][4];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_spie = _RANDOM[6'h2][5];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_ube = _RANDOM[6'h2][6];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_mpie = _RANDOM[6'h2][7];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_spp = _RANDOM[6'h2][8];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_vs = _RANDOM[6'h2][10:9];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_mpp = _RANDOM[6'h2][12:11];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_fs = _RANDOM[6'h2][14:13];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_xs = _RANDOM[6'h2][16:15];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_mprv = _RANDOM[6'h2][17];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_sum = _RANDOM[6'h2][18];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_mxr = _RANDOM[6'h2][19];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_tvm = _RANDOM[6'h2][20];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_tw = _RANDOM[6'h2][21];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_tsr = _RANDOM[6'h2][22];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_wpri3 = _RANDOM[6'h2][31:23];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_sbe = _RANDOM[6'h3][4];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_mbe = _RANDOM[6'h3][5];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_wpri4 = _RANDOM[6'h3][30:6];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_sd = _RANDOM[6'h3][31];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mstatus_wpri5 = _RANDOM[6'h4][3:0];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28
        csr_mie_ssie = _RANDOM[6'h4][4];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28, :36:24
        csr_mie_msie = _RANDOM[6'h4][5];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28, :36:24
        csr_mie_stie = _RANDOM[6'h4][6];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28, :36:24
        csr_mie_mtie = _RANDOM[6'h4][7];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28, :36:24
        csr_mie_seie = _RANDOM[6'h4][8];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28, :36:24
        csr_mie_meie = _RANDOM[6'h4][9];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28, :36:24
        csr_mscratch = {_RANDOM[6'h4][31:10], _RANDOM[6'h5][9:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :35:28, :38:29
        csr_mepc = {_RANDOM[6'h5][31:10], _RANDOM[6'h6][9:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :38:29, :39:25
        csr_mcause = {_RANDOM[6'h6][31:10], _RANDOM[6'h7][9:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :39:25, :40:27
        csr_mtval = {_RANDOM[6'h7][31:10], _RANDOM[6'h8][9:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :40:27, :41:26
        id_reg_pc = {_RANDOM[6'h8][31:10], _RANDOM[6'h9][9:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :41:26, :61:38
        id_reg_inst = {_RANDOM[6'h9][31:10], _RANDOM[6'hA][9:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :61:38, :62:38
        exe_reg_pc = {_RANDOM[6'hA][31:10], _RANDOM[6'hB][9:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :62:38, :65:38
        exe_reg_wb_addr = _RANDOM[6'hB][14:10];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :65:38, :66:38
        exe_reg_op1_data = {_RANDOM[6'hB][31:15], _RANDOM[6'hC][14:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :65:38, :67:38
        exe_reg_op2_data = {_RANDOM[6'hC][31:15], _RANDOM[6'hD][14:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :67:38, :68:38
        exe_reg_rs2_data = {_RANDOM[6'hD][31:15], _RANDOM[6'hE][14:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :68:38, :69:38
        exe_reg_exe_fun = _RANDOM[6'hE][19:15];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :69:38, :70:38
        exe_reg_mem_wen = _RANDOM[6'hE][21:20];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :69:38, :71:38
        exe_reg_rf_wen = _RANDOM[6'hE][23:22];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :69:38, :72:38
        exe_reg_wb_sel = _RANDOM[6'hE][26:24];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :69:38, :73:38
        exe_reg_csr_addr = {_RANDOM[6'hE][31:27], _RANDOM[6'hF][6:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :69:38, :74:38
        exe_reg_csr_cmd = _RANDOM[6'hF][9:7];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :74:38, :75:38
        exe_reg_imm_b_sext = {_RANDOM[6'h11][31:10], _RANDOM[6'h12][9:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :78:38
        exe_reg_mem_w = {_RANDOM[6'h14][31:10], _RANDOM[6'h15][9:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :81:38
        exe_reg_mret = _RANDOM[6'h17][11];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :85:38
        mem_reg_pc = {_RANDOM[6'h17][31:12], _RANDOM[6'h18][11:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :85:38, :88:38
        mem_reg_wb_addr = _RANDOM[6'h18][16:12];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :88:38, :89:38
        mem_reg_op1_data = {_RANDOM[6'h18][31:17], _RANDOM[6'h19][16:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :88:38, :90:38
        mem_reg_rs2_data = {_RANDOM[6'h19][31:17], _RANDOM[6'h1A][16:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :90:38, :91:38
        mem_reg_mem_wen = _RANDOM[6'h1A][18:17];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :91:38, :92:38
        mem_reg_rf_wen = _RANDOM[6'h1A][20:19];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :91:38, :93:38
        mem_reg_wb_sel = _RANDOM[6'h1A][23:21];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :91:38, :94:38
        mem_reg_csr_addr = {_RANDOM[6'h1A][31:24], _RANDOM[6'h1B][3:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :91:38, :95:38
        mem_reg_csr_cmd = _RANDOM[6'h1B][6:4];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :95:38, :96:38
        mem_reg_alu_out = {_RANDOM[6'h1C][31:7], _RANDOM[6'h1D][6:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :98:38
        mem_reg_mem_w = {_RANDOM[6'h1D][31:7], _RANDOM[6'h1E][6:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :98:38, :99:38
        mem_reg_mem_wstrb = _RANDOM[6'h1E][10:7];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :99:38, :100:38
        wb_reg_wb_addr = _RANDOM[6'h1E][15:11];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :99:38, :103:38
        wb_reg_rf_wen = _RANDOM[6'h1E][17:16];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :99:38, :104:38
        wb_reg_wb_data = {_RANDOM[6'h1E][31:18], _RANDOM[6'h1F][17:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :99:38, :105:38
        if_reg_pc = {_RANDOM[6'h1F][31:18], _RANDOM[6'h20][17:0]};	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :105:38, :115:26
        successDetected = _RANDOM[6'h20][18];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :115:26, :459:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// cpu_design/src/main/scala/cpu/Core.scala:8:7
      `FIRRTL_AFTER_INITIAL	// cpu_design/src/main/scala/cpu/Core.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  regfile_32x32 regfile_ext (	// cpu_design/src/main/scala/cpu/Core.scala:30:20
    .R0_addr (id_inst[24:20]),	// cpu_design/src/main/scala/cpu/Core.scala:167:20, :170:28
    .R0_en   (1'h1),	// cpu_design/src/main/scala/cpu/Core.scala:8:7
    .R0_clk  (clock),
    .R0_data (_regfile_ext_R0_data),
    .R1_addr (id_inst[19:15]),	// cpu_design/src/main/scala/cpu/Core.scala:167:20, :169:28
    .R1_en   (1'h1),	// cpu_design/src/main/scala/cpu/Core.scala:8:7
    .R1_clk  (clock),
    .R1_data (_regfile_ext_R1_data),
    .W0_addr (wb_reg_wb_addr),	// cpu_design/src/main/scala/cpu/Core.scala:103:38
    .W0_en   (_id_rs2_data_T_5),	// cpu_design/src/main/scala/cpu/Core.scala:177:59
    .W0_clk  (clock),
    .W0_data (wb_reg_wb_data)	// cpu_design/src/main/scala/cpu/Core.scala:105:38
  );
  assign io_imem_addr = if_reg_pc;	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :115:26
  assign io_dmem_addr = mem_reg_alu_out;	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :98:38
  assign io_dmem_ren = io_dmem_ren_0;	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :374:35
  assign io_dmem_wen = mem_reg_mem_wen[0];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :92:38, :375:17
  assign io_dmem_wstrb = mem_reg_mem_wstrb;	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :100:38
  assign io_dmem_wdata = _io_dmem_wdata_T_2[31:0];	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :377:{38,71}
  assign io_success = successDetected;	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :459:32
  assign io_exit = if_inst == 32'h73;	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :117:20, :131:14, :462:22
  assign io_debug_pc = if_reg_pc;	// cpu_design/src/main/scala/cpu/Core.scala:8:7, :115:26
endmodule

module DMemDecoder(	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7
  input  [31:0] io_initiator_addr,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output [31:0] io_initiator_rdata,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  input         io_initiator_ren,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output        io_initiator_rvalid,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  input         io_initiator_wen,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  input  [3:0]  io_initiator_wstrb,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  input  [31:0] io_initiator_wdata,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output [31:0] io_targets_0_addr,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  input  [31:0] io_targets_0_rdata,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output        io_targets_0_ren,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  input         io_targets_0_rvalid,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output        io_targets_0_wen,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output [3:0]  io_targets_0_wstrb,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output [31:0] io_targets_0_wdata,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
                io_targets_1_addr,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  input  [31:0] io_targets_1_rdata,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output        io_targets_1_wen,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output [3:0]  io_targets_1_wstrb,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output [31:0] io_targets_1_wdata,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
                io_targets_2_addr,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  input  [31:0] io_targets_2_rdata,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output        io_targets_2_ren,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  input         io_targets_2_rvalid,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output        io_targets_2_wen,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  output [31:0] io_targets_2_wdata,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
                io_targets_3_addr,	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
  input  [31:0] io_targets_3_rdata	// cpu_design/src/main/scala/cpu/Decoder.scala:8:14
);

  wire _GEN = io_initiator_addr < 32'h2000;	// cpu_design/src/main/scala/cpu/Decoder.scala:35:60
  wire _GEN_0 = io_initiator_addr > 32'h9FFFFFFF & io_initiator_addr < 32'hA0000040;	// cpu_design/src/main/scala/cpu/Decoder.scala:35:{18,39,60}
  wire _GEN_1 = io_initiator_addr > 32'hAFFFFFFF & io_initiator_addr < 32'hB0020000;	// cpu_design/src/main/scala/cpu/Decoder.scala:35:{18,39,60}
  wire _GEN_2 = io_initiator_addr > 32'hB001FFFF & io_initiator_addr < 32'hB0021000;	// cpu_design/src/main/scala/cpu/Decoder.scala:35:{18,39,60}
  assign io_initiator_rdata =
    _GEN_2
      ? io_targets_3_rdata
      : _GEN_1
          ? io_targets_2_rdata
          : _GEN_0 ? io_targets_1_rdata : _GEN ? io_targets_0_rdata : 32'hDEADBEEF;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :14:26, :35:{39,60,83}, :39:13
  assign io_initiator_rvalid =
    _GEN_2 | (_GEN_1 ? io_targets_2_rvalid : _GEN_0 | ~_GEN | io_targets_0_rvalid);	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :13:27, :35:{39,60,83}, :38:14
  assign io_targets_0_addr = _GEN ? io_initiator_addr : 32'h0;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :23:27, :35:{60,83}, :36:12
  assign io_targets_0_ren = _GEN & io_initiator_ren;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :24:26, :35:{60,83}, :37:11
  assign io_targets_0_wen = _GEN & io_initiator_wen;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :25:26, :35:{60,83}, :40:11
  assign io_targets_0_wstrb = _GEN ? io_initiator_wstrb : 4'hF;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :27:28, :35:{60,83}, :42:13
  assign io_targets_0_wdata = _GEN ? io_initiator_wdata : 32'hDEADBEEF;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :14:26, :26:28, :35:{60,83}, :41:13
  assign io_targets_1_addr = _GEN_0 ? io_initiator_addr + 32'h60000000 : 32'h0;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :23:27, :35:{39,83}, :36:{12,33}
  assign io_targets_1_wen = _GEN_0 & io_initiator_wen;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :25:26, :35:{39,83}, :40:11
  assign io_targets_1_wstrb = _GEN_0 ? io_initiator_wstrb : 4'hF;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :27:28, :35:{39,83}, :42:13
  assign io_targets_1_wdata = _GEN_0 ? io_initiator_wdata : 32'hDEADBEEF;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :14:26, :26:28, :35:{39,83}, :41:13
  assign io_targets_2_addr = _GEN_1 ? io_initiator_addr + 32'h50000000 : 32'h0;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :23:27, :35:{39,83}, :36:{12,33}
  assign io_targets_2_ren = _GEN_1 & io_initiator_ren;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :24:26, :35:{39,83}, :37:11
  assign io_targets_2_wen = _GEN_1 & io_initiator_wen;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :25:26, :35:{39,83}, :40:11
  assign io_targets_2_wdata = _GEN_1 ? io_initiator_wdata : 32'hDEADBEEF;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :14:26, :26:28, :35:{39,83}, :41:13
  assign io_targets_3_addr = _GEN_2 ? io_initiator_addr + 32'h4FFE0000 : 32'h0;	// cpu_design/src/main/scala/cpu/Decoder.scala:7:7, :23:27, :35:{39,83}, :36:{12,33}
endmodule

// external module DPB

module GowinDualPortMemory(	// cpu_design/src/main/scala/gowin/dpb.scala:131:7
  output [7:0]  io_portA_dataOut,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [10:0] io_portA_address,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input         io_portA_clock,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portA_reset,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [7:0]  io_portB_dataIn,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  output [7:0]  io_portB_dataOut,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [10:0] io_portB_address,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input         io_portB_chipEnable,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_writeEnable,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_clock,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_reset	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
);

  wire [15:0] _dpb_DOA;	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
  wire [15:0] _dpb_DOB;	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
  DPB #(
    .BIT_WIDTH_0(8),
    .BIT_WIDTH_1(8),
    .BLK_SEL_0(3'b000),
    .BLK_SEL_1(3'b000),
    .INIT_RAM_00(256'h131393133723232323232323232323232323b713ef13176fa393676393336f6f),
    .INIT_RAM_01(256'h936f23636f23636f23636f23636f23636f932363933313939313939393139313),
    .INIT_RAM_02(256'h93b793131393131337e31313e323933383b393939313933713b7e313e3931323),
    .INIT_RAM_03(256'h333363139313b3139313b393b3931363139313b3939393732363e393831337b7),
    .INIT_RAM_04(256'h3313e3939333139393639363b3131313339393136313139333639363b3639363),
    .INIT_RAM_05(256'hb3936f2393036f93b363139333136313136f13e36fb7030303ef232323933313),
    .INIT_RAM_06(256'h6fa393036f13336313b393639313b393),
    .READ_MODE0(1'b0),
    .READ_MODE1(1'b0),
    .RESET_MODE("SYNC"),
    .WRITE_MODE0(2'b00),
    .WRITE_MODE1(2'b00)
  ) dpb (	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
    .DOA     (_dpb_DOA),
    .DOB     (_dpb_DOB),
    .DIA     (16'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:152:21, :157:20
    .DIB     ({8'h0, io_portB_dataIn}),	// cpu_design/src/main/scala/gowin/dpb.scala:168:20
    .ADA     ({io_portA_address, 3'h0}),	// cpu_design/src/main/scala/gowin/dpb.scala:159:40, :163:24
    .ADB     ({io_portB_address, 3'h0}),	// cpu_design/src/main/scala/gowin/dpb.scala:163:24, :170:40
    .WREA    (1'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .WREB    (io_portB_writeEnable),
    .CEA     (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .CEB     (io_portB_chipEnable),
    .CLKA    (io_portA_clock),
    .CLKB    (io_portB_clock),
    .RESETA  (io_portA_reset),
    .RESETB  (io_portB_reset),
    .OCEA    (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .OCEB    (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .BLKSELA (3'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:163:24
    .BLKSELB (3'h0)	// cpu_design/src/main/scala/gowin/dpb.scala:163:24
  );
  assign io_portA_dataOut = _dpb_DOA[7:0];	// cpu_design/src/main/scala/gowin/dpb.scala:131:7, :152:21, :158:26
  assign io_portB_dataOut = _dpb_DOB[7:0];	// cpu_design/src/main/scala/gowin/dpb.scala:131:7, :152:21, :169:26
endmodule

// external module DPB

module GowinDualPortMemory_1(	// cpu_design/src/main/scala/gowin/dpb.scala:131:7
  output [7:0]  io_portA_dataOut,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [10:0] io_portA_address,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input         io_portA_clock,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portA_reset,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [7:0]  io_portB_dataIn,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  output [7:0]  io_portB_dataOut,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [10:0] io_portB_address,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input         io_portB_chipEnable,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_writeEnable,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_clock,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_reset	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
);

  wire [15:0] _dpb_DOA;	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
  wire [15:0] _dpb_DOB;	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
  DPB #(
    .BIT_WIDTH_0(8),
    .BIT_WIDTH_1(8),
    .BLK_SEL_0(3'b000),
    .BLK_SEL_1(3'b000),
    .INIT_RAM_00(256'he030808062e20222426282a2c2e202226244501000121f08f87809407060000),
    .INIT_RAM_01(256'h7f020e6f02066f02066f02066f020e6f087206886079707850403020f0f0e05),
    .INIT_RAM_02(256'hd0c0409040b0c0a0b1c060794008708a505950786050a07061616069c870720),
    .INIT_RAM_03(256'h409140785160743973687978717079407370ae4f4d49790a01c8cf7a70b0d06),
    .INIT_RAM_04(256'h5958c8909889689090409148e8895ce07153707940706370c1407060b140706),
    .INIT_RAM_05(256'h8717f0ae884ef087851808888505040588f00a12f006282627f0222426050515),
    .INIT_RAM_06(256'hf00f87aff00608180308080408038797),
    .READ_MODE0(1'b0),
    .READ_MODE1(1'b0),
    .RESET_MODE("SYNC"),
    .WRITE_MODE0(2'b00),
    .WRITE_MODE1(2'b00)
  ) dpb (	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
    .DOA     (_dpb_DOA),
    .DOB     (_dpb_DOB),
    .DIA     (16'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:152:21, :157:20
    .DIB     ({8'h0, io_portB_dataIn}),	// cpu_design/src/main/scala/gowin/dpb.scala:168:20
    .ADA     ({io_portA_address, 3'h0}),	// cpu_design/src/main/scala/gowin/dpb.scala:159:40, :163:24
    .ADB     ({io_portB_address, 3'h0}),	// cpu_design/src/main/scala/gowin/dpb.scala:163:24, :170:40
    .WREA    (1'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .WREB    (io_portB_writeEnable),
    .CEA     (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .CEB     (io_portB_chipEnable),
    .CLKA    (io_portA_clock),
    .CLKB    (io_portB_clock),
    .RESETA  (io_portA_reset),
    .RESETB  (io_portB_reset),
    .OCEA    (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .OCEB    (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .BLKSELA (3'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:163:24
    .BLKSELB (3'h0)	// cpu_design/src/main/scala/gowin/dpb.scala:163:24
  );
  assign io_portA_dataOut = _dpb_DOA[7:0];	// cpu_design/src/main/scala/gowin/dpb.scala:131:7, :152:21, :158:26
  assign io_portB_dataOut = _dpb_DOB[7:0];	// cpu_design/src/main/scala/gowin/dpb.scala:131:7, :152:21, :169:26
endmodule

// external module DPB

module GowinDualPortMemory_2(	// cpu_design/src/main/scala/gowin/dpb.scala:131:7
  output [7:0]  io_portA_dataOut,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [10:0] io_portA_address,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input         io_portA_clock,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portA_reset,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [7:0]  io_portB_dataIn,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  output [7:0]  io_portB_dataOut,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [10:0] io_portB_address,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input         io_portB_chipEnable,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_writeEnable,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_clock,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_reset	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
);

  wire [15:0] _dpb_DOA;	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
  wire [15:0] _dpb_DOB;	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
  DPB #(
    .BIT_WIDTH_0(8),
    .BIT_WIDTH_1(8),
    .BLK_SEL_0(3'b000),
    .BLK_SEL_1(3'b000),
    .INIT_RAM_00(256'hc01050a000b1a1918171615141312191118100014081001fb71700c705c50040),
    .INIT_RAM_01(256'h701fe7fedff7f59fa7fe5f57f31f77f89f0687f817e6270005f00080f0703080),
    .INIT_RAM_02(256'hb00210000010100000d78607a7b817f605b72700068000000000b606e60600f7),
    .INIT_RAM_03(256'h847907f70a36fd16278927478724100790841a9714541404960a07470c0b0000),
    .INIT_RAM_04(256'h3529e919046529f9100e90e6650a3717872989100790148480f4500470f98009),
    .INIT_RAM_05(256'hc7261fc848f8df07c5a81807a5100390051f00ba5f004181c11f01c1e1000565),
    .INIT_RAM_06(256'h1fe347075f16a8131318100e9008fe67),
    .READ_MODE0(1'b0),
    .READ_MODE1(1'b0),
    .RESET_MODE("SYNC"),
    .WRITE_MODE0(2'b00),
    .WRITE_MODE1(2'b00)
  ) dpb (	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
    .DOA     (_dpb_DOA),
    .DOB     (_dpb_DOB),
    .DIA     (16'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:152:21, :157:20
    .DIB     ({8'h0, io_portB_dataIn}),	// cpu_design/src/main/scala/gowin/dpb.scala:168:20
    .ADA     ({io_portA_address, 3'h0}),	// cpu_design/src/main/scala/gowin/dpb.scala:159:40, :163:24
    .ADB     ({io_portB_address, 3'h0}),	// cpu_design/src/main/scala/gowin/dpb.scala:163:24, :170:40
    .WREA    (1'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .WREB    (io_portB_writeEnable),
    .CEA     (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .CEB     (io_portB_chipEnable),
    .CLKA    (io_portA_clock),
    .CLKB    (io_portB_clock),
    .RESETA  (io_portA_reset),
    .RESETB  (io_portB_reset),
    .OCEA    (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .OCEB    (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .BLKSELA (3'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:163:24
    .BLKSELB (3'h0)	// cpu_design/src/main/scala/gowin/dpb.scala:163:24
  );
  assign io_portA_dataOut = _dpb_DOA[7:0];	// cpu_design/src/main/scala/gowin/dpb.scala:131:7, :152:21, :158:26
  assign io_portB_dataOut = _dpb_DOB[7:0];	// cpu_design/src/main/scala/gowin/dpb.scala:131:7, :152:21, :169:26
endmodule

// external module DPB

module GowinDualPortMemory_3(	// cpu_design/src/main/scala/gowin/dpb.scala:131:7
  output [7:0]  io_portA_dataOut,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [10:0] io_portA_address,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input         io_portA_clock,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portA_reset,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [7:0]  io_portB_dataIn,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  output [7:0]  io_portB_dataOut,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input  [10:0] io_portB_address,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
  input         io_portB_chipEnable,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_writeEnable,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_clock,	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
                io_portB_reset	// cpu_design/src/main/scala/gowin/dpb.scala:132:16
);

  wire [15:0] _dpb_DOA;	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
  wire [15:0] _dpb_DOB;	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
  DPB #(
    .BIT_WIDTH_0(8),
    .BIT_WIDTH_1(8),
    .BLK_SEL_0(3'b000),
    .BLK_SEL_1(3'b000),
    .INIT_RAM_00(256'h2020100b001030303030303030305040404b0fb00fd00fffe00000000000202),
    .INIT_RAM_01(256'hcfc0100fc0100fd0000fe0000ff0000fe00000000000000840f0c0f03000403),
    .INIT_RAM_02(256'h3b0000000000000b0fc0014fe00000000000000a00034b034b0f814f8000500),
    .INIT_RAM_03(256'h1010cff0000000000ff01000000000000ff00000000007c0010fe0000ecb0a0),
    .INIT_RAM_04(256'h100f000000100ff0000000a010000000000ff00000000ff4100020041000400),
    .INIT_RAM_05(256'hfeff00fff014000000000000000000f000f1fca0000000d7010000000100),
    .INIT_RAM_06(256'hfeff0000f20000010001000000000000),
    .READ_MODE0(1'b0),
    .READ_MODE1(1'b0),
    .RESET_MODE("SYNC"),
    .WRITE_MODE0(2'b00),
    .WRITE_MODE1(2'b00)
  ) dpb (	// cpu_design/src/main/scala/gowin/dpb.scala:152:21
    .DOA     (_dpb_DOA),
    .DOB     (_dpb_DOB),
    .DIA     (16'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:152:21, :157:20
    .DIB     ({8'h0, io_portB_dataIn}),	// cpu_design/src/main/scala/gowin/dpb.scala:168:20
    .ADA     ({io_portA_address, 3'h0}),	// cpu_design/src/main/scala/gowin/dpb.scala:159:40, :163:24
    .ADB     ({io_portB_address, 3'h0}),	// cpu_design/src/main/scala/gowin/dpb.scala:163:24, :170:40
    .WREA    (1'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .WREB    (io_portB_writeEnable),
    .CEA     (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .CEB     (io_portB_chipEnable),
    .CLKA    (io_portA_clock),
    .CLKB    (io_portB_clock),
    .RESETA  (io_portA_reset),
    .RESETB  (io_portB_reset),
    .OCEA    (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .OCEB    (1'h1),	// cpu_design/src/main/scala/gowin/dpb.scala:132:16, :152:21
    .BLKSELA (3'h0),	// cpu_design/src/main/scala/gowin/dpb.scala:163:24
    .BLKSELB (3'h0)	// cpu_design/src/main/scala/gowin/dpb.scala:163:24
  );
  assign io_portA_dataOut = _dpb_DOA[7:0];	// cpu_design/src/main/scala/gowin/dpb.scala:131:7, :152:21, :158:26
  assign io_portB_dataOut = _dpb_DOB[7:0];	// cpu_design/src/main/scala/gowin/dpb.scala:131:7, :152:21, :169:26
endmodule

module Memory(	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
  input         clock,	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
                reset,	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
  input  [31:0] io_imem_addr,	// cpu_design/src/main/scala/cpu/Memory.scala:31:14
  output [31:0] io_imem_inst,	// cpu_design/src/main/scala/cpu/Memory.scala:31:14
  output        io_imem_valid,	// cpu_design/src/main/scala/cpu/Memory.scala:31:14
  input  [31:0] io_dmem_addr,	// cpu_design/src/main/scala/cpu/Memory.scala:31:14
  output [31:0] io_dmem_rdata,	// cpu_design/src/main/scala/cpu/Memory.scala:31:14
  input         io_dmem_ren,	// cpu_design/src/main/scala/cpu/Memory.scala:31:14
  output        io_dmem_rvalid,	// cpu_design/src/main/scala/cpu/Memory.scala:31:14
  input         io_dmem_wen,	// cpu_design/src/main/scala/cpu/Memory.scala:31:14
  input  [3:0]  io_dmem_wstrb,	// cpu_design/src/main/scala/cpu/Memory.scala:31:14
  input  [31:0] io_dmem_wdata	// cpu_design/src/main/scala/cpu/Memory.scala:31:14
);

  wire [7:0]  _mems_3_io_portA_dataOut;	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
  wire [7:0]  _mems_3_io_portB_dataOut;	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
  wire [7:0]  _mems_2_io_portA_dataOut;	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
  wire [7:0]  _mems_2_io_portB_dataOut;	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
  wire [7:0]  _mems_1_io_portA_dataOut;	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
  wire [7:0]  _mems_1_io_portB_dataOut;	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
  wire [7:0]  _mems_0_io_portA_dataOut;	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
  wire [7:0]  _mems_0_io_portB_dataOut;	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
  reg  [29:0] imemWordAddrFetched;	// cpu_design/src/main/scala/cpu/Memory.scala:74:32
  reg         isFirstCycle;	// cpu_design/src/main/scala/cpu/Memory.scala:75:29
  reg         rvalid;	// cpu_design/src/main/scala/cpu/Memory.scala:93:23
  wire [31:0] rdata =
    {_mems_3_io_portB_dataOut,
     _mems_2_io_portB_dataOut,
     _mems_1_io_portB_dataOut,
     _mems_0_io_portB_dataOut};	// cpu_design/src/main/scala/cpu/Memory.scala:55:23, :95:18
  reg  [31:0] dmemAddrReg;	// cpu_design/src/main/scala/cpu/Memory.scala:97:24
  wire        dmemPorts_3_chipEnable = io_dmem_ren | io_dmem_wen;	// cpu_design/src/main/scala/cpu/Memory.scala:106:36
  `ifndef SYNTHESIS	// cpu_design/src/main/scala/cpu/Memory.scala:112:11
    always @(posedge clock) begin	// cpu_design/src/main/scala/cpu/Memory.scala:112:11
      if ((`PRINTF_COND_) & rvalid & ~reset)	// cpu_design/src/main/scala/cpu/Memory.scala:93:23, :112:11
        $fwrite(32'h80000002, "Data read address=0x%x data=0x%x\n", dmemAddrReg, rdata);	// cpu_design/src/main/scala/cpu/Memory.scala:95:18, :97:24, :112:11
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN = io_dmem_ren & ~io_dmem_wen & ~rvalid;	// cpu_design/src/main/scala/cpu/Memory.scala:93:23, :98:{24,37,40}
  always @(posedge clock) begin	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
    imemWordAddrFetched <= io_imem_addr[31:2];	// cpu_design/src/main/scala/cpu/Memory.scala:73:51, :74:32
    if (_GEN)	// cpu_design/src/main/scala/cpu/Memory.scala:98:37
      dmemAddrReg <= io_dmem_addr;	// cpu_design/src/main/scala/cpu/Memory.scala:97:24
    if (reset) begin	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
      isFirstCycle <= 1'h1;	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :75:29
      rvalid <= 1'h0;	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :93:23
    end
    else begin	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
      isFirstCycle <= 1'h0;	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :75:29
      rvalid <= _GEN;	// cpu_design/src/main/scala/cpu/Memory.scala:93:23, :98:37
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
    `ifdef FIRRTL_BEFORE_INITIAL	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
      `FIRRTL_BEFORE_INITIAL	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
    initial begin	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
      `ifdef INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
        `INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
        end	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
        imemWordAddrFetched = _RANDOM[1'h0][29:0];	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :74:32
        isFirstCycle = _RANDOM[1'h0][30];	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :74:32, :75:29
        rvalid = _RANDOM[1'h0][31];	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :74:32, :93:23
        dmemAddrReg = _RANDOM[1'h1];	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :97:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
      `FIRRTL_AFTER_INITIAL	// cpu_design/src/main/scala/cpu/Memory.scala:30:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  GowinDualPortMemory mems_0 (	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
    .io_portA_dataOut     (_mems_0_io_portA_dataOut),
    .io_portA_address     (io_imem_addr[12:2]),	// cpu_design/src/main/scala/cpu/Memory.scala:73:51, :83:18
    .io_portA_clock       (clock),
    .io_portA_reset       (reset),
    .io_portB_dataIn      (io_dmem_wdata[7:0]),	// cpu_design/src/main/scala/cpu/Memory.scala:109:33
    .io_portB_dataOut     (_mems_0_io_portB_dataOut),
    .io_portB_address     (io_dmem_addr[12:2]),	// cpu_design/src/main/scala/cpu/Memory.scala:92:51, :108:18
    .io_portB_chipEnable  (dmemPorts_3_chipEnable),	// cpu_design/src/main/scala/cpu/Memory.scala:106:36
    .io_portB_writeEnable (io_dmem_wen & io_dmem_wstrb[0]),	// cpu_design/src/main/scala/cpu/Memory.scala:107:{37,53}
    .io_portB_clock       (clock),
    .io_portB_reset       (reset)
  );
  GowinDualPortMemory_1 mems_1 (	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
    .io_portA_dataOut     (_mems_1_io_portA_dataOut),
    .io_portA_address     (io_imem_addr[12:2]),	// cpu_design/src/main/scala/cpu/Memory.scala:73:51, :83:18
    .io_portA_clock       (clock),
    .io_portA_reset       (reset),
    .io_portB_dataIn      (io_dmem_wdata[15:8]),	// cpu_design/src/main/scala/cpu/Memory.scala:109:33
    .io_portB_dataOut     (_mems_1_io_portB_dataOut),
    .io_portB_address     (io_dmem_addr[12:2]),	// cpu_design/src/main/scala/cpu/Memory.scala:92:51, :108:18
    .io_portB_chipEnable  (dmemPorts_3_chipEnable),	// cpu_design/src/main/scala/cpu/Memory.scala:106:36
    .io_portB_writeEnable (io_dmem_wen & io_dmem_wstrb[1]),	// cpu_design/src/main/scala/cpu/Memory.scala:107:{37,53}
    .io_portB_clock       (clock),
    .io_portB_reset       (reset)
  );
  GowinDualPortMemory_2 mems_2 (	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
    .io_portA_dataOut     (_mems_2_io_portA_dataOut),
    .io_portA_address     (io_imem_addr[12:2]),	// cpu_design/src/main/scala/cpu/Memory.scala:73:51, :83:18
    .io_portA_clock       (clock),
    .io_portA_reset       (reset),
    .io_portB_dataIn      (io_dmem_wdata[23:16]),	// cpu_design/src/main/scala/cpu/Memory.scala:109:33
    .io_portB_dataOut     (_mems_2_io_portB_dataOut),
    .io_portB_address     (io_dmem_addr[12:2]),	// cpu_design/src/main/scala/cpu/Memory.scala:92:51, :108:18
    .io_portB_chipEnable  (dmemPorts_3_chipEnable),	// cpu_design/src/main/scala/cpu/Memory.scala:106:36
    .io_portB_writeEnable (io_dmem_wen & io_dmem_wstrb[2]),	// cpu_design/src/main/scala/cpu/Memory.scala:107:{37,53}
    .io_portB_clock       (clock),
    .io_portB_reset       (reset)
  );
  GowinDualPortMemory_3 mems_3 (	// cpu_design/src/main/scala/cpu/Memory.scala:55:23
    .io_portA_dataOut     (_mems_3_io_portA_dataOut),
    .io_portA_address     (io_imem_addr[12:2]),	// cpu_design/src/main/scala/cpu/Memory.scala:73:51, :83:18
    .io_portA_clock       (clock),
    .io_portA_reset       (reset),
    .io_portB_dataIn      (io_dmem_wdata[31:24]),	// cpu_design/src/main/scala/cpu/Memory.scala:109:33
    .io_portB_dataOut     (_mems_3_io_portB_dataOut),
    .io_portB_address     (io_dmem_addr[12:2]),	// cpu_design/src/main/scala/cpu/Memory.scala:92:51, :108:18
    .io_portB_chipEnable  (dmemPorts_3_chipEnable),	// cpu_design/src/main/scala/cpu/Memory.scala:106:36
    .io_portB_writeEnable (io_dmem_wen & io_dmem_wstrb[3]),	// cpu_design/src/main/scala/cpu/Memory.scala:107:{37,53}
    .io_portB_clock       (clock),
    .io_portB_reset       (reset)
  );
  assign io_imem_inst =
    {_mems_3_io_portA_dataOut,
     _mems_2_io_portA_dataOut,
     _mems_1_io_portA_dataOut,
     _mems_0_io_portA_dataOut};	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :55:23, :88:22
  assign io_imem_valid = ~isFirstCycle & imemWordAddrFetched == io_imem_addr[31:2];	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :73:51, :74:32, :75:29, :78:{20,34,57}
  assign io_dmem_rdata = rdata;	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :95:18
  assign io_dmem_rvalid = rvalid;	// cpu_design/src/main/scala/cpu/Memory.scala:30:7, :93:23
endmodule

module Gpio(	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
  input         clock,	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
                reset,	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
  input  [31:0] io_mem_addr,	// cpu_design/src/main/scala/cpu/Gpio.scala:8:14
  output [31:0] io_mem_rdata,	// cpu_design/src/main/scala/cpu/Gpio.scala:8:14
  input         io_mem_wen,	// cpu_design/src/main/scala/cpu/Gpio.scala:8:14
  input  [3:0]  io_mem_wstrb,	// cpu_design/src/main/scala/cpu/Gpio.scala:8:14
  input  [31:0] io_mem_wdata,	// cpu_design/src/main/scala/cpu/Gpio.scala:8:14
  output [31:0] io_out	// cpu_design/src/main/scala/cpu/Gpio.scala:8:14
);

  reg  [31:0] out;	// cpu_design/src/main/scala/cpu/Gpio.scala:13:20
  wire [31:0] mask =
    {{8{io_mem_wstrb[3]}},
     {8{io_mem_wstrb[2]}},
     {8{io_mem_wstrb[1]}},
     {8{io_mem_wstrb[0]}}};	// cpu_design/src/main/scala/cpu/Gpio.scala:23:{19,41,54}
  always @(posedge clock) begin	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
    if (reset)	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
      out <= 32'h0;	// cpu_design/src/main/scala/cpu/Gpio.scala:13:20
    else if (io_mem_wen & ~(|(io_mem_addr[3:2])))	// cpu_design/src/main/scala/cpu/Gpio.scala:13:20, :19:{40,62}, :22:20, :24:30, :27:15
      out <= out & ~mask | io_mem_wdata & mask;	// cpu_design/src/main/scala/cpu/Gpio.scala:13:20, :23:19, :27:{23,25,32,48}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
    initial begin	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
        `INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
        out = _RANDOM[/*Zero width*/ 1'b0];	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7, :13:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
      `FIRRTL_AFTER_INITIAL	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_mem_rdata = (|(io_mem_addr[3:2])) ? 32'hDEADBEEF : out;	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7, :13:20, :17:16, :19:{40,62}
  assign io_out = out;	// cpu_design/src/main/scala/cpu/Gpio.scala:7:7, :13:20
endmodule

// VCS coverage exclude_file
module vram_3600x8(	// cpu_design/src/main/scala/video/video_controller.scala:21:19
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [7:0]  R0_data,
  input  [11:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [7:0]  R1_data,
  input  [11:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [7:0]  W0_data
);

  reg [7:0] Memory[0:3599];	// cpu_design/src/main/scala/video/video_controller.scala:21:19
  always @(posedge W0_clk) begin	// cpu_design/src/main/scala/video/video_controller.scala:21:19
    if (W0_en & 1'h1)	// cpu_design/src/main/scala/video/video_controller.scala:21:19
      Memory[W0_addr] <= W0_data;	// cpu_design/src/main/scala/video/video_controller.scala:21:19
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// cpu_design/src/main/scala/video/video_controller.scala:21:19
    reg [31:0] _RANDOM_MEM;	// cpu_design/src/main/scala/video/video_controller.scala:21:19
    initial begin	// cpu_design/src/main/scala/video/video_controller.scala:21:19
      `INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/video/video_controller.scala:21:19
      `ifdef RANDOMIZE_MEM_INIT	// cpu_design/src/main/scala/video/video_controller.scala:21:19
        for (logic [11:0] i = 12'h0; i < 12'hE10; i += 12'h1) begin
          _RANDOM_MEM = `RANDOM;	// cpu_design/src/main/scala/video/video_controller.scala:21:19
          Memory[i] = _RANDOM_MEM[7:0];	// cpu_design/src/main/scala/video/video_controller.scala:21:19
        end	// cpu_design/src/main/scala/video/video_controller.scala:21:19
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;	// cpu_design/src/main/scala/video/video_controller.scala:21:19
  assign R1_data = R1_en ? Memory[R1_addr] : 8'bx;	// cpu_design/src/main/scala/video/video_controller.scala:21:19
endmodule

module VideoController(	// cpu_design/src/main/scala/video/video_controller.scala:8:7
  input         clock,	// cpu_design/src/main/scala/video/video_controller.scala:8:7
                reset,	// cpu_design/src/main/scala/video/video_controller.scala:8:7
  input  [31:0] io_reg_addr,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
  output [31:0] io_reg_rdata,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
  input  [31:0] io_mem_addr,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
  output [31:0] io_mem_rdata,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
  input         io_mem_ren,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
  output        io_mem_rvalid,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
  input         io_mem_wen,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
  input  [31:0] io_mem_wdata,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
  input         io_videoClock,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
                io_videoReset,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
  output [23:0] io_video_pixelData,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
  output        io_video_hSync,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
                io_video_vSync,	// cpu_design/src/main/scala/video/video_controller.scala:9:16
                io_video_dataEnable	// cpu_design/src/main/scala/video/video_controller.scala:9:16
);

  wire [7:0]  _vram_ext_R0_data;	// cpu_design/src/main/scala/video/video_controller.scala:21:19
  wire [7:0]  _vram_ext_R1_data;	// cpu_design/src/main/scala/video/video_controller.scala:21:19
  reg  [31:0] rdata;	// cpu_design/src/main/scala/video/video_controller.scala:25:24
  reg         rvalid;	// cpu_design/src/main/scala/video/video_controller.scala:26:25
  reg  [1:0]  hSyncReg;	// cpu_design/src/main/scala/video/video_controller.scala:40:27
  reg  [1:0]  vSyncReg;	// cpu_design/src/main/scala/video/video_controller.scala:41:27
  reg  [1:0]  dataEnableReg;	// cpu_design/src/main/scala/video/video_controller.scala:42:32
  reg  [10:0] counterH;	// cpu_design/src/main/scala/video/video_controller.scala:60:31
  reg  [9:0]  counterV;	// cpu_design/src/main/scala/video/video_controller.scala:61:31
  reg  [23:0] data;	// cpu_design/src/main/scala/video/video_controller.scala:62:27
  reg         dataEnableReg_1;	// cpu_design/src/main/scala/video/video_controller.scala:64:36
  reg         hSync;	// cpu_design/src/main/scala/video/video_controller.scala:65:28
  reg         vSync;	// cpu_design/src/main/scala/video/video_controller.scala:66:28
  reg  [11:0] lineAddress;	// cpu_design/src/main/scala/video/video_controller.scala:70:34
  reg  [11:0] pixelAddress;	// cpu_design/src/main/scala/video/video_controller.scala:71:35
  reg  [3:0]  magnificationCounterH;	// cpu_design/src/main/scala/video/video_controller.scala:72:44
  reg  [3:0]  magnificationCounterV;	// cpu_design/src/main/scala/video/video_controller.scala:73:44
  reg  [7:0]  data_REG;	// cpu_design/src/main/scala/video/video_controller.scala:101:45
  wire        _dataEnable_T_3 = counterV > 10'h18;	// cpu_design/src/main/scala/video/video_controller.scala:61:31, :103:27
  wire        _dataEnable_T_5 = counterV < 10'h2E9;	// cpu_design/src/main/scala/video/video_controller.scala:61:31, :103:51
  wire        dataEnable =
    counterH > 11'h103 & counterH < 11'h604 & _dataEnable_T_3 & _dataEnable_T_5;	// cpu_design/src/main/scala/video/video_controller.scala:60:31, :103:{27,51}, :121:{36,60}, :122:46
  always @(posedge clock) begin	// cpu_design/src/main/scala/video/video_controller.scala:8:7
    if (reset) begin	// cpu_design/src/main/scala/video/video_controller.scala:8:7
      rdata <= 32'h0;	// cpu_design/src/main/scala/video/video_controller.scala:25:24
      rvalid <= 1'h0;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :26:25
      hSyncReg <= 2'h0;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :40:27
      vSyncReg <= 2'h0;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :41:27
      dataEnableReg <= 2'h0;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :42:32
    end
    else begin	// cpu_design/src/main/scala/video/video_controller.scala:8:7
      rdata <= io_mem_wen ? io_mem_wdata : {24'h0, _vram_ext_R0_data};	// cpu_design/src/main/scala/video/video_controller.scala:21:19, :25:{24,28}, :62:27
      rvalid <= io_mem_ren;	// cpu_design/src/main/scala/video/video_controller.scala:26:25
      hSyncReg <= {hSync, hSyncReg[1]};	// cpu_design/src/main/scala/video/video_controller.scala:40:27, :44:{20,45}, :65:28
      vSyncReg <= {vSync, vSyncReg[1]};	// cpu_design/src/main/scala/video/video_controller.scala:41:27, :45:{20,45}, :66:28
      dataEnableReg <= {dataEnableReg_1, dataEnableReg[1]};	// cpu_design/src/main/scala/video/video_controller.scala:42:32, :46:{25,60}, :64:36
    end
  end // always @(posedge)
  wire [11:0] _pixelAddress_T_2 = lineAddress + 12'h50;	// cpu_design/src/main/scala/video/video_controller.scala:70:34, :106:44
  wire        _GEN = counterH < 11'h672;	// cpu_design/src/main/scala/video/video_controller.scala:60:31, :76:23
  wire        _GEN_0 = counterV < 10'h2EE;	// cpu_design/src/main/scala/video/video_controller.scala:61:31, :81:28
  wire        _GEN_1 = _dataEnable_T_3 & _dataEnable_T_5 & ~_GEN;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :68:36, :76:{23,54}, :80:23, :103:{27,51,66}
  always @(posedge io_videoClock) begin	// cpu_design/src/main/scala/video/video_controller.scala:9:16
    if (io_videoReset) begin	// cpu_design/src/main/scala/video/video_controller.scala:9:16
      counterH <= 11'h0;	// cpu_design/src/main/scala/video/video_controller.scala:60:31
      counterV <= 10'h0;	// cpu_design/src/main/scala/video/video_controller.scala:61:31
      data <= 24'h0;	// cpu_design/src/main/scala/video/video_controller.scala:62:27
      dataEnableReg_1 <= 1'h0;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :64:36
      hSync <= 1'h1;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :65:28
      vSync <= 1'h1;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :66:28
      lineAddress <= 12'h0;	// cpu_design/src/main/scala/video/video_controller.scala:70:34
      pixelAddress <= 12'h0;	// cpu_design/src/main/scala/video/video_controller.scala:70:34, :71:35
      magnificationCounterH <= 4'h0;	// cpu_design/src/main/scala/video/video_controller.scala:72:44
      magnificationCounterV <= 4'h0;	// cpu_design/src/main/scala/video/video_controller.scala:72:44, :73:44
      data_REG <= 8'h0;	// cpu_design/src/main/scala/video/video_controller.scala:101:45
    end
    else begin	// cpu_design/src/main/scala/video/video_controller.scala:9:16
      if (_GEN)	// cpu_design/src/main/scala/video/video_controller.scala:76:23
        counterH <= counterH + 11'h1;	// cpu_design/src/main/scala/video/video_controller.scala:60:31, :77:34, :82:38
      else begin	// cpu_design/src/main/scala/video/video_controller.scala:76:23
        counterH <= 11'h0;	// cpu_design/src/main/scala/video/video_controller.scala:60:31
        if (_GEN_0)	// cpu_design/src/main/scala/video/video_controller.scala:81:28
          counterV <= counterV + 10'h1;	// cpu_design/src/main/scala/video/video_controller.scala:61:31, :82:38
        else	// cpu_design/src/main/scala/video/video_controller.scala:81:28
          counterV <= 10'h0;	// cpu_design/src/main/scala/video/video_controller.scala:61:31
      end
      data <=
        dataEnable
          ? {data_REG[7:6],
             {6{data_REG[6]}},
             data_REG[5:3],
             {5{data_REG[3]}},
             data_REG[2:0],
             {5{data_REG[0]}}}
          : 24'h0;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:{88,94,106,115,126,138,147,158,170,179}, cpu_design/src/main/scala/video/video_controller.scala:62:27, :88:14, :92:26, :101:{18,45}, :122:46
      dataEnableReg_1 <= dataEnable;	// cpu_design/src/main/scala/video/video_controller.scala:64:36, :122:46
      hSync <= counterH < 11'h28;	// cpu_design/src/main/scala/video/video_controller.scala:60:31, :65:28, :125:27
      vSync <= counterV < 10'h5;	// cpu_design/src/main/scala/video/video_controller.scala:61:31, :66:28, :126:27
      if (_GEN | _GEN_0) begin	// cpu_design/src/main/scala/video/video_controller.scala:67:37, :76:{23,54}, :81:{28,59}, :85:28
        if (_GEN_1 & (&magnificationCounterV))	// cpu_design/src/main/scala/video/video_controller.scala:70:34, :73:44, :103:{66,80}, :104:{40,72}, :106:29
          lineAddress <= _pixelAddress_T_2;	// cpu_design/src/main/scala/video/video_controller.scala:70:34, :106:44
        if (_GEN_1)	// cpu_design/src/main/scala/video/video_controller.scala:103:66
          pixelAddress <= (&magnificationCounterV) ? _pixelAddress_T_2 : lineAddress;	// cpu_design/src/main/scala/video/video_controller.scala:70:34, :71:35, :73:44, :104:{40,72}, :106:44, :107:30, :111:30
        else if (dataEnable & (&magnificationCounterH))	// cpu_design/src/main/scala/video/video_controller.scala:71:35, :72:44, :92:26, :93:{40,72}, :95:30, :122:46
          pixelAddress <= pixelAddress + 12'h1;	// cpu_design/src/main/scala/video/video_controller.scala:71:35, :95:46
      end
      else begin	// cpu_design/src/main/scala/video/video_controller.scala:67:37, :76:54, :81:59, :85:28
        lineAddress <= 12'h0;	// cpu_design/src/main/scala/video/video_controller.scala:70:34
        pixelAddress <= 12'h0;	// cpu_design/src/main/scala/video/video_controller.scala:70:34, :71:35
      end
      if (dataEnable) begin	// cpu_design/src/main/scala/video/video_controller.scala:122:46
        if (&magnificationCounterH)	// cpu_design/src/main/scala/video/video_controller.scala:72:44, :93:40
          magnificationCounterH <= 4'h0;	// cpu_design/src/main/scala/video/video_controller.scala:72:44
        else	// cpu_design/src/main/scala/video/video_controller.scala:93:40
          magnificationCounterH <= magnificationCounterH + 4'h1;	// cpu_design/src/main/scala/video/video_controller.scala:72:44, :98:64
      end
      if (_GEN_1) begin	// cpu_design/src/main/scala/video/video_controller.scala:103:66
        if (&magnificationCounterV)	// cpu_design/src/main/scala/video/video_controller.scala:73:44, :104:40
          magnificationCounterV <= 4'h0;	// cpu_design/src/main/scala/video/video_controller.scala:72:44, :73:44
        else	// cpu_design/src/main/scala/video/video_controller.scala:104:40
          magnificationCounterV <= magnificationCounterV + 4'h1;	// cpu_design/src/main/scala/video/video_controller.scala:73:44, :98:64, :110:64
      end
      data_REG <= _vram_ext_R1_data;	// cpu_design/src/main/scala/video/video_controller.scala:21:19, :101:45
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// cpu_design/src/main/scala/video/video_controller.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// cpu_design/src/main/scala/video/video_controller.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// cpu_design/src/main/scala/video/video_controller.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// cpu_design/src/main/scala/video/video_controller.scala:8:7
    initial begin	// cpu_design/src/main/scala/video/video_controller.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/video/video_controller.scala:8:7
        `INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/video/video_controller.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// cpu_design/src/main/scala/video/video_controller.scala:8:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// cpu_design/src/main/scala/video/video_controller.scala:8:7
        end	// cpu_design/src/main/scala/video/video_controller.scala:8:7
        rdata = _RANDOM[2'h0];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :25:24
        rvalid = _RANDOM[2'h1][0];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :26:25
        hSyncReg = _RANDOM[2'h1][2:1];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :26:25, :40:27
        vSyncReg = _RANDOM[2'h1][4:3];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :26:25, :41:27
        dataEnableReg = _RANDOM[2'h1][6:5];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :26:25, :42:32
        counterH = _RANDOM[2'h1][17:7];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :26:25, :60:31
        counterV = _RANDOM[2'h1][27:18];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :26:25, :61:31
        data = {_RANDOM[2'h1][31:28], _RANDOM[2'h2][19:0]};	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :26:25, :62:27
        dataEnableReg_1 = _RANDOM[2'h2][20];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :62:27, :64:36
        hSync = _RANDOM[2'h2][21];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :62:27, :65:28
        vSync = _RANDOM[2'h2][22];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :62:27, :66:28
        lineAddress = {_RANDOM[2'h2][31:23], _RANDOM[2'h3][2:0]};	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :62:27, :70:34
        pixelAddress = _RANDOM[2'h3][14:3];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :70:34, :71:35
        magnificationCounterH = _RANDOM[2'h3][18:15];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :70:34, :72:44
        magnificationCounterV = _RANDOM[2'h3][22:19];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :70:34, :73:44
        data_REG = _RANDOM[2'h3][30:23];	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :70:34, :101:45
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// cpu_design/src/main/scala/video/video_controller.scala:8:7
      `FIRRTL_AFTER_INITIAL	// cpu_design/src/main/scala/video/video_controller.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  vram_3600x8 vram_ext (	// cpu_design/src/main/scala/video/video_controller.scala:21:19
    .R0_addr (io_mem_addr[13:2]),	// cpu_design/src/main/scala/video/video_controller.scala:22:35, :25:59
    .R0_en   (1'h1),	// cpu_design/src/main/scala/video/video_controller.scala:8:7
    .R0_clk  (clock),
    .R0_data (_vram_ext_R0_data),
    .R1_addr (pixelAddress),	// cpu_design/src/main/scala/video/video_controller.scala:71:35
    .R1_en   (dataEnable),	// cpu_design/src/main/scala/video/video_controller.scala:122:46
    .R1_clk  (io_videoClock),
    .R1_data (_vram_ext_R1_data),
    .W0_addr (io_mem_addr[13:2]),	// cpu_design/src/main/scala/video/video_controller.scala:22:35, :25:59
    .W0_en   (io_mem_wen),
    .W0_clk  (clock),
    .W0_data (io_mem_wdata[7:0])	// cpu_design/src/main/scala/video/video_controller.scala:34:27
  );
  assign io_reg_rdata =
    io_reg_addr[2] ? 32'hDEADBEEF : {29'h0, vSyncReg[0], hSyncReg[0], dataEnableReg[0]};	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :40:27, :41:27, :42:32, :49:{21,43,63,76,94}, src/main/scala/chisel3/util/Mux.scala:126:16
  assign io_mem_rdata = rdata;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :25:24
  assign io_mem_rvalid = rvalid;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :26:25
  assign io_video_pixelData = dataEnable ? data : 24'h0;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :62:27, :122:46, :131:34
  assign io_video_hSync = hSync;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :65:28
  assign io_video_vSync = vSync;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :66:28
  assign io_video_dataEnable = dataEnableReg_1;	// cpu_design/src/main/scala/video/video_controller.scala:8:7, :64:36
endmodule

module DviOut(	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
  input         clock,	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
                reset,	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
  input  [23:0] io_video_pixelData,	// cpu_design/src/main/scala/video/dvi_out.scala:8:16
  input         io_video_hSync,	// cpu_design/src/main/scala/video/dvi_out.scala:8:16
                io_video_vSync,	// cpu_design/src/main/scala/video/dvi_out.scala:8:16
                io_video_dataEnable,	// cpu_design/src/main/scala/video/dvi_out.scala:8:16
  output [9:0]  io_dviData0,	// cpu_design/src/main/scala/video/dvi_out.scala:8:16
                io_dviData1,	// cpu_design/src/main/scala/video/dvi_out.scala:8:16
                io_dviData2	// cpu_design/src/main/scala/video/dvi_out.scala:8:16
);

  reg  [9:0]      dviData_0;	// cpu_design/src/main/scala/video/dvi_out.scala:16:26
  reg  [9:0]      dviData_1;	// cpu_design/src/main/scala/video/dvi_out.scala:16:26
  reg  [9:0]      dviData_2;	// cpu_design/src/main/scala/video/dvi_out.scala:16:26
  reg  [26:0]     videoRegs_0_pixelData;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg             videoRegs_0_hSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg             videoRegs_0_vSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg             videoRegs_0_dataEnable;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg  [26:0]     videoRegs_1_pixelData;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg             videoRegs_1_hSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg             videoRegs_1_vSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg             videoRegs_1_dataEnable;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg  [26:0]     videoRegs_2_pixelData;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg             videoRegs_2_hSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg             videoRegs_2_vSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg             videoRegs_2_dataEnable;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
  reg  [7:0]      counter_0;	// cpu_design/src/main/scala/video/dvi_out.scala:100:26
  reg  [7:0]      counter_1;	// cpu_design/src/main/scala/video/dvi_out.scala:100:26
  reg  [7:0]      counter_2;	// cpu_design/src/main/scala/video/dvi_out.scala:100:26
  wire [3:0][9:0] _GEN = '{10'h2AB, 10'h154, 10'hAB, 10'h354};	// cpu_design/src/main/scala/video/dvi_out.scala:91:33
  wire [3:0]      videoRegs_2_pixelData_popCount =
    {1'h0,
     {1'h0, {1'h0, io_video_pixelData[0]} + {1'h0, io_video_pixelData[1]}}
       + {1'h0, {1'h0, io_video_pixelData[2]} + {1'h0, io_video_pixelData[3]}}}
    + {1'h0,
       {1'h0, {1'h0, io_video_pixelData[4]} + {1'h0, io_video_pixelData[5]}}
         + {1'h0, {1'h0, io_video_pixelData[6]} + {1'h0, io_video_pixelData[7]}}};	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :52:22
  wire            videoRegs_2_pixelData_xnorProcess =
    videoRegs_2_pixelData_popCount > 4'h4 | videoRegs_2_pixelData_popCount == 4'h4
    & ~(io_video_pixelData[0]);	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:{36,42,55,63,66}
  wire            videoRegs_2_pixelData_bits_1 =
    io_video_pixelData[0] ^ io_video_pixelData[1] ^ videoRegs_2_pixelData_xnorProcess;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_2 =
    videoRegs_2_pixelData_bits_1 ^ io_video_pixelData[2]
    ^ videoRegs_2_pixelData_xnorProcess;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_3 =
    videoRegs_2_pixelData_bits_2 ^ io_video_pixelData[3]
    ^ videoRegs_2_pixelData_xnorProcess;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_4 =
    videoRegs_2_pixelData_bits_3 ^ io_video_pixelData[4]
    ^ videoRegs_2_pixelData_xnorProcess;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_5 =
    videoRegs_2_pixelData_bits_4 ^ io_video_pixelData[5]
    ^ videoRegs_2_pixelData_xnorProcess;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_6 =
    videoRegs_2_pixelData_bits_5 ^ io_video_pixelData[6]
    ^ videoRegs_2_pixelData_xnorProcess;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire [3:0]      videoRegs_2_pixelData_popCount_1 =
    {1'h0,
     {1'h0, {1'h0, io_video_pixelData[8]} + {1'h0, io_video_pixelData[9]}}
       + {1'h0, {1'h0, io_video_pixelData[10]} + {1'h0, io_video_pixelData[11]}}}
    + {1'h0,
       {1'h0, {1'h0, io_video_pixelData[12]} + {1'h0, io_video_pixelData[13]}}
         + {1'h0, {1'h0, io_video_pixelData[14]} + {1'h0, io_video_pixelData[15]}}};	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :52:22
  wire            videoRegs_2_pixelData_xnorProcess_1 =
    videoRegs_2_pixelData_popCount_1 > 4'h4 | videoRegs_2_pixelData_popCount_1 == 4'h4
    & ~(io_video_pixelData[8]);	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:{36,42,55,63,66}
  wire            videoRegs_2_pixelData_bits_1_1 =
    io_video_pixelData[8] ^ io_video_pixelData[9] ^ videoRegs_2_pixelData_xnorProcess_1;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_1_2 =
    videoRegs_2_pixelData_bits_1_1 ^ io_video_pixelData[10]
    ^ videoRegs_2_pixelData_xnorProcess_1;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_1_3 =
    videoRegs_2_pixelData_bits_1_2 ^ io_video_pixelData[11]
    ^ videoRegs_2_pixelData_xnorProcess_1;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_1_4 =
    videoRegs_2_pixelData_bits_1_3 ^ io_video_pixelData[12]
    ^ videoRegs_2_pixelData_xnorProcess_1;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_1_5 =
    videoRegs_2_pixelData_bits_1_4 ^ io_video_pixelData[13]
    ^ videoRegs_2_pixelData_xnorProcess_1;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_1_6 =
    videoRegs_2_pixelData_bits_1_5 ^ io_video_pixelData[14]
    ^ videoRegs_2_pixelData_xnorProcess_1;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire [3:0]      videoRegs_2_pixelData_popCount_2 =
    {1'h0,
     {1'h0, {1'h0, io_video_pixelData[16]} + {1'h0, io_video_pixelData[17]}}
       + {1'h0, {1'h0, io_video_pixelData[18]} + {1'h0, io_video_pixelData[19]}}}
    + {1'h0,
       {1'h0, {1'h0, io_video_pixelData[20]} + {1'h0, io_video_pixelData[21]}}
         + {1'h0, {1'h0, io_video_pixelData[22]} + {1'h0, io_video_pixelData[23]}}};	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :52:22
  wire            videoRegs_2_pixelData_xnorProcess_2 =
    videoRegs_2_pixelData_popCount_2 > 4'h4 | videoRegs_2_pixelData_popCount_2 == 4'h4
    & ~(io_video_pixelData[16]);	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:{36,42,55,63,66}
  wire            videoRegs_2_pixelData_bits_2_1 =
    io_video_pixelData[16] ^ io_video_pixelData[17] ^ videoRegs_2_pixelData_xnorProcess_2;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_2_2 =
    videoRegs_2_pixelData_bits_2_1 ^ io_video_pixelData[18]
    ^ videoRegs_2_pixelData_xnorProcess_2;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_2_3 =
    videoRegs_2_pixelData_bits_2_2 ^ io_video_pixelData[19]
    ^ videoRegs_2_pixelData_xnorProcess_2;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_2_4 =
    videoRegs_2_pixelData_bits_2_3 ^ io_video_pixelData[20]
    ^ videoRegs_2_pixelData_xnorProcess_2;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_2_5 =
    videoRegs_2_pixelData_bits_2_4 ^ io_video_pixelData[21]
    ^ videoRegs_2_pixelData_xnorProcess_2;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire            videoRegs_2_pixelData_bits_2_6 =
    videoRegs_2_pixelData_bits_2_5 ^ io_video_pixelData[22]
    ^ videoRegs_2_pixelData_xnorProcess_2;	// cpu_design/src/main/scala/video/dvi_out.scala:28:107, :35:32, :36:42, :40:46
  wire [5:0]      _n0n1_T_2 =
    6'h8
    - {1'h0,
       {1'h0,
        {1'h0, {1'h0, videoRegs_0_pixelData[0]} + {1'h0, videoRegs_0_pixelData[1]}}
          + {1'h0, {1'h0, videoRegs_0_pixelData[2]} + {1'h0, videoRegs_0_pixelData[3]}}}
         + {1'h0,
            {1'h0, {1'h0, videoRegs_0_pixelData[4]} + {1'h0, videoRegs_0_pixelData[5]}}
              + {1'h0,
                 {1'h0, videoRegs_0_pixelData[6]} + {1'h0, videoRegs_0_pixelData[7]}}},
       1'h0};	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :47:{26,29}, :48:24, :52:22, :111:71
  wire            _GEN_0 = counter_0 == 8'h0 | _n0n1_T_2 == 6'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:48:24, :52:{22,30,38}, :100:{26,34}
  wire            _GEN_1 =
    $signed(counter_0) > 8'sh0 & $signed(_n0n1_T_2) < 6'sh0 | $signed(counter_0) < 8'sh0
    & $signed(_n0n1_T_2) > 6'sh0;	// cpu_design/src/main/scala/video/dvi_out.scala:48:24, :52:38, :63:{31,37,45,52,64,70,78}, :100:{26,34}
  wire [5:0]      _n0n1_T_6 =
    6'h8
    - {1'h0,
       {1'h0,
        {1'h0, {1'h0, videoRegs_0_pixelData[9]} + {1'h0, videoRegs_0_pixelData[10]}}
          + {1'h0, {1'h0, videoRegs_0_pixelData[11]} + {1'h0, videoRegs_0_pixelData[12]}}}
         + {1'h0,
            {1'h0, {1'h0, videoRegs_0_pixelData[13]} + {1'h0, videoRegs_0_pixelData[14]}}
              + {1'h0,
                 {1'h0, videoRegs_0_pixelData[15]} + {1'h0, videoRegs_0_pixelData[16]}}},
       1'h0};	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :47:{26,29}, :48:24, :52:22, :111:71
  wire            _GEN_2 = counter_1 == 8'h0 | _n0n1_T_6 == 6'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:48:24, :52:{22,30,38}, :100:{26,34}
  wire            _GEN_3 =
    $signed(counter_1) > 8'sh0 & $signed(_n0n1_T_6) < 6'sh0 | $signed(counter_1) < 8'sh0
    & $signed(_n0n1_T_6) > 6'sh0;	// cpu_design/src/main/scala/video/dvi_out.scala:48:24, :52:38, :63:{31,37,45,52,64,70,78}, :100:{26,34}
  wire [5:0]      _n0n1_T_10 =
    6'h8
    - {1'h0,
       {1'h0,
        {1'h0, {1'h0, videoRegs_0_pixelData[18]} + {1'h0, videoRegs_0_pixelData[19]}}
          + {1'h0, {1'h0, videoRegs_0_pixelData[20]} + {1'h0, videoRegs_0_pixelData[21]}}}
         + {1'h0,
            {1'h0, {1'h0, videoRegs_0_pixelData[22]} + {1'h0, videoRegs_0_pixelData[23]}}
              + {1'h0,
                 {1'h0, videoRegs_0_pixelData[24]} + {1'h0, videoRegs_0_pixelData[25]}}},
       1'h0};	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :47:{26,29}, :48:24, :52:22, :111:71
  wire            _GEN_4 = counter_2 == 8'h0 | _n0n1_T_10 == 6'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:48:24, :52:{22,30,38}, :100:{26,34}
  wire            _GEN_5 =
    $signed(counter_2) > 8'sh0 & $signed(_n0n1_T_10) < 6'sh0 | $signed(counter_2) < 8'sh0
    & $signed(_n0n1_T_10) > 6'sh0;	// cpu_design/src/main/scala/video/dvi_out.scala:48:24, :52:38, :63:{31,37,45,52,64,70,78}, :100:{26,34}
  wire [7:0]      _GEN_6 = {{2{_n0n1_T_2[5]}}, _n0n1_T_2};	// cpu_design/src/main/scala/video/dvi_out.scala:48:24, :59:39
  wire [7:0]      _GEN_7 = {{2{_n0n1_T_6[5]}}, _n0n1_T_6};	// cpu_design/src/main/scala/video/dvi_out.scala:48:24, :59:39
  wire [7:0]      _GEN_8 = {{2{_n0n1_T_10[5]}}, _n0n1_T_10};	// cpu_design/src/main/scala/video/dvi_out.scala:48:24, :59:39
  always @(posedge clock) begin	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
    if (reset) begin	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
      dviData_0 <= 10'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:16:{26,34}
      dviData_1 <= 10'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:16:{26,34}
      dviData_2 <= 10'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:16:{26,34}
      videoRegs_0_pixelData <= 27'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, cpu_design/src/main/scala/video/video.scala:89:17
      videoRegs_0_hSync <= 1'h1;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, cpu_design/src/main/scala/video/video.scala:89:17
      videoRegs_0_vSync <= 1'h1;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, cpu_design/src/main/scala/video/video.scala:89:17
      videoRegs_0_dataEnable <= 1'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :52:22
      videoRegs_1_pixelData <= 27'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, cpu_design/src/main/scala/video/video.scala:89:17
      videoRegs_1_hSync <= 1'h1;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, cpu_design/src/main/scala/video/video.scala:89:17
      videoRegs_1_vSync <= 1'h1;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, cpu_design/src/main/scala/video/video.scala:89:17
      videoRegs_1_dataEnable <= 1'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :52:22
      videoRegs_2_pixelData <= 27'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, cpu_design/src/main/scala/video/video.scala:89:17
      videoRegs_2_hSync <= 1'h1;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, cpu_design/src/main/scala/video/video.scala:89:17
      videoRegs_2_vSync <= 1'h1;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, cpu_design/src/main/scala/video/video.scala:89:17
      videoRegs_2_dataEnable <= 1'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :52:22
      counter_0 <= 8'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:100:{26,34}
      counter_1 <= 8'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:100:{26,34}
      counter_2 <= 8'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:100:{26,34}
    end
    else begin	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
      dviData_0 <=
        videoRegs_0_dataEnable
          ? (_GEN_0
               ? {~(videoRegs_0_pixelData[8]),
                  videoRegs_0_pixelData[8],
                  {8{~(videoRegs_0_pixelData[8])}} ^ videoRegs_0_pixelData[7:0]}
               : _GEN_1
                   ? {1'h1, videoRegs_0_pixelData[8], ~(videoRegs_0_pixelData[7:0])}
                   : {1'h0, videoRegs_0_pixelData[8:0]})
          : _GEN[{videoRegs_0_vSync, videoRegs_0_hSync}];	// cpu_design/src/main/scala/video/dvi_out.scala:16:26, :24:28, :47:29, :52:{22,30,47}, :53:{17,23}, :54:{17,20}, :56:20, :63:{52,87}, :64:{17,23}, :66:19, :67:17, :75:{17,23}, :91:33, :101:29, :102:{20,46}, :111:71, :112:25, cpu_design/src/main/scala/video/video.scala:89:17
      dviData_1 <=
        videoRegs_0_dataEnable
          ? (_GEN_2
               ? {~(videoRegs_0_pixelData[17]),
                  videoRegs_0_pixelData[17],
                  {8{~(videoRegs_0_pixelData[17])}} ^ videoRegs_0_pixelData[16:9]}
               : _GEN_3
                   ? {1'h1, videoRegs_0_pixelData[17], ~(videoRegs_0_pixelData[16:9])}
                   : {1'h0, videoRegs_0_pixelData[17:9]})
          : 10'h354;	// cpu_design/src/main/scala/video/dvi_out.scala:16:26, :24:28, :47:29, :52:{22,30,47}, :53:{17,23}, :54:{17,20}, :56:20, :63:{52,87}, :64:{17,23}, :66:19, :67:17, :75:{17,23}, :91:33, :101:29, :103:20, :111:71, :112:25, cpu_design/src/main/scala/video/video.scala:89:17
      dviData_2 <=
        videoRegs_0_dataEnable
          ? (_GEN_4
               ? {~(videoRegs_0_pixelData[26]),
                  videoRegs_0_pixelData[26],
                  {8{~(videoRegs_0_pixelData[26])}} ^ videoRegs_0_pixelData[25:18]}
               : _GEN_5
                   ? {1'h1, videoRegs_0_pixelData[26], ~(videoRegs_0_pixelData[25:18])}
                   : {1'h0, videoRegs_0_pixelData[26:18]})
          : 10'h354;	// cpu_design/src/main/scala/video/dvi_out.scala:16:26, :24:28, :47:29, :52:{22,30,47}, :53:{17,23}, :54:{17,20}, :56:20, :63:{52,87}, :64:{17,23}, :66:19, :67:17, :75:{17,23}, :91:33, :101:29, :104:20, :111:71, :112:25, cpu_design/src/main/scala/video/video.scala:89:17
      videoRegs_0_pixelData <= videoRegs_1_pixelData;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      videoRegs_0_hSync <= videoRegs_1_hSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      videoRegs_0_vSync <= videoRegs_1_vSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      videoRegs_0_dataEnable <= videoRegs_1_dataEnable;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      videoRegs_1_pixelData <= videoRegs_2_pixelData;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      videoRegs_1_hSync <= videoRegs_2_hSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      videoRegs_1_vSync <= videoRegs_2_vSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      videoRegs_1_dataEnable <= videoRegs_2_dataEnable;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      videoRegs_2_pixelData <=
        {~videoRegs_2_pixelData_xnorProcess_2,
         videoRegs_2_pixelData_bits_2_6 ^ io_video_pixelData[23]
           ^ videoRegs_2_pixelData_xnorProcess_2,
         videoRegs_2_pixelData_bits_2_6,
         videoRegs_2_pixelData_bits_2_5,
         videoRegs_2_pixelData_bits_2_4,
         videoRegs_2_pixelData_bits_2_3,
         videoRegs_2_pixelData_bits_2_2,
         videoRegs_2_pixelData_bits_2_1,
         io_video_pixelData[16],
         ~videoRegs_2_pixelData_xnorProcess_1,
         videoRegs_2_pixelData_bits_1_6 ^ io_video_pixelData[15]
           ^ videoRegs_2_pixelData_xnorProcess_1,
         videoRegs_2_pixelData_bits_1_6,
         videoRegs_2_pixelData_bits_1_5,
         videoRegs_2_pixelData_bits_1_4,
         videoRegs_2_pixelData_bits_1_3,
         videoRegs_2_pixelData_bits_1_2,
         videoRegs_2_pixelData_bits_1_1,
         io_video_pixelData[8],
         ~videoRegs_2_pixelData_xnorProcess,
         videoRegs_2_pixelData_bits_6 ^ io_video_pixelData[7]
           ^ videoRegs_2_pixelData_xnorProcess,
         videoRegs_2_pixelData_bits_6,
         videoRegs_2_pixelData_bits_5,
         videoRegs_2_pixelData_bits_4,
         videoRegs_2_pixelData_bits_3,
         videoRegs_2_pixelData_bits_2,
         videoRegs_2_pixelData_bits_1,
         io_video_pixelData[0]};	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :28:{49,107}, :35:32, :36:42, :40:46, :42:13
      videoRegs_2_hSync <= io_video_hSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      videoRegs_2_vSync <= io_video_vSync;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      videoRegs_2_dataEnable <= io_video_dataEnable;	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
      if (videoRegs_0_dataEnable) begin	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
        if (_GEN_0) begin	// cpu_design/src/main/scala/video/dvi_out.scala:52:30
          if (videoRegs_0_pixelData[8])	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :54:20, :111:71
            counter_0 <= counter_0 - _GEN_6;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :100:26
          else	// cpu_design/src/main/scala/video/dvi_out.scala:54:20, :111:71
            counter_0 <= counter_0 + _GEN_6;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :61:39, :100:26
        end
        else if (_GEN_1) begin	// cpu_design/src/main/scala/video/dvi_out.scala:63:52
          if (videoRegs_0_pixelData[8])	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :66:19, :111:71
            counter_0 <= counter_0 + _GEN_6 + 8'h2;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :70:46, :100:26
          else	// cpu_design/src/main/scala/video/dvi_out.scala:66:19, :111:71
            counter_0 <= counter_0 + _GEN_6;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :72:39, :100:26
        end
        else if (videoRegs_0_pixelData[8])	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :77:19, :111:71
          counter_0 <= counter_0 - _GEN_6;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :81:39, :100:26
        else	// cpu_design/src/main/scala/video/dvi_out.scala:77:19, :111:71
          counter_0 <= counter_0 - _GEN_6 - 8'h2;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :83:{39,46}, :100:26
        if (_GEN_2) begin	// cpu_design/src/main/scala/video/dvi_out.scala:52:30
          if (videoRegs_0_pixelData[17])	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :54:20, :111:71
            counter_1 <= counter_1 - _GEN_7;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :100:26
          else	// cpu_design/src/main/scala/video/dvi_out.scala:54:20, :111:71
            counter_1 <= counter_1 + _GEN_7;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :61:39, :100:26
        end
        else if (_GEN_3) begin	// cpu_design/src/main/scala/video/dvi_out.scala:63:52
          if (videoRegs_0_pixelData[17])	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :66:19, :111:71
            counter_1 <= counter_1 + _GEN_7 + 8'h2;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :70:46, :100:26
          else	// cpu_design/src/main/scala/video/dvi_out.scala:66:19, :111:71
            counter_1 <= counter_1 + _GEN_7;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :72:39, :100:26
        end
        else if (videoRegs_0_pixelData[17])	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :77:19, :111:71
          counter_1 <= counter_1 - _GEN_7;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :81:39, :100:26
        else	// cpu_design/src/main/scala/video/dvi_out.scala:77:19, :111:71
          counter_1 <= counter_1 - _GEN_7 - 8'h2;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :83:{39,46}, :100:26
        if (_GEN_4) begin	// cpu_design/src/main/scala/video/dvi_out.scala:52:30
          if (videoRegs_0_pixelData[26])	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :54:20, :111:71
            counter_2 <= counter_2 - _GEN_8;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :100:26
          else	// cpu_design/src/main/scala/video/dvi_out.scala:54:20, :111:71
            counter_2 <= counter_2 + _GEN_8;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :61:39, :100:26
        end
        else if (_GEN_5) begin	// cpu_design/src/main/scala/video/dvi_out.scala:63:52
          if (videoRegs_0_pixelData[26])	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :66:19, :111:71
            counter_2 <= counter_2 + _GEN_8 + 8'h2;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :70:46, :100:26
          else	// cpu_design/src/main/scala/video/dvi_out.scala:66:19, :111:71
            counter_2 <= counter_2 + _GEN_8;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :72:39, :100:26
        end
        else if (videoRegs_0_pixelData[26])	// cpu_design/src/main/scala/video/dvi_out.scala:24:28, :77:19, :111:71
          counter_2 <= counter_2 - _GEN_8;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :81:39, :100:26
        else	// cpu_design/src/main/scala/video/dvi_out.scala:77:19, :111:71
          counter_2 <= counter_2 - _GEN_8 - 8'h2;	// cpu_design/src/main/scala/video/dvi_out.scala:59:39, :83:{39,46}, :100:26
      end
      else begin	// cpu_design/src/main/scala/video/dvi_out.scala:24:28
        counter_0 <= 8'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:100:{26,34}
        counter_1 <= 8'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:100:{26,34}
        counter_2 <= 8'h0;	// cpu_design/src/main/scala/video/dvi_out.scala:100:{26,34}
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
    initial begin	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
        `INIT_RANDOM_PROLOG_	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
        end	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
        dviData_0 = _RANDOM[3'h0][9:0];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :16:26
        dviData_1 = _RANDOM[3'h0][19:10];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :16:26
        dviData_2 = _RANDOM[3'h0][29:20];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :16:26
        videoRegs_0_pixelData = {_RANDOM[3'h0][31:30], _RANDOM[3'h1][24:0]};	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :16:26, :24:28
        videoRegs_0_hSync = _RANDOM[3'h1][25];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        videoRegs_0_vSync = _RANDOM[3'h1][26];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        videoRegs_0_dataEnable = _RANDOM[3'h1][27];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        videoRegs_1_pixelData = {_RANDOM[3'h1][31:28], _RANDOM[3'h2][22:0]};	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        videoRegs_1_hSync = _RANDOM[3'h2][23];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        videoRegs_1_vSync = _RANDOM[3'h2][24];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        videoRegs_1_dataEnable = _RANDOM[3'h2][25];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        videoRegs_2_pixelData = {_RANDOM[3'h2][31:26], _RANDOM[3'h3][20:0]};	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        videoRegs_2_hSync = _RANDOM[3'h3][21];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        videoRegs_2_vSync = _RANDOM[3'h3][22];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        videoRegs_2_dataEnable = _RANDOM[3'h3][23];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28
        counter_0 = _RANDOM[3'h3][31:24];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :24:28, :100:26
        counter_1 = _RANDOM[3'h4][7:0];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :100:26
        counter_2 = _RANDOM[3'h4][15:8];	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :100:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
      `FIRRTL_AFTER_INITIAL	// cpu_design/src/main/scala/video/dvi_out.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dviData0 = dviData_0;	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :16:26
  assign io_dviData1 = dviData_1;	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :16:26
  assign io_dviData2 = dviData_2;	// cpu_design/src/main/scala/video/dvi_out.scala:6:7, :16:26
endmodule

module TopWithHDMI(	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:14:7
  input         clock,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:14:7
                reset,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:14:7
  output [31:0] io_debug_pc,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
                io_gpio_out,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
  output        io_uart_tx,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
  input         io_uart_rx,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
  output        io_success,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
                io_exit,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
  input         io_pixel_reset,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
                io_pixel_clock,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
  output [9:0]  io_dvi_clock,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
                io_dvi_data0,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
                io_dvi_data1,	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
                io_dvi_data2	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:15:14
);

  wire [31:0] _videoController_io_reg_rdata;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
  wire [31:0] _videoController_io_mem_rdata;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
  wire        _videoController_io_mem_rvalid;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
  wire [23:0] _videoController_io_video_pixelData;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
  wire        _videoController_io_video_hSync;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
  wire        _videoController_io_video_vSync;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
  wire        _videoController_io_video_dataEnable;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
  wire [31:0] _gpio_io_mem_rdata;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:43:20
  wire [31:0] _memory_io_imem_inst;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:42:22
  wire        _memory_io_imem_valid;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:42:22
  wire [31:0] _memory_io_dmem_rdata;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:42:22
  wire        _memory_io_dmem_rvalid;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:42:22
  wire [31:0] _decoder_io_initiator_rdata;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire        _decoder_io_initiator_rvalid;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire [31:0] _decoder_io_targets_0_addr;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire        _decoder_io_targets_0_ren;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire        _decoder_io_targets_0_wen;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire [3:0]  _decoder_io_targets_0_wstrb;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire [31:0] _decoder_io_targets_0_wdata;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire [31:0] _decoder_io_targets_1_addr;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire        _decoder_io_targets_1_wen;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire [3:0]  _decoder_io_targets_1_wstrb;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire [31:0] _decoder_io_targets_1_wdata;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire [31:0] _decoder_io_targets_2_addr;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire        _decoder_io_targets_2_ren;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire        _decoder_io_targets_2_wen;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire [31:0] _decoder_io_targets_2_wdata;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire [31:0] _decoder_io_targets_3_addr;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  wire [31:0] _core_io_imem_addr;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
  wire [31:0] _core_io_dmem_addr;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
  wire        _core_io_dmem_ren;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
  wire        _core_io_dmem_wen;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
  wire [3:0]  _core_io_dmem_wstrb;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
  wire [31:0] _core_io_dmem_wdata;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
  Core core (	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
    .clock          (clock),
    .reset          (reset),
    .io_imem_addr   (_core_io_imem_addr),
    .io_imem_inst   (_memory_io_imem_inst),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:42:22
    .io_imem_valid  (_memory_io_imem_valid),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:42:22
    .io_dmem_addr   (_core_io_dmem_addr),
    .io_dmem_rdata  (_decoder_io_initiator_rdata),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_dmem_ren    (_core_io_dmem_ren),
    .io_dmem_rvalid (_decoder_io_initiator_rvalid),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_dmem_wen    (_core_io_dmem_wen),
    .io_dmem_wstrb  (_core_io_dmem_wstrb),
    .io_dmem_wdata  (_core_io_dmem_wdata),
    .io_success     (io_success),
    .io_exit        (io_exit),
    .io_debug_pc    (io_debug_pc)
  );
  DMemDecoder decoder (	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_initiator_addr   (_core_io_dmem_addr),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
    .io_initiator_rdata  (_decoder_io_initiator_rdata),
    .io_initiator_ren    (_core_io_dmem_ren),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
    .io_initiator_rvalid (_decoder_io_initiator_rvalid),
    .io_initiator_wen    (_core_io_dmem_wen),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
    .io_initiator_wstrb  (_core_io_dmem_wstrb),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
    .io_initiator_wdata  (_core_io_dmem_wdata),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
    .io_targets_0_addr   (_decoder_io_targets_0_addr),
    .io_targets_0_rdata  (_memory_io_dmem_rdata),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:42:22
    .io_targets_0_ren    (_decoder_io_targets_0_ren),
    .io_targets_0_rvalid (_memory_io_dmem_rvalid),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:42:22
    .io_targets_0_wen    (_decoder_io_targets_0_wen),
    .io_targets_0_wstrb  (_decoder_io_targets_0_wstrb),
    .io_targets_0_wdata  (_decoder_io_targets_0_wdata),
    .io_targets_1_addr   (_decoder_io_targets_1_addr),
    .io_targets_1_rdata  (_gpio_io_mem_rdata),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:43:20
    .io_targets_1_wen    (_decoder_io_targets_1_wen),
    .io_targets_1_wstrb  (_decoder_io_targets_1_wstrb),
    .io_targets_1_wdata  (_decoder_io_targets_1_wdata),
    .io_targets_2_addr   (_decoder_io_targets_2_addr),
    .io_targets_2_rdata  (_videoController_io_mem_rdata),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
    .io_targets_2_ren    (_decoder_io_targets_2_ren),
    .io_targets_2_rvalid (_videoController_io_mem_rvalid),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
    .io_targets_2_wen    (_decoder_io_targets_2_wen),
    .io_targets_2_wdata  (_decoder_io_targets_2_wdata),
    .io_targets_3_addr   (_decoder_io_targets_3_addr),
    .io_targets_3_rdata  (_videoController_io_reg_rdata)	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
  );
  Memory memory (	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:42:22
    .clock          (clock),
    .reset          (reset),
    .io_imem_addr   (_core_io_imem_addr),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:34:20
    .io_imem_inst   (_memory_io_imem_inst),
    .io_imem_valid  (_memory_io_imem_valid),
    .io_dmem_addr   (_decoder_io_targets_0_addr),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_dmem_rdata  (_memory_io_dmem_rdata),
    .io_dmem_ren    (_decoder_io_targets_0_ren),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_dmem_rvalid (_memory_io_dmem_rvalid),
    .io_dmem_wen    (_decoder_io_targets_0_wen),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_dmem_wstrb  (_decoder_io_targets_0_wstrb),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_dmem_wdata  (_decoder_io_targets_0_wdata)	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
  );
  Gpio gpio (	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:43:20
    .clock        (clock),
    .reset        (reset),
    .io_mem_addr  (_decoder_io_targets_1_addr),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_mem_rdata (_gpio_io_mem_rdata),
    .io_mem_wen   (_decoder_io_targets_1_wen),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_mem_wstrb (_decoder_io_targets_1_wstrb),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_mem_wdata (_decoder_io_targets_1_wdata),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_out       (io_gpio_out)
  );
  VideoController videoController (	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
    .clock               (clock),
    .reset               (reset),
    .io_reg_addr         (_decoder_io_targets_3_addr),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_reg_rdata        (_videoController_io_reg_rdata),
    .io_mem_addr         (_decoder_io_targets_2_addr),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_mem_rdata        (_videoController_io_mem_rdata),
    .io_mem_ren          (_decoder_io_targets_2_ren),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_mem_rvalid       (_videoController_io_mem_rvalid),
    .io_mem_wen          (_decoder_io_targets_2_wen),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_mem_wdata        (_decoder_io_targets_2_wdata),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:35:23
    .io_videoClock       (io_pixel_clock),
    .io_videoReset       (io_pixel_reset),
    .io_video_pixelData  (_videoController_io_video_pixelData),
    .io_video_hSync      (_videoController_io_video_hSync),
    .io_video_vSync      (_videoController_io_video_vSync),
    .io_video_dataEnable (_videoController_io_video_dataEnable)
  );
  DviOut dviOut (	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:72:24
    .clock               (io_pixel_clock),
    .reset               (io_pixel_reset),
    .io_video_pixelData  (_videoController_io_video_pixelData),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
    .io_video_hSync      (_videoController_io_video_hSync),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
    .io_video_vSync      (_videoController_io_video_vSync),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
    .io_video_dataEnable (_videoController_io_video_dataEnable),	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:65:31
    .io_dviData0         (io_dvi_data0),
    .io_dviData1         (io_dvi_data1),
    .io_dviData2         (io_dvi_data2)
  );
  assign io_uart_tx = 1'h0;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:14:7, :54:14
  assign io_dvi_clock = 10'h1F;	// cpu_design/src/main/scala/cpu/TopWithHDMI.scala:14:7, :72:24
endmodule

