/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [10:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [21:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_2z & celloutsig_1_10z[1]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & in_data[49]);
  assign celloutsig_1_7z = ~(celloutsig_1_0z[11] | celloutsig_1_1z);
  assign celloutsig_0_9z = ~celloutsig_0_5z;
  assign celloutsig_0_27z = ~celloutsig_0_0z[3];
  assign celloutsig_1_5z = celloutsig_1_1z | celloutsig_1_2z;
  assign celloutsig_1_6z = celloutsig_1_0z[2] | celloutsig_1_1z;
  assign celloutsig_1_9z = celloutsig_1_2z ^ in_data[112];
  assign celloutsig_0_10z = ~(celloutsig_0_9z ^ celloutsig_0_4z);
  assign celloutsig_1_11z = { in_data[164:154], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z } == { celloutsig_1_10z[3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z } == celloutsig_0_0z[1:0];
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } == { in_data[69:57], celloutsig_0_6z };
  assign celloutsig_1_14z = { celloutsig_1_3z[1:0], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z } === { celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_12z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z } === { celloutsig_0_0z[7:5], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[64:54] > { in_data[35:33], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z } > { in_data[80], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_26z = { celloutsig_0_0z[6:3], celloutsig_0_25z } > celloutsig_0_15z[10:4];
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_17z } <= { celloutsig_1_3z[2:1], celloutsig_1_10z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3:0], celloutsig_0_3z, celloutsig_0_3z } <= { in_data[1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[11:1] && celloutsig_1_0z[10:0];
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_6z } && { in_data[139:131], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z } < { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_7z[5:1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z } < { in_data[68:59], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_10z = { in_data[159:158], celloutsig_1_9z, celloutsig_1_4z } % { 1'h1, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_15z = celloutsig_0_3z ? { in_data[13:8], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_13z } : { in_data[18:9], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[188] ? in_data[151:140] : in_data[161:150];
  assign celloutsig_0_6z = in_data[82:69] !== in_data[43:30];
  assign celloutsig_0_25z = celloutsig_0_14z[5:3] | celloutsig_0_16z[17:15];
  assign celloutsig_1_18z = celloutsig_1_8z[1] & celloutsig_1_4z;
  assign celloutsig_0_18z = celloutsig_0_11z & in_data[17];
  assign celloutsig_0_32z = celloutsig_0_6z & celloutsig_0_27z;
  assign celloutsig_1_4z = | { celloutsig_1_2z, celloutsig_1_1z, in_data[132:126] };
  assign celloutsig_1_2z = ^ { celloutsig_1_0z[2:1], celloutsig_1_0z };
  assign celloutsig_0_31z = ^ { celloutsig_0_15z[13:2], celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_26z };
  assign celloutsig_1_3z = { in_data[158:157], celloutsig_1_1z } >> { celloutsig_1_0z[6:5], celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >> in_data[45:40];
  assign celloutsig_0_0z = in_data[32:25] >>> in_data[90:83];
  assign celloutsig_1_16z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_4z } >>> celloutsig_1_8z;
  assign celloutsig_1_17z = { celloutsig_1_10z[3:2], celloutsig_1_9z, celloutsig_1_14z } >>> { celloutsig_1_16z[3:2], celloutsig_1_15z, celloutsig_1_2z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z[4]) | celloutsig_0_1z);
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_8z = { in_data[111:109], celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 11'h000;
    else if (celloutsig_1_19z) celloutsig_0_14z = { in_data[65:57], celloutsig_0_5z, celloutsig_0_4z };
  assign { celloutsig_0_16z[13:0], celloutsig_0_16z[17], celloutsig_0_16z[21:18], celloutsig_0_16z[16:15] } = ~ { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_7z[3:0], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_16z[14] = celloutsig_0_16z[17];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
