<stg><name>SubBytes</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %r_0 = phi i3 [ 0, %0 ], [ %r, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln79 = icmp eq i3 %r_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %r = add i3 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln79, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %zext_ln80 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln82"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %c_0 = phi i3 [ %c, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln80 = icmp eq i3 %c_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %c = add i3 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln80, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln544_1 = zext i3 %c_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln544 = add i6 %zext_ln80, %zext_ln544_1

]]></Node>
<StgValue><ssdm name="add_ln544"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln544_2 = zext i6 %add_ln544 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_V_addr = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="state_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:4  %state_V_load = load i8* %state_V_addr, align 1

]]></Node>
<StgValue><ssdm name="state_V_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:4  %state_V_load = load i8* %state_V_addr, align 1

]]></Node>
<StgValue><ssdm name="state_V_load"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
:5  %zext_ln544 = zext i8 %state_V_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sbox_V_addr = getelementptr [256 x i8]* @sbox_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="sbox_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
:7  %sbox_V_load = load i8* %sbox_V_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
:7  %sbox_V_load = load i8* %sbox_V_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_V_load"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:8  store i8 %sbox_V_load, i8* %state_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="state_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="sbox_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="sbox_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="r_0" fromId="43" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="45" from="br_ln79" to="r_0" fromId="6" toId="7">
</dataflow>
<dataflow id="46" from="r" to="r_0" fromId="10" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="47" from="br_ln0" to="r_0" fromId="26" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="48" from="r_0" to="icmp_ln79" fromId="7" toId="8">
</dataflow>
<dataflow id="50" from="StgValue_49" to="icmp_ln79" fromId="49" toId="8">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="51" toId="9">
</dataflow>
<dataflow id="54" from="StgValue_53" to="empty" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_53" to="empty" fromId="53" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_53" to="empty" fromId="53" toId="9">
</dataflow>
<dataflow id="57" from="r_0" to="r" fromId="7" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_58" to="r" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="icmp_ln79" to="br_ln79" fromId="8" toId="11">
</dataflow>
<dataflow id="62" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp" fromId="61" toId="12">
</dataflow>
<dataflow id="63" from="r_0" to="tmp" fromId="7" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_64" to="tmp" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="tmp" to="zext_ln80" fromId="12" toId="13">
</dataflow>
<dataflow id="67" from="c" to="c_0" fromId="19" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="68" from="br_ln80" to="c_0" fromId="33" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="69" from="StgValue_43" to="c_0" fromId="43" toId="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="70" from="br_ln80" to="c_0" fromId="14" toId="16">
</dataflow>
<dataflow id="71" from="c_0" to="icmp_ln80" fromId="16" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_49" to="icmp_ln80" fromId="49" toId="17">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecLoopTripCount" to="empty_27" fromId="51" toId="18">
</dataflow>
<dataflow id="74" from="StgValue_53" to="empty_27" fromId="53" toId="18">
</dataflow>
<dataflow id="75" from="StgValue_53" to="empty_27" fromId="53" toId="18">
</dataflow>
<dataflow id="76" from="StgValue_53" to="empty_27" fromId="53" toId="18">
</dataflow>
<dataflow id="77" from="c_0" to="c" fromId="16" toId="19">
</dataflow>
<dataflow id="78" from="StgValue_58" to="c" fromId="58" toId="19">
</dataflow>
<dataflow id="79" from="icmp_ln80" to="br_ln80" fromId="17" toId="20">
</dataflow>
<dataflow id="80" from="c_0" to="zext_ln544_1" fromId="16" toId="21">
</dataflow>
<dataflow id="81" from="zext_ln80" to="add_ln544" fromId="13" toId="22">
</dataflow>
<dataflow id="82" from="zext_ln544_1" to="add_ln544" fromId="21" toId="22">
</dataflow>
<dataflow id="83" from="add_ln544" to="zext_ln544_2" fromId="22" toId="23">
</dataflow>
<dataflow id="84" from="state_V" to="state_V_addr" fromId="41" toId="24">
</dataflow>
<dataflow id="86" from="StgValue_85" to="state_V_addr" fromId="85" toId="24">
</dataflow>
<dataflow id="87" from="zext_ln544_2" to="state_V_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="88" from="state_V_addr" to="state_V_load" fromId="24" toId="25">
</dataflow>
<dataflow id="89" from="state_V_addr" to="state_V_load" fromId="24" toId="27">
</dataflow>
<dataflow id="90" from="state_V_load" to="zext_ln544" fromId="27" toId="28">
</dataflow>
<dataflow id="91" from="sbox_V" to="sbox_V_addr" fromId="42" toId="29">
</dataflow>
<dataflow id="92" from="StgValue_85" to="sbox_V_addr" fromId="85" toId="29">
</dataflow>
<dataflow id="93" from="zext_ln544" to="sbox_V_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="94" from="sbox_V_addr" to="sbox_V_load" fromId="29" toId="30">
</dataflow>
<dataflow id="95" from="sbox_V_addr" to="sbox_V_load" fromId="29" toId="31">
</dataflow>
<dataflow id="96" from="sbox_V_load" to="store_ln81" fromId="31" toId="32">
</dataflow>
<dataflow id="97" from="state_V_addr" to="store_ln81" fromId="24" toId="32">
</dataflow>
<dataflow id="98" from="icmp_ln79" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="99" from="icmp_ln80" to="StgValue_3" fromId="17" toId="3">
</dataflow>
</dataflows>


</stg>
