---
date: '2020-10-01'
title: 'Ferrari Stefanelli multiplier'
github: 'https://github.com/prajwalraju/Farrari-Stefanelli-multiplier'
external: ''
tech:
  - VHDL
company: 'Dayanada Sagar University'
showInProjects: true
---

implementation of advanced Ferrari Stefanelli Multiplier using multiple
Full and Half adders in Verilog Description Language.
