# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../aes_encryption_implementation.srcs/sources_1/new/aes_encryption_lib.vhd" \
"../../../../aes_encryption_implementation.srcs/sources_1/new/mult_by_3.vhd" \
"../../../../aes_encryption_implementation.srcs/sim_1/new/mult_by_3_tb.vhd" \

# Do not sort compile order
nosort
