<profile>

<section name = "Vitis HLS Report for 'Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1'" level="0">
<item name = "Date">Wed Nov 12 23:19:59 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">Multirate_v10</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.870 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">118, 118, 1.180 us, 1.180 us, 117, 117, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_41_1">116, 116, 2, 1, 1, 116, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 83, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 5, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 48, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_16s_31_1_1_U24">mul_16s_16s_31_1_1, 0, 1, 0, 5, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="b_FIR_kernel_U">Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_b_bkb, 1, 0, 0, 0, 117, 16, 1, 1872</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln41_fu_110_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln42_3_fu_145_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln42_fu_138_p2">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln41_fu_98_p2">icmp, 0, 0, 14, 7, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_4">9, 2, 7, 14</column>
<column name="i_fu_38">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_4_reg_167">7, 0, 7, 0</column>
<column name="i_fu_38">7, 0, 7, 0</column>
<column name="sext_ln42_cast_reg_162">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, return value</column>
<column name="sext_ln42">in, 16, ap_none, sext_ln42, scalar</column>
<column name="H_accu_FIR_kernel_address0">out, 7, ap_memory, H_accu_FIR_kernel, array</column>
<column name="H_accu_FIR_kernel_ce0">out, 1, ap_memory, H_accu_FIR_kernel, array</column>
<column name="H_accu_FIR_kernel_we0">out, 1, ap_memory, H_accu_FIR_kernel, array</column>
<column name="H_accu_FIR_kernel_d0">out, 32, ap_memory, H_accu_FIR_kernel, array</column>
<column name="H_accu_FIR_kernel_address1">out, 7, ap_memory, H_accu_FIR_kernel, array</column>
<column name="H_accu_FIR_kernel_ce1">out, 1, ap_memory, H_accu_FIR_kernel, array</column>
<column name="H_accu_FIR_kernel_q1">in, 32, ap_memory, H_accu_FIR_kernel, array</column>
</table>
</item>
</section>
</profile>
