# reading /opt/intelFPGA/20.1.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project kickstarterMS
do compile.do
# ** Error: wrong # args: should be "proc name args body"
# Error in macro ./compile.do line 5
# wrong # args: should be "proc name args body"
#     while executing
# "proc getScriptDirectory{} {
#     set dispScriptFile [file normalize [info script]]
#     set scriptFolder [file dirname $dispScriptFile]
#     return $scri..."
project open /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS
do compile.do
# ** Error: wrong # args: should be "proc name args body"
# Error in macro ./compile.do line 5
# wrong # args: should be "proc name args body"
#     while executing
# "proc getScriptDirectory{} {
#     set dispScriptFile [file normalize [info script]]
#     set scriptFolder [file dirname $dispScriptFile]
#     return $scri..."
do compile.do
# 10ms
# ** Error: invalid command name "getScriptDirectory"
# Error in macro ./compile.do line 7
# invalid command name "getScriptDirectory"
#     while executing
# "getScriptDirectory"
#     invoked from within
# "set SOURCE_DIR [getScriptDirectory]"
do comp
# Cannot open macro file: comp
do compile.do
# 10ms
# ** Error: can't read "myLocation": no such variable
# Error in macro ./compile.do line 7
# can't read "myLocation": no such variable
#     while executing
# "file dirname $myLocation"
#     (procedure "getResourceDirectory" line 3)
#     invoked from within
# "getResourceDirectory"
#     invoked from within
# "set SOURCE_DIR [getResourceDirectory]"
do compile.do
# 10ms
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# filter_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:25 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:10:26 on Jan 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:26 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:10:26 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# vsim -t 1ns -L work filter_tb 
# Start time: 17:10:26 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/filter_tb/clk \
sim:/filter_tb/reset \
sim:/filter_tb/in \
sim:/filter_tb/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/tob208/engr-ece/Documents/EE465/Kickstarter/wave.do
do compile.do
# 10ms
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# filter_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:30 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:12:30 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:30 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:12:30 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:12:31 on Jan 15,2022, Elapsed time: 0:02:05
# Errors: 1, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:12:31 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate /filter_tb/in
# add wave -noupdate /filter_tb/out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ns} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {1 us}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
add wave -position insertpoint sim:/filter_tb/DUT/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/tob208/engr-ece/Documents/EE465/Kickstarter/wave.do
do compile.do
# 10ms
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# filter_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:52 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:13:52 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:52 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:13:52 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:13:52 on Jan 15,2022, Elapsed time: 0:01:21
# Errors: 1, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:13:52 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate -radix decimal -childformat {{{/filter_tb/in[17]} -radix decimal} {{/filter_tb/in[16]} -radix decimal} {{/filter_tb/in[15]} -radix decimal} {{/filter_tb/in[14]} -radix decimal} {{/filter_tb/in[13]} -radix decimal} {{/filter_tb/in[12]} -radix decimal} {{/filter_tb/in[11]} -radix decimal} {{/filter_tb/in[10]} -radix decimal} {{/filter_tb/in[9]} -radix decimal} {{/filter_tb/in[8]} -radix decimal} {{/filter_tb/in[7]} -radix decimal} {{/filter_tb/in[6]} -radix decimal} {{/filter_tb/in[5]} -radix decimal} {{/filter_tb/in[4]} -radix decimal} {{/filter_tb/in[3]} -radix decimal} {{/filter_tb/in[2]} -radix decimal} {{/filter_tb/in[1]} -radix decimal} {{/filter_tb/in[0]} -radix decimal}} -subitemconfig {{/filter_tb/in[17]} {-radix decimal} {/filter_tb/in[16]} {-radix decimal} {/filter_tb/in[15]} {-radix decimal} {/filter_tb/in[14]} {-radix decimal} {/filter_tb/in[13]} {-radix decimal} {/filter_tb/in[12]} {-radix decimal} {/filter_tb/in[11]} {-radix decimal} {/filter_tb/in[10]} {-radix decimal} {/filter_tb/in[9]} {-radix decimal} {/filter_tb/in[8]} {-radix decimal} {/filter_tb/in[7]} {-radix decimal} {/filter_tb/in[6]} {-radix decimal} {/filter_tb/in[5]} {-radix decimal} {/filter_tb/in[4]} {-radix decimal} {/filter_tb/in[3]} {-radix decimal} {/filter_tb/in[2]} {-radix decimal} {/filter_tb/in[1]} {-radix decimal} {/filter_tb/in[0]} {-radix decimal}} /filter_tb/in
# add wave -noupdate /filter_tb/out
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# add wave -noupdate /filter_tb/DUT/i
# add wave -noupdate /filter_tb/DUT/sum_level_4
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {19 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {68 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/tob208/engr-ece/Documents/EE465/Kickstarter/wave.do
do compile.do
# 10ms
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# filter_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:05 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:15:05 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:05 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:15:05 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:15:06 on Jan 15,2022, Elapsed time: 0:01:14
# Errors: 1, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:15:06 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate -radix decimal -childformat {{{/filter_tb/in[17]} -radix decimal} {{/filter_tb/in[16]} -radix decimal} {{/filter_tb/in[15]} -radix decimal} {{/filter_tb/in[14]} -radix decimal} {{/filter_tb/in[13]} -radix decimal} {{/filter_tb/in[12]} -radix decimal} {{/filter_tb/in[11]} -radix decimal} {{/filter_tb/in[10]} -radix decimal} {{/filter_tb/in[9]} -radix decimal} {{/filter_tb/in[8]} -radix decimal} {{/filter_tb/in[7]} -radix decimal} {{/filter_tb/in[6]} -radix decimal} {{/filter_tb/in[5]} -radix decimal} {{/filter_tb/in[4]} -radix decimal} {{/filter_tb/in[3]} -radix decimal} {{/filter_tb/in[2]} -radix decimal} {{/filter_tb/in[1]} -radix decimal} {{/filter_tb/in[0]} -radix decimal}} -subitemconfig {{/filter_tb/in[17]} {-height 16 -radix decimal} {/filter_tb/in[16]} {-height 16 -radix decimal} {/filter_tb/in[15]} {-height 16 -radix decimal} {/filter_tb/in[14]} {-height 16 -radix decimal} {/filter_tb/in[13]} {-height 16 -radix decimal} {/filter_tb/in[12]} {-height 16 -radix decimal} {/filter_tb/in[11]} {-height 16 -radix decimal} {/filter_tb/in[10]} {-height 16 -radix decimal} {/filter_tb/in[9]} {-height 16 -radix decimal} {/filter_tb/in[8]} {-height 16 -radix decimal} {/filter_tb/in[7]} {-height 16 -radix decimal} {/filter_tb/in[6]} {-height 16 -radix decimal} {/filter_tb/in[5]} {-height 16 -radix decimal} {/filter_tb/in[4]} {-height 16 -radix decimal} {/filter_tb/in[3]} {-height 16 -radix decimal} {/filter_tb/in[2]} {-height 16 -radix decimal} {/filter_tb/in[1]} {-height 16 -radix decimal} {/filter_tb/in[0]} {-height 16 -radix decimal}} /filter_tb/in
# add wave -noupdate /filter_tb/out
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {30 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
do compile.do
# 10ms
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# filter_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:31 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:18:31 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:31 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# ** Error: /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv(26): (vlog-2143) Unable to find 'in' in scope verilog.
# ** Error: /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv(27): (vlog-2143) Unable to find 'out' in scope verilog.
# ** Warning: /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv(33): (vlog-2596) Component name 'in' is not on a downward path.
# End time: 17:18:31 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /opt/intelFPGA/20.1.1/modelsim_ase/linuxaloem/vlog failed.
# Executing ONERROR command at macro ./compile.do line 27
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:18:32 on Jan 15,2022, Elapsed time: 0:03:26
# Errors: 2, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:18:32 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# ** Error: (vsim-3043) Unresolved reference to 'in' in filt_cb.in.
#    Time: 0 ns  Iteration: 0  Instance: /filter_tb/test_filter File: /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv Line: 33
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./compile.do PAUSED at line 29
do compile.do
# proc getResourceDirectory {} {
#     variable myLocation
#     return [file dirname $myLocation]
# }
# 
# set SIMULATION_LENGTH 10ms
# 10ms
#set SOURCE_DIR [getResourceDirectory]
# set SOURCE_DIR /home/tob208/engr-ece/Documents/EE465/Kickstarter
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# set TB_MODULE "filter_tb"
# filter_tb
# 
# puts $SOURCE_DIR
# 
# puts "Hello world"
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:55 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:18:55 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:55 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# ** Warning: /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv(33): (vlog-2596) Component name 'in' is not on a downward path.
# 
# Top level modules:
# 	filter_tb
# End time: 17:18:55 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ns -L work ${TB_MODULE}
# vsim -t 1ns -L work filter_tb 
# Start time: 17:18:32 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# ** Error: (vsim-3043) Unresolved reference to 'in' in filt_cb.in.
#    Time: 0 ns  Iteration: 0  Instance: /filter_tb/test_filter File: /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv Line: 33
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./compile.do PAUSED at line 29
DO WAVE.DO
# invalid command name "DO"
do compile.do
# proc getResourceDirectory {} {
#     variable myLocation
#     return [file dirname $myLocation]
# }
# 
# set SIMULATION_LENGTH 10ms
# 10ms
#set SOURCE_DIR [getResourceDirectory]
# set SOURCE_DIR /home/tob208/engr-ece/Documents/EE465/Kickstarter
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# set TB_MODULE "filter_tb"
# filter_tb
# 
# puts $SOURCE_DIR
# 
# puts "Hello world"
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:36 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:19:37 on Jan 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:37 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:19:37 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# vsim -t 1ns -L work filter_tb 
# Start time: 17:18:32 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate -radix decimal -childformat {{{/filter_tb/in[17]} -radix decimal} {{/filter_tb/in[16]} -radix decimal} {{/filter_tb/in[15]} -radix decimal} {{/filter_tb/in[14]} -radix decimal} {{/filter_tb/in[13]} -radix decimal} {{/filter_tb/in[12]} -radix decimal} {{/filter_tb/in[11]} -radix decimal} {{/filter_tb/in[10]} -radix decimal} {{/filter_tb/in[9]} -radix decimal} {{/filter_tb/in[8]} -radix decimal} {{/filter_tb/in[7]} -radix decimal} {{/filter_tb/in[6]} -radix decimal} {{/filter_tb/in[5]} -radix decimal} {{/filter_tb/in[4]} -radix decimal} {{/filter_tb/in[3]} -radix decimal} {{/filter_tb/in[2]} -radix decimal} {{/filter_tb/in[1]} -radix decimal} {{/filter_tb/in[0]} -radix decimal}} -subitemconfig {{/filter_tb/in[17]} {-height 16 -radix decimal} {/filter_tb/in[16]} {-height 16 -radix decimal} {/filter_tb/in[15]} {-height 16 -radix decimal} {/filter_tb/in[14]} {-height 16 -radix decimal} {/filter_tb/in[13]} {-height 16 -radix decimal} {/filter_tb/in[12]} {-height 16 -radix decimal} {/filter_tb/in[11]} {-height 16 -radix decimal} {/filter_tb/in[10]} {-height 16 -radix decimal} {/filter_tb/in[9]} {-height 16 -radix decimal} {/filter_tb/in[8]} {-height 16 -radix decimal} {/filter_tb/in[7]} {-height 16 -radix decimal} {/filter_tb/in[6]} {-height 16 -radix decimal} {/filter_tb/in[5]} {-height 16 -radix decimal} {/filter_tb/in[4]} {-height 16 -radix decimal} {/filter_tb/in[3]} {-height 16 -radix decimal} {/filter_tb/in[2]} {-height 16 -radix decimal} {/filter_tb/in[1]} {-height 16 -radix decimal} {/filter_tb/in[0]} {-height 16 -radix decimal}} /filter_tb/in
# ** UI-Msg: (vish-4014) No objects found matching '/filter_tb/in'.
# Executing ONERROR command at macro ./wave.do line 5
# add wave -noupdate /filter_tb/out
# ** UI-Msg: (vish-4014) No objects found matching '/filter_tb/out'.
# Executing ONERROR command at macro ./wave.do line 6
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {30 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
add wave -position insertpoint  \
sim:/filter_tb/DUT/clk \
sim:/filter_tb/DUT/x_in \
sim:/filter_tb/DUT/y
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/tob208/engr-ece/Documents/EE465/Kickstarter/wave.do
do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
do compile.do
# proc getResourceDirectory {} {
#     variable myLocation
#     return [file dirname $myLocation]
# }
# 
# set SIMULATION_LENGTH 10ms
# 10ms
#set SOURCE_DIR [getResourceDirectory]
# set SOURCE_DIR /home/tob208/engr-ece/Documents/EE465/Kickstarter
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# set TB_MODULE "filter_tb"
# filter_tb
# 
# puts $SOURCE_DIR
# 
# puts "Hello world"
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:53 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:20:53 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:53 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:20:53 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:20:54 on Jan 15,2022, Elapsed time: 0:02:22
# Errors: 5, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:20:54 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
do compile.do
# proc getResourceDirectory {} {
#     variable myLocation
#     return [file dirname $myLocation]
# }
# 
# set SIMULATION_LENGTH 10ms
# 10ms
#set SOURCE_DIR [getResourceDirectory]
# set SOURCE_DIR /home/tob208/engr-ece/Documents/EE465/Kickstarter
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# set TB_MODULE "filter_tb"
# filter_tb
# 
# puts $SOURCE_DIR
# 
# puts "Hello world"
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:25 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:21:25 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:25 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:21:25 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:21:26 on Jan 15,2022, Elapsed time: 0:00:32
# Errors: 1, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:21:26 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
do compile.do
# proc getResourceDirectory {} {
#     variable myLocation
#     return [file dirname $myLocation]
# }
# 
# set SIMULATION_LENGTH 10ms
# 10ms
#set SOURCE_DIR [getResourceDirectory]
# set SOURCE_DIR /home/tob208/engr-ece/Documents/EE465/Kickstarter
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# set TB_MODULE "filter_tb"
# filter_tb
# 
# puts $SOURCE_DIR
# 
# puts "Hello world"
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:02 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:22:02 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:02 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:22:02 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:22:03 on Jan 15,2022, Elapsed time: 0:00:37
# Errors: 1, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:22:03 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
do compile.do
# proc getResourceDirectory {} {
#     variable myLocation
#     return [file dirname $myLocation]
# }
# 
# set SIMULATION_LENGTH 10ms
# 10ms
#set SOURCE_DIR [getResourceDirectory]
# set SOURCE_DIR /home/tob208/engr-ece/Documents/EE465/Kickstarter
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# set TB_MODULE "filter_tb"
# filter_tb
# 
# puts $SOURCE_DIR
# 
# puts "Hello world"
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:10 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:23:10 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:10 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:23:10 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:23:11 on Jan 15,2022, Elapsed time: 0:01:08
# Errors: 1, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:23:11 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
do compile.do
# proc getResourceDirectory {} {
#     variable myLocation
#     return [file dirname $myLocation]
# }
# 
# set SIMULATION_LENGTH 100ms
# 100ms
#set SOURCE_DIR [getResourceDirectory]
# set SOURCE_DIR /home/tob208/engr-ece/Documents/EE465/Kickstarter
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# set TB_MODULE "filter_tb"
# filter_tb
# 
# puts $SOURCE_DIR
# 
# puts "Hello world"
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:07 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:25:07 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:07 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:25:07 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:25:07 on Jan 15,2022, Elapsed time: 0:01:56
# Errors: 1, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:25:07 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
do compile.do
# proc getResourceDirectory {} {
#     variable myLocation
#     return [file dirname $myLocation]
# }
# 
# set SIMULATION_LENGTH 100ms
# 100ms
#set SOURCE_DIR [getResourceDirectory]
# set SOURCE_DIR /home/tob208/engr-ece/Documents/EE465/Kickstarter
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# set TB_MODULE "filter_tb"
# filter_tb
# 
# puts $SOURCE_DIR
# 
# puts "Hello world"
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:15 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:27:16 on Jan 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:16 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:27:16 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:27:16 on Jan 15,2022, Elapsed time: 0:02:09
# Errors: 1, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:27:16 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
do compile.do
# proc getResourceDirectory {} {
#     variable myLocation
#     return [file dirname $myLocation]
# }
# 
# set SIMULATION_LENGTH 100ms
# 100ms
#set SOURCE_DIR [getResourceDirectory]
# set SOURCE_DIR /home/tob208/engr-ece/Documents/EE465/Kickstarter
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# set TB_MODULE "filter_tb"
# filter_tb
# 
# puts $SOURCE_DIR
# 
# puts "Hello world"
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# Error 133: Unable to remove directory "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work".
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:29:18 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:29:18 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:29:18 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:29:18 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:29:19 on Jan 15,2022, Elapsed time: 0:02:03
# Errors: 1, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:29:19 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
do compile.do
# proc getResourceDirectory {} {
#     variable myLocation
#     return [file dirname $myLocation]
# }
# 
# set SIMULATION_LENGTH 100ms
# 100ms
#set SOURCE_DIR [getResourceDirectory]
# set SOURCE_DIR /home/tob208/engr-ece/Documents/EE465/Kickstarter
# /home/tob208/engr-ece/Documents/EE465/Kickstarter
# set TB_MODULE "filter_tb"
# filter_tb
# 
# puts $SOURCE_DIR
# 
# puts "Hello world"
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# 
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /home/tob208/engr-ece/Documents/EE465/Kickstarter/kickstarterMS.mpf
# 
# vlog -sv -work work ${SOURCE_DIR}/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:32:52 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/approx_brick_wall_filt.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/pulse_shaping_filter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/sineInputFilter.v /home/tob208/engr-ece/Documents/EE465/Kickstarter/worsecaseInputFilter.v 
# -- Compiling module approx_brick_wall_filt
# -- Compiling module pulse_shaping_filter
# -- Compiling module sine_filt
# -- Compiling module worse_case_filt
# 
# Top level modules:
# 	approx_brick_wall_filt
# 	pulse_shaping_filter
# 	sine_filt
# 	worse_case_filt
# End time: 17:32:52 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SOURCE_DIR}/*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:32:52 on Jan 15,2022
# vlog -reportprogress 300 -sv -work work /home/tob208/engr-ece/Documents/EE465/Kickstarter/filter_tb.sv 
# -- Compiling module filter_tb
# -- Compiling program test_filter
# 
# Top level modules:
# 	filter_tb
# End time: 17:32:52 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_MODULE}
# End time: 17:32:53 on Jan 15,2022, Elapsed time: 0:03:34
# Errors: 1, Warnings: 1
# vsim -t 1ns -L work filter_tb 
# Start time: 17:32:53 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_tb/clk
# add wave -noupdate /filter_tb/reset
# add wave -noupdate /filter_tb/DUT/clk
# add wave -noupdate /filter_tb/DUT/x_in
# add wave -noupdate /filter_tb/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 208
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {63 ns}
# 
# run ${SIMULATION_LENGTH}
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
# Compile of sineInputFilter.v was successful.
vsim -t 1ns -L work work.filter_tb work.sine_filt
# End time: 17:34:09 on Jan 15,2022, Elapsed time: 0:01:16
# Errors: 1, Warnings: 2
# vsim -t 1ns -L work work.filter_tb work.sine_filt 
# Start time: 17:34:09 on Jan 15,2022
# Loading sv_std.std
# Loading work.filter_tb
# ** Error: (vsim-7) Failed to open data file "/home/tob208/engr-ece/Documents/EE465/Kickstarter/rtl_work/test_filter/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.sine_filt
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/filter_tb/DUT/*
add wave -position insertpoint sim:/filter_tb/DUT/*
run -all
# ** Note: implicit $finish from program
#    Time: 65 ns  Iteration: 3  Instance: /filter_tb/test_filter
# 1
# Simulation stop requested.
