$date
	Sat Jun 18 14:38:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! OUT_B [3:0] $end
$var wire 4 " OUT_A [3:0] $end
$var reg 4 # DATA_IN [3:0] $end
$var reg 2 $ SEL_A [1:0] $end
$var reg 2 % SEL_B [1:0] $end
$var reg 2 & SEL_W [1:0] $end
$var reg 1 ' clk $end
$scope module reg_file_0 $end
$var wire 4 ( DATA_IN [3:0] $end
$var wire 2 ) SEL_A [1:0] $end
$var wire 2 * SEL_B [1:0] $end
$var wire 2 + SEL_W [1:0] $end
$var wire 1 ' clk $end
$var wire 1 , s3 $end
$var wire 1 - s2 $end
$var wire 1 . s1 $end
$var wire 1 / s0 $end
$var wire 4 0 QB3 [3:0] $end
$var wire 4 1 QB2 [3:0] $end
$var wire 4 2 QB1 [3:0] $end
$var wire 4 3 QB0 [3:0] $end
$var wire 4 4 Q3 [3:0] $end
$var wire 4 5 Q2 [3:0] $end
$var wire 4 6 Q1 [3:0] $end
$var wire 4 7 Q0 [3:0] $end
$var wire 4 8 OUT_B [3:0] $end
$var wire 4 9 OUT_A [3:0] $end
$var wire 4 : IN3 [3:0] $end
$var wire 4 ; IN2 [3:0] $end
$var wire 4 < IN1 [3:0] $end
$var wire 4 = IN0 [3:0] $end
$scope module decoder_24_1b_0 $end
$var wire 1 / d0 $end
$var wire 1 . d1 $end
$var wire 1 - d2 $end
$var wire 1 , d3 $end
$var wire 1 > nw0 $end
$var wire 1 ? nw1 $end
$var wire 1 @ w0 $end
$var wire 1 A w1 $end
$upscope $end
$scope module mux_21_4b_0 $end
$var wire 4 B B [3:0] $end
$var wire 1 / sel $end
$var wire 4 C RES [3:0] $end
$var wire 4 D A [3:0] $end
$scope module mux_21_1b_0[0] $end
$var wire 1 E a $end
$var wire 1 F a_out $end
$var wire 1 G b $end
$var wire 1 H b_out $end
$var wire 1 I not_sel $end
$var wire 1 J res $end
$var wire 1 / sel $end
$upscope $end
$scope module mux_21_1b_0[1] $end
$var wire 1 K a $end
$var wire 1 L a_out $end
$var wire 1 M b $end
$var wire 1 N b_out $end
$var wire 1 O not_sel $end
$var wire 1 P res $end
$var wire 1 / sel $end
$upscope $end
$scope module mux_21_1b_0[2] $end
$var wire 1 Q a $end
$var wire 1 R a_out $end
$var wire 1 S b $end
$var wire 1 T b_out $end
$var wire 1 U not_sel $end
$var wire 1 V res $end
$var wire 1 / sel $end
$upscope $end
$scope module mux_21_1b_0[3] $end
$var wire 1 W a $end
$var wire 1 X a_out $end
$var wire 1 Y b $end
$var wire 1 Z b_out $end
$var wire 1 [ not_sel $end
$var wire 1 \ res $end
$var wire 1 / sel $end
$upscope $end
$upscope $end
$scope module mux_21_4b_1 $end
$var wire 4 ] B [3:0] $end
$var wire 1 . sel $end
$var wire 4 ^ RES [3:0] $end
$var wire 4 _ A [3:0] $end
$scope module mux_21_1b_0[0] $end
$var wire 1 ` a $end
$var wire 1 a a_out $end
$var wire 1 b b $end
$var wire 1 c b_out $end
$var wire 1 d not_sel $end
$var wire 1 e res $end
$var wire 1 . sel $end
$upscope $end
$scope module mux_21_1b_0[1] $end
$var wire 1 f a $end
$var wire 1 g a_out $end
$var wire 1 h b $end
$var wire 1 i b_out $end
$var wire 1 j not_sel $end
$var wire 1 k res $end
$var wire 1 . sel $end
$upscope $end
$scope module mux_21_1b_0[2] $end
$var wire 1 l a $end
$var wire 1 m a_out $end
$var wire 1 n b $end
$var wire 1 o b_out $end
$var wire 1 p not_sel $end
$var wire 1 q res $end
$var wire 1 . sel $end
$upscope $end
$scope module mux_21_1b_0[3] $end
$var wire 1 r a $end
$var wire 1 s a_out $end
$var wire 1 t b $end
$var wire 1 u b_out $end
$var wire 1 v not_sel $end
$var wire 1 w res $end
$var wire 1 . sel $end
$upscope $end
$upscope $end
$scope module mux_21_4b_2 $end
$var wire 4 x B [3:0] $end
$var wire 1 - sel $end
$var wire 4 y RES [3:0] $end
$var wire 4 z A [3:0] $end
$scope module mux_21_1b_0[0] $end
$var wire 1 { a $end
$var wire 1 | a_out $end
$var wire 1 } b $end
$var wire 1 ~ b_out $end
$var wire 1 !" not_sel $end
$var wire 1 "" res $end
$var wire 1 - sel $end
$upscope $end
$scope module mux_21_1b_0[1] $end
$var wire 1 #" a $end
$var wire 1 $" a_out $end
$var wire 1 %" b $end
$var wire 1 &" b_out $end
$var wire 1 '" not_sel $end
$var wire 1 (" res $end
$var wire 1 - sel $end
$upscope $end
$scope module mux_21_1b_0[2] $end
$var wire 1 )" a $end
$var wire 1 *" a_out $end
$var wire 1 +" b $end
$var wire 1 ," b_out $end
$var wire 1 -" not_sel $end
$var wire 1 ." res $end
$var wire 1 - sel $end
$upscope $end
$scope module mux_21_1b_0[3] $end
$var wire 1 /" a $end
$var wire 1 0" a_out $end
$var wire 1 1" b $end
$var wire 1 2" b_out $end
$var wire 1 3" not_sel $end
$var wire 1 4" res $end
$var wire 1 - sel $end
$upscope $end
$upscope $end
$scope module mux_21_4b_3 $end
$var wire 4 5" B [3:0] $end
$var wire 1 , sel $end
$var wire 4 6" RES [3:0] $end
$var wire 4 7" A [3:0] $end
$scope module mux_21_1b_0[0] $end
$var wire 1 8" a $end
$var wire 1 9" a_out $end
$var wire 1 :" b $end
$var wire 1 ;" b_out $end
$var wire 1 <" not_sel $end
$var wire 1 =" res $end
$var wire 1 , sel $end
$upscope $end
$scope module mux_21_1b_0[1] $end
$var wire 1 >" a $end
$var wire 1 ?" a_out $end
$var wire 1 @" b $end
$var wire 1 A" b_out $end
$var wire 1 B" not_sel $end
$var wire 1 C" res $end
$var wire 1 , sel $end
$upscope $end
$scope module mux_21_1b_0[2] $end
$var wire 1 D" a $end
$var wire 1 E" a_out $end
$var wire 1 F" b $end
$var wire 1 G" b_out $end
$var wire 1 H" not_sel $end
$var wire 1 I" res $end
$var wire 1 , sel $end
$upscope $end
$scope module mux_21_1b_0[3] $end
$var wire 1 J" a $end
$var wire 1 K" a_out $end
$var wire 1 L" b $end
$var wire 1 M" b_out $end
$var wire 1 N" not_sel $end
$var wire 1 O" res $end
$var wire 1 , sel $end
$upscope $end
$upscope $end
$scope module mux_41_4b_0 $end
$var wire 1 P" sel0 $end
$var wire 1 Q" sel1 $end
$var wire 4 R" RES [3:0] $end
$var wire 4 S" D [3:0] $end
$var wire 4 T" C [3:0] $end
$var wire 4 U" B [3:0] $end
$var wire 4 V" A [3:0] $end
$scope module mux_41_1b_0[0] $end
$var wire 1 W" a $end
$var wire 1 X" b $end
$var wire 1 Y" c $end
$var wire 1 Z" d $end
$var wire 1 P" sel0 $end
$var wire 1 Q" sel1 $end
$var wire 1 [" res $end
$var wire 1 \" cd_out $end
$var wire 1 ]" ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 W" a $end
$var wire 1 ^" a_out $end
$var wire 1 X" b $end
$var wire 1 _" b_out $end
$var wire 1 `" not_sel $end
$var wire 1 ]" res $end
$var wire 1 P" sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 Y" a $end
$var wire 1 a" a_out $end
$var wire 1 Z" b $end
$var wire 1 b" b_out $end
$var wire 1 c" not_sel $end
$var wire 1 \" res $end
$var wire 1 P" sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 ]" a $end
$var wire 1 d" a_out $end
$var wire 1 \" b $end
$var wire 1 e" b_out $end
$var wire 1 f" not_sel $end
$var wire 1 [" res $end
$var wire 1 Q" sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[1] $end
$var wire 1 g" a $end
$var wire 1 h" b $end
$var wire 1 i" c $end
$var wire 1 j" d $end
$var wire 1 P" sel0 $end
$var wire 1 Q" sel1 $end
$var wire 1 k" res $end
$var wire 1 l" cd_out $end
$var wire 1 m" ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 g" a $end
$var wire 1 n" a_out $end
$var wire 1 h" b $end
$var wire 1 o" b_out $end
$var wire 1 p" not_sel $end
$var wire 1 m" res $end
$var wire 1 P" sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 i" a $end
$var wire 1 q" a_out $end
$var wire 1 j" b $end
$var wire 1 r" b_out $end
$var wire 1 s" not_sel $end
$var wire 1 l" res $end
$var wire 1 P" sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 m" a $end
$var wire 1 t" a_out $end
$var wire 1 l" b $end
$var wire 1 u" b_out $end
$var wire 1 v" not_sel $end
$var wire 1 k" res $end
$var wire 1 Q" sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[2] $end
$var wire 1 w" a $end
$var wire 1 x" b $end
$var wire 1 y" c $end
$var wire 1 z" d $end
$var wire 1 P" sel0 $end
$var wire 1 Q" sel1 $end
$var wire 1 {" res $end
$var wire 1 |" cd_out $end
$var wire 1 }" ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 w" a $end
$var wire 1 ~" a_out $end
$var wire 1 x" b $end
$var wire 1 !# b_out $end
$var wire 1 "# not_sel $end
$var wire 1 }" res $end
$var wire 1 P" sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 y" a $end
$var wire 1 ## a_out $end
$var wire 1 z" b $end
$var wire 1 $# b_out $end
$var wire 1 %# not_sel $end
$var wire 1 |" res $end
$var wire 1 P" sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 }" a $end
$var wire 1 &# a_out $end
$var wire 1 |" b $end
$var wire 1 '# b_out $end
$var wire 1 (# not_sel $end
$var wire 1 {" res $end
$var wire 1 Q" sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[3] $end
$var wire 1 )# a $end
$var wire 1 *# b $end
$var wire 1 +# c $end
$var wire 1 ,# d $end
$var wire 1 P" sel0 $end
$var wire 1 Q" sel1 $end
$var wire 1 -# res $end
$var wire 1 .# cd_out $end
$var wire 1 /# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 )# a $end
$var wire 1 0# a_out $end
$var wire 1 *# b $end
$var wire 1 1# b_out $end
$var wire 1 2# not_sel $end
$var wire 1 /# res $end
$var wire 1 P" sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 +# a $end
$var wire 1 3# a_out $end
$var wire 1 ,# b $end
$var wire 1 4# b_out $end
$var wire 1 5# not_sel $end
$var wire 1 .# res $end
$var wire 1 P" sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 /# a $end
$var wire 1 6# a_out $end
$var wire 1 .# b $end
$var wire 1 7# b_out $end
$var wire 1 8# not_sel $end
$var wire 1 -# res $end
$var wire 1 Q" sel $end
$upscope $end
$upscope $end
$upscope $end
$scope module mux_41_4b_1 $end
$var wire 1 9# sel0 $end
$var wire 1 :# sel1 $end
$var wire 4 ;# RES [3:0] $end
$var wire 4 <# D [3:0] $end
$var wire 4 =# C [3:0] $end
$var wire 4 ># B [3:0] $end
$var wire 4 ?# A [3:0] $end
$scope module mux_41_1b_0[0] $end
$var wire 1 @# a $end
$var wire 1 A# b $end
$var wire 1 B# c $end
$var wire 1 C# d $end
$var wire 1 9# sel0 $end
$var wire 1 :# sel1 $end
$var wire 1 D# res $end
$var wire 1 E# cd_out $end
$var wire 1 F# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 @# a $end
$var wire 1 G# a_out $end
$var wire 1 A# b $end
$var wire 1 H# b_out $end
$var wire 1 I# not_sel $end
$var wire 1 F# res $end
$var wire 1 9# sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 B# a $end
$var wire 1 J# a_out $end
$var wire 1 C# b $end
$var wire 1 K# b_out $end
$var wire 1 L# not_sel $end
$var wire 1 E# res $end
$var wire 1 9# sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 F# a $end
$var wire 1 M# a_out $end
$var wire 1 E# b $end
$var wire 1 N# b_out $end
$var wire 1 O# not_sel $end
$var wire 1 D# res $end
$var wire 1 :# sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[1] $end
$var wire 1 P# a $end
$var wire 1 Q# b $end
$var wire 1 R# c $end
$var wire 1 S# d $end
$var wire 1 9# sel0 $end
$var wire 1 :# sel1 $end
$var wire 1 T# res $end
$var wire 1 U# cd_out $end
$var wire 1 V# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 P# a $end
$var wire 1 W# a_out $end
$var wire 1 Q# b $end
$var wire 1 X# b_out $end
$var wire 1 Y# not_sel $end
$var wire 1 V# res $end
$var wire 1 9# sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 R# a $end
$var wire 1 Z# a_out $end
$var wire 1 S# b $end
$var wire 1 [# b_out $end
$var wire 1 \# not_sel $end
$var wire 1 U# res $end
$var wire 1 9# sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 V# a $end
$var wire 1 ]# a_out $end
$var wire 1 U# b $end
$var wire 1 ^# b_out $end
$var wire 1 _# not_sel $end
$var wire 1 T# res $end
$var wire 1 :# sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[2] $end
$var wire 1 `# a $end
$var wire 1 a# b $end
$var wire 1 b# c $end
$var wire 1 c# d $end
$var wire 1 9# sel0 $end
$var wire 1 :# sel1 $end
$var wire 1 d# res $end
$var wire 1 e# cd_out $end
$var wire 1 f# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 `# a $end
$var wire 1 g# a_out $end
$var wire 1 a# b $end
$var wire 1 h# b_out $end
$var wire 1 i# not_sel $end
$var wire 1 f# res $end
$var wire 1 9# sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 b# a $end
$var wire 1 j# a_out $end
$var wire 1 c# b $end
$var wire 1 k# b_out $end
$var wire 1 l# not_sel $end
$var wire 1 e# res $end
$var wire 1 9# sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 f# a $end
$var wire 1 m# a_out $end
$var wire 1 e# b $end
$var wire 1 n# b_out $end
$var wire 1 o# not_sel $end
$var wire 1 d# res $end
$var wire 1 :# sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[3] $end
$var wire 1 p# a $end
$var wire 1 q# b $end
$var wire 1 r# c $end
$var wire 1 s# d $end
$var wire 1 9# sel0 $end
$var wire 1 :# sel1 $end
$var wire 1 t# res $end
$var wire 1 u# cd_out $end
$var wire 1 v# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 p# a $end
$var wire 1 w# a_out $end
$var wire 1 q# b $end
$var wire 1 x# b_out $end
$var wire 1 y# not_sel $end
$var wire 1 v# res $end
$var wire 1 9# sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 r# a $end
$var wire 1 z# a_out $end
$var wire 1 s# b $end
$var wire 1 {# b_out $end
$var wire 1 |# not_sel $end
$var wire 1 u# res $end
$var wire 1 9# sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 v# a $end
$var wire 1 }# a_out $end
$var wire 1 u# b $end
$var wire 1 ~# b_out $end
$var wire 1 !$ not_sel $end
$var wire 1 t# res $end
$var wire 1 :# sel $end
$upscope $end
$upscope $end
$upscope $end
$scope module r0 $end
$var wire 4 "$ D [3:0] $end
$var wire 1 ' clk $end
$var wire 4 #$ QB [3:0] $end
$var wire 4 $$ Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 ' clk $end
$var wire 1 %$ d $end
$var wire 1 &$ nclk $end
$var wire 1 '$ qb_tmp $end
$var wire 1 ($ qb $end
$var wire 1 )$ q_tmp $end
$var wire 1 *$ q $end
$scope module d_latch_0 $end
$var wire 1 %$ d $end
$var wire 1 &$ g $end
$var wire 1 +$ nd $end
$var wire 1 ,$ r $end
$var wire 1 -$ s $end
$var wire 1 '$ qb $end
$var wire 1 )$ q $end
$scope module sr_latch_0 $end
$var wire 1 )$ q $end
$var wire 1 '$ qb $end
$var wire 1 ,$ r $end
$var wire 1 -$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 )$ d $end
$var wire 1 ' g $end
$var wire 1 .$ nd $end
$var wire 1 /$ r $end
$var wire 1 0$ s $end
$var wire 1 ($ qb $end
$var wire 1 *$ q $end
$scope module sr_latch_0 $end
$var wire 1 *$ q $end
$var wire 1 ($ qb $end
$var wire 1 /$ r $end
$var wire 1 0$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 ' clk $end
$var wire 1 1$ d $end
$var wire 1 2$ nclk $end
$var wire 1 3$ qb_tmp $end
$var wire 1 4$ qb $end
$var wire 1 5$ q_tmp $end
$var wire 1 6$ q $end
$scope module d_latch_0 $end
$var wire 1 1$ d $end
$var wire 1 2$ g $end
$var wire 1 7$ nd $end
$var wire 1 8$ r $end
$var wire 1 9$ s $end
$var wire 1 3$ qb $end
$var wire 1 5$ q $end
$scope module sr_latch_0 $end
$var wire 1 5$ q $end
$var wire 1 3$ qb $end
$var wire 1 8$ r $end
$var wire 1 9$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 5$ d $end
$var wire 1 ' g $end
$var wire 1 :$ nd $end
$var wire 1 ;$ r $end
$var wire 1 <$ s $end
$var wire 1 4$ qb $end
$var wire 1 6$ q $end
$scope module sr_latch_0 $end
$var wire 1 6$ q $end
$var wire 1 4$ qb $end
$var wire 1 ;$ r $end
$var wire 1 <$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 ' clk $end
$var wire 1 =$ d $end
$var wire 1 >$ nclk $end
$var wire 1 ?$ qb_tmp $end
$var wire 1 @$ qb $end
$var wire 1 A$ q_tmp $end
$var wire 1 B$ q $end
$scope module d_latch_0 $end
$var wire 1 =$ d $end
$var wire 1 >$ g $end
$var wire 1 C$ nd $end
$var wire 1 D$ r $end
$var wire 1 E$ s $end
$var wire 1 ?$ qb $end
$var wire 1 A$ q $end
$scope module sr_latch_0 $end
$var wire 1 A$ q $end
$var wire 1 ?$ qb $end
$var wire 1 D$ r $end
$var wire 1 E$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 A$ d $end
$var wire 1 ' g $end
$var wire 1 F$ nd $end
$var wire 1 G$ r $end
$var wire 1 H$ s $end
$var wire 1 @$ qb $end
$var wire 1 B$ q $end
$scope module sr_latch_0 $end
$var wire 1 B$ q $end
$var wire 1 @$ qb $end
$var wire 1 G$ r $end
$var wire 1 H$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 ' clk $end
$var wire 1 I$ d $end
$var wire 1 J$ nclk $end
$var wire 1 K$ qb_tmp $end
$var wire 1 L$ qb $end
$var wire 1 M$ q_tmp $end
$var wire 1 N$ q $end
$scope module d_latch_0 $end
$var wire 1 I$ d $end
$var wire 1 J$ g $end
$var wire 1 O$ nd $end
$var wire 1 P$ r $end
$var wire 1 Q$ s $end
$var wire 1 K$ qb $end
$var wire 1 M$ q $end
$scope module sr_latch_0 $end
$var wire 1 M$ q $end
$var wire 1 K$ qb $end
$var wire 1 P$ r $end
$var wire 1 Q$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 M$ d $end
$var wire 1 ' g $end
$var wire 1 R$ nd $end
$var wire 1 S$ r $end
$var wire 1 T$ s $end
$var wire 1 L$ qb $end
$var wire 1 N$ q $end
$scope module sr_latch_0 $end
$var wire 1 N$ q $end
$var wire 1 L$ qb $end
$var wire 1 S$ r $end
$var wire 1 T$ s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 4 U$ D [3:0] $end
$var wire 1 ' clk $end
$var wire 4 V$ QB [3:0] $end
$var wire 4 W$ Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 ' clk $end
$var wire 1 X$ d $end
$var wire 1 Y$ nclk $end
$var wire 1 Z$ qb_tmp $end
$var wire 1 [$ qb $end
$var wire 1 \$ q_tmp $end
$var wire 1 ]$ q $end
$scope module d_latch_0 $end
$var wire 1 X$ d $end
$var wire 1 Y$ g $end
$var wire 1 ^$ nd $end
$var wire 1 _$ r $end
$var wire 1 `$ s $end
$var wire 1 Z$ qb $end
$var wire 1 \$ q $end
$scope module sr_latch_0 $end
$var wire 1 \$ q $end
$var wire 1 Z$ qb $end
$var wire 1 _$ r $end
$var wire 1 `$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 \$ d $end
$var wire 1 ' g $end
$var wire 1 a$ nd $end
$var wire 1 b$ r $end
$var wire 1 c$ s $end
$var wire 1 [$ qb $end
$var wire 1 ]$ q $end
$scope module sr_latch_0 $end
$var wire 1 ]$ q $end
$var wire 1 [$ qb $end
$var wire 1 b$ r $end
$var wire 1 c$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 ' clk $end
$var wire 1 d$ d $end
$var wire 1 e$ nclk $end
$var wire 1 f$ qb_tmp $end
$var wire 1 g$ qb $end
$var wire 1 h$ q_tmp $end
$var wire 1 i$ q $end
$scope module d_latch_0 $end
$var wire 1 d$ d $end
$var wire 1 e$ g $end
$var wire 1 j$ nd $end
$var wire 1 k$ r $end
$var wire 1 l$ s $end
$var wire 1 f$ qb $end
$var wire 1 h$ q $end
$scope module sr_latch_0 $end
$var wire 1 h$ q $end
$var wire 1 f$ qb $end
$var wire 1 k$ r $end
$var wire 1 l$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 h$ d $end
$var wire 1 ' g $end
$var wire 1 m$ nd $end
$var wire 1 n$ r $end
$var wire 1 o$ s $end
$var wire 1 g$ qb $end
$var wire 1 i$ q $end
$scope module sr_latch_0 $end
$var wire 1 i$ q $end
$var wire 1 g$ qb $end
$var wire 1 n$ r $end
$var wire 1 o$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 ' clk $end
$var wire 1 p$ d $end
$var wire 1 q$ nclk $end
$var wire 1 r$ qb_tmp $end
$var wire 1 s$ qb $end
$var wire 1 t$ q_tmp $end
$var wire 1 u$ q $end
$scope module d_latch_0 $end
$var wire 1 p$ d $end
$var wire 1 q$ g $end
$var wire 1 v$ nd $end
$var wire 1 w$ r $end
$var wire 1 x$ s $end
$var wire 1 r$ qb $end
$var wire 1 t$ q $end
$scope module sr_latch_0 $end
$var wire 1 t$ q $end
$var wire 1 r$ qb $end
$var wire 1 w$ r $end
$var wire 1 x$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 t$ d $end
$var wire 1 ' g $end
$var wire 1 y$ nd $end
$var wire 1 z$ r $end
$var wire 1 {$ s $end
$var wire 1 s$ qb $end
$var wire 1 u$ q $end
$scope module sr_latch_0 $end
$var wire 1 u$ q $end
$var wire 1 s$ qb $end
$var wire 1 z$ r $end
$var wire 1 {$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 ' clk $end
$var wire 1 |$ d $end
$var wire 1 }$ nclk $end
$var wire 1 ~$ qb_tmp $end
$var wire 1 !% qb $end
$var wire 1 "% q_tmp $end
$var wire 1 #% q $end
$scope module d_latch_0 $end
$var wire 1 |$ d $end
$var wire 1 }$ g $end
$var wire 1 $% nd $end
$var wire 1 %% r $end
$var wire 1 &% s $end
$var wire 1 ~$ qb $end
$var wire 1 "% q $end
$scope module sr_latch_0 $end
$var wire 1 "% q $end
$var wire 1 ~$ qb $end
$var wire 1 %% r $end
$var wire 1 &% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 "% d $end
$var wire 1 ' g $end
$var wire 1 '% nd $end
$var wire 1 (% r $end
$var wire 1 )% s $end
$var wire 1 !% qb $end
$var wire 1 #% q $end
$scope module sr_latch_0 $end
$var wire 1 #% q $end
$var wire 1 !% qb $end
$var wire 1 (% r $end
$var wire 1 )% s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 4 *% D [3:0] $end
$var wire 1 ' clk $end
$var wire 4 +% QB [3:0] $end
$var wire 4 ,% Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 ' clk $end
$var wire 1 -% d $end
$var wire 1 .% nclk $end
$var wire 1 /% qb_tmp $end
$var wire 1 0% qb $end
$var wire 1 1% q_tmp $end
$var wire 1 2% q $end
$scope module d_latch_0 $end
$var wire 1 -% d $end
$var wire 1 .% g $end
$var wire 1 3% nd $end
$var wire 1 4% r $end
$var wire 1 5% s $end
$var wire 1 /% qb $end
$var wire 1 1% q $end
$scope module sr_latch_0 $end
$var wire 1 1% q $end
$var wire 1 /% qb $end
$var wire 1 4% r $end
$var wire 1 5% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 1% d $end
$var wire 1 ' g $end
$var wire 1 6% nd $end
$var wire 1 7% r $end
$var wire 1 8% s $end
$var wire 1 0% qb $end
$var wire 1 2% q $end
$scope module sr_latch_0 $end
$var wire 1 2% q $end
$var wire 1 0% qb $end
$var wire 1 7% r $end
$var wire 1 8% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 ' clk $end
$var wire 1 9% d $end
$var wire 1 :% nclk $end
$var wire 1 ;% qb_tmp $end
$var wire 1 <% qb $end
$var wire 1 =% q_tmp $end
$var wire 1 >% q $end
$scope module d_latch_0 $end
$var wire 1 9% d $end
$var wire 1 :% g $end
$var wire 1 ?% nd $end
$var wire 1 @% r $end
$var wire 1 A% s $end
$var wire 1 ;% qb $end
$var wire 1 =% q $end
$scope module sr_latch_0 $end
$var wire 1 =% q $end
$var wire 1 ;% qb $end
$var wire 1 @% r $end
$var wire 1 A% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 =% d $end
$var wire 1 ' g $end
$var wire 1 B% nd $end
$var wire 1 C% r $end
$var wire 1 D% s $end
$var wire 1 <% qb $end
$var wire 1 >% q $end
$scope module sr_latch_0 $end
$var wire 1 >% q $end
$var wire 1 <% qb $end
$var wire 1 C% r $end
$var wire 1 D% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 ' clk $end
$var wire 1 E% d $end
$var wire 1 F% nclk $end
$var wire 1 G% qb_tmp $end
$var wire 1 H% qb $end
$var wire 1 I% q_tmp $end
$var wire 1 J% q $end
$scope module d_latch_0 $end
$var wire 1 E% d $end
$var wire 1 F% g $end
$var wire 1 K% nd $end
$var wire 1 L% r $end
$var wire 1 M% s $end
$var wire 1 G% qb $end
$var wire 1 I% q $end
$scope module sr_latch_0 $end
$var wire 1 I% q $end
$var wire 1 G% qb $end
$var wire 1 L% r $end
$var wire 1 M% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 I% d $end
$var wire 1 ' g $end
$var wire 1 N% nd $end
$var wire 1 O% r $end
$var wire 1 P% s $end
$var wire 1 H% qb $end
$var wire 1 J% q $end
$scope module sr_latch_0 $end
$var wire 1 J% q $end
$var wire 1 H% qb $end
$var wire 1 O% r $end
$var wire 1 P% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 ' clk $end
$var wire 1 Q% d $end
$var wire 1 R% nclk $end
$var wire 1 S% qb_tmp $end
$var wire 1 T% qb $end
$var wire 1 U% q_tmp $end
$var wire 1 V% q $end
$scope module d_latch_0 $end
$var wire 1 Q% d $end
$var wire 1 R% g $end
$var wire 1 W% nd $end
$var wire 1 X% r $end
$var wire 1 Y% s $end
$var wire 1 S% qb $end
$var wire 1 U% q $end
$scope module sr_latch_0 $end
$var wire 1 U% q $end
$var wire 1 S% qb $end
$var wire 1 X% r $end
$var wire 1 Y% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 U% d $end
$var wire 1 ' g $end
$var wire 1 Z% nd $end
$var wire 1 [% r $end
$var wire 1 \% s $end
$var wire 1 T% qb $end
$var wire 1 V% q $end
$scope module sr_latch_0 $end
$var wire 1 V% q $end
$var wire 1 T% qb $end
$var wire 1 [% r $end
$var wire 1 \% s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 4 ]% D [3:0] $end
$var wire 1 ' clk $end
$var wire 4 ^% QB [3:0] $end
$var wire 4 _% Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 ' clk $end
$var wire 1 `% d $end
$var wire 1 a% nclk $end
$var wire 1 b% qb_tmp $end
$var wire 1 c% qb $end
$var wire 1 d% q_tmp $end
$var wire 1 e% q $end
$scope module d_latch_0 $end
$var wire 1 `% d $end
$var wire 1 a% g $end
$var wire 1 f% nd $end
$var wire 1 g% r $end
$var wire 1 h% s $end
$var wire 1 b% qb $end
$var wire 1 d% q $end
$scope module sr_latch_0 $end
$var wire 1 d% q $end
$var wire 1 b% qb $end
$var wire 1 g% r $end
$var wire 1 h% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 d% d $end
$var wire 1 ' g $end
$var wire 1 i% nd $end
$var wire 1 j% r $end
$var wire 1 k% s $end
$var wire 1 c% qb $end
$var wire 1 e% q $end
$scope module sr_latch_0 $end
$var wire 1 e% q $end
$var wire 1 c% qb $end
$var wire 1 j% r $end
$var wire 1 k% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 ' clk $end
$var wire 1 l% d $end
$var wire 1 m% nclk $end
$var wire 1 n% qb_tmp $end
$var wire 1 o% qb $end
$var wire 1 p% q_tmp $end
$var wire 1 q% q $end
$scope module d_latch_0 $end
$var wire 1 l% d $end
$var wire 1 m% g $end
$var wire 1 r% nd $end
$var wire 1 s% r $end
$var wire 1 t% s $end
$var wire 1 n% qb $end
$var wire 1 p% q $end
$scope module sr_latch_0 $end
$var wire 1 p% q $end
$var wire 1 n% qb $end
$var wire 1 s% r $end
$var wire 1 t% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 p% d $end
$var wire 1 ' g $end
$var wire 1 u% nd $end
$var wire 1 v% r $end
$var wire 1 w% s $end
$var wire 1 o% qb $end
$var wire 1 q% q $end
$scope module sr_latch_0 $end
$var wire 1 q% q $end
$var wire 1 o% qb $end
$var wire 1 v% r $end
$var wire 1 w% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 ' clk $end
$var wire 1 x% d $end
$var wire 1 y% nclk $end
$var wire 1 z% qb_tmp $end
$var wire 1 {% qb $end
$var wire 1 |% q_tmp $end
$var wire 1 }% q $end
$scope module d_latch_0 $end
$var wire 1 x% d $end
$var wire 1 y% g $end
$var wire 1 ~% nd $end
$var wire 1 !& r $end
$var wire 1 "& s $end
$var wire 1 z% qb $end
$var wire 1 |% q $end
$scope module sr_latch_0 $end
$var wire 1 |% q $end
$var wire 1 z% qb $end
$var wire 1 !& r $end
$var wire 1 "& s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 |% d $end
$var wire 1 ' g $end
$var wire 1 #& nd $end
$var wire 1 $& r $end
$var wire 1 %& s $end
$var wire 1 {% qb $end
$var wire 1 }% q $end
$scope module sr_latch_0 $end
$var wire 1 }% q $end
$var wire 1 {% qb $end
$var wire 1 $& r $end
$var wire 1 %& s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 ' clk $end
$var wire 1 && d $end
$var wire 1 '& nclk $end
$var wire 1 (& qb_tmp $end
$var wire 1 )& qb $end
$var wire 1 *& q_tmp $end
$var wire 1 +& q $end
$scope module d_latch_0 $end
$var wire 1 && d $end
$var wire 1 '& g $end
$var wire 1 ,& nd $end
$var wire 1 -& r $end
$var wire 1 .& s $end
$var wire 1 (& qb $end
$var wire 1 *& q $end
$scope module sr_latch_0 $end
$var wire 1 *& q $end
$var wire 1 (& qb $end
$var wire 1 -& r $end
$var wire 1 .& s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 *& d $end
$var wire 1 ' g $end
$var wire 1 /& nd $end
$var wire 1 0& r $end
$var wire 1 1& s $end
$var wire 1 )& qb $end
$var wire 1 +& q $end
$scope module sr_latch_0 $end
$var wire 1 +& q $end
$var wire 1 )& qb $end
$var wire 1 0& r $end
$var wire 1 1& s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
bx _%
bx ^%
bx ]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
bx ,%
bx +%
bx *%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
bx W$
bx V$
bx U$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
bx $$
bx #$
bx "$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
bx ?#
bx >#
bx =#
bx <#
bx ;#
0:#
09#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
bx V"
bx U"
bx T"
bx S"
bx R"
0Q"
1P"
xO"
xN"
xM"
0L"
xK"
xJ"
xI"
xH"
xG"
1F"
xE"
xD"
xC"
xB"
xA"
0@"
x?"
x>"
x="
x<"
x;"
1:"
x9"
x8"
bx 7"
bx 6"
b101 5"
x4"
x3"
x2"
01"
x0"
x/"
x."
x-"
x,"
1+"
x*"
x)"
x("
x'"
x&"
0%"
x$"
x#"
x""
x!"
x~
1}
x|
x{
bx z
bx y
b101 x
xw
xv
xu
0t
xs
xr
xq
xp
xo
1n
xm
xl
xk
xj
xi
0h
xg
xf
xe
xd
xc
1b
xa
x`
bx _
bx ^
b101 ]
x\
x[
xZ
0Y
xX
xW
xV
xU
xT
1S
xR
xQ
xP
xO
xN
0M
xL
xK
xJ
xI
xH
1G
xF
xE
bx D
bx C
b101 B
0A
1@
x?
x>
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
x/
x.
x-
x,
b1 +
b0 *
b1 )
b101 (
0'
b1 &
b0 %
b1 $
b101 #
bx "
bx !
$end
#1
1O#
1_#
1o#
1!$
1I#
1L#
1Y#
1\#
1i#
1l#
1y#
1|#
1f"
1v"
1(#
18#
0`"
0c"
0p"
0s"
0"#
0%#
02#
05#
1?
0>
1&$
12$
1>$
1J$
1Y$
1e$
1q$
1}$
1.%
1:%
1F%
1R%
1a%
1m%
1y%
1'&
#3
0N#
0^#
0n#
0~#
0H#
0K#
0X#
0[#
0h#
0k#
0x#
0{#
0e"
0u"
0'#
07#
0-
0,
0N
0Z
0i
0u
0&"
02"
0A"
0M"
01&
00&
0%&
0$&
0w%
0v%
0k%
0j%
0\%
0[%
0P%
0O%
0D%
0C%
08%
07%
0)%
0(%
0{$
0z$
0o$
0n$
0c$
0b$
0T$
0S$
0H$
0G$
0<$
0;$
00$
0/$
#4
1!"
1'"
1-"
13"
1<"
1B"
1H"
1N"
0^"
0a"
0n"
0q"
0~"
0##
00#
03#
1.
0/
#5
0d
0j
0p
0v
1I
1O
1U
1[
#6
0~
0,"
0;"
0G"
#7
1c
1o
0H
0T
#8
0a
0g
0m
0s
#10
1X$
1p$
1e
bx1x1 <
bx1x1 ^
bx1x1 U$
1q
#11
0d$
0|$
0^$
0v$
0k
b101 <
b101 ^
b101 U$
0w
#12
1j$
1$%
#13
1`$
1x$
#14
0l$
0&%
0_$
0w$
#15
0Z$
0r$
1k$
1%%
#17
1\$
1t$
0h$
0"%
#18
0a$
0y$
1m$
1'%
#19
1f$
1~$
#28
1'
#29
0&$
02$
0>$
0J$
0Y$
0e$
0q$
0}$
0.%
0:%
0F%
0R%
0a%
0m%
0y%
0'&
#31
x/$
x0$
x;$
x<$
xG$
xH$
xS$
xT$
1c$
1n$
1{$
1(%
x7%
x8%
xC%
xD%
xO%
xP%
x[%
x\%
xj%
xk%
xv%
xw%
x$&
x%&
x0&
x1&
#32
0,$
0-$
08$
09$
0D$
0E$
0P$
0Q$
0`$
0k$
0x$
0%%
04%
05%
0@%
0A%
0L%
0M%
0X%
0Y%
0g%
0h%
0s%
0t%
0!&
0"&
0-&
0.&
#33
0Q#
0h"
0f
0q#
0*#
0r
0[$
0i$
bx0x0 2
bx0x0 V$
0s$
b0x0x 6
b0x0x _
b0x0x U"
b0x0x >#
b0x0x W$
0#%
#35
1A#
1X"
1`
1a#
1x"
1l
1]$
1g$
b101 6
b101 _
b101 U"
b101 >#
b101 W$
1u$
b1010 2
b1010 V$
1!%
#36
0o"
01#
#38
1_"
1!#
#39
0m"
0/#
#41
1]"
1}"
#42
0t"
06#
#44
1d"
1&#
#45
0k"
b0x0x "
b0x0x 9
b0x0x R"
0-#
#47
1["
b101 "
b101 9
b101 R"
1{"
#59
1:#
19#
1A
0G
0S
0b
0n
0}
0+"
0:"
0F"
0'
b11 %
b11 *
b11 &
b11 +
b0 #
b0 (
b0 B
b0 ]
b0 x
b0 5"
#60
0O#
0_#
0o#
0!$
0I#
0L#
0Y#
0\#
0i#
0l#
0y#
0|#
0?
1&$
12$
1>$
1J$
1Y$
1e$
1q$
1}$
1.%
1:%
1F%
1R%
1a%
1m%
1y%
1'&
#62
xN#
x^#
xn#
x~#
1H#
xK#
x[#
1h#
xk#
x{#
1,
0c
0o
0/$
00$
0;$
0<$
0G$
0H$
0S$
0T$
0c$
0n$
0{$
0(%
07%
08%
0C%
0D%
0O%
0P%
0[%
0\%
0j%
0k%
0v%
0w%
0$&
0%&
00&
01&
#63
0<"
0B"
0H"
0N"
0M#
0]#
0m#
0}#
0G#
0J#
0W#
0Z#
0g#
0j#
0w#
0z#
0.
x,$
x-$
x8$
x9$
xD$
xE$
xP$
xQ$
1`$
1k$
1x$
1%%
x4%
x5%
x@%
xA%
xL%
xM%
xX%
xY%
xg%
xh%
xs%
xt%
x!&
x"&
x-&
x.&
#64
1d
1j
1p
1v
#65
0X$
0p$
1F#
1f#
0e
b0 <
b0 ^
b0 U$
0q
#66
1^$
1v$
09"
0?"
0E"
0K"
0V#
0v#
#67
1a
1m
#68
0`$
0x$
#69
0`%
0l%
0x%
0&&
1_$
1w$
0="
0C"
0I"
b0 :
b0 6"
b0 ]%
0O"
#70
1X$
1p$
1f%
1r%
1~%
1,&
1e
b101 <
b101 ^
b101 U$
1q
#71
0^$
0v$
0\$
0t$
#72
1a$
1y$
0h%
0t%
0"&
0.&
#73
1Z$
1r$
1`$
1x$
1g%
1s%
1!&
1-&
#74
0_$
0w$
#75
0Z$
0r$
0d%
0p%
0|%
0*&
#76
1i%
1u%
1#&
1/&
#77
1\$
1t$
1b%
1n%
1z%
1(&
#78
0a$
0y$
#87
1'
#88
0&$
02$
0>$
0J$
0Y$
0e$
0q$
0}$
0.%
0:%
0F%
0R%
0a%
0m%
0y%
0'&
#90
x/$
x0$
x;$
x<$
xG$
xH$
xS$
xT$
1c$
1n$
1{$
1(%
x7%
x8%
xC%
xD%
xO%
xP%
x[%
x\%
1j%
1v%
1$&
10&
#91
0,$
0-$
08$
09$
0D$
0E$
0P$
0Q$
0`$
0k$
0x$
0%%
04%
05%
0@%
0A%
0L%
0M%
0X%
0Y%
0g%
0s%
0!&
0-&
#92
0C#
0Z"
08"
0S#
0j"
0>"
0c#
0z"
0D"
0s#
0,#
0J"
0e%
0q%
0}%
b0 4
b0 7"
b0 S"
b0 <#
b0 _%
0+&
#94
1c%
1o%
1{%
b1111 0
b1111 ^%
1)&
#95
0K#
0b"
0[#
0r"
0k#
0$#
0{#
04#
#98
0E#
0\"
0U#
0l"
0e#
0|"
0u#
0.#
#101
0N#
0^#
0n#
0~#
#104
0D#
0T#
0d#
b0 !
b0 8
b0 ;#
0t#
#118
