

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_34_4'
================================================================
* Date:           Wed Dec  7 16:13:43 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_4  |        9|        9|         2|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       42|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       42|      107|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_85_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln35_fu_99_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln34_fu_74_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  62|          41|          39|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_countingSort_counter4_1  |   9|          2|    4|          8|
    |countingSort_counter4_fu_30               |   9|          2|    4|          8|
    |store_forwarded_fu_34                     |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  45|         10|   42|         84|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |count_addr_reg_128           |   3|   0|    3|          0|
    |countingSort_counter4_fu_30  |   4|   0|    4|          0|
    |store_forwarded_fu_34        |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  42|   0|   42|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_34_4|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_34_4|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_34_4|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_34_4|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_34_4|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_34_4|  return value|
|count_load      |   in|   32|     ap_none|                      count_load|        scalar|
|count_address0  |  out|    3|   ap_memory|                           count|         array|
|count_ce0       |  out|    1|   ap_memory|                           count|         array|
|count_we0       |  out|    1|   ap_memory|                           count|         array|
|count_d0        |  out|   32|   ap_memory|                           count|         array|
|count_address1  |  out|    3|   ap_memory|                           count|         array|
|count_ce1       |  out|    1|   ap_memory|                           count|         array|
|count_q1        |   in|   32|   ap_memory|                           count|         array|
+----------------+-----+-----+------------+--------------------------------+--------------+

