Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,499
design__instance__area,4337.72
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,0
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.0006448723725043237
power__switching__total,0.00042964579188264906
power__leakage__total,4.058186320321511E-8
power__total,0.0010745588224381208
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.2504593547894301
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.25204442024651613
timing__hold__ws__corner:nom_tt_025C_3v30,1.3312810119994019
timing__setup__ws__corner:nom_tt_025C_3v30,12.978793518384572
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.331281
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,0
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,0
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.2504596323451941
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.25355415706925094
timing__hold__ws__corner:nom_ss_125C_3v00,2.8820846525096204
timing__setup__ws__corner:nom_ss_125C_3v00,10.246242366800157
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.882085
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,10.994257
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,0
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.250462463413987
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.251336264470231
timing__hold__ws__corner:nom_ff_n40C_3v60,0.6644366356289009
timing__setup__ws__corner:nom_ff_n40C_3v60,14.136822779201392
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.664437
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2504079514619362
clock__skew__worst_setup,0.2510771384089549
timing__hold__ws,0.6490013710144519
timing__setup__ws,10.195506061318286
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.649001
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.928396
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,499
design__instance__area__stdcell,4337.72
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0834706
design__instance__utilization__stdcell,0.0834706
design__instance__count__class:tie_cell,11
design__instance__count__class:buffer,1
design__instance__count__class:inverter,6
design__instance__count__class:sequential_cell,17
design__instance__count__class:multi_input_combinational_cell,28
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,2920.96
design__violations,0
design__instance__count__class:timing_repair_buffer,6
design__instance__count__class:clock_buffer,4
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,91
route__net__special,2
route__drc_errors__iter:1,2
route__wirelength__iter:1,2966
route__drc_errors__iter:2,0
route__wirelength__iter:2,2945
route__drc_errors,0
route__wirelength,2945
route__vias,451
route__vias__singlecut,451
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,263.91
design__instance__count__class:fill_cell,831
timing__unannotated_net__count__corner:nom_tt_025C_3v30,15
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,15
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,15
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,0
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.2504079514619362
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.25163041806892467
timing__hold__ws__corner:min_tt_025C_3v30,1.3060785045384253
timing__setup__ws__corner:min_tt_025C_3v30,13.00040112359014
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.306079
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,15
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,0
design__max_fanout_violation__count__corner:min_ss_125C_3v00,0
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.25040822901770016
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.25278255204531397
timing__hold__ws__corner:min_ss_125C_3v00,2.8361687134923965
timing__setup__ws__corner:min_ss_125C_3v00,10.289673404573387
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.836169
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,11.048422
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,15
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,0
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.25041089355303464
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2510771384089549
timing__hold__ws__corner:min_ff_n40C_3v60,0.6490013710144519
timing__setup__ws__corner:min_ff_n40C_3v60,14.150113481449672
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.649001
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,15
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,0
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.25051691985488495
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.252537636839155
timing__hold__ws__corner:max_tt_025C_3v30,1.3615413626367088
timing__setup__ws__corner:max_tt_025C_3v30,12.953620764901498
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.361541
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,15
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,0
design__max_fanout_violation__count__corner:max_ss_125C_3v00,0
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.25051725292180177
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.2544768634511128
timing__hold__ws__corner:max_ss_125C_3v00,2.937368653673578
timing__setup__ws__corner:max_ss_125C_3v00,10.195506061318286
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.937369
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,10.928396
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,15
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,0
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.250520250524053
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2516432966563745
timing__hold__ws__corner:max_ff_n40C_3v60,0.683002895794797
timing__setup__ws__corner:max_ff_n40C_3v60,14.12176637820481
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.683003
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,15
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000076808
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000821377
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000060532
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000821377
design_powergrid__voltage__worst,0.0000821377
design_powergrid__voltage__worst__net:VPWR,3.29992
design_powergrid__drop__worst,0.0000821377
design_powergrid__drop__worst__net:VPWR,0.000076808
design_powergrid__voltage__worst__net:VGND,0.0000821377
design_powergrid__drop__worst__net:VGND,0.0000821377
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000062400000000000003952545755969705254528889781795442104339599609375
ir__drop__worst,0.00007679999999999999652465498822806466705515049397945404052734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
