/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module division (
        input wire [31:0] a,
        input wire [31:0] b,
        output reg [31:0] out
    );
    always @* begin
        out = 1'h0;
        if (b == 1'h0) begin
            out = 1'h0;
        end else begin
            out = a / b;
        end
    end
    
    
endmodule