

================================================================
== Vivado HLS Report for 'Loop_1_proc346'
================================================================
* Date:           Wed Apr 10 16:33:33 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.349 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57345|    57345| 0.287 ms | 0.287 ms |  57345|  57345|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    57344|    57344|        14|          -|          -|  4096|    no    |
        | + Loop 1.1  |       12|       12|         4|          -|          -|     3|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1448|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|     100|     138|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     119|    -|
|Register         |        -|      -|     201|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     301|    1705|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_fpext_32ns_64_2_1_U1  |myproject_axi_fpext_32ns_64_2_1  |        0|      0|  100|  138|    0|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |Total                               |                                 |        0|      0|  100|  138|    0|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln581_fu_366_p2       |     +    |      0|  0|   19|           5|          12|
    |i_fu_226_p2               |     +    |      0|  0|   20|          13|           1|
    |j_fu_238_p2               |     +    |      0|  0|    9|           2|           1|
    |F2_fu_331_p2              |     -    |      0|  0|   19|          11|          12|
    |man_V_1_fu_348_p2         |     -    |      0|  0|   61|           1|          54|
    |sub_ln203_1_fu_629_p2     |     -    |      0|  0|   15|           6|           6|
    |sub_ln203_fu_599_p2       |     -    |      0|  0|   15|           6|           6|
    |sub_ln581_fu_371_p2       |     -    |      0|  0|   19|           4|          12|
    |and_ln203_1_fu_695_p2     |    and   |      0|  0|   48|          48|          48|
    |and_ln203_2_fu_701_p2     |    and   |      0|  0|   48|          48|          48|
    |and_ln203_fu_683_p2       |    and   |      0|  0|   48|          48|          48|
    |and_ln581_fu_484_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln582_fu_467_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln585_1_fu_502_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln585_fu_496_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln603_fu_520_p2       |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op40  |    and   |      0|  0|    2|           1|           1|
    |ashr_ln586_fu_427_p2      |   ashr   |      0|  0|  167|          54|          54|
    |icmp_ln17_fu_220_p2       |   icmp   |      0|  0|   13|          13|          14|
    |icmp_ln203_fu_590_p2      |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln20_fu_232_p2       |   icmp   |      0|  0|    8|           2|           2|
    |icmp_ln571_fu_325_p2      |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln581_fu_361_p2      |   icmp   |      0|  0|   13|          12|           4|
    |icmp_ln582_fu_392_p2      |   icmp   |      0|  0|   13|          12|           4|
    |icmp_ln585_fu_401_p2      |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln603_fu_417_p2      |   icmp   |      0|  0|   11|           8|           1|
    |lshr_ln203_fu_677_p2      |   lshr   |      0|  0|  161|           2|          48|
    |ap_block_state1           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state3           |    or    |      0|  0|    2|           1|           1|
    |ctype_data_V_1_fu_707_p2  |    or    |      0|  0|   48|          48|          48|
    |empty_219_fu_584_p2       |    or    |      0|  0|    6|           6|           4|
    |is_last_fu_253_p2         |    or    |      0|  0|    2|           1|           1|
    |or_ln581_fu_508_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln582_fu_473_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln603_1_fu_548_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln603_2_fu_562_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln603_fu_534_p2        |    or    |      0|  0|    2|           1|           1|
    |man_V_2_fu_354_p3         |  select  |      0|  0|   53|           1|          54|
    |select_ln203_1_fu_613_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln203_2_fu_621_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln203_3_fu_663_p3  |  select  |      0|  0|   45|           1|          48|
    |select_ln203_fu_605_p3    |  select  |      0|  0|    6|           1|           6|
    |select_ln588_fu_448_p3    |  select  |      0|  0|    2|           1|           2|
    |select_ln603_1_fu_540_p3  |  select  |      0|  0|   16|           1|          16|
    |select_ln603_2_fu_554_p3  |  select  |      0|  0|   16|           1|          16|
    |select_ln603_3_fu_568_p3  |  select  |      0|  0|   16|           1|          16|
    |select_ln603_fu_526_p3    |  select  |      0|  0|   16|           1|          16|
    |sh_amt_fu_376_p3          |  select  |      0|  0|   11|           1|          12|
    |shl_ln203_1_fu_671_p2     |    shl   |      0|  0|  161|           2|          48|
    |shl_ln203_fu_647_p2       |    shl   |      0|  0|  161|          48|          48|
    |shl_ln604_fu_456_p2       |    shl   |      0|  0|   35|          16|          16|
    |xor_ln203_fu_689_p2       |    xor   |      0|  0|   48|           2|          48|
    |xor_ln571_fu_462_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_514_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_478_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_490_p2       |    xor   |      0|  0|    2|           1|           2|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1448|         527|         820|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  38|          7|    1|          7|
    |ap_done                    |   9|          2|    1|          2|
    |i_0_i_reg_183              |   9|          2|   13|         26|
    |in_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |in_local_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |in_local_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |in_r_TDATA_blk_n           |   9|          2|    1|          2|
    |is_last_1_fu_154           |   9|          2|    1|          2|
    |j_0_i_reg_194              |   9|          2|    2|          4|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 119|         25|   23|         51|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |F2_reg_769              |  12|   0|   12|          0|
    |ap_CS_fsm               |   6|   0|    6|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |ctype_data_V_fu_158     |  48|   0|   48|          0|
    |i_0_i_reg_183           |  13|   0|   13|          0|
    |i_reg_734               |  13|   0|   13|          0|
    |icmp_ln571_reg_763      |   1|   0|    1|          0|
    |in_data_tmp_reg_747     |  32|   0|   32|          0|
    |is_last_1_fu_154        |   1|   0|    1|          0|
    |j_0_i_reg_194           |   2|   0|    2|          0|
    |j_reg_742               |   2|   0|    2|          0|
    |p_Result_s_reg_753      |   1|   0|    1|          0|
    |select_ln603_3_reg_777  |  16|   0|   16|          0|
    |start_once_reg          |   1|   0|    1|          0|
    |trunc_ln565_reg_758     |  52|   0|   52|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 201|   0|  201|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|start_out                   | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|start_write                 | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_return                   | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|in_local_V_data_0_V_din     | out |   16|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_0_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_0_V_write   | out |    1|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_1_V_din     | out |   16|   ap_fifo  | in_local_V_data_1_V |    pointer   |
|in_local_V_data_1_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_1_V |    pointer   |
|in_local_V_data_1_V_write   | out |    1|   ap_fifo  | in_local_V_data_1_V |    pointer   |
|in_local_V_data_2_V_din     | out |   16|   ap_fifo  | in_local_V_data_2_V |    pointer   |
|in_local_V_data_2_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_2_V |    pointer   |
|in_local_V_data_2_V_write   | out |    1|   ap_fifo  | in_local_V_data_2_V |    pointer   |
|in_r_TLAST                  |  in |    1|    axis    |      in_last_V      |    pointer   |
|in_r_TVALID                 |  in |    1|    axis    |       in_data       |    pointer   |
|in_r_TREADY                 | out |    1|    axis    |       in_data       |    pointer   |
|in_r_TDATA                  |  in |   32|    axis    |       in_data       |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%is_last_1 = alloca i1"   --->   Operation 7 'alloca' 'is_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctype_data_V = alloca i48"   --->   Operation 8 'alloca' 'ctype_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str362, i32 0, i32 0, [1 x i8]* @p_str363, [1 x i8]* @p_str364, [1 x i8]* @p_str365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str366, [1 x i8]* @p_str367)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str355, i32 0, i32 0, [1 x i8]* @p_str356, [1 x i8]* @p_str357, [1 x i8]* @p_str358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str359, [1 x i8]* @p_str360)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str348, i32 0, i32 0, [1 x i8]* @p_str349, [1 x i8]* @p_str350, [1 x i8]* @p_str351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str352, [1 x i8]* @p_str353)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "store i1 false, i1* %is_last_1"   --->   Operation 13 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "br label %0"   --->   Operation 14 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i13 [ 0, %newFuncRoot ], [ %i, %hls_label_0_end ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.00ns)   --->   "%icmp_ln17 = icmp eq i13 %i_0_i, -4096" [firmware/myproject_axi.cpp:17]   --->   Operation 16 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.82ns)   --->   "%i = add i13 %i_0_i, 1" [firmware/myproject_axi.cpp:17]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %myproject_axi_.exit.exitStub, label %hls_label_0_begin" [firmware/myproject_axi.cpp:17]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [firmware/myproject_axi.cpp:17]   --->   Operation 20 'specregionbegin' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20]   --->   Operation 21 'br' <Predicate = (!icmp_ln17)> <Delay = 0.65>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%is_last_1_load = load i1* %is_last_1"   --->   Operation 22 'load' 'is_last_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret i1 %is_last_1_load"   --->   Operation 23 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %hls_label_0_begin ], [ %j, %_ifconv ]"   --->   Operation 24 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.44ns)   --->   "%icmp_ln20 = icmp eq i2 %j_0_i, -1" [firmware/myproject_axi.cpp:20]   --->   Operation 25 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_217 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 26 'speclooptripcount' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.54ns)   --->   "%j = add i2 %j_0_i, 1" [firmware/myproject_axi.cpp:20]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %hls_label_0_end, label %_ifconv" [firmware/myproject_axi.cpp:20]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%is_last_1_load_1 = load i1* %is_last_1" [firmware/myproject_axi.cpp:22]   --->   Operation 29 'load' 'is_last_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_218 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:22]   --->   Operation 30 'read' 'empty_218' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node is_last)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_218, 0" [firmware/myproject_axi.cpp:22]   --->   Operation 31 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_218, 1" [firmware/myproject_axi.cpp:22]   --->   Operation 32 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.30ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21]   --->   Operation 33 'fpext' 'd_assign' <Predicate = (!icmp_ln20)> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.28ns) (out node of the LUT)   --->   "%is_last = or i1 %in_last_V_tmp, %is_last_1_load_1" [firmware/myproject_axi.cpp:22]   --->   Operation 34 'or' 'is_last' <Predicate = (!icmp_ln20)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.65ns)   --->   "store i1 %is_last, i1* %is_last_1" [firmware/myproject_axi.cpp:20]   --->   Operation 35 'store' <Predicate = (!icmp_ln20)> <Delay = 0.65>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%ctype_data_V_load = load i48* %ctype_data_V" [firmware/myproject_axi.cpp:24]   --->   Operation 36 'load' 'ctype_data_V_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_0_V = trunc i48 %ctype_data_V_load to i16" [firmware/myproject_axi.cpp:24]   --->   Operation 37 'trunc' 'tmp_data_0_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_1_V_9 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ctype_data_V_load, i32 16, i32 31)" [firmware/myproject_axi.cpp:24]   --->   Operation 38 'partselect' 'tmp_data_1_V_9' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_2_V_9 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ctype_data_V_load, i32 32, i32 47)" [firmware/myproject_axi.cpp:24]   --->   Operation 39 'partselect' 'tmp_data_2_V_9' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %in_local_V_data_0_V, i16* %in_local_V_data_1_V, i16* %in_local_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V_9, i16 %tmp_data_2_V_9)" [firmware/myproject_axi.cpp:24]   --->   Operation 40 'write' <Predicate = (icmp_ln20)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [firmware/myproject_axi.cpp:25]   --->   Operation 41 'specregionend' 'empty_216' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:17]   --->   Operation 42 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.43>
ST_4 : Operation 43 [1/2] (2.30ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21]   --->   Operation 43 'fpext' 'd_assign' <Predicate = true> <Delay = 2.30> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/myproject_axi.cpp:21]   --->   Operation 44 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [firmware/myproject_axi.cpp:21]   --->   Operation 45 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/myproject_axi.cpp:21]   --->   Operation 46 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/myproject_axi.cpp:21]   --->   Operation 47 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [firmware/myproject_axi.cpp:21]   --->   Operation 48 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [firmware/myproject_axi.cpp:21]   --->   Operation 49 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.13ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [firmware/myproject_axi.cpp:21]   --->   Operation 50 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:21]   --->   Operation 51 'sub' 'F2' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.34>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:21]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_42 = zext i53 %tmp_s to i54" [firmware/myproject_axi.cpp:21]   --->   Operation 53 'zext' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.09ns)   --->   "%man_V_1 = sub i54 0, %p_Result_42" [firmware/myproject_axi.cpp:21]   --->   Operation 54 'sub' 'man_V_1' <Predicate = (p_Result_s)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.40ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_42" [firmware/myproject_axi.cpp:21]   --->   Operation 55 'select' 'man_V_2' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.97ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [firmware/myproject_axi.cpp:21]   --->   Operation 56 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.80ns)   --->   "%add_ln581 = add i12 -10, %F2" [firmware/myproject_axi.cpp:21]   --->   Operation 57 'add' 'add_ln581' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.80ns)   --->   "%sub_ln581 = sub i12 10, %F2" [firmware/myproject_axi.cpp:21]   --->   Operation 58 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:21]   --->   Operation 59 'select' 'sh_amt' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [firmware/myproject_axi.cpp:21]   --->   Operation 60 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581_1 = sext i12 %sh_amt to i16" [firmware/myproject_axi.cpp:21]   --->   Operation 61 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.97ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [firmware/myproject_axi.cpp:21]   --->   Operation 62 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [firmware/myproject_axi.cpp:21]   --->   Operation 63 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.97ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [firmware/myproject_axi.cpp:21]   --->   Operation 64 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [firmware/myproject_axi.cpp:21]   --->   Operation 65 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.84ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_96, 0" [firmware/myproject_axi.cpp:21]   --->   Operation 66 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:21]   --->   Operation 67 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21]   --->   Operation 68 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [firmware/myproject_axi.cpp:21]   --->   Operation 69 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:21]   --->   Operation 70 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [firmware/myproject_axi.cpp:21]   --->   Operation 71 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_97, i16 -1, i16 0" [firmware/myproject_axi.cpp:21]   --->   Operation 72 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581_1" [firmware/myproject_axi.cpp:21]   --->   Operation 73 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:21]   --->   Operation 74 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:21]   --->   Operation 75 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.28ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:21]   --->   Operation 76 'or' 'or_ln582' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:21]   --->   Operation 77 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:21]   --->   Operation 78 'and' 'and_ln581' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:21]   --->   Operation 79 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:21]   --->   Operation 80 'and' 'and_ln585' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:21]   --->   Operation 81 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:21]   --->   Operation 82 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:21]   --->   Operation 83 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:21]   --->   Operation 84 'and' 'and_ln603' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [firmware/myproject_axi.cpp:21]   --->   Operation 85 'select' 'select_ln603' <Predicate = true> <Delay = 1.50> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:21]   --->   Operation 86 'or' 'or_ln603' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [firmware/myproject_axi.cpp:21]   --->   Operation 87 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:21]   --->   Operation 88 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [firmware/myproject_axi.cpp:21]   --->   Operation 89 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:21]   --->   Operation 90 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [firmware/myproject_axi.cpp:21]   --->   Operation 91 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.83>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%ctype_data_V_load_1 = load i48* %ctype_data_V" [firmware/myproject_axi.cpp:21]   --->   Operation 92 'load' 'ctype_data_V_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %j_0_i, i4 0)" [firmware/myproject_axi.cpp:21]   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_219 = or i6 %shl_ln, 15" [firmware/myproject_axi.cpp:21]   --->   Operation 94 'or' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.78ns)   --->   "%icmp_ln203 = icmp ugt i6 %shl_ln, %empty_219" [firmware/myproject_axi.cpp:21]   --->   Operation 95 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203 = zext i16 %select_ln603_3 to i48" [firmware/myproject_axi.cpp:21]   --->   Operation 96 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.78ns)   --->   "%sub_ln203 = sub i6 -17, %shl_ln" [firmware/myproject_axi.cpp:21]   --->   Operation 97 'sub' 'sub_ln203' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_1)   --->   "%select_ln203 = select i1 %icmp_ln203, i6 %shl_ln, i6 %empty_219" [firmware/myproject_axi.cpp:21]   --->   Operation 98 'select' 'select_ln203' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i6 %empty_219, i6 %shl_ln" [firmware/myproject_axi.cpp:21]   --->   Operation 99 'select' 'select_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i6 %sub_ln203, i6 %shl_ln" [firmware/myproject_axi.cpp:21]   --->   Operation 100 'select' 'select_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln203_1 = sub i6 -17, %select_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 101 'sub' 'sub_ln203_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_1 = zext i6 %select_ln203_2 to i48" [firmware/myproject_axi.cpp:21]   --->   Operation 102 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_2 = zext i6 %select_ln203_1 to i48" [firmware/myproject_axi.cpp:21]   --->   Operation 103 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_3 = zext i6 %sub_ln203_1 to i48" [firmware/myproject_axi.cpp:21]   --->   Operation 104 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.90ns) (out node of the LUT)   --->   "%shl_ln203 = shl i48 %zext_ln203, %zext_ln203_1" [firmware/myproject_axi.cpp:21]   --->   Operation 105 'shl' 'shl_ln203' <Predicate = true> <Delay = 0.90> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%tmp_98 = call i48 @llvm.part.select.i48(i48 %shl_ln203, i32 47, i32 0)" [firmware/myproject_axi.cpp:21]   --->   Operation 106 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%select_ln203_3 = select i1 %icmp_ln203, i48 %tmp_98, i48 %shl_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 107 'select' 'select_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%shl_ln203_1 = shl i48 -1, %zext_ln203_2" [firmware/myproject_axi.cpp:21]   --->   Operation 108 'shl' 'shl_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203 = lshr i48 -1, %zext_ln203_3" [firmware/myproject_axi.cpp:21]   --->   Operation 109 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.73ns) (out node of the LUT)   --->   "%and_ln203 = and i48 %shl_ln203_1, %lshr_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 110 'and' 'and_ln203' <Predicate = true> <Delay = 0.73> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%xor_ln203 = xor i48 %and_ln203, -1" [firmware/myproject_axi.cpp:21]   --->   Operation 111 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_1 = and i48 %ctype_data_V_load_1, %xor_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 112 'and' 'and_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_2 = and i48 %select_ln203_3, %and_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 113 'and' 'and_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.52ns) (out node of the LUT)   --->   "%ctype_data_V_1 = or i48 %and_ln203_1, %and_ln203_2" [firmware/myproject_axi.cpp:21]   --->   Operation 114 'or' 'ctype_data_V_1' <Predicate = true> <Delay = 0.52> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "store i48 %ctype_data_V_1, i48* %ctype_data_V" [firmware/myproject_axi.cpp:20]   --->   Operation 115 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_local_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_local_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
is_last_1           (alloca           ) [ 0111111]
ctype_data_V        (alloca           ) [ 0011111]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
store_ln0           (store            ) [ 0000000]
br_ln0              (br               ) [ 0111111]
i_0_i               (phi              ) [ 0010000]
icmp_ln17           (icmp             ) [ 0011111]
empty               (speclooptripcount) [ 0000000]
i                   (add              ) [ 0111111]
br_ln17             (br               ) [ 0000000]
tmp                 (specregionbegin  ) [ 0001111]
br_ln20             (br               ) [ 0011111]
is_last_1_load      (load             ) [ 0000000]
ret_ln0             (ret              ) [ 0000000]
j_0_i               (phi              ) [ 0001111]
icmp_ln20           (icmp             ) [ 0011111]
empty_217           (speclooptripcount) [ 0000000]
j                   (add              ) [ 0011111]
br_ln20             (br               ) [ 0000000]
is_last_1_load_1    (load             ) [ 0000000]
empty_218           (read             ) [ 0000000]
in_last_V_tmp       (extractvalue     ) [ 0000000]
in_data_tmp         (extractvalue     ) [ 0000110]
is_last             (or               ) [ 0000000]
store_ln20          (store            ) [ 0000000]
ctype_data_V_load   (load             ) [ 0000000]
tmp_data_0_V        (trunc            ) [ 0000000]
tmp_data_1_V_9      (partselect       ) [ 0000000]
tmp_data_2_V_9      (partselect       ) [ 0000000]
write_ln24          (write            ) [ 0000000]
empty_216           (specregionend    ) [ 0000000]
br_ln17             (br               ) [ 0111111]
d_assign            (fpext            ) [ 0000000]
ireg_V              (bitcast          ) [ 0000000]
trunc_ln556         (trunc            ) [ 0000000]
p_Result_s          (bitselect        ) [ 0000010]
exp_tmp_V           (partselect       ) [ 0000000]
zext_ln461          (zext             ) [ 0000000]
trunc_ln565         (trunc            ) [ 0000010]
icmp_ln571          (icmp             ) [ 0000010]
F2                  (sub              ) [ 0000010]
tmp_s               (bitconcatenate   ) [ 0000000]
p_Result_42         (zext             ) [ 0000000]
man_V_1             (sub              ) [ 0000000]
man_V_2             (select           ) [ 0000000]
icmp_ln581          (icmp             ) [ 0000000]
add_ln581           (add              ) [ 0000000]
sub_ln581           (sub              ) [ 0000000]
sh_amt              (select           ) [ 0000000]
sext_ln581          (sext             ) [ 0000000]
sext_ln581_1        (sext             ) [ 0000000]
icmp_ln582          (icmp             ) [ 0000000]
trunc_ln583         (trunc            ) [ 0000000]
icmp_ln585          (icmp             ) [ 0000000]
tmp_96              (partselect       ) [ 0000000]
icmp_ln603          (icmp             ) [ 0000000]
zext_ln586          (zext             ) [ 0000000]
ashr_ln586          (ashr             ) [ 0000000]
trunc_ln586         (trunc            ) [ 0000000]
bitcast_ln696       (bitcast          ) [ 0000000]
tmp_97              (bitselect        ) [ 0000000]
select_ln588        (select           ) [ 0000000]
shl_ln604           (shl              ) [ 0000000]
xor_ln571           (xor              ) [ 0000000]
and_ln582           (and              ) [ 0000000]
or_ln582            (or               ) [ 0000000]
xor_ln582           (xor              ) [ 0000000]
and_ln581           (and              ) [ 0000000]
xor_ln585           (xor              ) [ 0000000]
and_ln585           (and              ) [ 0000000]
and_ln585_1         (and              ) [ 0000000]
or_ln581            (or               ) [ 0000000]
xor_ln581           (xor              ) [ 0000000]
and_ln603           (and              ) [ 0000000]
select_ln603        (select           ) [ 0000000]
or_ln603            (or               ) [ 0000000]
select_ln603_1      (select           ) [ 0000000]
or_ln603_1          (or               ) [ 0000000]
select_ln603_2      (select           ) [ 0000000]
or_ln603_2          (or               ) [ 0000000]
select_ln603_3      (select           ) [ 0000001]
ctype_data_V_load_1 (load             ) [ 0000000]
shl_ln              (bitconcatenate   ) [ 0000000]
empty_219           (or               ) [ 0000000]
icmp_ln203          (icmp             ) [ 0000000]
zext_ln203          (zext             ) [ 0000000]
sub_ln203           (sub              ) [ 0000000]
select_ln203        (select           ) [ 0000000]
select_ln203_1      (select           ) [ 0000000]
select_ln203_2      (select           ) [ 0000000]
sub_ln203_1         (sub              ) [ 0000000]
zext_ln203_1        (zext             ) [ 0000000]
zext_ln203_2        (zext             ) [ 0000000]
zext_ln203_3        (zext             ) [ 0000000]
shl_ln203           (shl              ) [ 0000000]
tmp_98              (partselect       ) [ 0000000]
select_ln203_3      (select           ) [ 0000000]
shl_ln203_1         (shl              ) [ 0000000]
lshr_ln203          (lshr             ) [ 0000000]
and_ln203           (and              ) [ 0000000]
xor_ln203           (xor              ) [ 0000000]
and_ln203_1         (and              ) [ 0000000]
and_ln203_2         (and              ) [ 0000000]
ctype_data_V_1      (or               ) [ 0000000]
store_ln20          (store            ) [ 0000000]
br_ln20             (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_local_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_local_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i48"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="is_last_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_last_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ctype_data_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctype_data_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="empty_218_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="33" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_218/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln24_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="0" index="3" bw="16" slack="0"/>
<pin id="175" dir="0" index="4" bw="16" slack="0"/>
<pin id="176" dir="0" index="5" bw="16" slack="0"/>
<pin id="177" dir="0" index="6" bw="16" slack="0"/>
<pin id="178" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_0_i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="13" slack="1"/>
<pin id="185" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_0_i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="13" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_0_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="1"/>
<pin id="196" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_0_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_last_1_load/2 is_last_1_load_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="48" slack="2"/>
<pin id="214" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctype_data_V_load/3 ctype_data_V_load_1/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln17_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="0" index="1" bw="13" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln20_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="j_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="in_last_V_tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="33" slack="0"/>
<pin id="246" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="in_data_tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="33" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_tmp/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="is_last_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="is_last/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln20_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="2"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_data_0_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="48" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_data_1_V_9_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="48" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V_9/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_data_2_V_9_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="48" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="0" index="3" bw="7" slack="0"/>
<pin id="285" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_2_V_9/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="ireg_V_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln556_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_Result_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="exp_tmp_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln461_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln565_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln571_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="63" slack="0"/>
<pin id="327" dir="0" index="1" bw="63" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="F2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="0"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_s_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="53" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="52" slack="1"/>
<pin id="341" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Result_42_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="53" slack="0"/>
<pin id="346" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_42/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="man_V_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="53" slack="0"/>
<pin id="351" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="man_V_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="54" slack="0"/>
<pin id="357" dir="0" index="2" bw="54" slack="0"/>
<pin id="358" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln581_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="1"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln581_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="12" slack="1"/>
<pin id="369" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln581_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="12" slack="1"/>
<pin id="374" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sh_amt_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="12" slack="0"/>
<pin id="379" dir="0" index="2" bw="12" slack="0"/>
<pin id="380" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln581_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln581_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_1/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln582_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="1"/>
<pin id="394" dir="0" index="1" bw="12" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln583_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="54" slack="0"/>
<pin id="399" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln585_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="0" index="1" bw="12" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_96_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="12" slack="0"/>
<pin id="410" dir="0" index="2" bw="4" slack="0"/>
<pin id="411" dir="0" index="3" bw="5" slack="0"/>
<pin id="412" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_96/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln603_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln586_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="0"/>
<pin id="425" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="ashr_ln586_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="54" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln586_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="54" slack="0"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="bitcast_ln696_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_97_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln588_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="16" slack="0"/>
<pin id="452" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="shl_ln604_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="12" slack="0"/>
<pin id="459" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln571_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="and_ln582_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln582_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln582_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="and_ln581_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln585_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln585_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="and_ln585_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln581_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln581_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln603_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln603_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="0" index="2" bw="16" slack="0"/>
<pin id="530" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_ln603_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln603_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="0" index="2" bw="16" slack="0"/>
<pin id="544" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="or_ln603_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln603_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="0"/>
<pin id="557" dir="0" index="2" bw="16" slack="0"/>
<pin id="558" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="or_ln603_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln603_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="0" index="2" bw="16" slack="0"/>
<pin id="572" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="shl_ln_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="3"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="empty_219_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_219/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln203_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="0"/>
<pin id="592" dir="0" index="1" bw="6" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln203_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="1"/>
<pin id="598" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sub_ln203_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="0"/>
<pin id="601" dir="0" index="1" bw="6" slack="0"/>
<pin id="602" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln203_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="6" slack="0"/>
<pin id="608" dir="0" index="2" bw="6" slack="0"/>
<pin id="609" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln203_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="6" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_1/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln203_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="6" slack="0"/>
<pin id="624" dir="0" index="2" bw="6" slack="0"/>
<pin id="625" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_2/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sub_ln203_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="0" index="1" bw="6" slack="0"/>
<pin id="632" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln203_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="0"/>
<pin id="637" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln203_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="0"/>
<pin id="641" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln203_3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="0"/>
<pin id="645" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="shl_ln203_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="6" slack="0"/>
<pin id="650" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_98_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="48" slack="0"/>
<pin id="655" dir="0" index="1" bw="48" slack="0"/>
<pin id="656" dir="0" index="2" bw="7" slack="0"/>
<pin id="657" dir="0" index="3" bw="1" slack="0"/>
<pin id="658" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_98/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="select_ln203_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="48" slack="0"/>
<pin id="666" dir="0" index="2" bw="48" slack="0"/>
<pin id="667" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_3/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="shl_ln203_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="6" slack="0"/>
<pin id="674" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203_1/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="lshr_ln203_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="6" slack="0"/>
<pin id="680" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="and_ln203_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="48" slack="0"/>
<pin id="685" dir="0" index="1" bw="48" slack="0"/>
<pin id="686" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="xor_ln203_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="48" slack="0"/>
<pin id="691" dir="0" index="1" bw="48" slack="0"/>
<pin id="692" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="and_ln203_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="48" slack="0"/>
<pin id="697" dir="0" index="1" bw="48" slack="0"/>
<pin id="698" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_1/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="and_ln203_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="48" slack="0"/>
<pin id="703" dir="0" index="1" bw="48" slack="0"/>
<pin id="704" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_2/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="ctype_data_V_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="48" slack="0"/>
<pin id="709" dir="0" index="1" bw="48" slack="0"/>
<pin id="710" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ctype_data_V_1/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="store_ln20_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="48" slack="0"/>
<pin id="715" dir="0" index="1" bw="48" slack="5"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/6 "/>
</bind>
</comp>

<comp id="718" class="1005" name="is_last_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_last_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="ctype_data_V_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="48" slack="2"/>
<pin id="727" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="ctype_data_V "/>
</bind>
</comp>

<comp id="734" class="1005" name="i_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="13" slack="0"/>
<pin id="736" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="742" class="1005" name="j_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="0"/>
<pin id="744" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="747" class="1005" name="in_data_tmp_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_tmp "/>
</bind>
</comp>

<comp id="753" class="1005" name="p_Result_s_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="758" class="1005" name="trunc_ln565_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="52" slack="1"/>
<pin id="760" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="763" class="1005" name="icmp_ln571_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="769" class="1005" name="F2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="12" slack="1"/>
<pin id="771" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="777" class="1005" name="select_ln603_3_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="88" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="179"><net_src comp="98" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="186"><net_src comp="66" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="80" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="187" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="187" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="74" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="198" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="82" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="198" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="86" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="162" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="162" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="257"><net_src comp="244" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="209" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="212" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="275"><net_src comp="90" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="212" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="92" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="279"><net_src comp="269" pin="4"/><net_sink comp="170" pin=5"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="212" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="94" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="96" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="290"><net_src comp="280" pin="4"/><net_sink comp="170" pin=6"/></net>

<net id="294"><net_src comp="206" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="102" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="291" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="104" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="313"><net_src comp="106" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="291" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="108" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="110" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="307" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="291" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="295" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="112" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="114" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="317" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="116" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="118" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="120" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="344" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="122" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="124" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="122" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="361" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="366" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="376" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="122" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="354" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="376" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="126" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="128" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="376" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="130" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="132" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="421"><net_src comp="407" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="134" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="384" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="354" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="445"><net_src comp="136" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="138" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="140" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="397" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="388" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="118" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="392" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="392" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="118" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="361" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="401" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="118" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="484" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="484" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="401" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="473" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="361" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="118" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="417" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="456" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="433" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="520" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="502" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="496" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="448" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="397" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="496" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="467" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="534" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="526" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="540" pin="3"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="534" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="548" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="554" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="140" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="581"><net_src comp="142" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="194" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="144" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="146" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="576" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="584" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="603"><net_src comp="148" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="576" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="590" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="576" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="584" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="618"><net_src comp="590" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="584" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="576" pin="3"/><net_sink comp="613" pin=2"/></net>

<net id="626"><net_src comp="590" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="599" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="576" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="148" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="605" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="621" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="613" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="629" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="596" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="635" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="659"><net_src comp="150" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="647" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="96" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="18" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="668"><net_src comp="590" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="653" pin="4"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="647" pin="2"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="152" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="639" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="152" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="643" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="671" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="152" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="212" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="663" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="683" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="695" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="154" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="728"><net_src comp="158" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="737"><net_src comp="226" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="745"><net_src comp="238" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="750"><net_src comp="248" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="756"><net_src comp="299" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="761"><net_src comp="321" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="766"><net_src comp="325" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="772"><net_src comp="331" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="780"><net_src comp="568" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="596" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_local_V_data_0_V | {3 }
	Port: in_local_V_data_1_V | {3 }
	Port: in_local_V_data_2_V | {3 }
	Port: in_last_V | {}
	Port: in_data | {}
 - Input state : 
	Port: Loop_1_proc346 : in_last_V | {3 }
	Port: Loop_1_proc346 : in_data | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		ret_ln0 : 1
	State 3
		icmp_ln20 : 1
		j : 1
		br_ln20 : 2
		d_assign : 1
		is_last : 1
		store_ln20 : 1
		tmp_data_0_V : 1
		tmp_data_1_V_9 : 1
		tmp_data_2_V_9 : 1
		write_ln24 : 2
	State 4
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		icmp_ln571 : 3
		F2 : 4
	State 5
		p_Result_42 : 1
		man_V_1 : 2
		man_V_2 : 3
		sh_amt : 1
		sext_ln581 : 2
		sext_ln581_1 : 2
		trunc_ln583 : 4
		icmp_ln585 : 2
		tmp_96 : 2
		icmp_ln603 : 3
		zext_ln586 : 3
		ashr_ln586 : 4
		trunc_ln586 : 5
		tmp_97 : 1
		select_ln588 : 2
		shl_ln604 : 5
		or_ln582 : 1
		xor_ln582 : 1
		and_ln581 : 1
		xor_ln585 : 3
		and_ln585 : 1
		and_ln585_1 : 1
		or_ln581 : 1
		xor_ln581 : 1
		and_ln603 : 1
		select_ln603 : 6
		or_ln603 : 1
		select_ln603_1 : 1
		or_ln603_1 : 1
		select_ln603_2 : 7
		or_ln603_2 : 1
		select_ln603_3 : 8
	State 6
		empty_219 : 1
		icmp_ln203 : 1
		sub_ln203 : 1
		select_ln203 : 2
		select_ln203_1 : 2
		select_ln203_2 : 2
		sub_ln203_1 : 3
		zext_ln203_1 : 3
		zext_ln203_2 : 3
		zext_ln203_3 : 4
		shl_ln203 : 4
		tmp_98 : 5
		select_ln203_3 : 6
		shl_ln203_1 : 4
		lshr_ln203 : 5
		and_ln203 : 6
		xor_ln203 : 6
		and_ln203_1 : 6
		and_ln203_2 : 7
		ctype_data_V_1 : 6
		store_ln20 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fpext  |        grp_fu_206       |    0    |   100   |   138   |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_2_fu_354     |    0    |    0    |    53   |
|          |      sh_amt_fu_376      |    0    |    0    |    11   |
|          |   select_ln588_fu_448   |    0    |    0    |    16   |
|          |   select_ln603_fu_526   |    0    |    0    |    16   |
|          |  select_ln603_1_fu_540  |    0    |    0    |    16   |
|  select  |  select_ln603_2_fu_554  |    0    |    0    |    16   |
|          |  select_ln603_3_fu_568  |    0    |    0    |    16   |
|          |   select_ln203_fu_605   |    0    |    0    |    6    |
|          |  select_ln203_1_fu_613  |    0    |    0    |    6    |
|          |  select_ln203_2_fu_621  |    0    |    0    |    6    |
|          |  select_ln203_3_fu_663  |    0    |    0    |    45   |
|----------|-------------------------|---------|---------|---------|
|   ashr   |    ashr_ln586_fu_427    |    0    |    0    |   167   |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln582_fu_467    |    0    |    0    |    2    |
|          |     and_ln581_fu_484    |    0    |    0    |    2    |
|          |     and_ln585_fu_496    |    0    |    0    |    2    |
|    and   |    and_ln585_1_fu_502   |    0    |    0    |    2    |
|          |     and_ln603_fu_520    |    0    |    0    |    2    |
|          |     and_ln203_fu_683    |    0    |    0    |    48   |
|          |    and_ln203_1_fu_695   |    0    |    0    |    48   |
|          |    and_ln203_2_fu_701   |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |        F2_fu_331        |    0    |    0    |    19   |
|          |      man_V_1_fu_348     |    0    |    0    |    60   |
|    sub   |     sub_ln581_fu_371    |    0    |    0    |    19   |
|          |     sub_ln203_fu_599    |    0    |    0    |    15   |
|          |    sub_ln203_1_fu_629   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln17_fu_220    |    0    |    0    |    13   |
|          |     icmp_ln20_fu_232    |    0    |    0    |    8    |
|          |    icmp_ln571_fu_325    |    0    |    0    |    29   |
|   icmp   |    icmp_ln581_fu_361    |    0    |    0    |    13   |
|          |    icmp_ln582_fu_392    |    0    |    0    |    13   |
|          |    icmp_ln585_fu_401    |    0    |    0    |    13   |
|          |    icmp_ln603_fu_417    |    0    |    0    |    11   |
|          |    icmp_ln203_fu_590    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |     shl_ln604_fu_456    |    0    |    0    |    35   |
|    shl   |     shl_ln203_fu_647    |    0    |    0    |    35   |
|          |    shl_ln203_1_fu_671   |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |      is_last_fu_253     |    0    |    0    |    2    |
|          |     or_ln582_fu_473     |    0    |    0    |    2    |
|          |     or_ln581_fu_508     |    0    |    0    |    2    |
|    or    |     or_ln603_fu_534     |    0    |    0    |    2    |
|          |    or_ln603_1_fu_548    |    0    |    0    |    2    |
|          |    or_ln603_2_fu_562    |    0    |    0    |    2    |
|          |     empty_219_fu_584    |    0    |    0    |    0    |
|          |  ctype_data_V_1_fu_707  |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln571_fu_462    |    0    |    0    |    2    |
|          |     xor_ln582_fu_478    |    0    |    0    |    2    |
|    xor   |     xor_ln585_fu_490    |    0    |    0    |    2    |
|          |     xor_ln581_fu_514    |    0    |    0    |    2    |
|          |     xor_ln203_fu_689    |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_226        |    0    |    0    |    20   |
|    add   |         j_fu_238        |    0    |    0    |    9    |
|          |     add_ln581_fu_366    |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln203_fu_677    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   read   |  empty_218_read_fu_162  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln24_write_fu_170 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|extractvalue|   in_last_V_tmp_fu_244  |    0    |    0    |    0    |
|          |    in_data_tmp_fu_248   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   tmp_data_0_V_fu_264   |    0    |    0    |    0    |
|          |    trunc_ln556_fu_295   |    0    |    0    |    0    |
|   trunc  |    trunc_ln565_fu_321   |    0    |    0    |    0    |
|          |    trunc_ln583_fu_397   |    0    |    0    |    0    |
|          |    trunc_ln586_fu_433   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  tmp_data_1_V_9_fu_269  |    0    |    0    |    0    |
|          |  tmp_data_2_V_9_fu_280  |    0    |    0    |    0    |
|partselect|     exp_tmp_V_fu_307    |    0    |    0    |    0    |
|          |      tmp_96_fu_407      |    0    |    0    |    0    |
|          |      tmp_98_fu_653      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|    p_Result_s_fu_299    |    0    |    0    |    0    |
|          |      tmp_97_fu_440      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln461_fu_317    |    0    |    0    |    0    |
|          |    p_Result_42_fu_344   |    0    |    0    |    0    |
|          |    zext_ln586_fu_423    |    0    |    0    |    0    |
|   zext   |    zext_ln203_fu_596    |    0    |    0    |    0    |
|          |   zext_ln203_1_fu_635   |    0    |    0    |    0    |
|          |   zext_ln203_2_fu_639   |    0    |    0    |    0    |
|          |   zext_ln203_3_fu_643   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_337      |    0    |    0    |    0    |
|          |      shl_ln_fu_576      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln581_fu_384    |    0    |    0    |    0    |
|          |   sext_ln581_1_fu_388   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   100   |   1165  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      F2_reg_769      |   12   |
| ctype_data_V_reg_725 |   48   |
|     i_0_i_reg_183    |   13   |
|       i_reg_734      |   13   |
|  icmp_ln571_reg_763  |    1   |
|  in_data_tmp_reg_747 |   32   |
|   is_last_1_reg_718  |    1   |
|     j_0_i_reg_194    |    2   |
|       j_reg_742      |    2   |
|  p_Result_s_reg_753  |    1   |
|select_ln603_3_reg_777|   16   |
|  trunc_ln565_reg_758 |   52   |
+----------------------+--------+
|         Total        |   193  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| j_0_i_reg_194 |  p0  |   2  |   2  |    4   ||    9    |
|   grp_fu_206  |  p0  |   2  |  32  |   64   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   68   ||  1.312  ||    18   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   100  |  1165  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   193  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   293  |  1183  |
+-----------+--------+--------+--------+--------+
