!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	0.0.0	/7859817/
$(VERBOSE).SILENT	build_elka/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	build_elka/src/FreeRTOS/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	build_elka/src/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	build_elka/src/drivers/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	build_elka/src/elka_hal/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	build_elka/src/modules/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	build_elka/src/utils/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	src/FreeRTOS/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	src/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	src/STM32F4xx_StdPeriph_Driver/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	src/drivers/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	src/elka_hal/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	src/modules/Makefile	/^$(VERBOSE).SILENT:$/;"	t
$(VERBOSE).SILENT	src/utils/Makefile	/^$(VERBOSE).SILENT:$/;"	t
0.4.15 (2012-12-21)	tools/genmsg/CHANGELOG.rst	/^0.4.15 (2012-12-21)$/;"	s	chapter:Changelog for package genmsg
0.4.16 (2013-01-13)	tools/genmsg/CHANGELOG.rst	/^0.4.16 (2013-01-13)$/;"	s	chapter:Changelog for package genmsg
0.4.17 (2013-01-19)	tools/genmsg/CHANGELOG.rst	/^0.4.17 (2013-01-19)$/;"	s	chapter:Changelog for package genmsg
0.4.18 (2013-03-08)	tools/genmsg/CHANGELOG.rst	/^0.4.18 (2013-03-08)$/;"	s	chapter:Changelog for package genmsg
0.4.19 (2013-06-06)	tools/genmsg/CHANGELOG.rst	/^0.4.19 (2013-06-06)$/;"	s	chapter:Changelog for package genmsg
0.4.20 (2013-06-18)	tools/genmsg/CHANGELOG.rst	/^0.4.20 (2013-06-18)$/;"	s	chapter:Changelog for package genmsg
0.4.21 (2013-07-03)	tools/genmsg/CHANGELOG.rst	/^0.4.21 (2013-07-03)$/;"	s	chapter:Changelog for package genmsg
0.4.22 (2013-08-21)	tools/genmsg/CHANGELOG.rst	/^0.4.22 (2013-08-21)$/;"	s	chapter:Changelog for package genmsg
0.4.23 (2013-09-17)	tools/genmsg/CHANGELOG.rst	/^0.4.23 (2013-09-17)$/;"	s	chapter:Changelog for package genmsg
0.4.24 (2014-01-07)	tools/genmsg/CHANGELOG.rst	/^0.4.24 (2014-01-07)$/;"	s	chapter:Changelog for package genmsg
0.5.0 (2014-02-25)	tools/genmsg/CHANGELOG.rst	/^0.5.0 (2014-02-25)$/;"	s	chapter:Changelog for package genmsg
0.5.1 (2014-03-04)	tools/genmsg/CHANGELOG.rst	/^0.5.1 (2014-03-04)$/;"	s	chapter:Changelog for package genmsg
0.5.2 (2014-05-07)	tools/genmsg/CHANGELOG.rst	/^0.5.2 (2014-05-07)$/;"	s	chapter:Changelog for package genmsg
0.5.3 (2014-07-10)	tools/genmsg/CHANGELOG.rst	/^0.5.3 (2014-07-10)$/;"	s	chapter:Changelog for package genmsg
0.5.4 (2014-08-18)	tools/genmsg/CHANGELOG.rst	/^0.5.4 (2014-08-18)$/;"	s	chapter:Changelog for package genmsg
0.5.5 (2014-08-18)	tools/genmsg/CHANGELOG.rst	/^0.5.5 (2014-08-18)$/;"	s	chapter:Changelog for package genmsg
0.5.6 (2014-10-13)	tools/genmsg/CHANGELOG.rst	/^0.5.6 (2014-10-13)$/;"	s	chapter:Changelog for package genmsg
0.5.7 (2016-03-04)	tools/genmsg/CHANGELOG.rst	/^0.5.7 (2016-03-04)$/;"	s	chapter:Changelog for package genmsg
0.5.8 (2016-09-02)	tools/genmsg/CHANGELOG.rst	/^0.5.8 (2016-09-02)$/;"	s	chapter:Changelog for package genmsg
0.5.9 (2017-07-27)	tools/genmsg/CHANGELOG.rst	/^0.5.9 (2017-07-27)$/;"	s	chapter:Changelog for package genmsg
ACR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ACR;      \/*!< FLASH access control register, Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8181208	typeref:typename:__IO uint32_t
ACR_BYTE0_ADDRESS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define ACR_BYTE0_ADDRESS /;"	d
ACTIVATE_DATA	src/drivers/nrf24l01.c	/^#define ACTIVATE_DATA /;"	d	file:
ACTLR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon7471197e0b08	typeref:typename:__IO uint32_t
ADC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ADC /;"	d
ADC1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ADC1 /;"	d
ADC1_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ADC1_BASE /;"	d
ADC2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ADC2 /;"	d
ADC2_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ADC2_BASE /;"	d
ADC3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ADC3 /;"	d
ADC3_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ADC3_BASE /;"	d
ADCConvertedValues	src/drivers/adc.c	/^volatile uint16_t ADCConvertedValues[NBR_OF_ADC_CHANNELS];$/;"	v	typeref:typename:volatile uint16_t[]
ADCConvertedValues	src/hw_config.c	/^volatile uint16_t ADCConvertedValues[2];$/;"	v	typeref:typename:volatile uint16_t[2]
ADC_AnalogWatchdogCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)$/;"	f	typeref:typename:void
ADC_AnalogWatchdogSingleChannelConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)$/;"	f	typeref:typename:void
ADC_AnalogWatchdogThresholdsConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,$/;"	f	typeref:typename:void
ADC_AnalogWatchdog_AllInjecEnable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_AnalogWatchdog_AllInjecEnable /;"	d
ADC_AnalogWatchdog_AllRegAllInjecEnable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_AnalogWatchdog_AllRegAllInjecEnable /;"	d
ADC_AnalogWatchdog_AllRegEnable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_AnalogWatchdog_AllRegEnable /;"	d
ADC_AnalogWatchdog_None	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_AnalogWatchdog_None /;"	d
ADC_AnalogWatchdog_SingleInjecEnable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_AnalogWatchdog_SingleInjecEnable /;"	d
ADC_AnalogWatchdog_SingleRegEnable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_AnalogWatchdog_SingleRegEnable /;"	d
ADC_AnalogWatchdog_SingleRegOrInjecEnable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_AnalogWatchdog_SingleRegOrInjecEnable /;"	d
ADC_AutoInjectedConvCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ADC_BASE /;"	d
ADC_CCR_ADCPRE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_ADCPRE /;"	d
ADC_CCR_ADCPRE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_ADCPRE_0 /;"	d
ADC_CCR_ADCPRE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_ADCPRE_1 /;"	d
ADC_CCR_DDS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_DDS /;"	d
ADC_CCR_DELAY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_DELAY /;"	d
ADC_CCR_DELAY_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_DELAY_0 /;"	d
ADC_CCR_DELAY_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_DELAY_1 /;"	d
ADC_CCR_DELAY_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_DELAY_2 /;"	d
ADC_CCR_DELAY_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_DELAY_3 /;"	d
ADC_CCR_DMA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_DMA /;"	d
ADC_CCR_DMA_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_DMA_0 /;"	d
ADC_CCR_DMA_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_DMA_1 /;"	d
ADC_CCR_MULTI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_MULTI /;"	d
ADC_CCR_MULTI_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_MULTI_0 /;"	d
ADC_CCR_MULTI_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_MULTI_1 /;"	d
ADC_CCR_MULTI_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_MULTI_2 /;"	d
ADC_CCR_MULTI_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_MULTI_3 /;"	d
ADC_CCR_MULTI_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_MULTI_4 /;"	d
ADC_CCR_TSVREFE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_TSVREFE /;"	d
ADC_CCR_VBATE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CCR_VBATE /;"	d
ADC_CDR_DATA1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CDR_DATA1 /;"	d
ADC_CDR_DATA2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CDR_DATA2 /;"	d
ADC_CR1_AWDCH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_AWDCH /;"	d
ADC_CR1_AWDCH_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_AWDCH_0 /;"	d
ADC_CR1_AWDCH_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_AWDCH_1 /;"	d
ADC_CR1_AWDCH_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_AWDCH_2 /;"	d
ADC_CR1_AWDCH_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_AWDCH_3 /;"	d
ADC_CR1_AWDCH_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_AWDCH_4 /;"	d
ADC_CR1_AWDEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_AWDEN /;"	d
ADC_CR1_AWDIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_AWDIE /;"	d
ADC_CR1_AWDSGL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_AWDSGL /;"	d
ADC_CR1_DISCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_DISCEN /;"	d
ADC_CR1_DISCNUM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_DISCNUM /;"	d
ADC_CR1_DISCNUM_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_DISCNUM_0 /;"	d
ADC_CR1_DISCNUM_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_DISCNUM_1 /;"	d
ADC_CR1_DISCNUM_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_DISCNUM_2 /;"	d
ADC_CR1_EOCIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_EOCIE /;"	d
ADC_CR1_JAUTO	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_JAUTO /;"	d
ADC_CR1_JAWDEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_JAWDEN /;"	d
ADC_CR1_JDISCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_JDISCEN /;"	d
ADC_CR1_JEOCIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_JEOCIE /;"	d
ADC_CR1_OVRIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_OVRIE /;"	d
ADC_CR1_RES	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_RES /;"	d
ADC_CR1_RES_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_RES_0 /;"	d
ADC_CR1_RES_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_RES_1 /;"	d
ADC_CR1_SCAN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR1_SCAN /;"	d
ADC_CR2_ADON	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_ADON /;"	d
ADC_CR2_ALIGN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_ALIGN /;"	d
ADC_CR2_CONT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_CONT /;"	d
ADC_CR2_DDS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_DDS /;"	d
ADC_CR2_DMA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_DMA /;"	d
ADC_CR2_EOCS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_EOCS /;"	d
ADC_CR2_EXTEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_EXTEN /;"	d
ADC_CR2_EXTEN_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_EXTEN_0 /;"	d
ADC_CR2_EXTEN_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_EXTEN_1 /;"	d
ADC_CR2_EXTSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_EXTSEL /;"	d
ADC_CR2_EXTSEL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_EXTSEL_0 /;"	d
ADC_CR2_EXTSEL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_EXTSEL_1 /;"	d
ADC_CR2_EXTSEL_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_EXTSEL_2 /;"	d
ADC_CR2_EXTSEL_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_EXTSEL_3 /;"	d
ADC_CR2_JEXTEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_JEXTEN /;"	d
ADC_CR2_JEXTEN_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_JEXTEN_0 /;"	d
ADC_CR2_JEXTEN_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_JEXTEN_1 /;"	d
ADC_CR2_JEXTSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_JEXTSEL /;"	d
ADC_CR2_JEXTSEL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_JEXTSEL_0 /;"	d
ADC_CR2_JEXTSEL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_JEXTSEL_1 /;"	d
ADC_CR2_JEXTSEL_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_JEXTSEL_2 /;"	d
ADC_CR2_JEXTSEL_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_JEXTSEL_3 /;"	d
ADC_CR2_JSWSTART	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_JSWSTART /;"	d
ADC_CR2_SWSTART	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CR2_SWSTART /;"	d
ADC_CSR_AWD1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_AWD1 /;"	d
ADC_CSR_AWD2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_AWD2 /;"	d
ADC_CSR_AWD3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_AWD3 /;"	d
ADC_CSR_DOVR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_DOVR1 /;"	d
ADC_CSR_DOVR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_DOVR2 /;"	d
ADC_CSR_DOVR3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_DOVR3 /;"	d
ADC_CSR_EOC1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_EOC1 /;"	d
ADC_CSR_EOC2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_EOC2 /;"	d
ADC_CSR_EOC3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_EOC3 /;"	d
ADC_CSR_JEOC1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_JEOC1 /;"	d
ADC_CSR_JEOC2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_JEOC2 /;"	d
ADC_CSR_JEOC3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_JEOC3 /;"	d
ADC_CSR_JSTRT1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_JSTRT1 /;"	d
ADC_CSR_JSTRT2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_JSTRT2 /;"	d
ADC_CSR_JSTRT3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_JSTRT3 /;"	d
ADC_CSR_STRT1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_STRT1 /;"	d
ADC_CSR_STRT2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_STRT2 /;"	d
ADC_CSR_STRT3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_CSR_STRT3 /;"	d
ADC_Channel_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_0 /;"	d
ADC_Channel_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_1 /;"	d
ADC_Channel_10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_10 /;"	d
ADC_Channel_11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_11 /;"	d
ADC_Channel_12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_12 /;"	d
ADC_Channel_13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_13 /;"	d
ADC_Channel_14	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_14 /;"	d
ADC_Channel_15	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_15 /;"	d
ADC_Channel_16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_16 /;"	d
ADC_Channel_17	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_17 /;"	d
ADC_Channel_18	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_18 /;"	d
ADC_Channel_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_2 /;"	d
ADC_Channel_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_3 /;"	d
ADC_Channel_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_4 /;"	d
ADC_Channel_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_5 /;"	d
ADC_Channel_6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_6 /;"	d
ADC_Channel_7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_7 /;"	d
ADC_Channel_8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_8 /;"	d
ADC_Channel_9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_9 /;"	d
ADC_Channel_TempSensor	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_TempSensor /;"	d
ADC_Channel_Vbat	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_Vbat /;"	d
ADC_Channel_Vrefint	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Channel_Vrefint /;"	d
ADC_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)$/;"	f	typeref:typename:void
ADC_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)$/;"	f	typeref:typename:void
ADC_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_CommonInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)$/;"	f	typeref:typename:void
ADC_CommonInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^}ADC_CommonInitTypeDef;$/;"	t	typeref:struct:__anon926735fd0208
ADC_CommonStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)$/;"	f	typeref:typename:void
ADC_Common_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} ADC_Common_TypeDef;$/;"	t	typeref:struct:__anon5babb8180508
ADC_ContinuousConvMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  FunctionalState ADC_ContinuousConvMode; \/*!< Specifies whether the conversion $/;"	m	struct:__anon926735fd0108	typeref:typename:FunctionalState
ADC_ContinuousModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_DMAAccessMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  uint32_t ADC_DMAAccessMode;             \/*!< Configures the Direct memory access $/;"	m	struct:__anon926735fd0208	typeref:typename:uint32_t
ADC_DMAAccessMode_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DMAAccessMode_1 /;"	d
ADC_DMAAccessMode_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DMAAccessMode_2 /;"	d
ADC_DMAAccessMode_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DMAAccessMode_3 /;"	d
ADC_DMAAccessMode_Disabled	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DMAAccessMode_Disabled /;"	d
ADC_DMACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_DMARequestAfterLastTransferCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_DR_ADC2DATA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_DR_ADC2DATA /;"	d
ADC_DR_DATA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_DR_DATA /;"	d
ADC_DataAlign	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  uint32_t ADC_DataAlign;                 \/*!< Specifies whether the ADC data  alignment$/;"	m	struct:__anon926735fd0108	typeref:typename:uint32_t
ADC_DataAlign_Left	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DataAlign_Left /;"	d
ADC_DataAlign_Right	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DataAlign_Right /;"	d
ADC_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_DeInit(void)$/;"	f	typeref:typename:void
ADC_DiscModeChannelCountConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)$/;"	f	typeref:typename:void
ADC_DiscModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_DualMode_AlterTrig	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DualMode_AlterTrig /;"	d
ADC_DualMode_InjecSimult	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DualMode_InjecSimult /;"	d
ADC_DualMode_Interl	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DualMode_Interl /;"	d
ADC_DualMode_RegSimult	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DualMode_RegSimult /;"	d
ADC_DualMode_RegSimult_AlterTrig	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DualMode_RegSimult_AlterTrig /;"	d
ADC_DualMode_RegSimult_InjecSimult	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_DualMode_RegSimult_InjecSimult /;"	d
ADC_EOCOnEachRegularChannelCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_ExternalTrigConv	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  uint32_t ADC_ExternalTrigConv;          \/*!< Select the external event used to trigger $/;"	m	struct:__anon926735fd0108	typeref:typename:uint32_t
ADC_ExternalTrigConvEdge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  uint32_t ADC_ExternalTrigConvEdge;      \/*!< Select the external trigger edge and$/;"	m	struct:__anon926735fd0108	typeref:typename:uint32_t
ADC_ExternalTrigConvEdge_Falling	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConvEdge_Falling /;"	d
ADC_ExternalTrigConvEdge_None	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConvEdge_None /;"	d
ADC_ExternalTrigConvEdge_Rising	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConvEdge_Rising /;"	d
ADC_ExternalTrigConvEdge_RisingFalling	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConvEdge_RisingFalling /;"	d
ADC_ExternalTrigConv_Ext_IT11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_Ext_IT11 /;"	d
ADC_ExternalTrigConv_T1_CC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T1_CC1 /;"	d
ADC_ExternalTrigConv_T1_CC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T1_CC2 /;"	d
ADC_ExternalTrigConv_T1_CC3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T1_CC3 /;"	d
ADC_ExternalTrigConv_T2_CC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T2_CC2 /;"	d
ADC_ExternalTrigConv_T2_CC3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T2_CC3 /;"	d
ADC_ExternalTrigConv_T2_CC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T2_CC4 /;"	d
ADC_ExternalTrigConv_T2_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T2_TRGO /;"	d
ADC_ExternalTrigConv_T3_CC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T3_CC1 /;"	d
ADC_ExternalTrigConv_T3_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T3_TRGO /;"	d
ADC_ExternalTrigConv_T4_CC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T4_CC4 /;"	d
ADC_ExternalTrigConv_T5_CC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T5_CC1 /;"	d
ADC_ExternalTrigConv_T5_CC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T5_CC2 /;"	d
ADC_ExternalTrigConv_T5_CC3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T5_CC3 /;"	d
ADC_ExternalTrigConv_T8_CC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T8_CC1 /;"	d
ADC_ExternalTrigConv_T8_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigConv_T8_TRGO /;"	d
ADC_ExternalTrigInjecConvEdge_Falling	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConvEdge_Falling /;"	d
ADC_ExternalTrigInjecConvEdge_None	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConvEdge_None /;"	d
ADC_ExternalTrigInjecConvEdge_Rising	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConvEdge_Rising /;"	d
ADC_ExternalTrigInjecConvEdge_RisingFalling	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConvEdge_RisingFalling /;"	d
ADC_ExternalTrigInjecConv_Ext_IT15	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_Ext_IT15 /;"	d
ADC_ExternalTrigInjecConv_T1_CC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T1_CC4 /;"	d
ADC_ExternalTrigInjecConv_T1_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T1_TRGO /;"	d
ADC_ExternalTrigInjecConv_T2_CC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T2_CC1 /;"	d
ADC_ExternalTrigInjecConv_T2_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T2_TRGO /;"	d
ADC_ExternalTrigInjecConv_T3_CC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T3_CC2 /;"	d
ADC_ExternalTrigInjecConv_T3_CC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T3_CC4 /;"	d
ADC_ExternalTrigInjecConv_T4_CC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T4_CC1 /;"	d
ADC_ExternalTrigInjecConv_T4_CC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T4_CC2 /;"	d
ADC_ExternalTrigInjecConv_T4_CC3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T4_CC3 /;"	d
ADC_ExternalTrigInjecConv_T4_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T4_TRGO /;"	d
ADC_ExternalTrigInjecConv_T5_CC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T5_CC4 /;"	d
ADC_ExternalTrigInjecConv_T5_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T5_TRGO /;"	d
ADC_ExternalTrigInjecConv_T8_CC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T8_CC2 /;"	d
ADC_ExternalTrigInjecConv_T8_CC3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T8_CC3 /;"	d
ADC_ExternalTrigInjecConv_T8_CC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T8_CC4 /;"	d
ADC_ExternalTrigInjectedConvConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)$/;"	f	typeref:typename:void
ADC_ExternalTrigInjectedConvEdgeConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecCon/;"	f	typeref:typename:void
ADC_FLAG_AWD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_FLAG_AWD /;"	d
ADC_FLAG_EOC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_FLAG_EOC /;"	d
ADC_FLAG_JEOC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_FLAG_JEOC /;"	d
ADC_FLAG_JSTRT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_FLAG_JSTRT /;"	d
ADC_FLAG_OVR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_FLAG_OVR /;"	d
ADC_FLAG_STRT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_FLAG_STRT /;"	d
ADC_GetConversionValue	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)$/;"	f	typeref:typename:uint16_t
ADC_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)$/;"	f	typeref:typename:FlagStatus
ADC_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)$/;"	f	typeref:typename:ITStatus
ADC_GetInjectedConversionValue	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)$/;"	f	typeref:typename:uint16_t
ADC_GetMultiModeConversionValue	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^uint32_t ADC_GetMultiModeConversionValue(void)$/;"	f	typeref:typename:uint32_t
ADC_GetSoftwareStartConvStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)$/;"	f	typeref:typename:FlagStatus
ADC_GetSoftwareStartInjectedConvCmdStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)$/;"	f	typeref:typename:FlagStatus
ADC_HTR_HT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_HTR_HT /;"	d
ADC_H_	inc/drivers/adc.h	/^#define ADC_H_$/;"	d
ADC_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  ADC_IRQn                    = 18,     \/*!< ADC1, ADC2 and ADC3 global Interrupts             /;"	e	enum:IRQn
ADC_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  $/;"	f	typeref:typename:void
ADC_IT_AWD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_IT_AWD /;"	d
ADC_IT_EOC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_IT_EOC /;"	d
ADC_IT_JEOC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_IT_JEOC /;"	d
ADC_IT_OVR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_IT_OVR /;"	d
ADC_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)$/;"	f	typeref:typename:void
ADC_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^}ADC_InitTypeDef;$/;"	t	typeref:struct:__anon926735fd0108
ADC_InjectedChannelConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC/;"	f	typeref:typename:void
ADC_InjectedChannel_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_InjectedChannel_1 /;"	d
ADC_InjectedChannel_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_InjectedChannel_2 /;"	d
ADC_InjectedChannel_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_InjectedChannel_3 /;"	d
ADC_InjectedChannel_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_InjectedChannel_4 /;"	d
ADC_InjectedDiscModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_InjectedSequencerLengthConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)$/;"	f	typeref:typename:void
ADC_JDR1_JDATA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JDR1_JDATA /;"	d
ADC_JDR2_JDATA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JDR2_JDATA /;"	d
ADC_JDR3_JDATA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JDR3_JDATA /;"	d
ADC_JDR4_JDATA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JDR4_JDATA /;"	d
ADC_JOFR1_JOFFSET1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JOFR1_JOFFSET1 /;"	d
ADC_JOFR2_JOFFSET2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JOFR2_JOFFSET2 /;"	d
ADC_JOFR3_JOFFSET3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JOFR3_JOFFSET3 /;"	d
ADC_JOFR4_JOFFSET4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JOFR4_JOFFSET4 /;"	d
ADC_JSQR_JL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JL /;"	d
ADC_JSQR_JL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JL_0 /;"	d
ADC_JSQR_JL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JL_1 /;"	d
ADC_JSQR_JSQ1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ1 /;"	d
ADC_JSQR_JSQ1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ1_0 /;"	d
ADC_JSQR_JSQ1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ1_1 /;"	d
ADC_JSQR_JSQ1_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ1_2 /;"	d
ADC_JSQR_JSQ1_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ1_3 /;"	d
ADC_JSQR_JSQ1_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ1_4 /;"	d
ADC_JSQR_JSQ2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ2 /;"	d
ADC_JSQR_JSQ2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ2_0 /;"	d
ADC_JSQR_JSQ2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ2_1 /;"	d
ADC_JSQR_JSQ2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ2_2 /;"	d
ADC_JSQR_JSQ2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ2_3 /;"	d
ADC_JSQR_JSQ2_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ2_4 /;"	d
ADC_JSQR_JSQ3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ3 /;"	d
ADC_JSQR_JSQ3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ3_0 /;"	d
ADC_JSQR_JSQ3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ3_1 /;"	d
ADC_JSQR_JSQ3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ3_2 /;"	d
ADC_JSQR_JSQ3_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ3_3 /;"	d
ADC_JSQR_JSQ3_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ3_4 /;"	d
ADC_JSQR_JSQ4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ4 /;"	d
ADC_JSQR_JSQ4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ4_0 /;"	d
ADC_JSQR_JSQ4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ4_1 /;"	d
ADC_JSQR_JSQ4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ4_2 /;"	d
ADC_JSQR_JSQ4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ4_3 /;"	d
ADC_JSQR_JSQ4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_JSQR_JSQ4_4 /;"	d
ADC_LTR_LT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_LTR_LT /;"	d
ADC_Mode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  uint32_t ADC_Mode;                      \/*!< Configures the ADC to operate in $/;"	m	struct:__anon926735fd0208	typeref:typename:uint32_t
ADC_Mode_Independent	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Mode_Independent /;"	d
ADC_MultiModeDMARequestAfterLastTransferCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_NbrOfConversion	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  uint8_t  ADC_NbrOfConversion;           \/*!< Specifies the number of ADC conversions$/;"	m	struct:__anon926735fd0108	typeref:typename:uint8_t
ADC_Prescaler	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  uint32_t ADC_Prescaler;                 \/*!< Select the frequency of the clock $/;"	m	struct:__anon926735fd0208	typeref:typename:uint32_t
ADC_Prescaler_Div2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Prescaler_Div2 /;"	d
ADC_Prescaler_Div4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Prescaler_Div4 /;"	d
ADC_Prescaler_Div6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Prescaler_Div6 /;"	d
ADC_Prescaler_Div8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Prescaler_Div8 /;"	d
ADC_RegularChannelConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_/;"	f	typeref:typename:void
ADC_Resolution	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  uint32_t ADC_Resolution;                \/*!< Configures the ADC resolution dual mode. $/;"	m	struct:__anon926735fd0108	typeref:typename:uint32_t
ADC_Resolution_10b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Resolution_10b /;"	d
ADC_Resolution_12b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Resolution_12b /;"	d
ADC_Resolution_6b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Resolution_6b /;"	d
ADC_Resolution_8b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_Resolution_8b /;"	d
ADC_SMPR1_SMP10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP10 /;"	d
ADC_SMPR1_SMP10_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP10_0 /;"	d
ADC_SMPR1_SMP10_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP10_1 /;"	d
ADC_SMPR1_SMP10_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP10_2 /;"	d
ADC_SMPR1_SMP11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP11 /;"	d
ADC_SMPR1_SMP11_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP11_0 /;"	d
ADC_SMPR1_SMP11_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP11_1 /;"	d
ADC_SMPR1_SMP11_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP11_2 /;"	d
ADC_SMPR1_SMP12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP12 /;"	d
ADC_SMPR1_SMP12_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP12_0 /;"	d
ADC_SMPR1_SMP12_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP12_1 /;"	d
ADC_SMPR1_SMP12_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP12_2 /;"	d
ADC_SMPR1_SMP13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP13 /;"	d
ADC_SMPR1_SMP13_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP13_0 /;"	d
ADC_SMPR1_SMP13_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP13_1 /;"	d
ADC_SMPR1_SMP13_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP13_2 /;"	d
ADC_SMPR1_SMP14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP14 /;"	d
ADC_SMPR1_SMP14_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP14_0 /;"	d
ADC_SMPR1_SMP14_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP14_1 /;"	d
ADC_SMPR1_SMP14_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP14_2 /;"	d
ADC_SMPR1_SMP15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP15 /;"	d
ADC_SMPR1_SMP15_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP15_0 /;"	d
ADC_SMPR1_SMP15_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP15_1 /;"	d
ADC_SMPR1_SMP15_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP15_2 /;"	d
ADC_SMPR1_SMP16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP16 /;"	d
ADC_SMPR1_SMP16_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP16_0 /;"	d
ADC_SMPR1_SMP16_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP16_1 /;"	d
ADC_SMPR1_SMP16_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP16_2 /;"	d
ADC_SMPR1_SMP17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP17 /;"	d
ADC_SMPR1_SMP17_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP17_0 /;"	d
ADC_SMPR1_SMP17_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP17_1 /;"	d
ADC_SMPR1_SMP17_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP17_2 /;"	d
ADC_SMPR1_SMP18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP18 /;"	d
ADC_SMPR1_SMP18_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP18_0 /;"	d
ADC_SMPR1_SMP18_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP18_1 /;"	d
ADC_SMPR1_SMP18_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR1_SMP18_2 /;"	d
ADC_SMPR2_SMP0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP0 /;"	d
ADC_SMPR2_SMP0_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP0_0 /;"	d
ADC_SMPR2_SMP0_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP0_1 /;"	d
ADC_SMPR2_SMP0_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP0_2 /;"	d
ADC_SMPR2_SMP1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP1 /;"	d
ADC_SMPR2_SMP1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP1_0 /;"	d
ADC_SMPR2_SMP1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP1_1 /;"	d
ADC_SMPR2_SMP1_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP1_2 /;"	d
ADC_SMPR2_SMP2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP2 /;"	d
ADC_SMPR2_SMP2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP2_0 /;"	d
ADC_SMPR2_SMP2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP2_1 /;"	d
ADC_SMPR2_SMP2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP2_2 /;"	d
ADC_SMPR2_SMP3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP3 /;"	d
ADC_SMPR2_SMP3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP3_0 /;"	d
ADC_SMPR2_SMP3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP3_1 /;"	d
ADC_SMPR2_SMP3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP3_2 /;"	d
ADC_SMPR2_SMP4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP4 /;"	d
ADC_SMPR2_SMP4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP4_0 /;"	d
ADC_SMPR2_SMP4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP4_1 /;"	d
ADC_SMPR2_SMP4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP4_2 /;"	d
ADC_SMPR2_SMP5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP5 /;"	d
ADC_SMPR2_SMP5_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP5_0 /;"	d
ADC_SMPR2_SMP5_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP5_1 /;"	d
ADC_SMPR2_SMP5_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP5_2 /;"	d
ADC_SMPR2_SMP6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP6 /;"	d
ADC_SMPR2_SMP6_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP6_0 /;"	d
ADC_SMPR2_SMP6_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP6_1 /;"	d
ADC_SMPR2_SMP6_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP6_2 /;"	d
ADC_SMPR2_SMP7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP7 /;"	d
ADC_SMPR2_SMP7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP7_0 /;"	d
ADC_SMPR2_SMP7_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP7_1 /;"	d
ADC_SMPR2_SMP7_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP7_2 /;"	d
ADC_SMPR2_SMP8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP8 /;"	d
ADC_SMPR2_SMP8_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP8_0 /;"	d
ADC_SMPR2_SMP8_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP8_1 /;"	d
ADC_SMPR2_SMP8_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP8_2 /;"	d
ADC_SMPR2_SMP9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP9 /;"	d
ADC_SMPR2_SMP9_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP9_0 /;"	d
ADC_SMPR2_SMP9_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP9_1 /;"	d
ADC_SMPR2_SMP9_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SMPR2_SMP9_2 /;"	d
ADC_SQR1_L	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_L /;"	d
ADC_SQR1_L_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_L_0 /;"	d
ADC_SQR1_L_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_L_1 /;"	d
ADC_SQR1_L_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_L_2 /;"	d
ADC_SQR1_L_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_L_3 /;"	d
ADC_SQR1_SQ13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ13 /;"	d
ADC_SQR1_SQ13_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ13_0 /;"	d
ADC_SQR1_SQ13_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ13_1 /;"	d
ADC_SQR1_SQ13_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ13_2 /;"	d
ADC_SQR1_SQ13_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ13_3 /;"	d
ADC_SQR1_SQ13_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ13_4 /;"	d
ADC_SQR1_SQ14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ14 /;"	d
ADC_SQR1_SQ14_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ14_0 /;"	d
ADC_SQR1_SQ14_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ14_1 /;"	d
ADC_SQR1_SQ14_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ14_2 /;"	d
ADC_SQR1_SQ14_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ14_3 /;"	d
ADC_SQR1_SQ14_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ14_4 /;"	d
ADC_SQR1_SQ15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ15 /;"	d
ADC_SQR1_SQ15_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ15_0 /;"	d
ADC_SQR1_SQ15_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ15_1 /;"	d
ADC_SQR1_SQ15_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ15_2 /;"	d
ADC_SQR1_SQ15_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ15_3 /;"	d
ADC_SQR1_SQ15_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ15_4 /;"	d
ADC_SQR1_SQ16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ16 /;"	d
ADC_SQR1_SQ16_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ16_0 /;"	d
ADC_SQR1_SQ16_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ16_1 /;"	d
ADC_SQR1_SQ16_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ16_2 /;"	d
ADC_SQR1_SQ16_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ16_3 /;"	d
ADC_SQR1_SQ16_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR1_SQ16_4 /;"	d
ADC_SQR2_SQ10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ10 /;"	d
ADC_SQR2_SQ10_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ10_0 /;"	d
ADC_SQR2_SQ10_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ10_1 /;"	d
ADC_SQR2_SQ10_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ10_2 /;"	d
ADC_SQR2_SQ10_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ10_3 /;"	d
ADC_SQR2_SQ10_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ10_4 /;"	d
ADC_SQR2_SQ11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ11 /;"	d
ADC_SQR2_SQ11_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ11_0 /;"	d
ADC_SQR2_SQ11_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ11_1 /;"	d
ADC_SQR2_SQ11_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ11_2 /;"	d
ADC_SQR2_SQ11_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ11_3 /;"	d
ADC_SQR2_SQ11_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ11_4 /;"	d
ADC_SQR2_SQ12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ12 /;"	d
ADC_SQR2_SQ12_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ12_0 /;"	d
ADC_SQR2_SQ12_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ12_1 /;"	d
ADC_SQR2_SQ12_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ12_2 /;"	d
ADC_SQR2_SQ12_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ12_3 /;"	d
ADC_SQR2_SQ12_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ12_4 /;"	d
ADC_SQR2_SQ7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ7 /;"	d
ADC_SQR2_SQ7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ7_0 /;"	d
ADC_SQR2_SQ7_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ7_1 /;"	d
ADC_SQR2_SQ7_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ7_2 /;"	d
ADC_SQR2_SQ7_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ7_3 /;"	d
ADC_SQR2_SQ7_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ7_4 /;"	d
ADC_SQR2_SQ8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ8 /;"	d
ADC_SQR2_SQ8_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ8_0 /;"	d
ADC_SQR2_SQ8_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ8_1 /;"	d
ADC_SQR2_SQ8_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ8_2 /;"	d
ADC_SQR2_SQ8_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ8_3 /;"	d
ADC_SQR2_SQ8_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ8_4 /;"	d
ADC_SQR2_SQ9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ9 /;"	d
ADC_SQR2_SQ9_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ9_0 /;"	d
ADC_SQR2_SQ9_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ9_1 /;"	d
ADC_SQR2_SQ9_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ9_2 /;"	d
ADC_SQR2_SQ9_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ9_3 /;"	d
ADC_SQR2_SQ9_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR2_SQ9_4 /;"	d
ADC_SQR3_SQ1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ1 /;"	d
ADC_SQR3_SQ1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ1_0 /;"	d
ADC_SQR3_SQ1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ1_1 /;"	d
ADC_SQR3_SQ1_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ1_2 /;"	d
ADC_SQR3_SQ1_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ1_3 /;"	d
ADC_SQR3_SQ1_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ1_4 /;"	d
ADC_SQR3_SQ2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ2 /;"	d
ADC_SQR3_SQ2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ2_0 /;"	d
ADC_SQR3_SQ2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ2_1 /;"	d
ADC_SQR3_SQ2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ2_2 /;"	d
ADC_SQR3_SQ2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ2_3 /;"	d
ADC_SQR3_SQ2_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ2_4 /;"	d
ADC_SQR3_SQ3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ3 /;"	d
ADC_SQR3_SQ3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ3_0 /;"	d
ADC_SQR3_SQ3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ3_1 /;"	d
ADC_SQR3_SQ3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ3_2 /;"	d
ADC_SQR3_SQ3_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ3_3 /;"	d
ADC_SQR3_SQ3_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ3_4 /;"	d
ADC_SQR3_SQ4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ4 /;"	d
ADC_SQR3_SQ4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ4_0 /;"	d
ADC_SQR3_SQ4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ4_1 /;"	d
ADC_SQR3_SQ4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ4_2 /;"	d
ADC_SQR3_SQ4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ4_3 /;"	d
ADC_SQR3_SQ4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ4_4 /;"	d
ADC_SQR3_SQ5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ5 /;"	d
ADC_SQR3_SQ5_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ5_0 /;"	d
ADC_SQR3_SQ5_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ5_1 /;"	d
ADC_SQR3_SQ5_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ5_2 /;"	d
ADC_SQR3_SQ5_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ5_3 /;"	d
ADC_SQR3_SQ5_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ5_4 /;"	d
ADC_SQR3_SQ6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ6 /;"	d
ADC_SQR3_SQ6_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ6_0 /;"	d
ADC_SQR3_SQ6_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ6_1 /;"	d
ADC_SQR3_SQ6_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ6_2 /;"	d
ADC_SQR3_SQ6_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ6_3 /;"	d
ADC_SQR3_SQ6_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SQR3_SQ6_4 /;"	d
ADC_SR_AWD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SR_AWD /;"	d
ADC_SR_EOC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SR_EOC /;"	d
ADC_SR_JEOC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SR_JEOC /;"	d
ADC_SR_JSTRT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SR_JSTRT /;"	d
ADC_SR_OVR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SR_OVR /;"	d
ADC_SR_STRT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  ADC_SR_STRT /;"	d
ADC_SampleTime_112Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_SampleTime_112Cycles /;"	d
ADC_SampleTime_144Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_SampleTime_144Cycles /;"	d
ADC_SampleTime_15Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_SampleTime_15Cycles /;"	d
ADC_SampleTime_28Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_SampleTime_28Cycles /;"	d
ADC_SampleTime_3Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_SampleTime_3Cycles /;"	d
ADC_SampleTime_480Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_SampleTime_480Cycles /;"	d
ADC_SampleTime_56Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_SampleTime_56Cycles /;"	d
ADC_SampleTime_84Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_SampleTime_84Cycles /;"	d
ADC_ScanConvMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  FunctionalState ADC_ScanConvMode;       \/*!< Specifies whether the conversion $/;"	m	struct:__anon926735fd0108	typeref:typename:FunctionalState
ADC_SetInjectedOffset	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)$/;"	f	typeref:typename:void
ADC_SoftwareStartConv	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)$/;"	f	typeref:typename:void
ADC_SoftwareStartInjectedConv	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)$/;"	f	typeref:typename:void
ADC_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)$/;"	f	typeref:typename:void
ADC_TempSensorVrefintCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_TempSensorVrefintCmd(FunctionalState NewState)                $/;"	f	typeref:typename:void
ADC_TripleMode_AlterTrig	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TripleMode_AlterTrig /;"	d
ADC_TripleMode_InjecSimult	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TripleMode_InjecSimult /;"	d
ADC_TripleMode_Interl	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TripleMode_Interl /;"	d
ADC_TripleMode_RegSimult	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TripleMode_RegSimult /;"	d
ADC_TripleMode_RegSimult_AlterTrig	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TripleMode_RegSimult_AlterTrig /;"	d
ADC_TripleMode_RegSimult_InjecSimult	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TripleMode_RegSimult_InjecSimult /;"	d
ADC_TwoSamplingDelay	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^  uint32_t ADC_TwoSamplingDelay;          \/*!< Configures the Delay between 2 sampling phases.$/;"	m	struct:__anon926735fd0208	typeref:typename:uint32_t
ADC_TwoSamplingDelay_10Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_10Cycles /;"	d
ADC_TwoSamplingDelay_11Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_11Cycles /;"	d
ADC_TwoSamplingDelay_12Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_12Cycles /;"	d
ADC_TwoSamplingDelay_13Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_13Cycles /;"	d
ADC_TwoSamplingDelay_14Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_14Cycles /;"	d
ADC_TwoSamplingDelay_15Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_15Cycles /;"	d
ADC_TwoSamplingDelay_16Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_16Cycles /;"	d
ADC_TwoSamplingDelay_17Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_17Cycles /;"	d
ADC_TwoSamplingDelay_18Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_18Cycles /;"	d
ADC_TwoSamplingDelay_19Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_19Cycles /;"	d
ADC_TwoSamplingDelay_20Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_20Cycles /;"	d
ADC_TwoSamplingDelay_5Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_5Cycles /;"	d
ADC_TwoSamplingDelay_6Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_6Cycles /;"	d
ADC_TwoSamplingDelay_7Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_7Cycles /;"	d
ADC_TwoSamplingDelay_8Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_8Cycles /;"	d
ADC_TwoSamplingDelay_9Cycles	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define ADC_TwoSamplingDelay_9Cycles /;"	d
ADC_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} ADC_TypeDef;$/;"	t	typeref:struct:__anon5babb8180408
ADC_VBATCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^void ADC_VBATCmd(FunctionalState NewState)                             $/;"	f	typeref:typename:void
ADR	inc/CMSIS/core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anon7471197e0a08	typeref:typename:__I uint32_t
AESBUSY_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp_aes.c	/^#define AESBUSY_TIMEOUT /;"	d	file:
AFR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t AFR[2];   \/*!< GPIO alternate function registers,     Address offset: 0x24-0x28/;"	m	struct:__anon5babb8181808	typeref:typename:__IO uint32_t[2]
AFSR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
AHB1ENR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t AHB1ENR;       \/*!< RCC AHB1 peripheral clock register,                        /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
AHB1LPENR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t AHB1LPENR;     \/*!< RCC AHB1 peripheral clock enable in low power mode register/;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
AHB1PERIPH_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define AHB1PERIPH_BASE /;"	d
AHB1RSTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t AHB1RSTR;      \/*!< RCC AHB1 peripheral reset register,                        /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
AHB2ENR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t AHB2ENR;       \/*!< RCC AHB2 peripheral clock register,                        /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
AHB2LPENR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t AHB2LPENR;     \/*!< RCC AHB2 peripheral clock enable in low power mode register/;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
AHB2PERIPH_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define AHB2PERIPH_BASE /;"	d
AHB2RSTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t AHB2RSTR;      \/*!< RCC AHB2 peripheral reset register,                        /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
AHB3ENR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t AHB3ENR;       \/*!< RCC AHB3 peripheral clock register,                        /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
AHB3LPENR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t AHB3LPENR;     \/*!< RCC AHB3 peripheral clock enable in low power mode register/;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
AHB3RSTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t AHB3RSTR;      \/*!< RCC AHB3 peripheral reset register,                        /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
AHBPrescTable	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^  __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v	typeref:typename:__I uint8_t[16]
AIRCR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
AIRCR_VECTKEY_MASK	src/STM32F4xx_StdPeriph_Driver/misc.c	/^#define AIRCR_VECTKEY_MASK /;"	d	file:
ALLSPHINXOPTS	tools/genmsg/doc/Makefile	/^ALLSPHINXOPTS   = -d $(BUILDDIR)\/doctrees $(PAPEROPT_$(PAPER)) $(SPHINXOPTS) .$/;"	m
ALRMAR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ALRMAR;  \/*!< RTC alarm A register,                                     Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
ALRMASSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ALRMASSR;  \/*!< RTC alarm A sub second register,                          Addre/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
ALRMBR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ALRMBR;  \/*!< RTC alarm B register,                                     Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
ALRMBSSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ALRMBSSR;  \/*!< RTC alarm B sub second register,                          Addre/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
APB1ENR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t APB1ENR;       \/*!< RCC APB1 peripheral clock enable register,                 /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
APB1FZ	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t APB1FZ;  \/*!< Debug MCU APB1 freeze register,   Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8180c08	typeref:typename:__IO uint32_t
APB1LPENR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t APB1LPENR;     \/*!< RCC APB1 peripheral clock enable in low power mode register/;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
APB1PERIPH_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define APB1PERIPH_BASE /;"	d
APB1RSTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t APB1RSTR;      \/*!< RCC APB1 peripheral reset register,                        /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
APB2ENR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t APB2ENR;       \/*!< RCC APB2 peripheral clock enable register,                 /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
APB2FZ	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t APB2FZ;  \/*!< Debug MCU APB2 freeze register,   Address offset: 0x0C *\/$/;"	m	struct:__anon5babb8180c08	typeref:typename:__IO uint32_t
APB2LPENR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t APB2LPENR;     \/*!< RCC APB2 peripheral clock enable in low power mode register/;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
APB2PERIPH_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define APB2PERIPH_BASE /;"	d
APB2RSTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t APB2RSTR;      \/*!< RCC APB2 peripheral reset register,                        /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
APBAHBPrescTable	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v	typeref:typename:__I uint8_t[16]	file:
APSR_Type	inc/CMSIS/core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon7471197e010a
ARG	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ARG;            \/*!< SDIO argument register,         Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__IO uint32_t
ARR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ARR;         \/*!< TIM auto-reload register,            Address offset: 0x2C *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint32_t
ARRAY	src/elka_comm/common/elka.h	/^#define ARRAY /;"	d
ASM_DEPS	Debug/sources.mk	/^ASM_DEPS := $/;"	m
ASM_SRCS	Debug/sources.mk	/^ASM_SRCS := $/;"	m
ASSERT	inc/utils/cfassert.h	/^#define ASSERT(/;"	d
ATACMD_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define ATACMD_BitNumber /;"	d	file:
ATTITUDE_UPDATE_RATE_DIVIDER	src/modules/stabilizer.c	/^#define ATTITUDE_UPDATE_RATE_DIVIDER /;"	d	file:
Address	src/drivers/i2croutines.c	/^__IO uint8_t Address;$/;"	v	typeref:typename:__IO uint8_t
Axes_Enable	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t Axes_Enable;                        \/* Axes enable *\/$/;"	m	struct:__anon556faaba0108	typeref:typename:uint8_t
Axis3f	inc/elka_hal/imu.h	/^} Axis3f;$/;"	t	typeref:struct:__anonf295feef0308
Axis3i16	inc/elka_hal/imu.h	/^} Axis3i16;$/;"	t	typeref:struct:__anonf295feef0108
Axis3i32	inc/elka_hal/imu.h	/^} Axis3i32;$/;"	t	typeref:struct:__anonf295feef0208
BASE_RESOURCE_NAME_LEGAL_CHARS_P	tools/genmsg/src/genmsg/names.py	/^BASE_RESOURCE_NAME_LEGAL_CHARS_P = re.compile('^[A-Za-z][\\w_]*$') #ascii char followed by (alph/;"	v
BCR_FACCEN_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^#define BCR_FACCEN_SET /;"	d	file:
BCR_MBKEN_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^#define BCR_MBKEN_RESET /;"	d	file:
BCR_MBKEN_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^#define BCR_MBKEN_SET /;"	d	file:
BDCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BDCR;          \/*!< RCC Backup domain control register,                        /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
BDCR_ADDRESS	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define BDCR_ADDRESS /;"	d	file:
BDCR_BDRST_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define BDCR_BDRST_BB /;"	d	file:
BDCR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define BDCR_OFFSET /;"	d	file:
BDCR_RTCEN_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define BDCR_RTCEN_BB /;"	d	file:
BDRST_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define BDRST_BitNumber /;"	d	file:
BDTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t BDTR;        \/*!< TIM break and dead-time register,    Address offset: 0x44 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
BETA_DEF	src/modules/sensfusion6.c	/^  #define BETA_DEF /;"	d	file:
BFAR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register  /;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
BIT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^#define BIT_MASK /;"	d	file:
BKP0R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP0R;   \/*!< RTC backup register 1,                                    Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP10R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP10R;  \/*!< RTC backup register 10,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP11R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP11R;  \/*!< RTC backup register 11,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP12R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP12R;  \/*!< RTC backup register 12,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP13R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP13R;  \/*!< RTC backup register 13,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP14R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP14R;  \/*!< RTC backup register 14,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP15R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP15R;  \/*!< RTC backup register 15,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP16R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP16R;  \/*!< RTC backup register 16,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP17R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP17R;  \/*!< RTC backup register 17,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP18R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP18R;  \/*!< RTC backup register 18,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP19R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP19R;  \/*!< RTC backup register 19,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP1R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP1R;   \/*!< RTC backup register 1,                                    Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP2R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP2R;   \/*!< RTC backup register 2,                                    Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP3R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP3R;   \/*!< RTC backup register 3,                                    Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP4R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP4R;   \/*!< RTC backup register 4,                                    Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP5R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP5R;   \/*!< RTC backup register 5,                                    Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP6R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP6R;   \/*!< RTC backup register 6,                                    Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP7R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP7R;   \/*!< RTC backup register 7,                                    Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP8R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP8R;   \/*!< RTC backup register 8,                                    Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKP9R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BKP9R;   \/*!< RTC backup register 9,                                    Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
BKPSRAM_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define BKPSRAM_BASE /;"	d
BRE_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define BRE_BitNumber /;"	d	file:
BROADCAST_MSG_ID	src/elka_comm/common/elka.h	/^#define BROADCAST_MSG_ID /;"	d
BRR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t BRR;        \/*!< USART Baud rate register,                Address offset: 0x08 /;"	m	struct:__anon5babb8182208	typeref:typename:__IO uint16_t
BSRRH	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t BSRRH;    \/*!< GPIO port bit set\/reset high register, Address offset: 0x1A    /;"	m	struct:__anon5babb8181808	typeref:typename:__IO uint16_t
BSRRL	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t BSRRL;    \/*!< GPIO port bit set\/reset low register,  Address offset: 0x18    /;"	m	struct:__anon5babb8181808	typeref:typename:__IO uint16_t
BTCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BTCR[8];    \/*!< NOR\/PSRAM chip-select control register(BCR) and chip-select t/;"	m	struct:__anon5babb8181308	typeref:typename:__IO uint32_t[8]
BTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              BTR;                 \/*!< CAN bit timing register,             Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
BUILDDIR	tools/genmsg/doc/Makefile	/^BUILDDIR      = _build$/;"	m
BUILTIN_TYPES	tools/genmsg/src/genmsg/msgs.py	/^BUILTIN_TYPES = PRIMITIVE_TYPES + [TIME, DURATION]$/;"	v
BUTTON_CLK	src/utils/stm32f4_discovery.c	/^const uint32_t BUTTON_CLK[BUTTONn] = {USER_BUTTON_GPIO_CLK };$/;"	v	typeref:typename:const uint32_t[]
BUTTON_EXTI_LINE	src/utils/stm32f4_discovery.c	/^const uint16_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE };$/;"	v	typeref:typename:const uint16_t[]
BUTTON_IRQn	src/utils/stm32f4_discovery.c	/^const uint8_t BUTTON_IRQn[BUTTONn] = {USER_BUTTON_EXTI_IRQn };$/;"	v	typeref:typename:const uint8_t[]
BUTTON_MODE_EXTI	inc/utils/stm32f4_discovery.h	/^  BUTTON_MODE_EXTI = 1$/;"	e	enum:__anon7f81810e0303
BUTTON_MODE_GPIO	inc/utils/stm32f4_discovery.h	/^  BUTTON_MODE_GPIO = 0,$/;"	e	enum:__anon7f81810e0303
BUTTON_PIN	src/utils/stm32f4_discovery.c	/^const uint16_t BUTTON_PIN[BUTTONn] = {USER_BUTTON_PIN }; $/;"	v	typeref:typename:const uint16_t[]
BUTTON_PIN_SOURCE	src/utils/stm32f4_discovery.c	/^const uint8_t BUTTON_PIN_SOURCE[BUTTONn] = {USER_BUTTON_EXTI_PIN_SOURCE }; $/;"	v	typeref:typename:const uint8_t[]
BUTTON_PORT	src/utils/stm32f4_discovery.c	/^GPIO_TypeDef* BUTTON_PORT[BUTTONn] = {USER_BUTTON_GPIO_PORT }; $/;"	v	typeref:typename:GPIO_TypeDef * []
BUTTON_PORT_SOURCE	src/utils/stm32f4_discovery.c	/^const uint8_t BUTTON_PORT_SOURCE[BUTTONn] = {USER_BUTTON_EXTI_PORT_SOURCE};$/;"	v	typeref:typename:const uint8_t[]
BUTTON_USER	inc/utils/stm32f4_discovery.h	/^  BUTTON_USER = 0,$/;"	e	enum:__anon7f81810e0203
BUTTONn	inc/utils/stm32f4_discovery.h	/^#define BUTTONn /;"	d
BWTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t BWTR[7];    \/*!< NOR\/PSRAM write timing registers, Address offset: 0x104-0x11C/;"	m	struct:__anon5babb8181408	typeref:typename:__IO uint32_t[7]
BiasObj	src/elka_hal/imu.c	/^} BiasObj;$/;"	t	typeref:struct:__anon8adadc380108	file:
BitAction	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^}BitAction;$/;"	t	typeref:enum:__anonee2a67240503
Bit_RESET	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  Bit_RESET = 0,$/;"	e	enum:__anonee2a67240503
Bit_SET	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  Bit_SET$/;"	e	enum:__anonee2a67240503
Buffer_Rx1	src/drivers/i2cdev.c	/^uint8_t* Buffer_Rx1;$/;"	v	typeref:typename:uint8_t *
Buffer_Tx1	src/drivers/i2cdev.c	/^uint8_t* Buffer_Tx1;$/;"	v	typeref:typename:uint8_t *
BusFault_Handler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_it.c	/^void BusFault_Handler(void)$/;"	f	typeref:typename:void
BusFault_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  BusFault_IRQn               = -11,    \/*!< 5 Cortex-M4 Bus Fault Interrupt                   /;"	e	enum:IRQn
ButtonMode_TypeDef	inc/utils/stm32f4_discovery.h	/^} ButtonMode_TypeDef;     $/;"	t	typeref:enum:__anon7f81810e0303
Button_TypeDef	inc/utils/stm32f4_discovery.h	/^} Button_TypeDef;$/;"	t	typeref:enum:__anon7f81810e0203
C	inc/CMSIS/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          */;"	m	struct:__anon7471197e010a::__anon7471197e0208	typeref:typename:uint32_t:1
C	inc/CMSIS/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:1
CALIB	inc/CMSIS/core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon7471197e0c08	typeref:typename:__I uint32_t
CALIBR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CALIBR;  \/*!< RTC calibration register,                                 Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
CALR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CALR;      \/*!< RTC calibration register,                                 Addre/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
CAN1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CAN1 /;"	d
CAN1_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CAN1_BASE /;"	d
CAN1_RX0_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN1_RX0_IRQn               = 20,     \/*!< CAN1 RX0 Interrupt                                /;"	e	enum:IRQn
CAN1_RX1_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN1_RX1_IRQn               = 21,     \/*!< CAN1 RX1 Interrupt                                /;"	e	enum:IRQn
CAN1_SCE_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN1_SCE_IRQn               = 22,     \/*!< CAN1 SCE Interrupt                                /;"	e	enum:IRQn
CAN1_TX_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN1_TX_IRQn                = 19,     \/*!< CAN1 TX Interrupt                                 /;"	e	enum:IRQn
CAN2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CAN2 /;"	d
CAN2_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CAN2_BASE /;"	d
CAN2_RX0_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN2_RX0_IRQn               = 64,     \/*!< CAN2 RX0 Interrupt                                /;"	e	enum:IRQn
CAN2_RX1_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN2_RX1_IRQn               = 65,     \/*!< CAN2 RX1 Interrupt                                /;"	e	enum:IRQn
CAN2_SCE_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN2_SCE_IRQn               = 66,     \/*!< CAN2 SCE Interrupt                                /;"	e	enum:IRQn
CAN2_TX_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN2_TX_IRQn                = 63,     \/*!< CAN2 TX Interrupt                                 /;"	e	enum:IRQn
CANINITFAILED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CANINITFAILED /;"	d
CANINITOK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CANINITOK /;"	d
CANSLEEPFAILED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CANSLEEPFAILED /;"	d
CANSLEEPOK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CANSLEEPOK /;"	d
CANTXFAILED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CANTXFAILED /;"	d
CANTXOK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CANTXOK /;"	d
CANTXPENDING	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CANTXPENDING /;"	d
CANWAKEUPFAILED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CANWAKEUPFAILED /;"	d
CANWAKEUPOK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CANWAKEUPOK /;"	d
CAN_ABOM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  FunctionalState CAN_ABOM;  \/*!< Enable or disable the automatic bus-off management.$/;"	m	struct:__anon9289f0a70108	typeref:typename:FunctionalState
CAN_AWUM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  FunctionalState CAN_AWUM;  \/*!< Enable or disable the automatic wake-up mode. $/;"	m	struct:__anon9289f0a70108	typeref:typename:FunctionalState
CAN_BS1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t CAN_BS1;          \/*!< Specifies the number of time quanta in Bit $/;"	m	struct:__anon9289f0a70108	typeref:typename:uint8_t
CAN_BS1_10tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_10tq /;"	d
CAN_BS1_11tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_11tq /;"	d
CAN_BS1_12tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_12tq /;"	d
CAN_BS1_13tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_13tq /;"	d
CAN_BS1_14tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_14tq /;"	d
CAN_BS1_15tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_15tq /;"	d
CAN_BS1_16tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_16tq /;"	d
CAN_BS1_1tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_1tq /;"	d
CAN_BS1_2tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_2tq /;"	d
CAN_BS1_3tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_3tq /;"	d
CAN_BS1_4tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_4tq /;"	d
CAN_BS1_5tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_5tq /;"	d
CAN_BS1_6tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_6tq /;"	d
CAN_BS1_7tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_7tq /;"	d
CAN_BS1_8tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_8tq /;"	d
CAN_BS1_9tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS1_9tq /;"	d
CAN_BS2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t CAN_BS2;          \/*!< Specifies the number of time quanta in Bit Segment 2.$/;"	m	struct:__anon9289f0a70108	typeref:typename:uint8_t
CAN_BS2_1tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS2_1tq /;"	d
CAN_BS2_2tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS2_2tq /;"	d
CAN_BS2_3tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS2_3tq /;"	d
CAN_BS2_4tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS2_4tq /;"	d
CAN_BS2_5tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS2_5tq /;"	d
CAN_BS2_6tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS2_6tq /;"	d
CAN_BS2_7tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS2_7tq /;"	d
CAN_BS2_8tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_BS2_8tq /;"	d
CAN_BTR_BRP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_BTR_BRP /;"	d
CAN_BTR_LBKM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_BTR_LBKM /;"	d
CAN_BTR_SILM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_BTR_SILM /;"	d
CAN_BTR_SJW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_BTR_SJW /;"	d
CAN_BTR_TS1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_BTR_TS1 /;"	d
CAN_BTR_TS2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_BTR_TS2 /;"	d
CAN_CancelTransmit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox)$/;"	f	typeref:typename:void
CAN_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG)$/;"	f	typeref:typename:void
CAN_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)$/;"	f	typeref:typename:void
CAN_DBGFreeze	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState)$/;"	f	typeref:typename:void
CAN_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_DeInit(CAN_TypeDef* CANx)$/;"	f	typeref:typename:void
CAN_ESR_BOFF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_ESR_BOFF /;"	d
CAN_ESR_EPVF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_ESR_EPVF /;"	d
CAN_ESR_EWGF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_ESR_EWGF /;"	d
CAN_ESR_LEC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_ESR_LEC /;"	d
CAN_ESR_LEC_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_ESR_LEC_0 /;"	d
CAN_ESR_LEC_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_ESR_LEC_1 /;"	d
CAN_ESR_LEC_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_ESR_LEC_2 /;"	d
CAN_ESR_REC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_ESR_REC /;"	d
CAN_ESR_TEC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_ESR_TEC /;"	d
CAN_ErrorCode_ACKErr	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define	CAN_ErrorCode_ACKErr /;"	d
CAN_ErrorCode_BitDominantErr	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define	CAN_ErrorCode_BitDominantErr /;"	d
CAN_ErrorCode_BitRecessiveErr	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define	CAN_ErrorCode_BitRecessiveErr /;"	d
CAN_ErrorCode_CRCErr	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define	CAN_ErrorCode_CRCErr /;"	d
CAN_ErrorCode_FormErr	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define	CAN_ErrorCode_FormErr /;"	d
CAN_ErrorCode_NoErr	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_ErrorCode_NoErr /;"	d
CAN_ErrorCode_SoftwareSetErr	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define	CAN_ErrorCode_SoftwareSetErr /;"	d
CAN_ErrorCode_StuffErr	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define	CAN_ErrorCode_StuffErr /;"	d
CAN_F0R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB0 /;"	d
CAN_F0R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB1 /;"	d
CAN_F0R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB10 /;"	d
CAN_F0R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB11 /;"	d
CAN_F0R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB12 /;"	d
CAN_F0R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB13 /;"	d
CAN_F0R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB14 /;"	d
CAN_F0R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB15 /;"	d
CAN_F0R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB16 /;"	d
CAN_F0R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB17 /;"	d
CAN_F0R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB18 /;"	d
CAN_F0R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB19 /;"	d
CAN_F0R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB2 /;"	d
CAN_F0R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB20 /;"	d
CAN_F0R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB21 /;"	d
CAN_F0R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB22 /;"	d
CAN_F0R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB23 /;"	d
CAN_F0R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB24 /;"	d
CAN_F0R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB25 /;"	d
CAN_F0R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB26 /;"	d
CAN_F0R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB27 /;"	d
CAN_F0R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB28 /;"	d
CAN_F0R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB29 /;"	d
CAN_F0R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB3 /;"	d
CAN_F0R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB30 /;"	d
CAN_F0R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB31 /;"	d
CAN_F0R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB4 /;"	d
CAN_F0R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB5 /;"	d
CAN_F0R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB6 /;"	d
CAN_F0R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB7 /;"	d
CAN_F0R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB8 /;"	d
CAN_F0R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R1_FB9 /;"	d
CAN_F0R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB0 /;"	d
CAN_F0R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB1 /;"	d
CAN_F0R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB10 /;"	d
CAN_F0R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB11 /;"	d
CAN_F0R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB12 /;"	d
CAN_F0R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB13 /;"	d
CAN_F0R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB14 /;"	d
CAN_F0R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB15 /;"	d
CAN_F0R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB16 /;"	d
CAN_F0R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB17 /;"	d
CAN_F0R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB18 /;"	d
CAN_F0R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB19 /;"	d
CAN_F0R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB2 /;"	d
CAN_F0R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB20 /;"	d
CAN_F0R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB21 /;"	d
CAN_F0R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB22 /;"	d
CAN_F0R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB23 /;"	d
CAN_F0R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB24 /;"	d
CAN_F0R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB25 /;"	d
CAN_F0R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB26 /;"	d
CAN_F0R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB27 /;"	d
CAN_F0R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB28 /;"	d
CAN_F0R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB29 /;"	d
CAN_F0R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB3 /;"	d
CAN_F0R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB30 /;"	d
CAN_F0R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB31 /;"	d
CAN_F0R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB4 /;"	d
CAN_F0R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB5 /;"	d
CAN_F0R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB6 /;"	d
CAN_F0R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB7 /;"	d
CAN_F0R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB8 /;"	d
CAN_F0R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F0R2_FB9 /;"	d
CAN_F10R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB0 /;"	d
CAN_F10R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB1 /;"	d
CAN_F10R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB10 /;"	d
CAN_F10R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB11 /;"	d
CAN_F10R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB12 /;"	d
CAN_F10R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB13 /;"	d
CAN_F10R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB14 /;"	d
CAN_F10R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB15 /;"	d
CAN_F10R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB16 /;"	d
CAN_F10R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB17 /;"	d
CAN_F10R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB18 /;"	d
CAN_F10R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB19 /;"	d
CAN_F10R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB2 /;"	d
CAN_F10R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB20 /;"	d
CAN_F10R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB21 /;"	d
CAN_F10R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB22 /;"	d
CAN_F10R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB23 /;"	d
CAN_F10R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB24 /;"	d
CAN_F10R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB25 /;"	d
CAN_F10R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB26 /;"	d
CAN_F10R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB27 /;"	d
CAN_F10R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB28 /;"	d
CAN_F10R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB29 /;"	d
CAN_F10R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB3 /;"	d
CAN_F10R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB30 /;"	d
CAN_F10R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB31 /;"	d
CAN_F10R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB4 /;"	d
CAN_F10R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB5 /;"	d
CAN_F10R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB6 /;"	d
CAN_F10R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB7 /;"	d
CAN_F10R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB8 /;"	d
CAN_F10R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R1_FB9 /;"	d
CAN_F10R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB0 /;"	d
CAN_F10R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB1 /;"	d
CAN_F10R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB10 /;"	d
CAN_F10R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB11 /;"	d
CAN_F10R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB12 /;"	d
CAN_F10R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB13 /;"	d
CAN_F10R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB14 /;"	d
CAN_F10R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB15 /;"	d
CAN_F10R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB16 /;"	d
CAN_F10R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB17 /;"	d
CAN_F10R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB18 /;"	d
CAN_F10R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB19 /;"	d
CAN_F10R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB2 /;"	d
CAN_F10R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB20 /;"	d
CAN_F10R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB21 /;"	d
CAN_F10R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB22 /;"	d
CAN_F10R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB23 /;"	d
CAN_F10R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB24 /;"	d
CAN_F10R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB25 /;"	d
CAN_F10R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB26 /;"	d
CAN_F10R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB27 /;"	d
CAN_F10R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB28 /;"	d
CAN_F10R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB29 /;"	d
CAN_F10R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB3 /;"	d
CAN_F10R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB30 /;"	d
CAN_F10R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB31 /;"	d
CAN_F10R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB4 /;"	d
CAN_F10R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB5 /;"	d
CAN_F10R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB6 /;"	d
CAN_F10R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB7 /;"	d
CAN_F10R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB8 /;"	d
CAN_F10R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F10R2_FB9 /;"	d
CAN_F11R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB0 /;"	d
CAN_F11R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB1 /;"	d
CAN_F11R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB10 /;"	d
CAN_F11R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB11 /;"	d
CAN_F11R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB12 /;"	d
CAN_F11R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB13 /;"	d
CAN_F11R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB14 /;"	d
CAN_F11R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB15 /;"	d
CAN_F11R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB16 /;"	d
CAN_F11R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB17 /;"	d
CAN_F11R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB18 /;"	d
CAN_F11R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB19 /;"	d
CAN_F11R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB2 /;"	d
CAN_F11R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB20 /;"	d
CAN_F11R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB21 /;"	d
CAN_F11R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB22 /;"	d
CAN_F11R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB23 /;"	d
CAN_F11R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB24 /;"	d
CAN_F11R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB25 /;"	d
CAN_F11R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB26 /;"	d
CAN_F11R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB27 /;"	d
CAN_F11R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB28 /;"	d
CAN_F11R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB29 /;"	d
CAN_F11R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB3 /;"	d
CAN_F11R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB30 /;"	d
CAN_F11R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB31 /;"	d
CAN_F11R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB4 /;"	d
CAN_F11R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB5 /;"	d
CAN_F11R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB6 /;"	d
CAN_F11R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB7 /;"	d
CAN_F11R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB8 /;"	d
CAN_F11R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R1_FB9 /;"	d
CAN_F11R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB0 /;"	d
CAN_F11R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB1 /;"	d
CAN_F11R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB10 /;"	d
CAN_F11R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB11 /;"	d
CAN_F11R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB12 /;"	d
CAN_F11R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB13 /;"	d
CAN_F11R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB14 /;"	d
CAN_F11R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB15 /;"	d
CAN_F11R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB16 /;"	d
CAN_F11R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB17 /;"	d
CAN_F11R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB18 /;"	d
CAN_F11R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB19 /;"	d
CAN_F11R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB2 /;"	d
CAN_F11R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB20 /;"	d
CAN_F11R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB21 /;"	d
CAN_F11R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB22 /;"	d
CAN_F11R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB23 /;"	d
CAN_F11R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB24 /;"	d
CAN_F11R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB25 /;"	d
CAN_F11R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB26 /;"	d
CAN_F11R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB27 /;"	d
CAN_F11R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB28 /;"	d
CAN_F11R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB29 /;"	d
CAN_F11R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB3 /;"	d
CAN_F11R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB30 /;"	d
CAN_F11R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB31 /;"	d
CAN_F11R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB4 /;"	d
CAN_F11R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB5 /;"	d
CAN_F11R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB6 /;"	d
CAN_F11R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB7 /;"	d
CAN_F11R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB8 /;"	d
CAN_F11R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F11R2_FB9 /;"	d
CAN_F12R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB0 /;"	d
CAN_F12R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB1 /;"	d
CAN_F12R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB10 /;"	d
CAN_F12R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB11 /;"	d
CAN_F12R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB12 /;"	d
CAN_F12R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB13 /;"	d
CAN_F12R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB14 /;"	d
CAN_F12R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB15 /;"	d
CAN_F12R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB16 /;"	d
CAN_F12R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB17 /;"	d
CAN_F12R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB18 /;"	d
CAN_F12R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB19 /;"	d
CAN_F12R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB2 /;"	d
CAN_F12R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB20 /;"	d
CAN_F12R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB21 /;"	d
CAN_F12R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB22 /;"	d
CAN_F12R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB23 /;"	d
CAN_F12R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB24 /;"	d
CAN_F12R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB25 /;"	d
CAN_F12R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB26 /;"	d
CAN_F12R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB27 /;"	d
CAN_F12R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB28 /;"	d
CAN_F12R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB29 /;"	d
CAN_F12R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB3 /;"	d
CAN_F12R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB30 /;"	d
CAN_F12R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB31 /;"	d
CAN_F12R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB4 /;"	d
CAN_F12R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB5 /;"	d
CAN_F12R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB6 /;"	d
CAN_F12R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB7 /;"	d
CAN_F12R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB8 /;"	d
CAN_F12R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R1_FB9 /;"	d
CAN_F12R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB0 /;"	d
CAN_F12R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB1 /;"	d
CAN_F12R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB10 /;"	d
CAN_F12R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB11 /;"	d
CAN_F12R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB12 /;"	d
CAN_F12R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB13 /;"	d
CAN_F12R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB14 /;"	d
CAN_F12R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB15 /;"	d
CAN_F12R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB16 /;"	d
CAN_F12R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB17 /;"	d
CAN_F12R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB18 /;"	d
CAN_F12R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB19 /;"	d
CAN_F12R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB2 /;"	d
CAN_F12R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB20 /;"	d
CAN_F12R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB21 /;"	d
CAN_F12R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB22 /;"	d
CAN_F12R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB23 /;"	d
CAN_F12R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB24 /;"	d
CAN_F12R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB25 /;"	d
CAN_F12R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB26 /;"	d
CAN_F12R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB27 /;"	d
CAN_F12R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB28 /;"	d
CAN_F12R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB29 /;"	d
CAN_F12R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB3 /;"	d
CAN_F12R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB30 /;"	d
CAN_F12R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB31 /;"	d
CAN_F12R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB4 /;"	d
CAN_F12R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB5 /;"	d
CAN_F12R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB6 /;"	d
CAN_F12R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB7 /;"	d
CAN_F12R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB8 /;"	d
CAN_F12R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F12R2_FB9 /;"	d
CAN_F13R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB0 /;"	d
CAN_F13R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB1 /;"	d
CAN_F13R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB10 /;"	d
CAN_F13R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB11 /;"	d
CAN_F13R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB12 /;"	d
CAN_F13R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB13 /;"	d
CAN_F13R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB14 /;"	d
CAN_F13R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB15 /;"	d
CAN_F13R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB16 /;"	d
CAN_F13R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB17 /;"	d
CAN_F13R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB18 /;"	d
CAN_F13R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB19 /;"	d
CAN_F13R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB2 /;"	d
CAN_F13R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB20 /;"	d
CAN_F13R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB21 /;"	d
CAN_F13R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB22 /;"	d
CAN_F13R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB23 /;"	d
CAN_F13R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB24 /;"	d
CAN_F13R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB25 /;"	d
CAN_F13R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB26 /;"	d
CAN_F13R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB27 /;"	d
CAN_F13R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB28 /;"	d
CAN_F13R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB29 /;"	d
CAN_F13R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB3 /;"	d
CAN_F13R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB30 /;"	d
CAN_F13R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB31 /;"	d
CAN_F13R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB4 /;"	d
CAN_F13R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB5 /;"	d
CAN_F13R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB6 /;"	d
CAN_F13R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB7 /;"	d
CAN_F13R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB8 /;"	d
CAN_F13R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R1_FB9 /;"	d
CAN_F13R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB0 /;"	d
CAN_F13R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB1 /;"	d
CAN_F13R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB10 /;"	d
CAN_F13R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB11 /;"	d
CAN_F13R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB12 /;"	d
CAN_F13R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB13 /;"	d
CAN_F13R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB14 /;"	d
CAN_F13R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB15 /;"	d
CAN_F13R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB16 /;"	d
CAN_F13R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB17 /;"	d
CAN_F13R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB18 /;"	d
CAN_F13R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB19 /;"	d
CAN_F13R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB2 /;"	d
CAN_F13R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB20 /;"	d
CAN_F13R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB21 /;"	d
CAN_F13R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB22 /;"	d
CAN_F13R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB23 /;"	d
CAN_F13R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB24 /;"	d
CAN_F13R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB25 /;"	d
CAN_F13R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB26 /;"	d
CAN_F13R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB27 /;"	d
CAN_F13R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB28 /;"	d
CAN_F13R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB29 /;"	d
CAN_F13R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB3 /;"	d
CAN_F13R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB30 /;"	d
CAN_F13R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB31 /;"	d
CAN_F13R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB4 /;"	d
CAN_F13R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB5 /;"	d
CAN_F13R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB6 /;"	d
CAN_F13R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB7 /;"	d
CAN_F13R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB8 /;"	d
CAN_F13R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F13R2_FB9 /;"	d
CAN_F1R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB0 /;"	d
CAN_F1R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB1 /;"	d
CAN_F1R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB10 /;"	d
CAN_F1R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB11 /;"	d
CAN_F1R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB12 /;"	d
CAN_F1R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB13 /;"	d
CAN_F1R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB14 /;"	d
CAN_F1R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB15 /;"	d
CAN_F1R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB16 /;"	d
CAN_F1R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB17 /;"	d
CAN_F1R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB18 /;"	d
CAN_F1R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB19 /;"	d
CAN_F1R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB2 /;"	d
CAN_F1R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB20 /;"	d
CAN_F1R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB21 /;"	d
CAN_F1R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB22 /;"	d
CAN_F1R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB23 /;"	d
CAN_F1R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB24 /;"	d
CAN_F1R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB25 /;"	d
CAN_F1R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB26 /;"	d
CAN_F1R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB27 /;"	d
CAN_F1R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB28 /;"	d
CAN_F1R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB29 /;"	d
CAN_F1R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB3 /;"	d
CAN_F1R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB30 /;"	d
CAN_F1R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB31 /;"	d
CAN_F1R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB4 /;"	d
CAN_F1R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB5 /;"	d
CAN_F1R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB6 /;"	d
CAN_F1R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB7 /;"	d
CAN_F1R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB8 /;"	d
CAN_F1R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R1_FB9 /;"	d
CAN_F1R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB0 /;"	d
CAN_F1R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB1 /;"	d
CAN_F1R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB10 /;"	d
CAN_F1R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB11 /;"	d
CAN_F1R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB12 /;"	d
CAN_F1R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB13 /;"	d
CAN_F1R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB14 /;"	d
CAN_F1R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB15 /;"	d
CAN_F1R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB16 /;"	d
CAN_F1R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB17 /;"	d
CAN_F1R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB18 /;"	d
CAN_F1R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB19 /;"	d
CAN_F1R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB2 /;"	d
CAN_F1R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB20 /;"	d
CAN_F1R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB21 /;"	d
CAN_F1R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB22 /;"	d
CAN_F1R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB23 /;"	d
CAN_F1R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB24 /;"	d
CAN_F1R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB25 /;"	d
CAN_F1R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB26 /;"	d
CAN_F1R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB27 /;"	d
CAN_F1R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB28 /;"	d
CAN_F1R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB29 /;"	d
CAN_F1R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB3 /;"	d
CAN_F1R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB30 /;"	d
CAN_F1R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB31 /;"	d
CAN_F1R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB4 /;"	d
CAN_F1R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB5 /;"	d
CAN_F1R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB6 /;"	d
CAN_F1R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB7 /;"	d
CAN_F1R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB8 /;"	d
CAN_F1R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F1R2_FB9 /;"	d
CAN_F2R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB0 /;"	d
CAN_F2R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB1 /;"	d
CAN_F2R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB10 /;"	d
CAN_F2R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB11 /;"	d
CAN_F2R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB12 /;"	d
CAN_F2R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB13 /;"	d
CAN_F2R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB14 /;"	d
CAN_F2R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB15 /;"	d
CAN_F2R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB16 /;"	d
CAN_F2R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB17 /;"	d
CAN_F2R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB18 /;"	d
CAN_F2R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB19 /;"	d
CAN_F2R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB2 /;"	d
CAN_F2R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB20 /;"	d
CAN_F2R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB21 /;"	d
CAN_F2R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB22 /;"	d
CAN_F2R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB23 /;"	d
CAN_F2R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB24 /;"	d
CAN_F2R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB25 /;"	d
CAN_F2R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB26 /;"	d
CAN_F2R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB27 /;"	d
CAN_F2R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB28 /;"	d
CAN_F2R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB29 /;"	d
CAN_F2R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB3 /;"	d
CAN_F2R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB30 /;"	d
CAN_F2R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB31 /;"	d
CAN_F2R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB4 /;"	d
CAN_F2R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB5 /;"	d
CAN_F2R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB6 /;"	d
CAN_F2R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB7 /;"	d
CAN_F2R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB8 /;"	d
CAN_F2R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R1_FB9 /;"	d
CAN_F2R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB0 /;"	d
CAN_F2R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB1 /;"	d
CAN_F2R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB10 /;"	d
CAN_F2R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB11 /;"	d
CAN_F2R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB12 /;"	d
CAN_F2R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB13 /;"	d
CAN_F2R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB14 /;"	d
CAN_F2R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB15 /;"	d
CAN_F2R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB16 /;"	d
CAN_F2R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB17 /;"	d
CAN_F2R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB18 /;"	d
CAN_F2R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB19 /;"	d
CAN_F2R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB2 /;"	d
CAN_F2R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB20 /;"	d
CAN_F2R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB21 /;"	d
CAN_F2R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB22 /;"	d
CAN_F2R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB23 /;"	d
CAN_F2R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB24 /;"	d
CAN_F2R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB25 /;"	d
CAN_F2R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB26 /;"	d
CAN_F2R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB27 /;"	d
CAN_F2R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB28 /;"	d
CAN_F2R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB29 /;"	d
CAN_F2R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB3 /;"	d
CAN_F2R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB30 /;"	d
CAN_F2R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB31 /;"	d
CAN_F2R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB4 /;"	d
CAN_F2R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB5 /;"	d
CAN_F2R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB6 /;"	d
CAN_F2R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB7 /;"	d
CAN_F2R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB8 /;"	d
CAN_F2R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F2R2_FB9 /;"	d
CAN_F3R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB0 /;"	d
CAN_F3R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB1 /;"	d
CAN_F3R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB10 /;"	d
CAN_F3R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB11 /;"	d
CAN_F3R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB12 /;"	d
CAN_F3R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB13 /;"	d
CAN_F3R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB14 /;"	d
CAN_F3R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB15 /;"	d
CAN_F3R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB16 /;"	d
CAN_F3R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB17 /;"	d
CAN_F3R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB18 /;"	d
CAN_F3R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB19 /;"	d
CAN_F3R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB2 /;"	d
CAN_F3R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB20 /;"	d
CAN_F3R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB21 /;"	d
CAN_F3R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB22 /;"	d
CAN_F3R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB23 /;"	d
CAN_F3R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB24 /;"	d
CAN_F3R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB25 /;"	d
CAN_F3R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB26 /;"	d
CAN_F3R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB27 /;"	d
CAN_F3R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB28 /;"	d
CAN_F3R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB29 /;"	d
CAN_F3R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB3 /;"	d
CAN_F3R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB30 /;"	d
CAN_F3R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB31 /;"	d
CAN_F3R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB4 /;"	d
CAN_F3R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB5 /;"	d
CAN_F3R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB6 /;"	d
CAN_F3R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB7 /;"	d
CAN_F3R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB8 /;"	d
CAN_F3R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R1_FB9 /;"	d
CAN_F3R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB0 /;"	d
CAN_F3R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB1 /;"	d
CAN_F3R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB10 /;"	d
CAN_F3R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB11 /;"	d
CAN_F3R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB12 /;"	d
CAN_F3R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB13 /;"	d
CAN_F3R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB14 /;"	d
CAN_F3R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB15 /;"	d
CAN_F3R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB16 /;"	d
CAN_F3R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB17 /;"	d
CAN_F3R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB18 /;"	d
CAN_F3R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB19 /;"	d
CAN_F3R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB2 /;"	d
CAN_F3R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB20 /;"	d
CAN_F3R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB21 /;"	d
CAN_F3R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB22 /;"	d
CAN_F3R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB23 /;"	d
CAN_F3R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB24 /;"	d
CAN_F3R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB25 /;"	d
CAN_F3R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB26 /;"	d
CAN_F3R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB27 /;"	d
CAN_F3R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB28 /;"	d
CAN_F3R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB29 /;"	d
CAN_F3R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB3 /;"	d
CAN_F3R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB30 /;"	d
CAN_F3R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB31 /;"	d
CAN_F3R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB4 /;"	d
CAN_F3R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB5 /;"	d
CAN_F3R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB6 /;"	d
CAN_F3R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB7 /;"	d
CAN_F3R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB8 /;"	d
CAN_F3R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F3R2_FB9 /;"	d
CAN_F4R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB0 /;"	d
CAN_F4R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB1 /;"	d
CAN_F4R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB10 /;"	d
CAN_F4R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB11 /;"	d
CAN_F4R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB12 /;"	d
CAN_F4R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB13 /;"	d
CAN_F4R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB14 /;"	d
CAN_F4R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB15 /;"	d
CAN_F4R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB16 /;"	d
CAN_F4R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB17 /;"	d
CAN_F4R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB18 /;"	d
CAN_F4R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB19 /;"	d
CAN_F4R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB2 /;"	d
CAN_F4R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB20 /;"	d
CAN_F4R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB21 /;"	d
CAN_F4R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB22 /;"	d
CAN_F4R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB23 /;"	d
CAN_F4R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB24 /;"	d
CAN_F4R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB25 /;"	d
CAN_F4R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB26 /;"	d
CAN_F4R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB27 /;"	d
CAN_F4R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB28 /;"	d
CAN_F4R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB29 /;"	d
CAN_F4R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB3 /;"	d
CAN_F4R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB30 /;"	d
CAN_F4R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB31 /;"	d
CAN_F4R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB4 /;"	d
CAN_F4R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB5 /;"	d
CAN_F4R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB6 /;"	d
CAN_F4R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB7 /;"	d
CAN_F4R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB8 /;"	d
CAN_F4R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R1_FB9 /;"	d
CAN_F4R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB0 /;"	d
CAN_F4R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB1 /;"	d
CAN_F4R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB10 /;"	d
CAN_F4R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB11 /;"	d
CAN_F4R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB12 /;"	d
CAN_F4R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB13 /;"	d
CAN_F4R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB14 /;"	d
CAN_F4R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB15 /;"	d
CAN_F4R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB16 /;"	d
CAN_F4R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB17 /;"	d
CAN_F4R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB18 /;"	d
CAN_F4R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB19 /;"	d
CAN_F4R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB2 /;"	d
CAN_F4R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB20 /;"	d
CAN_F4R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB21 /;"	d
CAN_F4R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB22 /;"	d
CAN_F4R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB23 /;"	d
CAN_F4R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB24 /;"	d
CAN_F4R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB25 /;"	d
CAN_F4R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB26 /;"	d
CAN_F4R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB27 /;"	d
CAN_F4R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB28 /;"	d
CAN_F4R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB29 /;"	d
CAN_F4R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB3 /;"	d
CAN_F4R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB30 /;"	d
CAN_F4R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB31 /;"	d
CAN_F4R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB4 /;"	d
CAN_F4R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB5 /;"	d
CAN_F4R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB6 /;"	d
CAN_F4R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB7 /;"	d
CAN_F4R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB8 /;"	d
CAN_F4R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F4R2_FB9 /;"	d
CAN_F5R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB0 /;"	d
CAN_F5R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB1 /;"	d
CAN_F5R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB10 /;"	d
CAN_F5R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB11 /;"	d
CAN_F5R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB12 /;"	d
CAN_F5R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB13 /;"	d
CAN_F5R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB14 /;"	d
CAN_F5R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB15 /;"	d
CAN_F5R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB16 /;"	d
CAN_F5R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB17 /;"	d
CAN_F5R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB18 /;"	d
CAN_F5R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB19 /;"	d
CAN_F5R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB2 /;"	d
CAN_F5R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB20 /;"	d
CAN_F5R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB21 /;"	d
CAN_F5R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB22 /;"	d
CAN_F5R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB23 /;"	d
CAN_F5R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB24 /;"	d
CAN_F5R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB25 /;"	d
CAN_F5R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB26 /;"	d
CAN_F5R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB27 /;"	d
CAN_F5R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB28 /;"	d
CAN_F5R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB29 /;"	d
CAN_F5R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB3 /;"	d
CAN_F5R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB30 /;"	d
CAN_F5R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB31 /;"	d
CAN_F5R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB4 /;"	d
CAN_F5R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB5 /;"	d
CAN_F5R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB6 /;"	d
CAN_F5R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB7 /;"	d
CAN_F5R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB8 /;"	d
CAN_F5R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R1_FB9 /;"	d
CAN_F5R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB0 /;"	d
CAN_F5R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB1 /;"	d
CAN_F5R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB10 /;"	d
CAN_F5R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB11 /;"	d
CAN_F5R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB12 /;"	d
CAN_F5R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB13 /;"	d
CAN_F5R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB14 /;"	d
CAN_F5R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB15 /;"	d
CAN_F5R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB16 /;"	d
CAN_F5R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB17 /;"	d
CAN_F5R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB18 /;"	d
CAN_F5R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB19 /;"	d
CAN_F5R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB2 /;"	d
CAN_F5R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB20 /;"	d
CAN_F5R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB21 /;"	d
CAN_F5R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB22 /;"	d
CAN_F5R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB23 /;"	d
CAN_F5R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB24 /;"	d
CAN_F5R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB25 /;"	d
CAN_F5R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB26 /;"	d
CAN_F5R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB27 /;"	d
CAN_F5R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB28 /;"	d
CAN_F5R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB29 /;"	d
CAN_F5R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB3 /;"	d
CAN_F5R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB30 /;"	d
CAN_F5R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB31 /;"	d
CAN_F5R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB4 /;"	d
CAN_F5R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB5 /;"	d
CAN_F5R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB6 /;"	d
CAN_F5R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB7 /;"	d
CAN_F5R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB8 /;"	d
CAN_F5R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F5R2_FB9 /;"	d
CAN_F6R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB0 /;"	d
CAN_F6R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB1 /;"	d
CAN_F6R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB10 /;"	d
CAN_F6R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB11 /;"	d
CAN_F6R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB12 /;"	d
CAN_F6R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB13 /;"	d
CAN_F6R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB14 /;"	d
CAN_F6R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB15 /;"	d
CAN_F6R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB16 /;"	d
CAN_F6R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB17 /;"	d
CAN_F6R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB18 /;"	d
CAN_F6R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB19 /;"	d
CAN_F6R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB2 /;"	d
CAN_F6R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB20 /;"	d
CAN_F6R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB21 /;"	d
CAN_F6R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB22 /;"	d
CAN_F6R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB23 /;"	d
CAN_F6R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB24 /;"	d
CAN_F6R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB25 /;"	d
CAN_F6R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB26 /;"	d
CAN_F6R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB27 /;"	d
CAN_F6R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB28 /;"	d
CAN_F6R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB29 /;"	d
CAN_F6R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB3 /;"	d
CAN_F6R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB30 /;"	d
CAN_F6R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB31 /;"	d
CAN_F6R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB4 /;"	d
CAN_F6R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB5 /;"	d
CAN_F6R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB6 /;"	d
CAN_F6R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB7 /;"	d
CAN_F6R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB8 /;"	d
CAN_F6R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R1_FB9 /;"	d
CAN_F6R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB0 /;"	d
CAN_F6R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB1 /;"	d
CAN_F6R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB10 /;"	d
CAN_F6R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB11 /;"	d
CAN_F6R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB12 /;"	d
CAN_F6R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB13 /;"	d
CAN_F6R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB14 /;"	d
CAN_F6R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB15 /;"	d
CAN_F6R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB16 /;"	d
CAN_F6R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB17 /;"	d
CAN_F6R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB18 /;"	d
CAN_F6R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB19 /;"	d
CAN_F6R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB2 /;"	d
CAN_F6R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB20 /;"	d
CAN_F6R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB21 /;"	d
CAN_F6R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB22 /;"	d
CAN_F6R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB23 /;"	d
CAN_F6R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB24 /;"	d
CAN_F6R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB25 /;"	d
CAN_F6R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB26 /;"	d
CAN_F6R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB27 /;"	d
CAN_F6R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB28 /;"	d
CAN_F6R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB29 /;"	d
CAN_F6R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB3 /;"	d
CAN_F6R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB30 /;"	d
CAN_F6R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB31 /;"	d
CAN_F6R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB4 /;"	d
CAN_F6R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB5 /;"	d
CAN_F6R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB6 /;"	d
CAN_F6R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB7 /;"	d
CAN_F6R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB8 /;"	d
CAN_F6R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F6R2_FB9 /;"	d
CAN_F7R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB0 /;"	d
CAN_F7R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB1 /;"	d
CAN_F7R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB10 /;"	d
CAN_F7R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB11 /;"	d
CAN_F7R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB12 /;"	d
CAN_F7R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB13 /;"	d
CAN_F7R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB14 /;"	d
CAN_F7R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB15 /;"	d
CAN_F7R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB16 /;"	d
CAN_F7R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB17 /;"	d
CAN_F7R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB18 /;"	d
CAN_F7R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB19 /;"	d
CAN_F7R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB2 /;"	d
CAN_F7R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB20 /;"	d
CAN_F7R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB21 /;"	d
CAN_F7R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB22 /;"	d
CAN_F7R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB23 /;"	d
CAN_F7R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB24 /;"	d
CAN_F7R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB25 /;"	d
CAN_F7R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB26 /;"	d
CAN_F7R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB27 /;"	d
CAN_F7R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB28 /;"	d
CAN_F7R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB29 /;"	d
CAN_F7R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB3 /;"	d
CAN_F7R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB30 /;"	d
CAN_F7R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB31 /;"	d
CAN_F7R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB4 /;"	d
CAN_F7R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB5 /;"	d
CAN_F7R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB6 /;"	d
CAN_F7R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB7 /;"	d
CAN_F7R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB8 /;"	d
CAN_F7R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R1_FB9 /;"	d
CAN_F7R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB0 /;"	d
CAN_F7R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB1 /;"	d
CAN_F7R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB10 /;"	d
CAN_F7R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB11 /;"	d
CAN_F7R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB12 /;"	d
CAN_F7R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB13 /;"	d
CAN_F7R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB14 /;"	d
CAN_F7R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB15 /;"	d
CAN_F7R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB16 /;"	d
CAN_F7R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB17 /;"	d
CAN_F7R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB18 /;"	d
CAN_F7R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB19 /;"	d
CAN_F7R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB2 /;"	d
CAN_F7R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB20 /;"	d
CAN_F7R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB21 /;"	d
CAN_F7R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB22 /;"	d
CAN_F7R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB23 /;"	d
CAN_F7R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB24 /;"	d
CAN_F7R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB25 /;"	d
CAN_F7R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB26 /;"	d
CAN_F7R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB27 /;"	d
CAN_F7R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB28 /;"	d
CAN_F7R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB29 /;"	d
CAN_F7R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB3 /;"	d
CAN_F7R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB30 /;"	d
CAN_F7R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB31 /;"	d
CAN_F7R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB4 /;"	d
CAN_F7R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB5 /;"	d
CAN_F7R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB6 /;"	d
CAN_F7R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB7 /;"	d
CAN_F7R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB8 /;"	d
CAN_F7R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F7R2_FB9 /;"	d
CAN_F8R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB0 /;"	d
CAN_F8R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB1 /;"	d
CAN_F8R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB10 /;"	d
CAN_F8R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB11 /;"	d
CAN_F8R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB12 /;"	d
CAN_F8R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB13 /;"	d
CAN_F8R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB14 /;"	d
CAN_F8R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB15 /;"	d
CAN_F8R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB16 /;"	d
CAN_F8R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB17 /;"	d
CAN_F8R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB18 /;"	d
CAN_F8R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB19 /;"	d
CAN_F8R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB2 /;"	d
CAN_F8R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB20 /;"	d
CAN_F8R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB21 /;"	d
CAN_F8R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB22 /;"	d
CAN_F8R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB23 /;"	d
CAN_F8R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB24 /;"	d
CAN_F8R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB25 /;"	d
CAN_F8R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB26 /;"	d
CAN_F8R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB27 /;"	d
CAN_F8R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB28 /;"	d
CAN_F8R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB29 /;"	d
CAN_F8R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB3 /;"	d
CAN_F8R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB30 /;"	d
CAN_F8R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB31 /;"	d
CAN_F8R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB4 /;"	d
CAN_F8R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB5 /;"	d
CAN_F8R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB6 /;"	d
CAN_F8R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB7 /;"	d
CAN_F8R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB8 /;"	d
CAN_F8R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R1_FB9 /;"	d
CAN_F8R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB0 /;"	d
CAN_F8R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB1 /;"	d
CAN_F8R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB10 /;"	d
CAN_F8R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB11 /;"	d
CAN_F8R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB12 /;"	d
CAN_F8R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB13 /;"	d
CAN_F8R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB14 /;"	d
CAN_F8R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB15 /;"	d
CAN_F8R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB16 /;"	d
CAN_F8R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB17 /;"	d
CAN_F8R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB18 /;"	d
CAN_F8R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB19 /;"	d
CAN_F8R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB2 /;"	d
CAN_F8R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB20 /;"	d
CAN_F8R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB21 /;"	d
CAN_F8R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB22 /;"	d
CAN_F8R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB23 /;"	d
CAN_F8R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB24 /;"	d
CAN_F8R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB25 /;"	d
CAN_F8R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB26 /;"	d
CAN_F8R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB27 /;"	d
CAN_F8R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB28 /;"	d
CAN_F8R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB29 /;"	d
CAN_F8R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB3 /;"	d
CAN_F8R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB30 /;"	d
CAN_F8R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB31 /;"	d
CAN_F8R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB4 /;"	d
CAN_F8R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB5 /;"	d
CAN_F8R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB6 /;"	d
CAN_F8R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB7 /;"	d
CAN_F8R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB8 /;"	d
CAN_F8R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F8R2_FB9 /;"	d
CAN_F9R1_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB0 /;"	d
CAN_F9R1_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB1 /;"	d
CAN_F9R1_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB10 /;"	d
CAN_F9R1_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB11 /;"	d
CAN_F9R1_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB12 /;"	d
CAN_F9R1_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB13 /;"	d
CAN_F9R1_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB14 /;"	d
CAN_F9R1_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB15 /;"	d
CAN_F9R1_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB16 /;"	d
CAN_F9R1_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB17 /;"	d
CAN_F9R1_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB18 /;"	d
CAN_F9R1_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB19 /;"	d
CAN_F9R1_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB2 /;"	d
CAN_F9R1_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB20 /;"	d
CAN_F9R1_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB21 /;"	d
CAN_F9R1_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB22 /;"	d
CAN_F9R1_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB23 /;"	d
CAN_F9R1_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB24 /;"	d
CAN_F9R1_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB25 /;"	d
CAN_F9R1_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB26 /;"	d
CAN_F9R1_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB27 /;"	d
CAN_F9R1_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB28 /;"	d
CAN_F9R1_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB29 /;"	d
CAN_F9R1_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB3 /;"	d
CAN_F9R1_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB30 /;"	d
CAN_F9R1_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB31 /;"	d
CAN_F9R1_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB4 /;"	d
CAN_F9R1_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB5 /;"	d
CAN_F9R1_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB6 /;"	d
CAN_F9R1_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB7 /;"	d
CAN_F9R1_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB8 /;"	d
CAN_F9R1_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R1_FB9 /;"	d
CAN_F9R2_FB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB0 /;"	d
CAN_F9R2_FB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB1 /;"	d
CAN_F9R2_FB10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB10 /;"	d
CAN_F9R2_FB11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB11 /;"	d
CAN_F9R2_FB12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB12 /;"	d
CAN_F9R2_FB13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB13 /;"	d
CAN_F9R2_FB14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB14 /;"	d
CAN_F9R2_FB15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB15 /;"	d
CAN_F9R2_FB16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB16 /;"	d
CAN_F9R2_FB17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB17 /;"	d
CAN_F9R2_FB18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB18 /;"	d
CAN_F9R2_FB19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB19 /;"	d
CAN_F9R2_FB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB2 /;"	d
CAN_F9R2_FB20	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB20 /;"	d
CAN_F9R2_FB21	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB21 /;"	d
CAN_F9R2_FB22	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB22 /;"	d
CAN_F9R2_FB23	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB23 /;"	d
CAN_F9R2_FB24	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB24 /;"	d
CAN_F9R2_FB25	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB25 /;"	d
CAN_F9R2_FB26	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB26 /;"	d
CAN_F9R2_FB27	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB27 /;"	d
CAN_F9R2_FB28	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB28 /;"	d
CAN_F9R2_FB29	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB29 /;"	d
CAN_F9R2_FB3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB3 /;"	d
CAN_F9R2_FB30	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB30 /;"	d
CAN_F9R2_FB31	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB31 /;"	d
CAN_F9R2_FB4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB4 /;"	d
CAN_F9R2_FB5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB5 /;"	d
CAN_F9R2_FB6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB6 /;"	d
CAN_F9R2_FB7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB7 /;"	d
CAN_F9R2_FB8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB8 /;"	d
CAN_F9R2_FB9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_F9R2_FB9 /;"	d
CAN_FA1R_FACT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT /;"	d
CAN_FA1R_FACT0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT0 /;"	d
CAN_FA1R_FACT1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT1 /;"	d
CAN_FA1R_FACT10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT10 /;"	d
CAN_FA1R_FACT11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT11 /;"	d
CAN_FA1R_FACT12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT12 /;"	d
CAN_FA1R_FACT13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT13 /;"	d
CAN_FA1R_FACT2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT2 /;"	d
CAN_FA1R_FACT3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT3 /;"	d
CAN_FA1R_FACT4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT4 /;"	d
CAN_FA1R_FACT5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT5 /;"	d
CAN_FA1R_FACT6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT6 /;"	d
CAN_FA1R_FACT7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT7 /;"	d
CAN_FA1R_FACT8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT8 /;"	d
CAN_FA1R_FACT9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FA1R_FACT9 /;"	d
CAN_FFA1R_FFA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA /;"	d
CAN_FFA1R_FFA0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA0 /;"	d
CAN_FFA1R_FFA1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA1 /;"	d
CAN_FFA1R_FFA10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA10 /;"	d
CAN_FFA1R_FFA11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA11 /;"	d
CAN_FFA1R_FFA12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA12 /;"	d
CAN_FFA1R_FFA13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA13 /;"	d
CAN_FFA1R_FFA2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA2 /;"	d
CAN_FFA1R_FFA3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA3 /;"	d
CAN_FFA1R_FFA4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA4 /;"	d
CAN_FFA1R_FFA5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA5 /;"	d
CAN_FFA1R_FFA6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA6 /;"	d
CAN_FFA1R_FFA7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA7 /;"	d
CAN_FFA1R_FFA8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA8 /;"	d
CAN_FFA1R_FFA9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FFA1R_FFA9 /;"	d
CAN_FIFO0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FIFO0 /;"	d
CAN_FIFO1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FIFO1 /;"	d
CAN_FIFOMailBox_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} CAN_FIFOMailBox_TypeDef;$/;"	t	typeref:struct:__anon5babb8180708
CAN_FIFORelease	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber)$/;"	f	typeref:typename:void
CAN_FLAGS_ESR	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define CAN_FLAGS_ESR /;"	d	file:
CAN_FLAGS_MSR	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define CAN_FLAGS_MSR /;"	d	file:
CAN_FLAGS_RF0R	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define CAN_FLAGS_RF0R /;"	d	file:
CAN_FLAGS_RF1R	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define CAN_FLAGS_RF1R /;"	d	file:
CAN_FLAGS_TSR	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define CAN_FLAGS_TSR /;"	d	file:
CAN_FLAG_BOF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_BOF /;"	d
CAN_FLAG_EPV	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_EPV /;"	d
CAN_FLAG_EWG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_EWG /;"	d
CAN_FLAG_FF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_FF0 /;"	d
CAN_FLAG_FF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_FF1 /;"	d
CAN_FLAG_FMP0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_FMP0 /;"	d
CAN_FLAG_FMP1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_FMP1 /;"	d
CAN_FLAG_FOV0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_FOV0 /;"	d
CAN_FLAG_FOV1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_FOV1 /;"	d
CAN_FLAG_LEC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_LEC /;"	d
CAN_FLAG_RQCP0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_RQCP0 /;"	d
CAN_FLAG_RQCP1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_RQCP1 /;"	d
CAN_FLAG_RQCP2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_RQCP2 /;"	d
CAN_FLAG_SLAK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_SLAK /;"	d
CAN_FLAG_WKU	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FLAG_WKU /;"	d
CAN_FM1R_FBM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM /;"	d
CAN_FM1R_FBM0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM0 /;"	d
CAN_FM1R_FBM1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM1 /;"	d
CAN_FM1R_FBM10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM10 /;"	d
CAN_FM1R_FBM11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM11 /;"	d
CAN_FM1R_FBM12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM12 /;"	d
CAN_FM1R_FBM13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM13 /;"	d
CAN_FM1R_FBM2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM2 /;"	d
CAN_FM1R_FBM3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM3 /;"	d
CAN_FM1R_FBM4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM4 /;"	d
CAN_FM1R_FBM5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM5 /;"	d
CAN_FM1R_FBM6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM6 /;"	d
CAN_FM1R_FBM7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM7 /;"	d
CAN_FM1R_FBM8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM8 /;"	d
CAN_FM1R_FBM9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FM1R_FBM9 /;"	d
CAN_FMR_FINIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FMR_FINIT /;"	d
CAN_FS1R_FSC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC /;"	d
CAN_FS1R_FSC0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC0 /;"	d
CAN_FS1R_FSC1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC1 /;"	d
CAN_FS1R_FSC10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC10 /;"	d
CAN_FS1R_FSC11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC11 /;"	d
CAN_FS1R_FSC12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC12 /;"	d
CAN_FS1R_FSC13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC13 /;"	d
CAN_FS1R_FSC2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC2 /;"	d
CAN_FS1R_FSC3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC3 /;"	d
CAN_FS1R_FSC4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC4 /;"	d
CAN_FS1R_FSC5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC5 /;"	d
CAN_FS1R_FSC6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC6 /;"	d
CAN_FS1R_FSC7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC7 /;"	d
CAN_FS1R_FSC8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC8 /;"	d
CAN_FS1R_FSC9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_FS1R_FSC9 /;"	d
CAN_FilterActivation	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  FunctionalState CAN_FilterActivation; \/*!< Enable or disable the filter.$/;"	m	struct:__anon9289f0a70208	typeref:typename:FunctionalState
CAN_FilterFIFO0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FilterFIFO0 /;"	d
CAN_FilterFIFO1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FilterFIFO1 /;"	d
CAN_FilterFIFOAssignment	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint16_t CAN_FilterFIFOAssignment; \/*!< Specifies the FIFO (0 or 1) which will be assigned to/;"	m	struct:__anon9289f0a70208	typeref:typename:uint16_t
CAN_FilterIdHigh	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint16_t CAN_FilterIdHigh;         \/*!< Specifies the filter identification number (MSBs for /;"	m	struct:__anon9289f0a70208	typeref:typename:uint16_t
CAN_FilterIdLow	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint16_t CAN_FilterIdLow;          \/*!< Specifies the filter identification number (LSBs for /;"	m	struct:__anon9289f0a70208	typeref:typename:uint16_t
CAN_FilterInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)$/;"	f	typeref:typename:void
CAN_FilterInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^} CAN_FilterInitTypeDef;$/;"	t	typeref:struct:__anon9289f0a70208
CAN_FilterMaskIdHigh	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint16_t CAN_FilterMaskIdHigh;     \/*!< Specifies the filter mask number or identification nu/;"	m	struct:__anon9289f0a70208	typeref:typename:uint16_t
CAN_FilterMaskIdLow	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint16_t CAN_FilterMaskIdLow;      \/*!< Specifies the filter mask number or identification nu/;"	m	struct:__anon9289f0a70208	typeref:typename:uint16_t
CAN_FilterMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t CAN_FilterMode;            \/*!< Specifies the filter mode to be initialized.$/;"	m	struct:__anon9289f0a70208	typeref:typename:uint8_t
CAN_FilterMode_IdList	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FilterMode_IdList /;"	d
CAN_FilterMode_IdMask	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FilterMode_IdMask /;"	d
CAN_FilterNumber	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t CAN_FilterNumber;          \/*!< Specifies the filter which will be initialized. It ra/;"	m	struct:__anon9289f0a70208	typeref:typename:uint8_t
CAN_FilterRegister_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} CAN_FilterRegister_TypeDef;$/;"	t	typeref:struct:__anon5babb8180808
CAN_FilterScale	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t CAN_FilterScale;           \/*!< Specifies the filter scale.$/;"	m	struct:__anon9289f0a70208	typeref:typename:uint8_t
CAN_FilterScale_16bit	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FilterScale_16bit /;"	d
CAN_FilterScale_32bit	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_FilterScale_32bit /;"	d
CAN_Filter_FIFO0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_Filter_FIFO0 /;"	d
CAN_Filter_FIFO1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_Filter_FIFO1 /;"	d
CAN_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG)$/;"	f	typeref:typename:FlagStatus
CAN_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT)$/;"	f	typeref:typename:ITStatus
CAN_GetLSBTransmitErrorCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx)$/;"	f	typeref:typename:uint8_t
CAN_GetLastErrorCode	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx)$/;"	f	typeref:typename:uint8_t
CAN_GetReceiveErrorCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx)$/;"	f	typeref:typename:uint8_t
CAN_ID_EXT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_ID_EXT /;"	d
CAN_ID_STD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_ID_STD /;"	d
CAN_IER_BOFIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_BOFIE /;"	d
CAN_IER_EPVIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_EPVIE /;"	d
CAN_IER_ERRIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_ERRIE /;"	d
CAN_IER_EWGIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_EWGIE /;"	d
CAN_IER_FFIE0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_FFIE0 /;"	d
CAN_IER_FFIE1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_FFIE1 /;"	d
CAN_IER_FMPIE0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_FMPIE0 /;"	d
CAN_IER_FMPIE1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_FMPIE1 /;"	d
CAN_IER_FOVIE0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_FOVIE0 /;"	d
CAN_IER_FOVIE1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_FOVIE1 /;"	d
CAN_IER_LECIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_LECIE /;"	d
CAN_IER_SLKIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_SLKIE /;"	d
CAN_IER_TMEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_TMEIE /;"	d
CAN_IER_WKUIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_IER_WKUIE /;"	d
CAN_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
CAN_IT_BOF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_BOF /;"	d
CAN_IT_EPV	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_EPV /;"	d
CAN_IT_ERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_ERR /;"	d
CAN_IT_EWG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_EWG /;"	d
CAN_IT_FF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_FF0 /;"	d
CAN_IT_FF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_FF1 /;"	d
CAN_IT_FMP0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_FMP0 /;"	d
CAN_IT_FMP1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_FMP1 /;"	d
CAN_IT_FOV0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_FOV0 /;"	d
CAN_IT_FOV1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_FOV1 /;"	d
CAN_IT_LEC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_LEC /;"	d
CAN_IT_RQCP0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_RQCP0 /;"	d
CAN_IT_RQCP1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_RQCP1 /;"	d
CAN_IT_RQCP2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_RQCP2 /;"	d
CAN_IT_SLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_SLK /;"	d
CAN_IT_TME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_TME /;"	d
CAN_IT_WKU	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_IT_WKU /;"	d
CAN_Id_Extended	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_Id_Extended /;"	d
CAN_Id_Standard	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_Id_Standard /;"	d
CAN_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)$/;"	f	typeref:typename:uint8_t
CAN_InitStatus_Failed	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_InitStatus_Failed /;"	d
CAN_InitStatus_Success	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_InitStatus_Success /;"	d
CAN_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^} CAN_InitTypeDef;$/;"	t	typeref:struct:__anon9289f0a70108
CAN_MCR_ABOM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MCR_ABOM /;"	d
CAN_MCR_AWUM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MCR_AWUM /;"	d
CAN_MCR_INRQ	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MCR_INRQ /;"	d
CAN_MCR_NART	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MCR_NART /;"	d
CAN_MCR_RESET	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MCR_RESET /;"	d
CAN_MCR_RFLM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MCR_RFLM /;"	d
CAN_MCR_SLEEP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MCR_SLEEP /;"	d
CAN_MCR_TTCM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MCR_TTCM /;"	d
CAN_MCR_TXFP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MCR_TXFP /;"	d
CAN_MODE_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define CAN_MODE_MASK /;"	d	file:
CAN_MSR_ERRI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MSR_ERRI /;"	d
CAN_MSR_INAK	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MSR_INAK /;"	d
CAN_MSR_RX	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MSR_RX /;"	d
CAN_MSR_RXM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MSR_RXM /;"	d
CAN_MSR_SAMP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MSR_SAMP /;"	d
CAN_MSR_SLAK	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MSR_SLAK /;"	d
CAN_MSR_SLAKI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MSR_SLAKI /;"	d
CAN_MSR_TXM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MSR_TXM /;"	d
CAN_MSR_WKUI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_MSR_WKUI /;"	d
CAN_MessagePending	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber)$/;"	f	typeref:typename:uint8_t
CAN_Mode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t CAN_Mode;         \/*!< Specifies the CAN operating mode.$/;"	m	struct:__anon9289f0a70108	typeref:typename:uint8_t
CAN_ModeStatus_Failed	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_ModeStatus_Failed /;"	d
CAN_ModeStatus_Success	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_ModeStatus_Success /;"	d
CAN_Mode_LoopBack	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_Mode_LoopBack /;"	d
CAN_Mode_Normal	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_Mode_Normal /;"	d
CAN_Mode_Silent	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_Mode_Silent /;"	d
CAN_Mode_Silent_LoopBack	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_Mode_Silent_LoopBack /;"	d
CAN_NART	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  FunctionalState CAN_NART;  \/*!< Enable or disable the non-automatic retransmission mode.$/;"	m	struct:__anon9289f0a70108	typeref:typename:FunctionalState
CAN_NO_MB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_NO_MB /;"	d
CAN_OperatingModeRequest	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode)$/;"	f	typeref:typename:uint8_t
CAN_OperatingMode_Initialization	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_OperatingMode_Initialization /;"	d
CAN_OperatingMode_Normal	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_OperatingMode_Normal /;"	d
CAN_OperatingMode_Sleep	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_OperatingMode_Sleep /;"	d
CAN_Prescaler	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint16_t CAN_Prescaler;   \/*!< Specifies the length of a time quantum. $/;"	m	struct:__anon9289f0a70108	typeref:typename:uint16_t
CAN_RDH0R_DATA4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDH0R_DATA4 /;"	d
CAN_RDH0R_DATA5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDH0R_DATA5 /;"	d
CAN_RDH0R_DATA6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDH0R_DATA6 /;"	d
CAN_RDH0R_DATA7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDH0R_DATA7 /;"	d
CAN_RDH1R_DATA4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDH1R_DATA4 /;"	d
CAN_RDH1R_DATA5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDH1R_DATA5 /;"	d
CAN_RDH1R_DATA6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDH1R_DATA6 /;"	d
CAN_RDH1R_DATA7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDH1R_DATA7 /;"	d
CAN_RDL0R_DATA0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDL0R_DATA0 /;"	d
CAN_RDL0R_DATA1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDL0R_DATA1 /;"	d
CAN_RDL0R_DATA2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDL0R_DATA2 /;"	d
CAN_RDL0R_DATA3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDL0R_DATA3 /;"	d
CAN_RDL1R_DATA0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDL1R_DATA0 /;"	d
CAN_RDL1R_DATA1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDL1R_DATA1 /;"	d
CAN_RDL1R_DATA2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDL1R_DATA2 /;"	d
CAN_RDL1R_DATA3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDL1R_DATA3 /;"	d
CAN_RDT0R_DLC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDT0R_DLC /;"	d
CAN_RDT0R_FMI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDT0R_FMI /;"	d
CAN_RDT0R_TIME	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDT0R_TIME /;"	d
CAN_RDT1R_DLC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDT1R_DLC /;"	d
CAN_RDT1R_FMI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDT1R_FMI /;"	d
CAN_RDT1R_TIME	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RDT1R_TIME /;"	d
CAN_RF0R_FMP0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RF0R_FMP0 /;"	d
CAN_RF0R_FOVR0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RF0R_FOVR0 /;"	d
CAN_RF0R_FULL0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RF0R_FULL0 /;"	d
CAN_RF0R_RFOM0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RF0R_RFOM0 /;"	d
CAN_RF1R_FMP1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RF1R_FMP1 /;"	d
CAN_RF1R_FOVR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RF1R_FOVR1 /;"	d
CAN_RF1R_FULL1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RF1R_FULL1 /;"	d
CAN_RF1R_RFOM1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RF1R_RFOM1 /;"	d
CAN_RFLM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  FunctionalState CAN_RFLM;  \/*!< Enable or disable the Receive FIFO Locked mode.$/;"	m	struct:__anon9289f0a70108	typeref:typename:FunctionalState
CAN_RI0R_EXID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RI0R_EXID /;"	d
CAN_RI0R_IDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RI0R_IDE /;"	d
CAN_RI0R_RTR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RI0R_RTR /;"	d
CAN_RI0R_STID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RI0R_STID /;"	d
CAN_RI1R_EXID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RI1R_EXID /;"	d
CAN_RI1R_IDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RI1R_IDE /;"	d
CAN_RI1R_RTR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RI1R_RTR /;"	d
CAN_RI1R_STID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_RI1R_STID /;"	d
CAN_RTR_DATA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_RTR_DATA /;"	d
CAN_RTR_Data	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_RTR_Data /;"	d
CAN_RTR_REMOTE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_RTR_REMOTE /;"	d
CAN_RTR_Remote	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_RTR_Remote /;"	d
CAN_Receive	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)$/;"	f	typeref:typename:void
CAN_SJW	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t CAN_SJW;          \/*!< Specifies the maximum number of time quanta $/;"	m	struct:__anon9289f0a70108	typeref:typename:uint8_t
CAN_SJW_1tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_SJW_1tq /;"	d
CAN_SJW_2tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_SJW_2tq /;"	d
CAN_SJW_3tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_SJW_3tq /;"	d
CAN_SJW_4tq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_SJW_4tq /;"	d
CAN_SlaveStartBank	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_SlaveStartBank(uint8_t CAN_BankNumber) $/;"	f	typeref:typename:void
CAN_Sleep	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^uint8_t CAN_Sleep(CAN_TypeDef* CANx)$/;"	f	typeref:typename:uint8_t
CAN_Sleep_Failed	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_Sleep_Failed /;"	d
CAN_Sleep_Ok	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_Sleep_Ok /;"	d
CAN_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)$/;"	f	typeref:typename:void
CAN_TDH0R_DATA4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH0R_DATA4 /;"	d
CAN_TDH0R_DATA5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH0R_DATA5 /;"	d
CAN_TDH0R_DATA6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH0R_DATA6 /;"	d
CAN_TDH0R_DATA7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH0R_DATA7 /;"	d
CAN_TDH1R_DATA4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH1R_DATA4 /;"	d
CAN_TDH1R_DATA5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH1R_DATA5 /;"	d
CAN_TDH1R_DATA6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH1R_DATA6 /;"	d
CAN_TDH1R_DATA7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH1R_DATA7 /;"	d
CAN_TDH2R_DATA4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH2R_DATA4 /;"	d
CAN_TDH2R_DATA5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH2R_DATA5 /;"	d
CAN_TDH2R_DATA6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH2R_DATA6 /;"	d
CAN_TDH2R_DATA7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDH2R_DATA7 /;"	d
CAN_TDL0R_DATA0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL0R_DATA0 /;"	d
CAN_TDL0R_DATA1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL0R_DATA1 /;"	d
CAN_TDL0R_DATA2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL0R_DATA2 /;"	d
CAN_TDL0R_DATA3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL0R_DATA3 /;"	d
CAN_TDL1R_DATA0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL1R_DATA0 /;"	d
CAN_TDL1R_DATA1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL1R_DATA1 /;"	d
CAN_TDL1R_DATA2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL1R_DATA2 /;"	d
CAN_TDL1R_DATA3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL1R_DATA3 /;"	d
CAN_TDL2R_DATA0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL2R_DATA0 /;"	d
CAN_TDL2R_DATA1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL2R_DATA1 /;"	d
CAN_TDL2R_DATA2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL2R_DATA2 /;"	d
CAN_TDL2R_DATA3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDL2R_DATA3 /;"	d
CAN_TDT0R_DLC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDT0R_DLC /;"	d
CAN_TDT0R_TGT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDT0R_TGT /;"	d
CAN_TDT0R_TIME	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDT0R_TIME /;"	d
CAN_TDT1R_DLC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDT1R_DLC /;"	d
CAN_TDT1R_TGT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDT1R_TGT /;"	d
CAN_TDT1R_TIME	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDT1R_TIME /;"	d
CAN_TDT2R_DLC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDT2R_DLC /;"	d
CAN_TDT2R_TGT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDT2R_TGT /;"	d
CAN_TDT2R_TIME	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TDT2R_TIME /;"	d
CAN_TI0R_EXID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI0R_EXID /;"	d
CAN_TI0R_IDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI0R_IDE /;"	d
CAN_TI0R_RTR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI0R_RTR /;"	d
CAN_TI0R_STID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI0R_STID /;"	d
CAN_TI0R_TXRQ	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI0R_TXRQ /;"	d
CAN_TI1R_EXID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI1R_EXID /;"	d
CAN_TI1R_IDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI1R_IDE /;"	d
CAN_TI1R_RTR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI1R_RTR /;"	d
CAN_TI1R_STID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI1R_STID /;"	d
CAN_TI1R_TXRQ	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI1R_TXRQ /;"	d
CAN_TI2R_EXID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI2R_EXID /;"	d
CAN_TI2R_IDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI2R_IDE /;"	d
CAN_TI2R_RTR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI2R_RTR /;"	d
CAN_TI2R_STID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI2R_STID /;"	d
CAN_TI2R_TXRQ	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TI2R_TXRQ /;"	d
CAN_TSR_ABRQ0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_ABRQ0 /;"	d
CAN_TSR_ABRQ1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_ABRQ1 /;"	d
CAN_TSR_ABRQ2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_ABRQ2 /;"	d
CAN_TSR_ALST0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_ALST0 /;"	d
CAN_TSR_ALST1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_ALST1 /;"	d
CAN_TSR_ALST2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_ALST2 /;"	d
CAN_TSR_CODE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_CODE /;"	d
CAN_TSR_LOW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_LOW /;"	d
CAN_TSR_LOW0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_LOW0 /;"	d
CAN_TSR_LOW1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_LOW1 /;"	d
CAN_TSR_LOW2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_LOW2 /;"	d
CAN_TSR_RQCP0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_RQCP0 /;"	d
CAN_TSR_RQCP1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_RQCP1 /;"	d
CAN_TSR_RQCP2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_RQCP2 /;"	d
CAN_TSR_TERR0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_TERR0 /;"	d
CAN_TSR_TERR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_TERR1 /;"	d
CAN_TSR_TERR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_TERR2 /;"	d
CAN_TSR_TME	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_TME /;"	d
CAN_TSR_TME0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_TME0 /;"	d
CAN_TSR_TME1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_TME1 /;"	d
CAN_TSR_TME2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_TME2 /;"	d
CAN_TSR_TXOK0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_TXOK0 /;"	d
CAN_TSR_TXOK1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_TXOK1 /;"	d
CAN_TSR_TXOK2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CAN_TSR_TXOK2 /;"	d
CAN_TTCM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  FunctionalState CAN_TTCM; \/*!< Enable or disable the time triggered communication mode.$/;"	m	struct:__anon9289f0a70108	typeref:typename:FunctionalState
CAN_TTComModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState)$/;"	f	typeref:typename:void
CAN_TXFP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  FunctionalState CAN_TXFP;  \/*!< Enable or disable the transmit FIFO priority.$/;"	m	struct:__anon9289f0a70108	typeref:typename:FunctionalState
CAN_TXMAILBOX_0	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define CAN_TXMAILBOX_0 /;"	d	file:
CAN_TXMAILBOX_1	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define CAN_TXMAILBOX_1 /;"	d	file:
CAN_TXMAILBOX_2	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define CAN_TXMAILBOX_2 /;"	d	file:
CAN_Transmit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)$/;"	f	typeref:typename:uint8_t
CAN_TransmitStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox)$/;"	f	typeref:typename:uint8_t
CAN_TxMailBox_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} CAN_TxMailBox_TypeDef;$/;"	t	typeref:struct:__anon5babb8180608
CAN_TxStatus_Failed	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_TxStatus_Failed /;"	d
CAN_TxStatus_NoMailBox	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_TxStatus_NoMailBox /;"	d
CAN_TxStatus_Ok	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_TxStatus_Ok /;"	d
CAN_TxStatus_Pending	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_TxStatus_Pending /;"	d
CAN_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} CAN_TypeDef;$/;"	t	typeref:struct:__anon5babb8180908
CAN_WakeUp	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^uint8_t CAN_WakeUp(CAN_TypeDef* CANx)$/;"	f	typeref:typename:uint8_t
CAN_WakeUp_Failed	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_WakeUp_Failed /;"	d
CAN_WakeUp_Ok	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define CAN_WakeUp_Ok /;"	d
CCER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CCER;        \/*!< TIM capture\/compare enable register, Address offset: 0x20 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
CCER_CCE_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^#define CCER_CCE_SET /;"	d	file:
CCER_CCNE_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^#define	CCER_CCNE_SET /;"	d	file:
CCMR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CCMR1;       \/*!< TIM capture\/compare mode register 1, Address offset: 0x18 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
CCMR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CCMR2;       \/*!< TIM capture\/compare mode register 2, Address offset: 0x1C *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
CCMR_OC13M_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^#define CCMR_OC13M_MASK /;"	d	file:
CCMR_OC24M_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^#define CCMR_OC24M_MASK /;"	d	file:
CCMR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^#define CCMR_OFFSET /;"	d	file:
CCR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
CCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CCR;        \/*!< I2C Clock control register, Address offset: 0x1C *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:__IO uint16_t
CCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CCR;    \/*!< ADC common control register,                 Address offset: ADC1 /;"	m	struct:__anon5babb8180508	typeref:typename:__IO uint32_t
CCR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CCR1;        \/*!< TIM capture\/compare register 1,      Address offset: 0x34 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint32_t
CCR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CCR2;        \/*!< TIM capture\/compare register 2,      Address offset: 0x38 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint32_t
CCR3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CCR3;        \/*!< TIM capture\/compare register 3,      Address offset: 0x3C *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint32_t
CCR4	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CCR4;        \/*!< TIM capture\/compare register 4,      Address offset: 0x40 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint32_t
CCR_CCR_Set	inc/drivers/i2croutines.h	/^#define CCR_CCR_Set /;"	d
CCR_FS_Set	inc/drivers/i2croutines.h	/^#define CCR_FS_Set /;"	d
CC_DEPS	Debug/sources.mk	/^CC_DEPS := $/;"	m
CDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CDR;    \/*!< ADC common regular data register for dual$/;"	m	struct:__anon5babb8180508	typeref:typename:__IO uint32_t
CDR_ADDRESS	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define CDR_ADDRESS /;"	d	file:
CFGR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CFGR;          \/*!< RCC clock configuration register,                          /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
CFGR_I2SSRC_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CFGR_I2SSRC_BB /;"	d	file:
CFGR_MCO1_RESET_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CFGR_MCO1_RESET_MASK /;"	d	file:
CFGR_MCO2_RESET_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CFGR_MCO2_RESET_MASK /;"	d	file:
CFGR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CFGR_OFFSET /;"	d	file:
CFR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CFR;  \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8182308	typeref:typename:__IO uint32_t
CFR_EWI_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^#define CFR_EWI_BB /;"	d	file:
CFR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^#define CFR_OFFSET /;"	d	file:
CFR_WDGTB_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^#define CFR_WDGTB_MASK /;"	d	file:
CFR_W_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^#define CFR_W_MASK /;"	d	file:
CFSR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
CIR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CIR;           \/*!< RCC clock interrupt register,                              /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
CIR_BYTE2_ADDRESS	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CIR_BYTE2_ADDRESS /;"	d	file:
CIR_BYTE3_ADDRESS	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CIR_BYTE3_ADDRESS /;"	d	file:
CLEAR_BIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CLEAR_BIT(/;"	d
CLEAR_REG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CLEAR_REG(/;"	d
CLIENT	src/elka_comm/common/inet_comm.h	/^#define CLIENT /;"	d
CLIENT	src/elka_comm/posix/inet_comm.h	/^#define CLIENT /;"	d
CLIENT_SIDE	src/elka_comm/common/inet_comm.h	/^#define CLIENT_SIDE /;"	d
CLIENT_SIDE	src/elka_comm/posix/inet_comm.h	/^#define CLIENT_SIDE /;"	d
CLKCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CLKCR;          \/*!< SDI clock control register,     Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__IO uint32_t
CLKCR_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define CLKCR_CLEAR_MASK /;"	d	file:
CLKCR_CLKEN_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define CLKCR_CLKEN_BB /;"	d	file:
CLKCR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define CLKCR_OFFSET /;"	d	file:
CLKEN_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define CLKEN_BitNumber /;"	d	file:
CMAKE_BINARY_DIR	build_elka/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware\/build_elka$/;"	m
CMAKE_BINARY_DIR	build_elka/src/FreeRTOS/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware\/build_elka$/;"	m
CMAKE_BINARY_DIR	build_elka/src/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware\/build_elka$/;"	m
CMAKE_BINARY_DIR	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware\/build_elka$/;"	m
CMAKE_BINARY_DIR	build_elka/src/drivers/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware\/build_elka$/;"	m
CMAKE_BINARY_DIR	build_elka/src/elka_hal/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware\/build_elka$/;"	m
CMAKE_BINARY_DIR	build_elka/src/modules/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware\/build_elka$/;"	m
CMAKE_BINARY_DIR	build_elka/src/utils/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware\/build_elka$/;"	m
CMAKE_BINARY_DIR	src/FreeRTOS/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_BINARY_DIR	src/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_BINARY_DIR	src/STM32F4xx_StdPeriph_Driver/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_BINARY_DIR	src/drivers/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_BINARY_DIR	src/elka_hal/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_BINARY_DIR	src/modules/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_BINARY_DIR	src/utils/Makefile	/^CMAKE_BINARY_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_COMMAND	build_elka/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	build_elka/src/FreeRTOS/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	build_elka/src/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	build_elka/src/drivers/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	build_elka/src/elka_hal/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	build_elka/src/modules/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	build_elka/src/utils/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/FreeRTOS/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/STM32F4xx_StdPeriph_Driver/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/drivers/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/elka_hal/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/modules/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/utils/Makefile	/^CMAKE_COMMAND = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake$/;"	m
CMAKE_SOURCE_DIR	build_elka/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware$/;"	m
CMAKE_SOURCE_DIR	build_elka/src/FreeRTOS/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware$/;"	m
CMAKE_SOURCE_DIR	build_elka/src/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware$/;"	m
CMAKE_SOURCE_DIR	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware$/;"	m
CMAKE_SOURCE_DIR	build_elka/src/drivers/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware$/;"	m
CMAKE_SOURCE_DIR	build_elka/src/elka_hal/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware$/;"	m
CMAKE_SOURCE_DIR	build_elka/src/modules/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware$/;"	m
CMAKE_SOURCE_DIR	build_elka/src/utils/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_firmware$/;"	m
CMAKE_SOURCE_DIR	src/FreeRTOS/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_SOURCE_DIR	src/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_SOURCE_DIR	src/STM32F4xx_StdPeriph_Driver/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_SOURCE_DIR	src/drivers/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_SOURCE_DIR	src/elka_hal/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_SOURCE_DIR	src/modules/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMAKE_SOURCE_DIR	src/utils/Makefile	/^CMAKE_SOURCE_DIR = \/home\/eric\/Programs\/elka\/elka_firmware\/elka_stm32f4_cmake$/;"	m
CMD	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CMD;            \/*!< SDIO command register,          Address offset: 0x0C *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__IO uint32_t
CMD_ACTIVATE	src/drivers/nrf24l01.c	/^#define CMD_ACTIVATE /;"	d	file:
CMD_ATACMD_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define CMD_ATACMD_BB /;"	d	file:
CMD_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define CMD_CLEAR_MASK /;"	d	file:
CMD_ENCMDCOMPL_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define CMD_ENCMDCOMPL_BB /;"	d	file:
CMD_FLUSH_RX	src/drivers/nrf24l01.c	/^#define CMD_FLUSH_RX /;"	d	file:
CMD_FLUSH_TX	src/drivers/nrf24l01.c	/^#define CMD_FLUSH_TX /;"	d	file:
CMD_NIEN_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define CMD_NIEN_BB /;"	d	file:
CMD_NOP	src/drivers/nrf24l01.c	/^#define CMD_NOP /;"	d	file:
CMD_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define CMD_OFFSET /;"	d	file:
CMD_REUSE_TX_PL	src/drivers/nrf24l01.c	/^#define CMD_REUSE_TX_PL /;"	d	file:
CMD_RX_PL_WID	src/drivers/nrf24l01.c	/^#define CMD_RX_PL_WID /;"	d	file:
CMD_R_REG	src/drivers/nrf24l01.c	/^#define CMD_R_REG /;"	d	file:
CMD_R_RX_PAYLOAD	src/drivers/nrf24l01.c	/^#define CMD_R_RX_PAYLOAD /;"	d	file:
CMD_SDIOSUSPEND_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define CMD_SDIOSUSPEND_BB /;"	d	file:
CMD_W_ACK_PAYLOAD	src/drivers/nrf24l01.c	/^#define CMD_W_ACK_PAYLOAD(/;"	d	file:
CMD_W_PAYLOAD_NO_ACK	src/drivers/nrf24l01.c	/^#define CMD_W_PAYLOAD_NO_ACK /;"	d	file:
CMD_W_REG	src/drivers/nrf24l01.c	/^#define CMD_W_REG /;"	d	file:
CMD_W_TX_PAYLOAD	src/drivers/nrf24l01.c	/^#define CMD_W_TX_PAYLOAD /;"	d	file:
CMPCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CMPCR;        \/*!< SYSCFG Compensation cell control register,         Address o/;"	m	struct:__anon5babb8181908	typeref:typename:__IO uint32_t
CMPCR_CMP_PD_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^#define CMPCR_CMP_PD_BB /;"	d	file:
CMPCR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^#define CMPCR_OFFSET /;"	d	file:
CMP_PD_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^#define CMP_PD_BitNumber /;"	d	file:
CNT	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CNT;         \/*!< TIM counter register,                Address offset: 0x24 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint32_t
COMMENTCHAR	tools/genmsg/src/genmsg/base.py	/^COMMENTCHAR = '#'$/;"	v
CONNECTION_CLOSED	src/elka_comm/common/elka.h	/^#define CONNECTION_CLOSED /;"	d
CONNECTION_ERROR	src/elka_comm/common/elka.h	/^#define CONNECTION_ERROR /;"	d
CONNECTION_NULL	src/elka_comm/common/elka.h	/^#define CONNECTION_NULL /;"	d
CONNECTION_OPEN	src/elka_comm/common/elka.h	/^#define CONNECTION_OPEN /;"	d
CONSTCHAR	tools/genmsg/src/genmsg/base.py	/^CONSTCHAR   = '='$/;"	v
CONTROL_Type	inc/CMSIS/core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon7471197e070a
CO_ROUTINE_H	inc/FreeRTOS/croutine.h	/^#define CO_ROUTINE_H$/;"	d
CPACR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
CPP_DEPS	Debug/sources.mk	/^CPP_DEPS := $/;"	m
CPP_SRCS	Debug/sources.mk	/^CPP_SRCS := $/;"	m
CPUID	inc/CMSIS/core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register        /;"	m	struct:__anon7471197e0a08	typeref:typename:__I uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;            \/*!< RCC clock control register,                                /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;         \/*!< CRC Control register,          Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8180a08	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;        \/*!< HASH control register,          Address offset: 0x00        *\/$/;"	m	struct:__anon5babb8182508	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;       \/*!< DAC control register,                                    Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;       \/*!< DCMI control register 1,                       Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;       \/*!< FLASH control register,        Address offset: 0x10 *\/$/;"	m	struct:__anon5babb8181208	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;      \/*!< Debug MCU configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8180c08	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;      \/*!< RTC control register,                                     Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;     \/*!< CRYP control register,                            Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;     \/*!< DMA stream x configuration register      *\/$/;"	m	struct:__anon5babb8180e08	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;   \/*!< PWR power control register,        Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8181c08	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;   \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8182308	typeref:typename:__IO uint32_t
CR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR;  \/*!< RNG control register, Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8182608	typeref:typename:__IO uint32_t
CR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CR1;         \/*!< TIM control register 1,              Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
CR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CR1;        \/*!< I2C Control register 1,     Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:__IO uint16_t
CR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CR1;        \/*!< SPI control register 1 (not used in I2S mode),      Address of/;"	m	struct:__anon5babb8182008	typeref:typename:__IO uint16_t
CR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CR1;        \/*!< USART Control register 1,                Address offset: 0x0C /;"	m	struct:__anon5babb8182208	typeref:typename:__IO uint16_t
CR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR1;    \/*!< ADC control register 1,                      Address offset: 0x04 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
CR1_ACK_Reset	inc/drivers/i2croutines.h	/^#define CR1_ACK_Reset /;"	d
CR1_ACK_Set	inc/drivers/i2croutines.h	/^#define CR1_ACK_Set /;"	d
CR1_AWDCH_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define CR1_AWDCH_RESET /;"	d	file:
CR1_AWDMode_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define CR1_AWDMode_RESET /;"	d	file:
CR1_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define CR1_CLEAR_MASK /;"	d	file:
CR1_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^#define CR1_CLEAR_MASK /;"	d	file:
CR1_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^#define CR1_CLEAR_MASK /;"	d	file:
CR1_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^#define CR1_CLEAR_MASK /;"	d	file:
CR1_CLEAR_Mask	inc/drivers/i2croutines.h	/^#define CR1_CLEAR_Mask /;"	d
CR1_DISCNUM_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define CR1_DISCNUM_RESET /;"	d	file:
CR1_ENARP_Reset	inc/drivers/i2croutines.h	/^#define CR1_ENARP_Reset /;"	d
CR1_ENARP_Set	inc/drivers/i2croutines.h	/^#define CR1_ENARP_Set /;"	d
CR1_NOSTRETCH_Reset	inc/drivers/i2croutines.h	/^#define CR1_NOSTRETCH_Reset /;"	d
CR1_NOSTRETCH_Set	inc/drivers/i2croutines.h	/^#define CR1_NOSTRETCH_Set /;"	d
CR1_PE_Reset	inc/drivers/i2croutines.h	/^#define CR1_PE_Reset /;"	d
CR1_PE_Set	inc/drivers/i2croutines.h	/^#define CR1_PE_Set /;"	d
CR1_POS_Reset	inc/drivers/i2croutines.h	/^#define CR1_POS_Reset /;"	d
CR1_POS_Set	inc/drivers/i2croutines.h	/^#define CR1_POS_Set /;"	d
CR1_START_Reset	inc/drivers/i2croutines.h	/^#define CR1_START_Reset /;"	d
CR1_START_Set	inc/drivers/i2croutines.h	/^#define CR1_START_Set /;"	d
CR1_STOP_Reset	inc/drivers/i2croutines.h	/^#define CR1_STOP_Reset /;"	d
CR1_STOP_Set	inc/drivers/i2croutines.h	/^#define CR1_STOP_Set /;"	d
CR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CR2;         \/*!< TIM control register 2,              Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
CR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CR2;        \/*!< I2C Control register 2,     Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:__IO uint16_t
CR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CR2;        \/*!< SPI control register 2,                             Address of/;"	m	struct:__anon5babb8182008	typeref:typename:__IO uint16_t
CR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CR2;        \/*!< USART Control register 2,                Address offset: 0x10 /;"	m	struct:__anon5babb8182208	typeref:typename:__IO uint16_t
CR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CR2;    \/*!< ADC control register 2,                      Address offset: 0x08 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
CR2_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define CR2_CLEAR_MASK /;"	d	file:
CR2_CLOCK_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^#define CR2_CLOCK_CLEAR_MASK /;"	d	file:
CR2_DMAEN_Reset	inc/drivers/i2croutines.h	/^#define CR2_DMAEN_Reset /;"	d
CR2_DMAEN_Set	inc/drivers/i2croutines.h	/^#define CR2_DMAEN_Set /;"	d
CR2_EXTEN_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define CR2_EXTEN_RESET /;"	d	file:
CR2_FREQ_Reset	inc/drivers/i2croutines.h	/^#define CR2_FREQ_Reset /;"	d
CR2_JEXTEN_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define CR2_JEXTEN_RESET /;"	d	file:
CR2_JEXTSEL_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define CR2_JEXTSEL_RESET /;"	d	file:
CR2_LAST_Reset	inc/drivers/i2croutines.h	/^#define CR2_LAST_Reset /;"	d
CR2_LAST_Set	inc/drivers/i2croutines.h	/^#define CR2_LAST_Set /;"	d
CR3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CR3;        \/*!< USART Control register 3,                Address offset: 0x14 /;"	m	struct:__anon5babb8182208	typeref:typename:__IO uint16_t
CR3_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^#define CR3_CLEAR_MASK /;"	d	file:
CRC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRC /;"	d
CRCPR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t CRCPR;      \/*!< SPI CRC polynomial register (not used in I2S mode), Address of/;"	m	struct:__anon5babb8182008	typeref:typename:__IO uint16_t
CRC_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRC_BASE /;"	d
CRC_CR_RESET	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CRC_CR_RESET /;"	d
CRC_CalcBlockCRC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_crc.c	/^uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)$/;"	f	typeref:typename:uint32_t
CRC_CalcCRC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_crc.c	/^uint32_t CRC_CalcCRC(uint32_t Data)$/;"	f	typeref:typename:uint32_t
CRC_DR_DR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CRC_DR_DR /;"	d
CRC_GetCRC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_crc.c	/^uint32_t CRC_GetCRC(void)$/;"	f	typeref:typename:uint32_t
CRC_GetIDRegister	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_crc.c	/^uint8_t CRC_GetIDRegister(void)$/;"	f	typeref:typename:uint8_t
CRC_IDR_IDR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  CRC_IDR_IDR /;"	d
CRC_ResetDR	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_crc.c	/^void CRC_ResetDR(void)$/;"	f	typeref:typename:void
CRC_SetIDRegister	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_crc.c	/^void CRC_SetIDRegister(uint8_t IDValue)$/;"	f	typeref:typename:void
CRC_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} CRC_TypeDef;$/;"	t	typeref:struct:__anon5babb8180a08
CRYP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP /;"	d
CRYP_AES_CBC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp_aes.c	/^ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,$/;"	f	typeref:typename:ErrorStatus
CRYP_AES_CTR	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp_aes.c	/^ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, $/;"	f	typeref:typename:ErrorStatus
CRYP_AES_ECB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp_aes.c	/^ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,$/;"	f	typeref:typename:ErrorStatus
CRYP_AlgoDir	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint16_t CRYP_AlgoDir;   \/*!< Encrypt or Decrypt. This parameter can be a $/;"	m	struct:__anone502bff30108	typeref:typename:uint16_t
CRYP_AlgoDir_Decrypt	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_AlgoDir_Decrypt /;"	d
CRYP_AlgoDir_Encrypt	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_AlgoDir_Encrypt /;"	d
CRYP_AlgoMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint16_t CRYP_AlgoMode;  \/*!< TDES-ECB, TDES-CBC, DES-ECB, DES-CBC, AES-ECB, $/;"	m	struct:__anone502bff30108	typeref:typename:uint16_t
CRYP_AlgoMode_AES_CBC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_AlgoMode_AES_CBC /;"	d
CRYP_AlgoMode_AES_CTR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_AlgoMode_AES_CTR /;"	d
CRYP_AlgoMode_AES_ECB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_AlgoMode_AES_ECB /;"	d
CRYP_AlgoMode_AES_Key	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_AlgoMode_AES_Key /;"	d
CRYP_AlgoMode_DES_CBC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_AlgoMode_DES_CBC /;"	d
CRYP_AlgoMode_DES_ECB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_AlgoMode_DES_ECB /;"	d
CRYP_AlgoMode_TDES_CBC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_AlgoMode_TDES_CBC /;"	d
CRYP_AlgoMode_TDES_ECB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_AlgoMode_TDES_ECB /;"	d
CRYP_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_BASE /;"	d
CRYP_CR_ALGODIR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGODIR /;"	d
CRYP_CR_ALGOMODE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE /;"	d
CRYP_CR_ALGOMODE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_0 /;"	d
CRYP_CR_ALGOMODE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_1 /;"	d
CRYP_CR_ALGOMODE_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_2 /;"	d
CRYP_CR_ALGOMODE_AES_CBC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_AES_CBC /;"	d
CRYP_CR_ALGOMODE_AES_CTR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_AES_CTR /;"	d
CRYP_CR_ALGOMODE_AES_ECB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_AES_ECB /;"	d
CRYP_CR_ALGOMODE_AES_KEY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_AES_KEY /;"	d
CRYP_CR_ALGOMODE_DES_CBC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_DES_CBC /;"	d
CRYP_CR_ALGOMODE_DES_ECB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_DES_ECB /;"	d
CRYP_CR_ALGOMODE_TDES_CBC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_TDES_CBC /;"	d
CRYP_CR_ALGOMODE_TDES_ECB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_ALGOMODE_TDES_ECB /;"	d
CRYP_CR_CRYPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_CRYPEN /;"	d
CRYP_CR_DATATYPE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_DATATYPE /;"	d
CRYP_CR_DATATYPE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_DATATYPE_0 /;"	d
CRYP_CR_DATATYPE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_DATATYPE_1 /;"	d
CRYP_CR_FFLUSH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_FFLUSH /;"	d
CRYP_CR_KEYSIZE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_KEYSIZE /;"	d
CRYP_CR_KEYSIZE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_KEYSIZE_0 /;"	d
CRYP_CR_KEYSIZE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_CR_KEYSIZE_1 /;"	d
CRYP_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_Cmd(FunctionalState NewState)$/;"	f	typeref:typename:void
CRYP_Context	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^}CRYP_Context;$/;"	t	typeref:struct:__anone502bff30408
CRYP_DES_CBC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp_des.c	/^ErrorStatus CRYP_DES_CBC(uint8_t Mode, uint8_t Key[8], uint8_t InitVectors[8],$/;"	f	typeref:typename:ErrorStatus
CRYP_DES_ECB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp_des.c	/^ErrorStatus CRYP_DES_ECB(uint8_t Mode, uint8_t Key[8], uint8_t *Input, $/;"	f	typeref:typename:ErrorStatus
CRYP_DMACR_DIEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_DMACR_DIEN /;"	d
CRYP_DMACR_DOEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_DMACR_DOEN /;"	d
CRYP_DMACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_DMACmd(uint8_t CRYP_DMAReq, FunctionalState NewState)$/;"	f	typeref:typename:void
CRYP_DMAReq_DataIN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_DMAReq_DataIN /;"	d
CRYP_DMAReq_DataOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_DMAReq_DataOUT /;"	d
CRYP_DataIn	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_DataIn(uint32_t Data)$/;"	f	typeref:typename:void
CRYP_DataOut	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^uint32_t CRYP_DataOut(void)$/;"	f	typeref:typename:uint32_t
CRYP_DataType	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint16_t CRYP_DataType;  \/*!< 32-bit data, 16-bit data, bit data or bit-string.$/;"	m	struct:__anone502bff30108	typeref:typename:uint16_t
CRYP_DataType_16b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_DataType_16b /;"	d
CRYP_DataType_1b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_DataType_1b /;"	d
CRYP_DataType_32b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_DataType_32b /;"	d
CRYP_DataType_8b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_DataType_8b /;"	d
CRYP_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_DeInit(void)$/;"	f	typeref:typename:void
CRYP_FIFOFlush	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_FIFOFlush(void)$/;"	f	typeref:typename:void
CRYP_FLAG_BUSY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_FLAG_BUSY /;"	d
CRYP_FLAG_IFEM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_FLAG_IFEM /;"	d
CRYP_FLAG_IFNF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_FLAG_IFNF /;"	d
CRYP_FLAG_INRIS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_FLAG_INRIS /;"	d
CRYP_FLAG_OFFU	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_FLAG_OFFU /;"	d
CRYP_FLAG_OFNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_FLAG_OFNE /;"	d
CRYP_FLAG_OUTRIS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_FLAG_OUTRIS /;"	d
CRYP_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^FlagStatus CRYP_GetFlagStatus(uint8_t CRYP_FLAG)$/;"	f	typeref:typename:FlagStatus
CRYP_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^ITStatus CRYP_GetITStatus(uint8_t CRYP_IT)$/;"	f	typeref:typename:ITStatus
CRYP_IMSCR_INIM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_IMSCR_INIM /;"	d
CRYP_IMSCR_OUTIM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_IMSCR_OUTIM /;"	d
CRYP_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  CRYP_IRQn                   = 79,     \/*!< CRYP crypto global interrupt                      /;"	e	enum:IRQn
CRYP_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_ITConfig(uint8_t CRYP_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
CRYP_IT_INI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_IT_INI /;"	d
CRYP_IT_OUTI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_IT_OUTI /;"	d
CRYP_IV0LR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV0LR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_IV0Left	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV0Left;  \/*!< Init Vector 0 Left  *\/$/;"	m	struct:__anone502bff30308	typeref:typename:uint32_t
CRYP_IV0RR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV0RR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_IV0Right	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV0Right; \/*!< Init Vector 0 Right *\/$/;"	m	struct:__anone502bff30308	typeref:typename:uint32_t
CRYP_IV1LR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV1LR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_IV1Left	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV1Left;  \/*!< Init Vector 1 left  *\/$/;"	m	struct:__anone502bff30308	typeref:typename:uint32_t
CRYP_IV1RR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV1RR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_IV1Right	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV1Right; \/*!< Init Vector 1 Right *\/$/;"	m	struct:__anone502bff30308	typeref:typename:uint32_t
CRYP_IVInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_IVInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)$/;"	f	typeref:typename:void
CRYP_IVInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^}CRYP_IVInitTypeDef;$/;"	t	typeref:struct:__anone502bff30308
CRYP_IVStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_IVStructInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)$/;"	f	typeref:typename:void
CRYP_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_Init(CRYP_InitTypeDef* CRYP_InitStruct)$/;"	f	typeref:typename:void
CRYP_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^}CRYP_InitTypeDef;$/;"	t	typeref:struct:__anone502bff30108
CRYP_K0LR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_K0LR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_K0RR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_K0RR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_K1LR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_K1LR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_K1RR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_K1RR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_K2LR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_K2LR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_K2RR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_K2RR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_K3LR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_K3LR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_K3RR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_K3RR;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CRYP_Key0Left	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key0Left;  \/*!< Key 0 Left  *\/$/;"	m	struct:__anone502bff30208	typeref:typename:uint32_t
CRYP_Key0Right	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key0Right; \/*!< Key 0 Right *\/$/;"	m	struct:__anone502bff30208	typeref:typename:uint32_t
CRYP_Key1Left	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key1Left;  \/*!< Key 1 left  *\/$/;"	m	struct:__anone502bff30208	typeref:typename:uint32_t
CRYP_Key1Right	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key1Right; \/*!< Key 1 Right *\/$/;"	m	struct:__anone502bff30208	typeref:typename:uint32_t
CRYP_Key2Left	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key2Left;  \/*!< Key 2 left  *\/$/;"	m	struct:__anone502bff30208	typeref:typename:uint32_t
CRYP_Key2Right	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key2Right; \/*!< Key 2 Right *\/$/;"	m	struct:__anone502bff30208	typeref:typename:uint32_t
CRYP_Key3Left	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key3Left;  \/*!< Key 3 left  *\/$/;"	m	struct:__anone502bff30208	typeref:typename:uint32_t
CRYP_Key3Right	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key3Right; \/*!< Key 3 Right *\/$/;"	m	struct:__anone502bff30208	typeref:typename:uint32_t
CRYP_KeyInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_KeyInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)$/;"	f	typeref:typename:void
CRYP_KeyInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^}CRYP_KeyInitTypeDef;$/;"	t	typeref:struct:__anone502bff30208
CRYP_KeySize	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint16_t CRYP_KeySize;   \/*!< Used only in AES mode only : 128, 192 or 256 bit $/;"	m	struct:__anone502bff30108	typeref:typename:uint16_t
CRYP_KeySize_128b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_KeySize_128b /;"	d
CRYP_KeySize_192b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_KeySize_192b /;"	d
CRYP_KeySize_256b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define CRYP_KeySize_256b /;"	d
CRYP_KeyStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_KeyStructInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)$/;"	f	typeref:typename:void
CRYP_MISR_INMIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_MISR_INMIS /;"	d
CRYP_MISR_OUTMIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_MISR_OUTMIS /;"	d
CRYP_RISR_INRIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_RISR_INRIS /;"	d
CRYP_RISR_OUTRIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_RISR_OUTRIS /;"	d
CRYP_RestoreContext	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_RestoreContext(CRYP_Context* CRYP_ContextRestore)  $/;"	f	typeref:typename:void
CRYP_SR_BUSY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_SR_BUSY /;"	d
CRYP_SR_IFEM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_SR_IFEM /;"	d
CRYP_SR_IFNF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_SR_IFNF /;"	d
CRYP_SR_OFFU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_SR_OFFU /;"	d
CRYP_SR_OFNE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define CRYP_SR_OFNE /;"	d
CRYP_SaveContext	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^ErrorStatus CRYP_SaveContext(CRYP_Context* CRYP_ContextSave,$/;"	f	typeref:typename:ErrorStatus
CRYP_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^void CRYP_StructInit(CRYP_InitTypeDef* CRYP_InitStruct)$/;"	f	typeref:typename:void
CRYP_TDES_CBC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp_tdes.c	/^ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],$/;"	f	typeref:typename:ErrorStatus
CRYP_TDES_ECB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp_tdes.c	/^ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, $/;"	f	typeref:typename:ErrorStatus
CRYP_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} CRYP_TypeDef;$/;"	t	typeref:struct:__anon5babb8182408
CR_BYTE3_ADDRESS	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CR_BYTE3_ADDRESS /;"	d	file:
CR_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define CR_CLEAR_MASK /;"	d	file:
CR_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^#define CR_CLEAR_MASK /;"	d	file:
CR_CSSON_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CR_CSSON_BB /;"	d	file:
CR_DBP_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define CR_DBP_BB /;"	d	file:
CR_DS_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define CR_DS_MASK /;"	d	file:
CR_FPDS_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define CR_FPDS_BB /;"	d	file:
CR_HSION_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CR_HSION_BB /;"	d	file:
CR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define CR_OFFSET /;"	d	file:
CR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CR_OFFSET /;"	d	file:
CR_PLLI2SON_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CR_PLLI2SON_BB /;"	d	file:
CR_PLLON_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CR_PLLON_BB /;"	d	file:
CR_PLS_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define CR_PLS_MASK /;"	d	file:
CR_PMODE_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define CR_PMODE_BB /;"	d	file:
CR_PSIZE_MASK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define CR_PSIZE_MASK /;"	d
CR_PVDE_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define CR_PVDE_BB /;"	d	file:
CR_bits9to2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^  uint32_t CR_bits9to2;$/;"	m	struct:__anone502bff30408	typeref:typename:uint32_t
CSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CSR;           \/*!< RCC clock control & status register,                       /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
CSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CSR;    \/*!< ADC Common status register,                  Address offset: ADC1 /;"	m	struct:__anon5babb8180508	typeref:typename:__IO uint32_t
CSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CSR;  \/*!< PWR power control\/status register, Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8181c08	typeref:typename:__IO uint32_t
CSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CSR[51];   \/*!< HASH context swap registers,    Address offset: 0x0F8-0x1C0 *\//;"	m	struct:__anon5babb8182508	typeref:typename:__IO uint32_t[51]
CSR_BRE_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define CSR_BRE_BB /;"	d	file:
CSR_EWUP_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define CSR_EWUP_BB /;"	d	file:
CSR_LSION_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CSR_LSION_BB /;"	d	file:
CSR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define CSR_OFFSET /;"	d	file:
CSR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CSR_OFFSET /;"	d	file:
CSSON_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define CSSON_BitNumber /;"	d	file:
CTRL	inc/CMSIS/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon7471197e0c08	typeref:typename:__IO uint32_t
CTRL	inc/CMSIS/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register       /;"	m	struct:__anon7471197e0f08	typeref:typename:__IO uint32_t
CWSIZER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CWSIZER;  \/*!< DCMI crop window size,                         Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
CWSTRTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t CWSTRTR;  \/*!< DCMI crop window start,                        Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
CXX_DEPS	Debug/sources.mk	/^CXX_DEPS := $/;"	m
CXX_SRCS	Debug/sources.mk	/^CXX_SRCS := $/;"	m
C_16_TO_BITS	src/drivers/motors.c	/^#define C_16_TO_BITS(/;"	d	file:
C_BITS_TO_16	src/drivers/motors.c	/^#define C_BITS_TO_16(/;"	d	file:
C_DEPS	Debug/sources.mk	/^C_DEPS := $/;"	m
C_SRCS	Debug/sources.mk	/^C_SRCS := $/;"	m
C_UPPER_DEPS	Debug/sources.mk	/^C_UPPER_DEPS := $/;"	m
C_UPPER_SRCS	Debug/sources.mk	/^C_UPPER_SRCS := $/;"	m
CanRxMsg	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^} CanRxMsg;$/;"	t	typeref:struct:__anon9289f0a70408
CanTxMsg	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^} CanTxMsg;$/;"	t	typeref:struct:__anon9289f0a70308
Catkin (fuerte)	tools/genmsg/doc/developer.rst	/^Catkin (fuerte)$/;"	s	chapter:Developer documenation
Catkin (groovy)	tools/genmsg/doc/developer.rst	/^Catkin (groovy)$/;"	s	chapter:Developer documenation
Changelog for package genmsg	tools/genmsg/CHANGELOG.rst	/^Changelog for package genmsg$/;"	c
ChannelCnt	inc/serial_tasks.h	/^	uint8_t ChannelCnt;$/;"	m	struct:Pilot_ROS	typeref:typename:uint8_t
ChannelCnt	src/main.c	/^	uint8_t ChannelCnt;$/;"	m	struct:SpektrumStateStruct	typeref:typename:uint8_t	file:
CheckITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit)$/;"	f	typeref:typename:ITStatus	file:
Child	src/elka_comm/common/inet_comm.h	/^typedef struct Child {$/;"	s
Child	src/elka_comm/common/inet_comm.h	/^} Child;$/;"	t	typeref:struct:Child
Child	src/elka_comm/posix/inet_comm.h	/^typedef struct Child {$/;"	s
Child	src/elka_comm/posix/inet_comm.h	/^} Child;$/;"	t	typeref:struct:Child
Classes	tools/genmsg/doc/python_api.rst	/^Classes$/;"	s	chapter:genmsg Python API
ClockSpeed	inc/drivers/i2croutines.h	/^#define  ClockSpeed /;"	d
CommPort	src/elka_comm/common/elka_comm.cpp	/^elka::CommPort::CommPort(uint8_t port_n, uint8_t port_t,$/;"	f	class:elka::CommPort
CommPort	src/elka_comm/common/elka_comm.h	/^struct elka::CommPort {$/;"	s	class:elka
Compare	src/elka_comm/common/elka_comm.h	/^  class Compare {$/;"	c	struct:elka::SerialBuffer
Constant	tools/genmsg/src/genmsg/msgs.py	/^class Constant(object):$/;"	c
Contents	inc/Device/STM32F4xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initia/;"	i
Contents	inc/STM32F4xx_StdPeriph_Driver/Release_Notes.html	/^    <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: in/;"	i
CopyDataInit	src/startup/startup_stm32f4xx.s	/^CopyDataInit:$/;"	l
CopyDataInit	startup_stm32f4xx.s	/^CopyDataInit:$/;"	l
CoreDebug	inc/CMSIS/core_cm4.h	/^#define CoreDebug /;"	d
CoreDebug_BASE	inc/CMSIS/core_cm4.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_DCRSR_REGSEL_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	inc/CMSIS/core_cm4.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_Type	inc/CMSIS/core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon7471197e1108
DAC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DAC /;"	d
DAC_Align_12b_L	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Align_12b_L /;"	d
DAC_Align_12b_R	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Align_12b_R /;"	d
DAC_Align_8b_R	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Align_8b_R /;"	d
DAC_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DAC_BASE /;"	d
DAC_CR_BOFF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_BOFF1 /;"	d
DAC_CR_BOFF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_BOFF2 /;"	d
DAC_CR_DMAEN1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_DMAEN1 /;"	d
DAC_CR_DMAEN2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_DMAEN2 /;"	d
DAC_CR_EN1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_EN1 /;"	d
DAC_CR_EN2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_EN2 /;"	d
DAC_CR_MAMP1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_MAMP1 /;"	d
DAC_CR_MAMP1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_MAMP1_0 /;"	d
DAC_CR_MAMP1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_MAMP1_1 /;"	d
DAC_CR_MAMP1_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_MAMP1_2 /;"	d
DAC_CR_MAMP1_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_MAMP1_3 /;"	d
DAC_CR_MAMP2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_MAMP2 /;"	d
DAC_CR_MAMP2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_MAMP2_0 /;"	d
DAC_CR_MAMP2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_MAMP2_1 /;"	d
DAC_CR_MAMP2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_MAMP2_2 /;"	d
DAC_CR_MAMP2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_MAMP2_3 /;"	d
DAC_CR_TEN1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_TEN1 /;"	d
DAC_CR_TEN2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_TEN2 /;"	d
DAC_CR_TSEL1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_TSEL1 /;"	d
DAC_CR_TSEL1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_TSEL1_0 /;"	d
DAC_CR_TSEL1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_TSEL1_1 /;"	d
DAC_CR_TSEL1_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_TSEL1_2 /;"	d
DAC_CR_TSEL2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_TSEL2 /;"	d
DAC_CR_TSEL2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_TSEL2_0 /;"	d
DAC_CR_TSEL2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_TSEL2_1 /;"	d
DAC_CR_TSEL2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_TSEL2_2 /;"	d
DAC_CR_WAVE1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_WAVE1 /;"	d
DAC_CR_WAVE1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_WAVE1_0 /;"	d
DAC_CR_WAVE1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_WAVE1_1 /;"	d
DAC_CR_WAVE2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_WAVE2 /;"	d
DAC_CR_WAVE2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_WAVE2_0 /;"	d
DAC_CR_WAVE2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_CR_WAVE2_1 /;"	d
DAC_Channel_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Channel_1 /;"	d
DAC_Channel_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Channel_2 /;"	d
DAC_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG)$/;"	f	typeref:typename:void
DAC_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT)$/;"	f	typeref:typename:void
DAC_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f	typeref:typename:void
DAC_DHR12L1_DACC1DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR12L1_DACC1DHR /;"	d
DAC_DHR12L2_DACC2DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR12L2_DACC2DHR /;"	d
DAC_DHR12LD_DACC1DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR12LD_DACC1DHR /;"	d
DAC_DHR12LD_DACC2DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR12LD_DACC2DHR /;"	d
DAC_DHR12R1_DACC1DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR12R1_DACC1DHR /;"	d
DAC_DHR12R2_DACC2DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR12R2_DACC2DHR /;"	d
DAC_DHR12RD_DACC1DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR12RD_DACC1DHR /;"	d
DAC_DHR12RD_DACC2DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR12RD_DACC2DHR /;"	d
DAC_DHR8R1_DACC1DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR8R1_DACC1DHR /;"	d
DAC_DHR8R2_DACC2DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR8R2_DACC2DHR /;"	d
DAC_DHR8RD_DACC1DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR8RD_DACC1DHR /;"	d
DAC_DHR8RD_DACC2DHR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DHR8RD_DACC2DHR /;"	d
DAC_DMACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f	typeref:typename:void
DAC_DOR1_DACC1DOR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DOR1_DACC1DOR /;"	d
DAC_DOR2_DACC2DOR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_DOR2_DACC2DOR /;"	d
DAC_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_DeInit(void)$/;"	f	typeref:typename:void
DAC_DualSoftwareTriggerCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
DAC_FLAG_DMAUDR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_FLAG_DMAUDR /;"	d
DAC_GetDataOutputValue	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)$/;"	f	typeref:typename:uint16_t
DAC_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG)$/;"	f	typeref:typename:FlagStatus
DAC_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT)$/;"	f	typeref:typename:ITStatus
DAC_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)  $/;"	f	typeref:typename:void
DAC_IT_DMAUDR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_IT_DMAUDR /;"	d
DAC_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)$/;"	f	typeref:typename:void
DAC_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^}DAC_InitTypeDef;$/;"	t	typeref:struct:__anon929bda5d0108
DAC_LFSRUnmask_Bit0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bit0 /;"	d
DAC_LFSRUnmask_Bits10_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits10_0 /;"	d
DAC_LFSRUnmask_Bits11_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits11_0 /;"	d
DAC_LFSRUnmask_Bits1_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits1_0 /;"	d
DAC_LFSRUnmask_Bits2_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits2_0 /;"	d
DAC_LFSRUnmask_Bits3_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits3_0 /;"	d
DAC_LFSRUnmask_Bits4_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits4_0 /;"	d
DAC_LFSRUnmask_Bits5_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits5_0 /;"	d
DAC_LFSRUnmask_Bits6_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits6_0 /;"	d
DAC_LFSRUnmask_Bits7_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits7_0 /;"	d
DAC_LFSRUnmask_Bits8_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits8_0 /;"	d
DAC_LFSRUnmask_Bits9_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_LFSRUnmask_Bits9_0 /;"	d
DAC_LFSRUnmask_TriangleAmplitude	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^  uint32_t DAC_LFSRUnmask_TriangleAmplitude; \/*!< Specifies the LFSR mask for noise wave genera/;"	m	struct:__anon929bda5d0108	typeref:typename:uint32_t
DAC_OutputBuffer	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^  uint32_t DAC_OutputBuffer;                 \/*!< Specifies whether the DAC channel output buff/;"	m	struct:__anon929bda5d0108	typeref:typename:uint32_t
DAC_OutputBuffer_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_OutputBuffer_Disable /;"	d
DAC_OutputBuffer_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_OutputBuffer_Enable /;"	d
DAC_SR_DMAUDR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_SR_DMAUDR1 /;"	d
DAC_SR_DMAUDR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_SR_DMAUDR2 /;"	d
DAC_SWTRIGR_SWTRIG1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_SWTRIGR_SWTRIG1 /;"	d
DAC_SWTRIGR_SWTRIG2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DAC_SWTRIGR_SWTRIG2 /;"	d
DAC_SetChannel1Data	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)$/;"	f	typeref:typename:void
DAC_SetChannel2Data	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)$/;"	f	typeref:typename:void
DAC_SetDualChannelData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)$/;"	f	typeref:typename:void
DAC_SoftwareTriggerCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f	typeref:typename:void
DAC_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)$/;"	f	typeref:typename:void
DAC_TriangleAmplitude_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_1 /;"	d
DAC_TriangleAmplitude_1023	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_1023 /;"	d
DAC_TriangleAmplitude_127	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_127 /;"	d
DAC_TriangleAmplitude_15	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_15 /;"	d
DAC_TriangleAmplitude_2047	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_2047 /;"	d
DAC_TriangleAmplitude_255	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_255 /;"	d
DAC_TriangleAmplitude_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_3 /;"	d
DAC_TriangleAmplitude_31	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_31 /;"	d
DAC_TriangleAmplitude_4095	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_4095 /;"	d
DAC_TriangleAmplitude_511	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_511 /;"	d
DAC_TriangleAmplitude_63	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_63 /;"	d
DAC_TriangleAmplitude_7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_TriangleAmplitude_7 /;"	d
DAC_Trigger	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^  uint32_t DAC_Trigger;                      \/*!< Specifies the external trigger for the select/;"	m	struct:__anon929bda5d0108	typeref:typename:uint32_t
DAC_Trigger_Ext_IT9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Trigger_Ext_IT9 /;"	d
DAC_Trigger_None	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Trigger_None /;"	d
DAC_Trigger_Software	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Trigger_Software /;"	d
DAC_Trigger_T2_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Trigger_T2_TRGO /;"	d
DAC_Trigger_T4_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Trigger_T4_TRGO /;"	d
DAC_Trigger_T5_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Trigger_T5_TRGO /;"	d
DAC_Trigger_T6_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Trigger_T6_TRGO /;"	d
DAC_Trigger_T7_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Trigger_T7_TRGO /;"	d
DAC_Trigger_T8_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Trigger_T8_TRGO /;"	d
DAC_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} DAC_TypeDef;$/;"	t	typeref:struct:__anon5babb8180b08
DAC_WaveGeneration	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^  uint32_t DAC_WaveGeneration;               \/*!< Specifies whether DAC channel noise waves or /;"	m	struct:__anon929bda5d0108	typeref:typename:uint32_t
DAC_WaveGenerationCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)$/;"	f	typeref:typename:void
DAC_WaveGeneration_Noise	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_WaveGeneration_Noise /;"	d
DAC_WaveGeneration_None	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_WaveGeneration_None /;"	d
DAC_WaveGeneration_Triangle	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_WaveGeneration_Triangle /;"	d
DAC_Wave_Noise	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Wave_Noise /;"	d
DAC_Wave_Triangle	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define DAC_Wave_Triangle /;"	d
DATA_CACHE_ENABLE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define  DATA_CACHE_ENABLE /;"	d
DBGMCU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DBGMCU /;"	d
DBGMCU_APB1PeriphConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.c	/^void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
DBGMCU_APB1_FZ_DBG_CAN1_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP /;"	d
DBGMCU_APB1_FZ_DBG_CAN2_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP /;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /;"	d
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT /;"	d
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT /;"	d
DBGMCU_APB1_FZ_DBG_IWDEG_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP /;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_RTC_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM10_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM10_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM11_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM11_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM12_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM13_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM1_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM1_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM4_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM5_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM7_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM8_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM8_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM9_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM9_STOP /;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP /;"	d
DBGMCU_APB2PeriphConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.c	/^void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
DBGMCU_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DBGMCU_BASE /;"	d
DBGMCU_CAN1_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_CAN1_STOP /;"	d
DBGMCU_CAN2_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_CAN2_STOP /;"	d
DBGMCU_CR_DBG_SLEEP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_CR_DBG_SLEEP /;"	d
DBGMCU_CR_DBG_STANDBY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_CR_DBG_STANDBY /;"	d
DBGMCU_CR_DBG_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_CR_DBG_STOP /;"	d
DBGMCU_CR_TRACE_IOEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_CR_TRACE_IOEN /;"	d
DBGMCU_CR_TRACE_MODE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_CR_TRACE_MODE /;"	d
DBGMCU_CR_TRACE_MODE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_CR_TRACE_MODE_0 /;"	d
DBGMCU_CR_TRACE_MODE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_CR_TRACE_MODE_1 /;"	d
DBGMCU_Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.c	/^void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
DBGMCU_GetDEVID	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.c	/^uint32_t DBGMCU_GetDEVID(void)$/;"	f	typeref:typename:uint32_t
DBGMCU_GetREVID	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.c	/^uint32_t DBGMCU_GetREVID(void)$/;"	f	typeref:typename:uint32_t
DBGMCU_I2C1_SMBUS_TIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_I2C1_SMBUS_TIMEOUT /;"	d
DBGMCU_I2C2_SMBUS_TIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_I2C2_SMBUS_TIMEOUT /;"	d
DBGMCU_I2C3_SMBUS_TIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_I2C3_SMBUS_TIMEOUT /;"	d
DBGMCU_IDCODE_DEV_ID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_IDCODE_DEV_ID /;"	d
DBGMCU_IDCODE_REV_ID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  DBGMCU_IDCODE_REV_ID /;"	d
DBGMCU_IWDG_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_IWDG_STOP /;"	d
DBGMCU_RTC_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_RTC_STOP /;"	d
DBGMCU_SLEEP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_SLEEP /;"	d
DBGMCU_STANDBY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_STANDBY /;"	d
DBGMCU_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_STOP /;"	d
DBGMCU_TIM10_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM10_STOP /;"	d
DBGMCU_TIM11_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM11_STOP /;"	d
DBGMCU_TIM12_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM12_STOP /;"	d
DBGMCU_TIM13_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM13_STOP /;"	d
DBGMCU_TIM14_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM14_STOP /;"	d
DBGMCU_TIM1_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM1_STOP /;"	d
DBGMCU_TIM2_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM2_STOP /;"	d
DBGMCU_TIM3_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM3_STOP /;"	d
DBGMCU_TIM4_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM4_STOP /;"	d
DBGMCU_TIM5_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM5_STOP /;"	d
DBGMCU_TIM6_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM6_STOP /;"	d
DBGMCU_TIM7_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM7_STOP /;"	d
DBGMCU_TIM8_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM8_STOP /;"	d
DBGMCU_TIM9_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_TIM9_STOP /;"	d
DBGMCU_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^}DBGMCU_TypeDef;$/;"	t	typeref:struct:__anon5babb8180c08
DBGMCU_WWDG_STOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define DBGMCU_WWDG_STOP /;"	d
DBP_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define DBP_BitNumber /;"	d	file:
DCMI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI /;"	d
DCMI_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_BASE /;"	d
DCMI_CROPCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_CROPCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
DCMI_CROPConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_CROPConfig(DCMI_CROPInitTypeDef* DCMI_CROPInitStruct)$/;"	f	typeref:typename:void
DCMI_CROPInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^} DCMI_CROPInitTypeDef;$/;"	t	typeref:struct:__anone641c6b20208
DCMI_CR_CAPTURE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_CAPTURE /;"	d
DCMI_CR_CM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_CM /;"	d
DCMI_CR_CRE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_CRE /;"	d
DCMI_CR_CROP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_CROP /;"	d
DCMI_CR_EDM_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_EDM_0 /;"	d
DCMI_CR_EDM_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_EDM_1 /;"	d
DCMI_CR_ENABLE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_ENABLE /;"	d
DCMI_CR_ESS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_ESS /;"	d
DCMI_CR_FCRC_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_FCRC_0 /;"	d
DCMI_CR_FCRC_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_FCRC_1 /;"	d
DCMI_CR_HSPOL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_HSPOL /;"	d
DCMI_CR_JPEG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_JPEG /;"	d
DCMI_CR_PCKPOL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_PCKPOL /;"	d
DCMI_CR_VSPOL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_CR_VSPOL /;"	d
DCMI_CaptureCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_CaptureCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
DCMI_CaptureCount	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_CaptureCount;           \/*!< Specifies the number of pixel clocks to be capture/;"	m	struct:__anone641c6b20208	typeref:typename:uint16_t
DCMI_CaptureMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_CaptureMode;      \/*!< Specifies the Capture Mode: Continuous or Snapshot.$/;"	m	struct:__anone641c6b20108	typeref:typename:uint16_t
DCMI_CaptureMode_Continuous	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_CaptureMode_Continuous /;"	d
DCMI_CaptureMode_SnapShot	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_CaptureMode_SnapShot /;"	d
DCMI_CaptureRate	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_CaptureRate;      \/*!< Specifies the frequency of frame capture: All, 1\/2 or 1/;"	m	struct:__anone641c6b20108	typeref:typename:uint16_t
DCMI_CaptureRate_1of2_Frame	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_CaptureRate_1of2_Frame /;"	d
DCMI_CaptureRate_1of4_Frame	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_CaptureRate_1of4_Frame /;"	d
DCMI_CaptureRate_All_Frame	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_CaptureRate_All_Frame /;"	d
DCMI_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_ClearFlag(uint16_t DCMI_FLAG)$/;"	f	typeref:typename:void
DCMI_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_ClearITPendingBit(uint16_t DCMI_IT)$/;"	f	typeref:typename:void
DCMI_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_Cmd(FunctionalState NewState)$/;"	f	typeref:typename:void
DCMI_CodesInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^} DCMI_CodesInitTypeDef;$/;"	t	typeref:struct:__anone641c6b20308
DCMI_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_DeInit(void)$/;"	f	typeref:typename:void
DCMI_ExtendedDataMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_ExtendedDataMode; \/*!< Specifies the data width: 8-bit, 10-bit, 12-bit or 14-bi/;"	m	struct:__anone641c6b20108	typeref:typename:uint16_t
DCMI_ExtendedDataMode_10b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_ExtendedDataMode_10b /;"	d
DCMI_ExtendedDataMode_12b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_ExtendedDataMode_12b /;"	d
DCMI_ExtendedDataMode_14b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_ExtendedDataMode_14b /;"	d
DCMI_ExtendedDataMode_8b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_ExtendedDataMode_8b /;"	d
DCMI_FLAG_ERRMI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_ERRMI /;"	d
DCMI_FLAG_ERRRI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_ERRRI /;"	d
DCMI_FLAG_FNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_FNE /;"	d
DCMI_FLAG_FRAMEMI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_FRAMEMI /;"	d
DCMI_FLAG_FRAMERI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_FRAMERI /;"	d
DCMI_FLAG_HSYNC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_HSYNC /;"	d
DCMI_FLAG_LINEMI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_LINEMI /;"	d
DCMI_FLAG_LINERI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_LINERI /;"	d
DCMI_FLAG_OVFMI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_OVFMI /;"	d
DCMI_FLAG_OVFRI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_OVFRI /;"	d
DCMI_FLAG_VSYNC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_VSYNC /;"	d
DCMI_FLAG_VSYNCMI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_VSYNCMI /;"	d
DCMI_FLAG_VSYNCRI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_FLAG_VSYNCRI /;"	d
DCMI_FrameEndCode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint8_t DCMI_FrameEndCode;   \/*!< Specifies the code of the frame end delimiter. *\/$/;"	m	struct:__anone641c6b20308	typeref:typename:uint8_t
DCMI_FrameStartCode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint8_t DCMI_FrameStartCode; \/*!< Specifies the code of the frame start delimiter. *\/$/;"	m	struct:__anone641c6b20308	typeref:typename:uint8_t
DCMI_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^FlagStatus DCMI_GetFlagStatus(uint16_t DCMI_FLAG)$/;"	f	typeref:typename:FlagStatus
DCMI_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^ITStatus DCMI_GetITStatus(uint16_t DCMI_IT)$/;"	f	typeref:typename:ITStatus
DCMI_HSPolarity	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_HSPolarity;       \/*!< Specifies the Horizontal synchronization polarity: High /;"	m	struct:__anone641c6b20108	typeref:typename:uint16_t
DCMI_HSPolarity_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_HSPolarity_High /;"	d
DCMI_HSPolarity_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_HSPolarity_Low /;"	d
DCMI_HorizontalOffsetCount	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_HorizontalOffsetCount;  \/*!< Specifies the number of pixel clocks to count befo/;"	m	struct:__anone641c6b20208	typeref:typename:uint16_t
DCMI_ICR_ERR_ISC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_ICR_ERR_ISC /;"	d
DCMI_ICR_FRAME_ISC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_ICR_FRAME_ISC /;"	d
DCMI_ICR_LINE_ISC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_ICR_LINE_ISC /;"	d
DCMI_ICR_OVF_ISC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_ICR_OVF_ISC /;"	d
DCMI_ICR_VSYNC_ISC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_ICR_VSYNC_ISC /;"	d
DCMI_IER_ERR_IE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_IER_ERR_IE /;"	d
DCMI_IER_FRAME_IE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_IER_FRAME_IE /;"	d
DCMI_IER_LINE_IE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_IER_LINE_IE /;"	d
DCMI_IER_OVF_IE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_IER_OVF_IE /;"	d
DCMI_IER_VSYNC_IE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_IER_VSYNC_IE /;"	d
DCMI_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DCMI_IRQn                   = 78,     \/*!< DCMI global interrupt                             /;"	e	enum:IRQn
DCMI_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_ITConfig(uint16_t DCMI_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
DCMI_IT_ERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_IT_ERR /;"	d
DCMI_IT_FRAME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_IT_FRAME /;"	d
DCMI_IT_LINE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_IT_LINE /;"	d
DCMI_IT_OVF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_IT_OVF /;"	d
DCMI_IT_VSYNC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_IT_VSYNC /;"	d
DCMI_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_Init(DCMI_InitTypeDef* DCMI_InitStruct)$/;"	f	typeref:typename:void
DCMI_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^} DCMI_InitTypeDef;$/;"	t	typeref:struct:__anone641c6b20108
DCMI_JPEGCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_JPEGCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
DCMI_LineEndCode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint8_t DCMI_LineEndCode;    \/*!< Specifies the code of the line end delimiter. *\/$/;"	m	struct:__anone641c6b20308	typeref:typename:uint8_t
DCMI_LineStartCode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint8_t DCMI_LineStartCode;  \/*!< Specifies the code of the line start delimiter. *\/$/;"	m	struct:__anone641c6b20308	typeref:typename:uint8_t
DCMI_MISR_ERR_MIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_MISR_ERR_MIS /;"	d
DCMI_MISR_FRAME_MIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_MISR_FRAME_MIS /;"	d
DCMI_MISR_LINE_MIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_MISR_LINE_MIS /;"	d
DCMI_MISR_OVF_MIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_MISR_OVF_MIS /;"	d
DCMI_MISR_VSYNC_MIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_MISR_VSYNC_MIS /;"	d
DCMI_PCKPolarity	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_PCKPolarity;      \/*!< Specifies the Pixel clock polarity: Falling or Rising.$/;"	m	struct:__anone641c6b20108	typeref:typename:uint16_t
DCMI_PCKPolarity_Falling	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_PCKPolarity_Falling /;"	d
DCMI_PCKPolarity_Rising	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_PCKPolarity_Rising /;"	d
DCMI_RISR_ERR_RIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_RISR_ERR_RIS /;"	d
DCMI_RISR_FRAME_RIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_RISR_FRAME_RIS /;"	d
DCMI_RISR_LINE_RIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_RISR_LINE_RIS /;"	d
DCMI_RISR_OVF_RIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_RISR_OVF_RIS /;"	d
DCMI_RISR_VSYNC_RIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_RISR_VSYNC_RIS /;"	d
DCMI_ReadData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^uint32_t DCMI_ReadData(void)$/;"	f	typeref:typename:uint32_t
DCMI_SR_FNE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_SR_FNE /;"	d
DCMI_SR_HSYNC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_SR_HSYNC /;"	d
DCMI_SR_VSYNC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DCMI_SR_VSYNC /;"	d
DCMI_SetEmbeddedSynchroCodes	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)$/;"	f	typeref:typename:void
DCMI_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.c	/^void DCMI_StructInit(DCMI_InitTypeDef* DCMI_InitStruct)$/;"	f	typeref:typename:void
DCMI_SynchroMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_SynchroMode;      \/*!< Specifies the Synchronization Mode: Hardware or Embedded/;"	m	struct:__anone641c6b20108	typeref:typename:uint16_t
DCMI_SynchroMode_Embedded	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_SynchroMode_Embedded /;"	d
DCMI_SynchroMode_Hardware	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_SynchroMode_Hardware /;"	d
DCMI_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} DCMI_TypeDef;$/;"	t	typeref:struct:__anon5babb8180d08
DCMI_VSPolarity	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_VSPolarity;       \/*!< Specifies the Vertical synchronization polarity: High or/;"	m	struct:__anone641c6b20108	typeref:typename:uint16_t
DCMI_VSPolarity_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_VSPolarity_High /;"	d
DCMI_VSPolarity_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define DCMI_VSPolarity_Low /;"	d
DCMI_VerticalLineCount	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_VerticalLineCount;      \/*!< Specifies the number of lines to be captured from /;"	m	struct:__anone641c6b20208	typeref:typename:uint16_t
DCMI_VerticalStartLine	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^  uint16_t DCMI_VerticalStartLine;      \/*!< Specifies the Vertical start line count from which/;"	m	struct:__anone641c6b20208	typeref:typename:uint16_t
DCOUNT	inc/Device/STM32F4xx/stm32f4xx.h	/^  __I uint32_t  DCOUNT;         \/*!< SDIO data counter register,     Address offset: 0x30 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__I uint32_t
DCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t DCR;         \/*!< TIM DMA control register,            Address offset: 0x48 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
DCRDR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anon7471197e1108	typeref:typename:__IO uint32_t
DCRSR	inc/CMSIS/core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anon7471197e1108	typeref:typename:__O uint32_t
DCTRL	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DCTRL;          \/*!< SDIO data control register,     Address offset: 0x2C *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__IO uint32_t
DCTRL_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define DCTRL_CLEAR_MASK /;"	d	file:
DCTRL_DMAEN_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define DCTRL_DMAEN_BB /;"	d	file:
DCTRL_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define DCTRL_OFFSET /;"	d	file:
DCTRL_RWMOD_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define DCTRL_RWMOD_BB /;"	d	file:
DCTRL_RWSTART_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define DCTRL_RWSTART_BB /;"	d	file:
DCTRL_RWSTOP_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define DCTRL_RWSTOP_BB /;"	d	file:
DCTRL_SDIOEN_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define DCTRL_SDIOEN_BB /;"	d	file:
DEBUG_H_	inc/debug.h	/^#define DEBUG_H_$/;"	d
DEBUG_MODULE	src/drivers/mpu6050.c	/^#define DEBUG_MODULE /;"	d	file:
DEBUG_QUEUE_SIZE	src/debug.c	/^#define DEBUG_QUEUE_SIZE	/;"	d	file:
DELAY	src/main.c	/^#define DELAY /;"	d	file:
DEMCR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anon7471197e1108	typeref:typename:__IO uint32_t
DESBUSY_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp_des.c	/^#define DESBUSY_TIMEOUT /;"	d	file:
DEV_PROP_ELKA_SIDE	src/elka_comm/common/elka.h	/^#define DEV_PROP_ELKA_SIDE /;"	d
DEV_PROP_FLIGHT_CONTROLLER	src/elka_comm/common/elka.h	/^#define DEV_PROP_FLIGHT_CONTROLLER /;"	d
DEV_PROP_GROUND_STATION	src/elka_comm/common/elka.h	/^#define DEV_PROP_GROUND_STATION /;"	d
DEV_PROP_HAS_CAMERA	src/elka_comm/common/elka.h	/^#define DEV_PROP_HAS_CAMERA /;"	d
DEV_PROP_HAS_MOTORS	src/elka_comm/common/elka.h	/^#define DEV_PROP_HAS_MOTORS /;"	d
DEV_PROP_HW_CONNECTED	src/elka_comm/common/elka.h	/^#define DEV_PROP_HW_CONNECTED /;"	d
DEV_PROP_PERFORM_LOCALIZATION	src/elka_comm/common/elka.h	/^#define DEV_PROP_PERFORM_LOCALIZATION /;"	d
DEV_PROP_POSIX_SIDE	src/elka_comm/common/elka.h	/^#define DEV_PROP_POSIX_SIDE /;"	d
DEV_PROP_QURT_SIDE	src/elka_comm/common/elka.h	/^#define DEV_PROP_QURT_SIDE /;"	d
DEV_PROP_SENSE_LOCATION	src/elka_comm/common/elka.h	/^#define DEV_PROP_SENSE_LOCATION /;"	d
DEV_PROP_SPIN_MOTORS	src/elka_comm/common/elka.h	/^#define DEV_PROP_SPIN_MOTORS /;"	d
DEV_PROP_TRANSMISSION_CTL	src/elka_comm/common/elka.h	/^#define DEV_PROP_TRANSMISSION_CTL /;"	d
DEV_PROP_USE_CAMERA	src/elka_comm/common/elka.h	/^#define DEV_PROP_USE_CAMERA /;"	d
DEV_PROP_WIRELESS_CONNECTED	src/elka_comm/common/elka.h	/^#define DEV_PROP_WIRELESS_CONNECTED /;"	d
DFR	inc/CMSIS/core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register     /;"	m	struct:__anon7471197e0a08	typeref:typename:__I uint32_t
DFSR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
DHCSR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anon7471197e1108	typeref:typename:__IO uint32_t
DHR12L1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DHR12L1;  \/*!< DAC channel1 12-bit left aligned data holding register,  Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DHR12L2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DHR12L2;  \/*!< DAC channel2 12-bit left aligned data holding register,  Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DHR12LD	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DHR12LD;  \/*!< DUAL DAC 12-bit left aligned data holding register,      Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DHR12R1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DHR12R1;  \/*!< DAC channel1 12-bit right-aligned data holding register, Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DHR12R1_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^#define DHR12R1_OFFSET /;"	d	file:
DHR12R2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DHR12R2;  \/*!< DAC channel2 12-bit right aligned data holding register, Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DHR12R2_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^#define DHR12R2_OFFSET /;"	d	file:
DHR12RD	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DHR12RD;  \/*!< Dual DAC 12-bit right-aligned data holding register,     Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DHR12RD_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^#define DHR12RD_OFFSET /;"	d	file:
DHR8R1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DHR8R1;   \/*!< DAC channel1 8-bit right aligned data holding register,  Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DHR8R2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DHR8R2;   \/*!< DAC channel2 8-bit right-aligned data holding register,  Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DHR8RD	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DHR8RD;   \/*!< DUAL DAC 8-bit right aligned data holding register,      Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DIER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t DIER;        \/*!< TIM DMA\/interrupt enable register,   Address offset: 0x0C *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
DIN	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DIN;       \/*!< HASH data input register,       Address offset: 0x04        *\/$/;"	m	struct:__anon5babb8182508	typeref:typename:__IO uint32_t
DISABLE	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon5babb8180203
DLC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t DLC;     \/*!< Specifies the length of the frame that will be $/;"	m	struct:__anon9289f0a70308	typeref:typename:uint8_t
DLC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t DLC;     \/*!< Specifies the length of the frame that will be received.$/;"	m	struct:__anon9289f0a70408	typeref:typename:uint8_t
DLEN	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DLEN;           \/*!< SDIO data length register,      Address offset: 0x28 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__IO uint32_t
DMA	inc/drivers/i2croutines.h	/^  DMA$/;"	e	enum:__anon0844b5e90103
DMA1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1 /;"	d
DMA1_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_BASE /;"	d
DMA1_Channel1_IRQHandler	src/drivers/nvic.c	/^void DMA1_Channel1_IRQHandler(void)$/;"	f	typeref:typename:void
DMA1_Channel2_IRQHandler	src/drivers/nvic.c	/^void DMA1_Channel2_IRQHandler(void)$/;"	f	typeref:typename:void
DMA1_Channel4_IRQHandler	src/drivers/nvic.c	/^void DMA1_Channel4_IRQHandler(void)$/;"	f	typeref:typename:void
DMA1_Channel5_IRQHandler	src/drivers/nvic.c	/^void DMA1_Channel5_IRQHandler(void)$/;"	f	typeref:typename:void
DMA1_Channel6_IRQHandler	src/drivers/nvic.c	/^void DMA1_Channel6_IRQHandler(void)$/;"	f	typeref:typename:void
DMA1_Channel7_IRQHandler	src/drivers/nvic.c	/^void DMA1_Channel7_IRQHandler(void)$/;"	f	typeref:typename:void
DMA1_Stream0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream0 /;"	d
DMA1_Stream0_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream0_BASE /;"	d
DMA1_Stream0_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA1_Stream0_IRQn           = 11,     \/*!< DMA1 Stream 0 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream1 /;"	d
DMA1_Stream1_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream1_BASE /;"	d
DMA1_Stream1_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA1_Stream1_IRQn           = 12,     \/*!< DMA1 Stream 1 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream2 /;"	d
DMA1_Stream2_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream2_BASE /;"	d
DMA1_Stream2_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA1_Stream2_IRQn           = 13,     \/*!< DMA1 Stream 2 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream3 /;"	d
DMA1_Stream3_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream3_BASE /;"	d
DMA1_Stream3_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA1_Stream3_IRQn           = 14,     \/*!< DMA1 Stream 3 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream4 /;"	d
DMA1_Stream4_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream4_BASE /;"	d
DMA1_Stream4_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA1_Stream4_IRQn           = 15,     \/*!< DMA1 Stream 4 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream5 /;"	d
DMA1_Stream5_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream5_BASE /;"	d
DMA1_Stream5_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA1_Stream5_IRQn           = 16,     \/*!< DMA1 Stream 5 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream6 /;"	d
DMA1_Stream6_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream6_BASE /;"	d
DMA1_Stream6_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA1_Stream6_IRQn           = 17,     \/*!< DMA1 Stream 6 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream7 /;"	d
DMA1_Stream7_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA1_Stream7_BASE /;"	d
DMA1_Stream7_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA1_Stream7_IRQn           = 47,     \/*!< DMA1 Stream7 Interrupt                            /;"	e	enum:IRQn
DMA2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2 /;"	d
DMA2_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_BASE /;"	d
DMA2_Stream0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream0 /;"	d
DMA2_Stream0_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream0_BASE /;"	d
DMA2_Stream0_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA2_Stream0_IRQn           = 56,     \/*!< DMA2 Stream 0 global Interrupt                    /;"	e	enum:IRQn
DMA2_Stream1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream1 /;"	d
DMA2_Stream1_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream1_BASE /;"	d
DMA2_Stream1_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA2_Stream1_IRQn           = 57,     \/*!< DMA2 Stream 1 global Interrupt                    /;"	e	enum:IRQn
DMA2_Stream2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream2 /;"	d
DMA2_Stream2_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream2_BASE /;"	d
DMA2_Stream2_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA2_Stream2_IRQn           = 58,     \/*!< DMA2 Stream 2 global Interrupt                    /;"	e	enum:IRQn
DMA2_Stream3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream3 /;"	d
DMA2_Stream3_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream3_BASE /;"	d
DMA2_Stream3_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA2_Stream3_IRQn           = 59,     \/*!< DMA2 Stream 3 global Interrupt                    /;"	e	enum:IRQn
DMA2_Stream4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream4 /;"	d
DMA2_Stream4_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream4_BASE /;"	d
DMA2_Stream4_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA2_Stream4_IRQn           = 60,     \/*!< DMA2 Stream 4 global Interrupt                    /;"	e	enum:IRQn
DMA2_Stream5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream5 /;"	d
DMA2_Stream5_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream5_BASE /;"	d
DMA2_Stream5_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA2_Stream5_IRQn           = 68,     \/*!< DMA2 Stream 5 global interrupt                    /;"	e	enum:IRQn
DMA2_Stream6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream6 /;"	d
DMA2_Stream6_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream6_BASE /;"	d
DMA2_Stream6_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA2_Stream6_IRQn           = 69,     \/*!< DMA2 Stream 6 global interrupt                    /;"	e	enum:IRQn
DMA2_Stream7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream7 /;"	d
DMA2_Stream7_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA2_Stream7_BASE /;"	d
DMA2_Stream7_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DMA2_Stream7_IRQn           = 70,     \/*!< DMA2 Stream 7 global interrupt                    /;"	e	enum:IRQn
DMABMR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMABMR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMACHRBAR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMACHRBAR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMACHRDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMACHRDR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMACHTBAR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMACHTBAR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMACHTDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMACHTDR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMACR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMACR;  \/*!< CRYP DMA control register,                        Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
DMAEN_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define DMAEN_BitNumber /;"	d	file:
DMAIER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMAIER;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMAMFBOCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMAMFBOCR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMAOMR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMAOMR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMAR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t DMAR;        \/*!< TIM DMA address for full transfer,   Address offset: 0x4C *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
DMARDLAR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMARDLAR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMARPDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMARPDR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMARSWTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMARSWTR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMASR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMASR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMATDLAR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMATDLAR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMATPDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DMATPDR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
DMA_BufferSize	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_BufferSize;         \/*!< Specifies the buffer size, in data unit, of the specifi/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_Channel	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_Channel;            \/*!< Specifies the channel used for the specified stream. $/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_Channel_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Channel_0 /;"	d
DMA_Channel_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Channel_1 /;"	d
DMA_Channel_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Channel_2 /;"	d
DMA_Channel_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Channel_3 /;"	d
DMA_Channel_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Channel_4 /;"	d
DMA_Channel_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Channel_5 /;"	d
DMA_Channel_6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Channel_6 /;"	d
DMA_Channel_7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Channel_7 /;"	d
DMA_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)$/;"	f	typeref:typename:void
DMA_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)$/;"	f	typeref:typename:void
DMA_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)$/;"	f	typeref:typename:void
DMA_DIR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_DIR;                \/*!< Specifies if the data will be transferred from memory t/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_DIR_MemoryToMemory	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_DIR_MemoryToMemory /;"	d
DMA_DIR_MemoryToPeripheral	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_DIR_MemoryToPeripheral /;"	d
DMA_DIR_PeripheralToMemory	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_DIR_PeripheralToMemory /;"	d
DMA_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f	typeref:typename:void
DMA_DoubleBufferModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)$/;"	f	typeref:typename:void
DMA_DoubleBufferModeConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,$/;"	f	typeref:typename:void
DMA_FIFOMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_FIFOMode;          \/*!< Specifies if the FIFO mode or Direct mode will be used f/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_FIFOMode_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOMode_Disable /;"	d
DMA_FIFOMode_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOMode_Enable /;"	d
DMA_FIFOStatus_1QuarterFull	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOStatus_1QuarterFull /;"	d
DMA_FIFOStatus_3QuartersFull	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOStatus_3QuartersFull /;"	d
DMA_FIFOStatus_Empty	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOStatus_Empty /;"	d
DMA_FIFOStatus_Full	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOStatus_Full /;"	d
DMA_FIFOStatus_HalfFull	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOStatus_HalfFull /;"	d
DMA_FIFOStatus_Less1QuarterFull	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOStatus_Less1QuarterFull /;"	d
DMA_FIFOThreshold	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_FIFOThreshold;      \/*!< Specifies the FIFO threshold level.$/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_FIFOThreshold_1QuarterFull	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOThreshold_1QuarterFull /;"	d
DMA_FIFOThreshold_3QuartersFull	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOThreshold_3QuartersFull /;"	d
DMA_FIFOThreshold_Full	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOThreshold_Full /;"	d
DMA_FIFOThreshold_HalfFull	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FIFOThreshold_HalfFull /;"	d
DMA_FLAG_DMEIF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_DMEIF0 /;"	d
DMA_FLAG_DMEIF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_DMEIF1 /;"	d
DMA_FLAG_DMEIF2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_DMEIF2 /;"	d
DMA_FLAG_DMEIF3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_DMEIF3 /;"	d
DMA_FLAG_DMEIF4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_DMEIF4 /;"	d
DMA_FLAG_DMEIF5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_DMEIF5 /;"	d
DMA_FLAG_DMEIF6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_DMEIF6 /;"	d
DMA_FLAG_DMEIF7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_DMEIF7 /;"	d
DMA_FLAG_FEIF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_FEIF0 /;"	d
DMA_FLAG_FEIF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_FEIF1 /;"	d
DMA_FLAG_FEIF2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_FEIF2 /;"	d
DMA_FLAG_FEIF3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_FEIF3 /;"	d
DMA_FLAG_FEIF4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_FEIF4 /;"	d
DMA_FLAG_FEIF5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_FEIF5 /;"	d
DMA_FLAG_FEIF6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_FEIF6 /;"	d
DMA_FLAG_FEIF7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_FEIF7 /;"	d
DMA_FLAG_HTIF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_HTIF0 /;"	d
DMA_FLAG_HTIF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_HTIF1 /;"	d
DMA_FLAG_HTIF2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_HTIF2 /;"	d
DMA_FLAG_HTIF3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_HTIF3 /;"	d
DMA_FLAG_HTIF4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_HTIF4 /;"	d
DMA_FLAG_HTIF5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_HTIF5 /;"	d
DMA_FLAG_HTIF6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_HTIF6 /;"	d
DMA_FLAG_HTIF7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_HTIF7 /;"	d
DMA_FLAG_TCIF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TCIF0 /;"	d
DMA_FLAG_TCIF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TCIF1 /;"	d
DMA_FLAG_TCIF2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TCIF2 /;"	d
DMA_FLAG_TCIF3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TCIF3 /;"	d
DMA_FLAG_TCIF4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TCIF4 /;"	d
DMA_FLAG_TCIF5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TCIF5 /;"	d
DMA_FLAG_TCIF6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TCIF6 /;"	d
DMA_FLAG_TCIF7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TCIF7 /;"	d
DMA_FLAG_TEIF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TEIF0 /;"	d
DMA_FLAG_TEIF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TEIF1 /;"	d
DMA_FLAG_TEIF2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TEIF2 /;"	d
DMA_FLAG_TEIF3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TEIF3 /;"	d
DMA_FLAG_TEIF4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TEIF4 /;"	d
DMA_FLAG_TEIF5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TEIF5 /;"	d
DMA_FLAG_TEIF6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TEIF6 /;"	d
DMA_FLAG_TEIF7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FLAG_TEIF7 /;"	d
DMA_FlowControllerConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)$/;"	f	typeref:typename:void
DMA_FlowCtrl_Memory	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FlowCtrl_Memory /;"	d
DMA_FlowCtrl_Peripheral	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_FlowCtrl_Peripheral /;"	d
DMA_GetCmdStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f	typeref:typename:FunctionalState
DMA_GetCurrDataCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f	typeref:typename:uint16_t
DMA_GetCurrentMemoryTarget	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f	typeref:typename:uint32_t
DMA_GetFIFOStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f	typeref:typename:uint32_t
DMA_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)$/;"	f	typeref:typename:FlagStatus
DMA_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)$/;"	f	typeref:typename:ITStatus
DMA_HIFCR_CDMEIF4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CDMEIF4 /;"	d
DMA_HIFCR_CDMEIF5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CDMEIF5 /;"	d
DMA_HIFCR_CDMEIF6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CDMEIF6 /;"	d
DMA_HIFCR_CDMEIF7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CDMEIF7 /;"	d
DMA_HIFCR_CFEIF4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CFEIF4 /;"	d
DMA_HIFCR_CFEIF5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CFEIF5 /;"	d
DMA_HIFCR_CFEIF6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CFEIF6 /;"	d
DMA_HIFCR_CFEIF7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CFEIF7 /;"	d
DMA_HIFCR_CHTIF4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CHTIF4 /;"	d
DMA_HIFCR_CHTIF5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CHTIF5 /;"	d
DMA_HIFCR_CHTIF6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CHTIF6 /;"	d
DMA_HIFCR_CHTIF7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CHTIF7 /;"	d
DMA_HIFCR_CTCIF4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CTCIF4 /;"	d
DMA_HIFCR_CTCIF5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CTCIF5 /;"	d
DMA_HIFCR_CTCIF6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CTCIF6 /;"	d
DMA_HIFCR_CTCIF7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CTCIF7 /;"	d
DMA_HIFCR_CTEIF4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CTEIF4 /;"	d
DMA_HIFCR_CTEIF5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CTEIF5 /;"	d
DMA_HIFCR_CTEIF6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CTEIF6 /;"	d
DMA_HIFCR_CTEIF7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HIFCR_CTEIF7 /;"	d
DMA_HISR_DMEIF4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_DMEIF4 /;"	d
DMA_HISR_DMEIF5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_DMEIF5 /;"	d
DMA_HISR_DMEIF6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_DMEIF6 /;"	d
DMA_HISR_DMEIF7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_DMEIF7 /;"	d
DMA_HISR_FEIF4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_FEIF4 /;"	d
DMA_HISR_FEIF5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_FEIF5 /;"	d
DMA_HISR_FEIF6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_FEIF6 /;"	d
DMA_HISR_FEIF7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_FEIF7 /;"	d
DMA_HISR_HTIF4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_HTIF4 /;"	d
DMA_HISR_HTIF5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_HTIF5 /;"	d
DMA_HISR_HTIF6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_HTIF6 /;"	d
DMA_HISR_HTIF7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_HTIF7 /;"	d
DMA_HISR_TCIF4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_TCIF4 /;"	d
DMA_HISR_TCIF5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_TCIF5 /;"	d
DMA_HISR_TCIF6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_TCIF6 /;"	d
DMA_HISR_TCIF7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_TCIF7 /;"	d
DMA_HISR_TEIF4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_TEIF4 /;"	d
DMA_HISR_TEIF5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_TEIF5 /;"	d
DMA_HISR_TEIF6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_TEIF6 /;"	d
DMA_HISR_TEIF7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_HISR_TEIF7 /;"	d
DMA_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
DMA_IT_DME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_DME /;"	d
DMA_IT_DMEIF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_DMEIF0 /;"	d
DMA_IT_DMEIF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_DMEIF1 /;"	d
DMA_IT_DMEIF2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_DMEIF2 /;"	d
DMA_IT_DMEIF3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_DMEIF3 /;"	d
DMA_IT_DMEIF4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_DMEIF4 /;"	d
DMA_IT_DMEIF5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_DMEIF5 /;"	d
DMA_IT_DMEIF6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_DMEIF6 /;"	d
DMA_IT_DMEIF7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_DMEIF7 /;"	d
DMA_IT_FE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_FE /;"	d
DMA_IT_FEIF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_FEIF0 /;"	d
DMA_IT_FEIF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_FEIF1 /;"	d
DMA_IT_FEIF2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_FEIF2 /;"	d
DMA_IT_FEIF3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_FEIF3 /;"	d
DMA_IT_FEIF4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_FEIF4 /;"	d
DMA_IT_FEIF5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_FEIF5 /;"	d
DMA_IT_FEIF6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_FEIF6 /;"	d
DMA_IT_FEIF7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_FEIF7 /;"	d
DMA_IT_HT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_HT /;"	d
DMA_IT_HTIF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_HTIF0 /;"	d
DMA_IT_HTIF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_HTIF1 /;"	d
DMA_IT_HTIF2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_HTIF2 /;"	d
DMA_IT_HTIF3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_HTIF3 /;"	d
DMA_IT_HTIF4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_HTIF4 /;"	d
DMA_IT_HTIF5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_HTIF5 /;"	d
DMA_IT_HTIF6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_HTIF6 /;"	d
DMA_IT_HTIF7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_HTIF7 /;"	d
DMA_IT_TC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TC /;"	d
DMA_IT_TCIF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TCIF0 /;"	d
DMA_IT_TCIF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TCIF1 /;"	d
DMA_IT_TCIF2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TCIF2 /;"	d
DMA_IT_TCIF3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TCIF3 /;"	d
DMA_IT_TCIF4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TCIF4 /;"	d
DMA_IT_TCIF5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TCIF5 /;"	d
DMA_IT_TCIF6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TCIF6 /;"	d
DMA_IT_TCIF7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TCIF7 /;"	d
DMA_IT_TE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TE /;"	d
DMA_IT_TEIF0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TEIF0 /;"	d
DMA_IT_TEIF1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TEIF1 /;"	d
DMA_IT_TEIF2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TEIF2 /;"	d
DMA_IT_TEIF3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TEIF3 /;"	d
DMA_IT_TEIF4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TEIF4 /;"	d
DMA_IT_TEIF5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TEIF5 /;"	d
DMA_IT_TEIF6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TEIF6 /;"	d
DMA_IT_TEIF7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_IT_TEIF7 /;"	d
DMA_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)$/;"	f	typeref:typename:void
DMA_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^}DMA_InitTypeDef;$/;"	t	typeref:struct:__anon92a266670108
DMA_LIFCR_CDMEIF0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CDMEIF0 /;"	d
DMA_LIFCR_CDMEIF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CDMEIF1 /;"	d
DMA_LIFCR_CDMEIF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CDMEIF2 /;"	d
DMA_LIFCR_CDMEIF3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CDMEIF3 /;"	d
DMA_LIFCR_CFEIF0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CFEIF0 /;"	d
DMA_LIFCR_CFEIF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CFEIF1 /;"	d
DMA_LIFCR_CFEIF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CFEIF2 /;"	d
DMA_LIFCR_CFEIF3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CFEIF3 /;"	d
DMA_LIFCR_CHTIF0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CHTIF0 /;"	d
DMA_LIFCR_CHTIF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CHTIF1 /;"	d
DMA_LIFCR_CHTIF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CHTIF2 /;"	d
DMA_LIFCR_CHTIF3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CHTIF3 /;"	d
DMA_LIFCR_CTCIF0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CTCIF0 /;"	d
DMA_LIFCR_CTCIF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CTCIF1 /;"	d
DMA_LIFCR_CTCIF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CTCIF2 /;"	d
DMA_LIFCR_CTCIF3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CTCIF3 /;"	d
DMA_LIFCR_CTEIF0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CTEIF0 /;"	d
DMA_LIFCR_CTEIF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CTEIF1 /;"	d
DMA_LIFCR_CTEIF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CTEIF2 /;"	d
DMA_LIFCR_CTEIF3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LIFCR_CTEIF3 /;"	d
DMA_LISR_DMEIF0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_DMEIF0 /;"	d
DMA_LISR_DMEIF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_DMEIF1 /;"	d
DMA_LISR_DMEIF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_DMEIF2 /;"	d
DMA_LISR_DMEIF3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_DMEIF3 /;"	d
DMA_LISR_FEIF0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_FEIF0 /;"	d
DMA_LISR_FEIF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_FEIF1 /;"	d
DMA_LISR_FEIF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_FEIF2 /;"	d
DMA_LISR_FEIF3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_FEIF3 /;"	d
DMA_LISR_HTIF0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_HTIF0 /;"	d
DMA_LISR_HTIF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_HTIF1 /;"	d
DMA_LISR_HTIF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_HTIF2 /;"	d
DMA_LISR_HTIF3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_HTIF3 /;"	d
DMA_LISR_TCIF0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_TCIF0 /;"	d
DMA_LISR_TCIF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_TCIF1 /;"	d
DMA_LISR_TCIF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_TCIF2 /;"	d
DMA_LISR_TCIF3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_TCIF3 /;"	d
DMA_LISR_TEIF0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_TEIF0 /;"	d
DMA_LISR_TEIF1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_TEIF1 /;"	d
DMA_LISR_TEIF2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_TEIF2 /;"	d
DMA_LISR_TEIF3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_LISR_TEIF3 /;"	d
DMA_Memory0BaseAddr	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_Memory0BaseAddr;    \/*!< Specifies the memory 0 base address for DMAy Streamx. $/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_MemoryBurst	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_MemoryBurst;        \/*!< Specifies the Burst transfer configuration for the memo/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_MemoryBurst_INC16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_MemoryBurst_INC16 /;"	d
DMA_MemoryBurst_INC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_MemoryBurst_INC4 /;"	d
DMA_MemoryBurst_INC8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_MemoryBurst_INC8 /;"	d
DMA_MemoryBurst_Single	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_MemoryBurst_Single /;"	d
DMA_MemoryDataSize	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_MemoryDataSize;     \/*!< Specifies the Memory data width.$/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_MemoryDataSize_Byte	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_MemoryDataSize_Byte /;"	d
DMA_MemoryDataSize_HalfWord	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_MemoryDataSize_HalfWord /;"	d
DMA_MemoryDataSize_Word	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_MemoryDataSize_Word /;"	d
DMA_MemoryInc	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_MemoryInc;          \/*!< Specifies whether the memory address register should be/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_MemoryInc_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_MemoryInc_Disable /;"	d
DMA_MemoryInc_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_MemoryInc_Enable /;"	d
DMA_MemoryTargetConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,$/;"	f	typeref:typename:void
DMA_Memory_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Memory_0 /;"	d
DMA_Memory_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Memory_1 /;"	d
DMA_Mode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_Mode;               \/*!< Specifies the operation mode of the DMAy Streamx.$/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_Mode_Circular	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Mode_Circular /;"	d
DMA_Mode_Normal	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Mode_Normal /;"	d
DMA_PINCOS_Psize	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PINCOS_Psize /;"	d
DMA_PINCOS_WordAligned	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PINCOS_WordAligned /;"	d
DMA_PeriphIncOffsetSizeConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos)$/;"	f	typeref:typename:void
DMA_PeripheralBaseAddr	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_PeripheralBaseAddr; \/*!< Specifies the peripheral base address for DMAy Streamx./;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_PeripheralBurst	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_PeripheralBurst;    \/*!< Specifies the Burst transfer configuration for the peri/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_PeripheralBurst_INC16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PeripheralBurst_INC16 /;"	d
DMA_PeripheralBurst_INC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PeripheralBurst_INC4 /;"	d
DMA_PeripheralBurst_INC8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PeripheralBurst_INC8 /;"	d
DMA_PeripheralBurst_Single	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PeripheralBurst_Single /;"	d
DMA_PeripheralDataSize	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_PeripheralDataSize; \/*!< Specifies the Peripheral data width.$/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_PeripheralDataSize_Byte	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PeripheralDataSize_Byte /;"	d
DMA_PeripheralDataSize_HalfWord	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PeripheralDataSize_HalfWord /;"	d
DMA_PeripheralDataSize_Word	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PeripheralDataSize_Word /;"	d
DMA_PeripheralInc	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_PeripheralInc;      \/*!< Specifies whether the Peripheral address register shoul/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_PeripheralInc_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PeripheralInc_Disable /;"	d
DMA_PeripheralInc_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_PeripheralInc_Enable /;"	d
DMA_Priority	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^  uint32_t DMA_Priority;           \/*!< Specifies the software priority for the DMAy Streamx.$/;"	m	struct:__anon92a266670108	typeref:typename:uint32_t
DMA_Priority_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Priority_High /;"	d
DMA_Priority_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Priority_Low /;"	d
DMA_Priority_Medium	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Priority_Medium /;"	d
DMA_Priority_VeryHigh	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define DMA_Priority_VeryHigh /;"	d
DMA_SetCurrDataCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)$/;"	f	typeref:typename:void
DMA_Stream0_IT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define DMA_Stream0_IT_MASK /;"	d	file:
DMA_Stream1_IT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define DMA_Stream1_IT_MASK /;"	d	file:
DMA_Stream2_IT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define DMA_Stream2_IT_MASK /;"	d	file:
DMA_Stream3_IT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define DMA_Stream3_IT_MASK /;"	d	file:
DMA_Stream4_IT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define DMA_Stream4_IT_MASK /;"	d	file:
DMA_Stream5_IT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define DMA_Stream5_IT_MASK /;"	d	file:
DMA_Stream6_IT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define DMA_Stream6_IT_MASK /;"	d	file:
DMA_Stream7_IT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define DMA_Stream7_IT_MASK /;"	d	file:
DMA_Stream_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} DMA_Stream_TypeDef;$/;"	t	typeref:struct:__anon5babb8180e08
DMA_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)$/;"	f	typeref:typename:void
DMA_SxCR_ACK	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_ACK /;"	d
DMA_SxCR_CHSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_CHSEL /;"	d
DMA_SxCR_CHSEL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_CHSEL_0 /;"	d
DMA_SxCR_CHSEL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_CHSEL_1 /;"	d
DMA_SxCR_CHSEL_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_CHSEL_2 /;"	d
DMA_SxCR_CIRC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_CIRC /;"	d
DMA_SxCR_CT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_CT /;"	d
DMA_SxCR_DBM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_DBM /;"	d
DMA_SxCR_DIR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_DIR /;"	d
DMA_SxCR_DIR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_DIR_0 /;"	d
DMA_SxCR_DIR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_DIR_1 /;"	d
DMA_SxCR_DMEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_DMEIE /;"	d
DMA_SxCR_EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_EN /;"	d
DMA_SxCR_HTIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_HTIE /;"	d
DMA_SxCR_MBURST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_MBURST /;"	d
DMA_SxCR_MBURST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_MBURST_0 /;"	d
DMA_SxCR_MBURST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_MBURST_1 /;"	d
DMA_SxCR_MINC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_MINC /;"	d
DMA_SxCR_MSIZE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_MSIZE /;"	d
DMA_SxCR_MSIZE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_MSIZE_0 /;"	d
DMA_SxCR_MSIZE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_MSIZE_1 /;"	d
DMA_SxCR_PBURST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PBURST /;"	d
DMA_SxCR_PBURST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PBURST_0 /;"	d
DMA_SxCR_PBURST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PBURST_1 /;"	d
DMA_SxCR_PFCTRL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PFCTRL /;"	d
DMA_SxCR_PINC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PINC /;"	d
DMA_SxCR_PINCOS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PINCOS /;"	d
DMA_SxCR_PL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PL /;"	d
DMA_SxCR_PL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PL_0 /;"	d
DMA_SxCR_PL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PL_1 /;"	d
DMA_SxCR_PSIZE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PSIZE /;"	d
DMA_SxCR_PSIZE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PSIZE_0 /;"	d
DMA_SxCR_PSIZE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_PSIZE_1 /;"	d
DMA_SxCR_TCIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_TCIE /;"	d
DMA_SxCR_TEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxCR_TEIE /;"	d
DMA_SxFCR_DMDIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxFCR_DMDIS /;"	d
DMA_SxFCR_FEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxFCR_FEIE /;"	d
DMA_SxFCR_FS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxFCR_FS /;"	d
DMA_SxFCR_FS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxFCR_FS_0 /;"	d
DMA_SxFCR_FS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxFCR_FS_1 /;"	d
DMA_SxFCR_FS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxFCR_FS_2 /;"	d
DMA_SxFCR_FTH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxFCR_FTH /;"	d
DMA_SxFCR_FTH_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxFCR_FTH_0 /;"	d
DMA_SxFCR_FTH_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxFCR_FTH_1 /;"	d
DMA_SxNDT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT /;"	d
DMA_SxNDT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_0 /;"	d
DMA_SxNDT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_1 /;"	d
DMA_SxNDT_10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_10 /;"	d
DMA_SxNDT_11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_11 /;"	d
DMA_SxNDT_12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_12 /;"	d
DMA_SxNDT_13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_13 /;"	d
DMA_SxNDT_14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_14 /;"	d
DMA_SxNDT_15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_15 /;"	d
DMA_SxNDT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_2 /;"	d
DMA_SxNDT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_3 /;"	d
DMA_SxNDT_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_4 /;"	d
DMA_SxNDT_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_5 /;"	d
DMA_SxNDT_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_6 /;"	d
DMA_SxNDT_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_7 /;"	d
DMA_SxNDT_8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_8 /;"	d
DMA_SxNDT_9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define DMA_SxNDT_9 /;"	d
DMA_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} DMA_TypeDef;$/;"	t	typeref:struct:__anon5babb8180f08
DOR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DOR1;     \/*!< DAC channel1 data output register,                       Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DOR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DOR2;     \/*!< DAC channel2 data output register,                       Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
DOR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^#define DOR_OFFSET /;"	d	file:
DOUT	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DOUT;   \/*!< CRYP data output register,                        Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
DP83848_PHY_ADDRESS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define DP83848_PHY_ADDRESS /;"	d
DR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t DR;         \/*!< I2C Data register,          Address offset: 0x10 *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:__IO uint16_t
DR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t DR;         \/*!< SPI data register,                                  Address of/;"	m	struct:__anon5babb8182008	typeref:typename:__IO uint16_t
DR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t DR;         \/*!< USART Data register,                     Address offset: 0x04 /;"	m	struct:__anon5babb8182208	typeref:typename:__IO uint16_t
DR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DR;         \/*!< CRC Data register,             Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8180a08	typeref:typename:__IO uint32_t
DR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DR;       \/*!< DCMI data register,                            Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
DR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DR;      \/*!< RTC date register,                                        Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
DR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DR;     \/*!< ADC regular data register,                   Address offset: 0x4C /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
DR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DR;     \/*!< CRYP data input register,                         Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
DR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DR;  \/*!< RNG data register,    Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8182608	typeref:typename:__IO uint32_t
DTIMER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t DTIMER;         \/*!< SDIO data timer register,       Address offset: 0x24 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__IO uint32_t
DUAL_SWTRIG_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^#define DUAL_SWTRIG_RESET /;"	d	file:
DUAL_SWTRIG_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.c	/^#define DUAL_SWTRIG_SET /;"	d	file:
DUMMY_BYTE	src/drivers/nrf24l01.c	/^#define DUMMY_BYTE /;"	d	file:
DUMMY_BYTE	src/utils/stm32f4_discovery_lis302dl.c	/^#define DUMMY_BYTE /;"	d	file:
DUMMY_C	src/dummy.c	/^#define DUMMY_C$/;"	d	file:
DURATION	tools/genmsg/src/genmsg/msgs.py	/^DURATION = 'duration'$/;"	v
DURATION_MSG	tools/genmsg/src/genmsg/msgs.py	/^DURATION_MSG = "int32 secs\\nint32 nsecs"$/;"	v
Data	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t Data[8]; \/*!< Contains the data to be received. It ranges from 0 to $/;"	m	struct:__anon9289f0a70408	typeref:typename:uint8_t[8]
Data	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t Data[8]; \/*!< Contains the data to be transmitted. It ranges from 0 $/;"	m	struct:__anon9289f0a70308	typeref:typename:uint8_t[8]
Data	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^  uint32_t Data[5];      \/*!< Message digest result : 5x 32bit words for SHA1 or $/;"	m	struct:__anonef757e390208	typeref:typename:uint32_t[5]
DebugMon_Handler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_it.c	/^void DebugMon_Handler(void)$/;"	f	typeref:typename:void
DebugMonitor_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  DebugMonitor_IRQn           = -4,     \/*!< 12 Cortex-M4 Debug Monitor Interrupt              /;"	e	enum:IRQn
Default_Handler	src/startup/startup_stm32f4xx.s	/^Default_Handler:$/;"	l
Default_Handler	startup_stm32f4xx.s	/^Default_Handler:$/;"	l
DevIdVector	src/elka_comm/common/pyelka_common.cpp	/^typedef std::vector<dev_id_t> DevIdVector;$/;"	t	typeref:typename:std::vector<dev_id_t>	file:
DevIdVector	src/elka_comm/pyelka_comm.cpp	/^typedef std::vector<dev_id_t> DevIdVector;$/;"	t	typeref:typename:std::vector<dev_id_t>	file:
DevPropVector	src/elka_comm/common/pyelka_common.cpp	/^typedef std::vector<dev_prop_t> DevPropVector;$/;"	t	typeref:typename:std::vector<dev_prop_t>	file:
DevPropVector	src/elka_comm/pyelka_comm.cpp	/^typedef std::vector<dev_prop_t> DevPropVector;$/;"	t	typeref:typename:std::vector<dev_prop_t>	file:
Developer documenation	tools/genmsg/doc/developer.rst	/^Developer documenation$/;"	c
DeviceRoute	src/elka_comm/common/elka_comm.cpp	/^elka::DeviceRoute::DeviceRoute() {$/;"	f	class:elka::DeviceRoute
DeviceRoute	src/elka_comm/common/elka_comm.cpp	/^elka::DeviceRoute::DeviceRoute(DeviceRoute *dr) {$/;"	f	class:elka::DeviceRoute
DeviceRoute	src/elka_comm/common/elka_comm.cpp	/^elka::DeviceRoute::DeviceRoute(std::vector<dev_id_t> *route,$/;"	f	class:elka::DeviceRoute
DeviceRoute	src/elka_comm/common/elka_comm.h	/^struct elka::DeviceRoute {$/;"	s	class:elka
DoubleClick_Axes	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t DoubleClick_Axes;                   \/* Double Click Axes Interrupts *\/ $/;"	m	struct:__anon556faaba0308	typeref:typename:uint8_t
ECCR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ECCR2;      \/*!< NAND Flash ECC result registers 2,                   Address o/;"	m	struct:__anon5babb8181508	typeref:typename:__IO uint32_t
ECCR3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ECCR3;      \/*!< NAND Flash ECC result registers 3,                   Address o/;"	m	struct:__anon5babb8181608	typeref:typename:__IO uint32_t
EGR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t EGR;         \/*!< TIM event generation register,       Address offset: 0x14 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
ELF_SRCS	Debug/sources.mk	/^ELF_SRCS := $/;"	m
ELKAPort	src/elka_comm/free_rtos/elka_devices.cpp	/^elka::ELKAPort::ELKAPort(uint8_t port_num, uint8_t port_type,$/;"	f	class:elka::ELKAPort
ELKAPort	src/elka_comm/free_rtos/elka_devices.h	/^class elka::ELKAPort : public elka::CommPort {$/;"	c	class:elka
ELKA_COMM_H	src/elka_comm/common/elka_comm.h	/^#define ELKA_COMM_H$/;"	d
ELKA_FREE_RTOS_DEVICES_H	src/elka_comm/free_rtos/elka_devices.h	/^#define ELKA_FREE_RTOS_DEVICES_H$/;"	d
ELKA_FREE_RTOS_H	src/elka_comm/free_rtos/elka_free_rtos.h	/^#define ELKA_FREE_RTOS_H$/;"	d
ELKA_H	src/elka_comm/common/elka.h	/^#define ELKA_H$/;"	d
ELKA_MANAGER_H	src/elka_comm/posix/elka_manager.h	/^#define ELKA_MANAGER_H$/;"	d
ELKA_POSIX_DEVICES_H	src/elka_comm/gnd_station/elka_devices.h	/^#define ELKA_POSIX_DEVICES_H$/;"	d
ELKA_POSIX_DEVICES_H	src/elka_comm/posix/elka_devices.h	/^#define ELKA_POSIX_DEVICES_H$/;"	d
ELKA_POSIX_H	src/elka_comm/posix/elka_posix.h	/^#define ELKA_POSIX_H$/;"	d
ELKA_SIDE	src/elka_comm/common/elka.h	/^#define ELKA_SIDE /;"	d
EMR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t EMR;    \/*!< EXTI Event mask register,                Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8181108	typeref:typename:__IO uint32_t
ENABLE	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon5babb8180203
ENCMDCOMPL_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define ENCMDCOMPL_BitNumber /;"	d	file:
EQUALS	build_elka/Makefile	/^EQUALS = =$/;"	m
EQUALS	build_elka/src/FreeRTOS/Makefile	/^EQUALS = =$/;"	m
EQUALS	build_elka/src/Makefile	/^EQUALS = =$/;"	m
EQUALS	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^EQUALS = =$/;"	m
EQUALS	build_elka/src/drivers/Makefile	/^EQUALS = =$/;"	m
EQUALS	build_elka/src/elka_hal/Makefile	/^EQUALS = =$/;"	m
EQUALS	build_elka/src/modules/Makefile	/^EQUALS = =$/;"	m
EQUALS	build_elka/src/utils/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/FreeRTOS/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/STM32F4xx_StdPeriph_Driver/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/drivers/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/elka_hal/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/modules/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/utils/Makefile	/^EQUALS = =$/;"	m
ERROR	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	e	enum:__anon5babb8180303
ERROR	src/elka_comm/qurt/status.h	/^#define ERROR /;"	d
ESCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ESCR;     \/*!< DCMI embedded synchronization code register,   Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
ESR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              ESR;                 \/*!< CAN error status register,           Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
ESUR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ESUR;     \/*!< DCMI embedded synchronization unmask register, Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
ETH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH /;"	d
ETH_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_BASE /;"	d
ETH_DMABMR_AAB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_AAB /;"	d
ETH_DMABMR_DA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_DA /;"	d
ETH_DMABMR_DSL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_DSL /;"	d
ETH_DMABMR_EDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_EDE /;"	d
ETH_DMABMR_FB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_FB /;"	d
ETH_DMABMR_FPM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_FPM /;"	d
ETH_DMABMR_PBL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_PBL /;"	d
ETH_DMABMR_PBL_16Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_16Beat /;"	d
ETH_DMABMR_PBL_1Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_1Beat /;"	d
ETH_DMABMR_PBL_2Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_2Beat /;"	d
ETH_DMABMR_PBL_32Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_32Beat /;"	d
ETH_DMABMR_PBL_4Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_4Beat /;"	d
ETH_DMABMR_PBL_4xPBL_128Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_128Beat /;"	d
ETH_DMABMR_PBL_4xPBL_16Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_16Beat /;"	d
ETH_DMABMR_PBL_4xPBL_32Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_32Beat /;"	d
ETH_DMABMR_PBL_4xPBL_4Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_4Beat /;"	d
ETH_DMABMR_PBL_4xPBL_64Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_64Beat /;"	d
ETH_DMABMR_PBL_4xPBL_8Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_8Beat /;"	d
ETH_DMABMR_PBL_8Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_PBL_8Beat /;"	d
ETH_DMABMR_RDP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_RDP /;"	d
ETH_DMABMR_RDP_16Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_16Beat /;"	d
ETH_DMABMR_RDP_1Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_1Beat /;"	d
ETH_DMABMR_RDP_2Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_2Beat /;"	d
ETH_DMABMR_RDP_32Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_32Beat /;"	d
ETH_DMABMR_RDP_4Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_4Beat /;"	d
ETH_DMABMR_RDP_4xPBL_128Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_128Beat /;"	d
ETH_DMABMR_RDP_4xPBL_16Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_16Beat /;"	d
ETH_DMABMR_RDP_4xPBL_32Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_32Beat /;"	d
ETH_DMABMR_RDP_4xPBL_4Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_4Beat /;"	d
ETH_DMABMR_RDP_4xPBL_64Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_64Beat /;"	d
ETH_DMABMR_RDP_4xPBL_8Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_8Beat /;"	d
ETH_DMABMR_RDP_8Beat	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RDP_8Beat /;"	d
ETH_DMABMR_RTPR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_RTPR /;"	d
ETH_DMABMR_RTPR_1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RTPR_1_1 /;"	d
ETH_DMABMR_RTPR_2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RTPR_2_1 /;"	d
ETH_DMABMR_RTPR_3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RTPR_3_1 /;"	d
ETH_DMABMR_RTPR_4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMABMR_RTPR_4_1 /;"	d
ETH_DMABMR_SR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_SR /;"	d
ETH_DMABMR_USP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMABMR_USP /;"	d
ETH_DMACHRBAR_HRBAP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMACHRBAR_HRBAP /;"	d
ETH_DMACHRDR_HRDAP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMACHRDR_HRDAP /;"	d
ETH_DMACHTBAR_HTBAP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMACHTBAR_HTBAP /;"	d
ETH_DMACHTDR_HTDAP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMACHTDR_HTDAP /;"	d
ETH_DMAIER_AISE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_AISE /;"	d
ETH_DMAIER_ERIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_ERIE /;"	d
ETH_DMAIER_ETIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_ETIE /;"	d
ETH_DMAIER_FBEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_FBEIE /;"	d
ETH_DMAIER_NISE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_NISE /;"	d
ETH_DMAIER_RBUIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_RBUIE /;"	d
ETH_DMAIER_RIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_RIE /;"	d
ETH_DMAIER_ROIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_ROIE /;"	d
ETH_DMAIER_RPSIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_RPSIE /;"	d
ETH_DMAIER_RWTIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_RWTIE /;"	d
ETH_DMAIER_TBUIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_TBUIE /;"	d
ETH_DMAIER_TIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_TIE /;"	d
ETH_DMAIER_TJTIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_TJTIE /;"	d
ETH_DMAIER_TPSIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_TPSIE /;"	d
ETH_DMAIER_TUIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAIER_TUIE /;"	d
ETH_DMAMFBOCR_MFA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAMFBOCR_MFA /;"	d
ETH_DMAMFBOCR_MFC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAMFBOCR_MFC /;"	d
ETH_DMAMFBOCR_OFOC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAMFBOCR_OFOC /;"	d
ETH_DMAMFBOCR_OMFC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAMFBOCR_OMFC /;"	d
ETH_DMAOMR_DFRF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_DFRF /;"	d
ETH_DMAOMR_DTCEFD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_DTCEFD /;"	d
ETH_DMAOMR_FEF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_FEF /;"	d
ETH_DMAOMR_FTF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_FTF /;"	d
ETH_DMAOMR_FUGF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_FUGF /;"	d
ETH_DMAOMR_OSF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_OSF /;"	d
ETH_DMAOMR_RSF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_RSF /;"	d
ETH_DMAOMR_RTC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_RTC /;"	d
ETH_DMAOMR_RTC_128Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_RTC_128Bytes /;"	d
ETH_DMAOMR_RTC_32Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_RTC_32Bytes /;"	d
ETH_DMAOMR_RTC_64Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_RTC_64Bytes /;"	d
ETH_DMAOMR_RTC_96Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_RTC_96Bytes /;"	d
ETH_DMAOMR_SR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_SR /;"	d
ETH_DMAOMR_ST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_ST /;"	d
ETH_DMAOMR_TSF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_TSF /;"	d
ETH_DMAOMR_TTC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMAOMR_TTC /;"	d
ETH_DMAOMR_TTC_128Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_TTC_128Bytes /;"	d
ETH_DMAOMR_TTC_16Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_TTC_16Bytes /;"	d
ETH_DMAOMR_TTC_192Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_TTC_192Bytes /;"	d
ETH_DMAOMR_TTC_24Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_TTC_24Bytes /;"	d
ETH_DMAOMR_TTC_256Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_TTC_256Bytes /;"	d
ETH_DMAOMR_TTC_32Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_TTC_32Bytes /;"	d
ETH_DMAOMR_TTC_40Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_TTC_40Bytes /;"	d
ETH_DMAOMR_TTC_64Bytes	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMAOMR_TTC_64Bytes /;"	d
ETH_DMARDLAR_SRL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMARDLAR_SRL /;"	d
ETH_DMARPDR_RPD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMARPDR_RPD /;"	d
ETH_DMASR_AIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_AIS /;"	d
ETH_DMASR_EBS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_EBS /;"	d
ETH_DMASR_EBS_DataTransfTx	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_EBS_DataTransfTx /;"	d
ETH_DMASR_EBS_DescAccess	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_EBS_DescAccess /;"	d
ETH_DMASR_EBS_ReadTransf	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_EBS_ReadTransf /;"	d
ETH_DMASR_ERS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_ERS /;"	d
ETH_DMASR_ETS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_ETS /;"	d
ETH_DMASR_FBES	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_FBES /;"	d
ETH_DMASR_MMCS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_MMCS /;"	d
ETH_DMASR_NIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_NIS /;"	d
ETH_DMASR_PMTS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_PMTS /;"	d
ETH_DMASR_RBUS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_RBUS /;"	d
ETH_DMASR_ROS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_ROS /;"	d
ETH_DMASR_RPS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_RPS /;"	d
ETH_DMASR_RPSS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_RPSS /;"	d
ETH_DMASR_RPS_Closing	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_RPS_Closing /;"	d
ETH_DMASR_RPS_Fetching	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_RPS_Fetching /;"	d
ETH_DMASR_RPS_Queuing	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_RPS_Queuing /;"	d
ETH_DMASR_RPS_Stopped	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_RPS_Stopped /;"	d
ETH_DMASR_RPS_Suspended	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_RPS_Suspended /;"	d
ETH_DMASR_RPS_Waiting	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_RPS_Waiting /;"	d
ETH_DMASR_RS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_RS /;"	d
ETH_DMASR_RWTS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_RWTS /;"	d
ETH_DMASR_TBUS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_TBUS /;"	d
ETH_DMASR_TJTS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_TJTS /;"	d
ETH_DMASR_TPS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_TPS /;"	d
ETH_DMASR_TPSS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_TPSS /;"	d
ETH_DMASR_TPS_Closing	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_TPS_Closing /;"	d
ETH_DMASR_TPS_Fetching	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_TPS_Fetching /;"	d
ETH_DMASR_TPS_Reading	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_TPS_Reading /;"	d
ETH_DMASR_TPS_Stopped	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_TPS_Stopped /;"	d
ETH_DMASR_TPS_Suspended	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_TPS_Suspended /;"	d
ETH_DMASR_TPS_Waiting	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_DMASR_TPS_Waiting /;"	d
ETH_DMASR_TS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_TS /;"	d
ETH_DMASR_TSTS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_TSTS /;"	d
ETH_DMASR_TUS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMASR_TUS /;"	d
ETH_DMATDLAR_STL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMATDLAR_STL /;"	d
ETH_DMATPDR_TPD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMATPDR_TPD /;"	d
ETH_DMA_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_DMA_BASE /;"	d
ETH_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  ETH_IRQn                    = 61,     \/*!< Ethernet global Interrupt                         /;"	e	enum:IRQn
ETH_MACA0HR_MACA0H	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA0HR_MACA0H /;"	d
ETH_MACA0LR_MACA0L	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA0LR_MACA0L /;"	d
ETH_MACA1HR_AE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA1HR_AE /;"	d
ETH_MACA1HR_MACA1H	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA1HR_MACA1H /;"	d
ETH_MACA1HR_MBC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA1HR_MBC /;"	d
ETH_MACA1HR_MBC_HBits15_8	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA1HR_MBC_HBits15_8 /;"	d
ETH_MACA1HR_MBC_HBits7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA1HR_MBC_HBits7_0 /;"	d
ETH_MACA1HR_MBC_LBits15_8	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA1HR_MBC_LBits15_8 /;"	d
ETH_MACA1HR_MBC_LBits23_16	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA1HR_MBC_LBits23_16 /;"	d
ETH_MACA1HR_MBC_LBits31_24	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA1HR_MBC_LBits31_24 /;"	d
ETH_MACA1HR_MBC_LBits7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA1HR_MBC_LBits7_0 /;"	d
ETH_MACA1HR_SA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA1HR_SA /;"	d
ETH_MACA1LR_MACA1L	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA1LR_MACA1L /;"	d
ETH_MACA2HR_AE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA2HR_AE /;"	d
ETH_MACA2HR_MACA2H	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA2HR_MACA2H /;"	d
ETH_MACA2HR_MBC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA2HR_MBC /;"	d
ETH_MACA2HR_MBC_HBits15_8	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA2HR_MBC_HBits15_8 /;"	d
ETH_MACA2HR_MBC_HBits7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA2HR_MBC_HBits7_0 /;"	d
ETH_MACA2HR_MBC_LBits15_8	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA2HR_MBC_LBits15_8 /;"	d
ETH_MACA2HR_MBC_LBits23_16	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA2HR_MBC_LBits23_16 /;"	d
ETH_MACA2HR_MBC_LBits31_24	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA2HR_MBC_LBits31_24 /;"	d
ETH_MACA2HR_MBC_LBits7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA2HR_MBC_LBits7_0 /;"	d
ETH_MACA2HR_SA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA2HR_SA /;"	d
ETH_MACA2LR_MACA2L	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA2LR_MACA2L /;"	d
ETH_MACA3HR_AE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA3HR_AE /;"	d
ETH_MACA3HR_MACA3H	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA3HR_MACA3H /;"	d
ETH_MACA3HR_MBC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA3HR_MBC /;"	d
ETH_MACA3HR_MBC_HBits15_8	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA3HR_MBC_HBits15_8 /;"	d
ETH_MACA3HR_MBC_HBits7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA3HR_MBC_HBits7_0 /;"	d
ETH_MACA3HR_MBC_LBits15_8	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA3HR_MBC_LBits15_8 /;"	d
ETH_MACA3HR_MBC_LBits23_16	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA3HR_MBC_LBits23_16 /;"	d
ETH_MACA3HR_MBC_LBits31_24	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA3HR_MBC_LBits31_24 /;"	d
ETH_MACA3HR_MBC_LBits7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACA3HR_MBC_LBits7_0 /;"	d
ETH_MACA3HR_SA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA3HR_SA /;"	d
ETH_MACA3LR_MACA3L	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACA3LR_MACA3L /;"	d
ETH_MACCR_APCS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_APCS /;"	d
ETH_MACCR_BL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_BL /;"	d
ETH_MACCR_BL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_BL_1 /;"	d
ETH_MACCR_BL_10	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_BL_10 /;"	d
ETH_MACCR_BL_4	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_BL_4 /;"	d
ETH_MACCR_BL_8	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_BL_8 /;"	d
ETH_MACCR_CSD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_CSD /;"	d
ETH_MACCR_DC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_DC /;"	d
ETH_MACCR_DM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_DM /;"	d
ETH_MACCR_FES	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_FES /;"	d
ETH_MACCR_IFG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_IFG /;"	d
ETH_MACCR_IFG_40Bit	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_IFG_40Bit /;"	d
ETH_MACCR_IFG_48Bit	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_IFG_48Bit /;"	d
ETH_MACCR_IFG_56Bit	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_IFG_56Bit /;"	d
ETH_MACCR_IFG_64Bit	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_IFG_64Bit /;"	d
ETH_MACCR_IFG_72Bit	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_IFG_72Bit /;"	d
ETH_MACCR_IFG_80Bit	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_IFG_80Bit /;"	d
ETH_MACCR_IFG_88Bit	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACCR_IFG_88Bit /;"	d
ETH_MACCR_IFG_96Bit	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_IFG_96Bit /;"	d
ETH_MACCR_IPCO	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_IPCO /;"	d
ETH_MACCR_JD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_JD /;"	d
ETH_MACCR_LM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_LM /;"	d
ETH_MACCR_RD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_RD /;"	d
ETH_MACCR_RE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_RE /;"	d
ETH_MACCR_ROD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_ROD /;"	d
ETH_MACCR_TE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_TE /;"	d
ETH_MACCR_WD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACCR_WD /;"	d
ETH_MACFCR_FCBBPA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFCR_FCBBPA /;"	d
ETH_MACFCR_PLT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFCR_PLT /;"	d
ETH_MACFCR_PLT_Minus144	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACFCR_PLT_Minus144 /;"	d
ETH_MACFCR_PLT_Minus256	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACFCR_PLT_Minus256 /;"	d
ETH_MACFCR_PLT_Minus28	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACFCR_PLT_Minus28 /;"	d
ETH_MACFCR_PLT_Minus4	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACFCR_PLT_Minus4 /;"	d
ETH_MACFCR_PT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFCR_PT /;"	d
ETH_MACFCR_RFCE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFCR_RFCE /;"	d
ETH_MACFCR_TFCE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFCR_TFCE /;"	d
ETH_MACFCR_UPFD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFCR_UPFD /;"	d
ETH_MACFCR_ZQPD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFCR_ZQPD /;"	d
ETH_MACFFR_BFD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_BFD /;"	d
ETH_MACFFR_DAIF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_DAIF /;"	d
ETH_MACFFR_HM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_HM /;"	d
ETH_MACFFR_HPF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_HPF /;"	d
ETH_MACFFR_HU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_HU /;"	d
ETH_MACFFR_PAM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_PAM /;"	d
ETH_MACFFR_PCF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_PCF /;"	d
ETH_MACFFR_PCF_BlockAll	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACFFR_PCF_BlockAll /;"	d
ETH_MACFFR_PCF_ForwardAll	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACFFR_PCF_ForwardAll /;"	d
ETH_MACFFR_PCF_ForwardPassedAddrFilter	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter /;"	d
ETH_MACFFR_PM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_PM /;"	d
ETH_MACFFR_RA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_RA /;"	d
ETH_MACFFR_SAF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_SAF /;"	d
ETH_MACFFR_SAIF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACFFR_SAIF /;"	d
ETH_MACHTHR_HTH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACHTHR_HTH /;"	d
ETH_MACHTLR_HTL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACHTLR_HTL /;"	d
ETH_MACIMR_PMTIM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACIMR_PMTIM /;"	d
ETH_MACIMR_TSTIM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACIMR_TSTIM /;"	d
ETH_MACMIIAR_CR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACMIIAR_CR /;"	d
ETH_MACMIIAR_CR_Div102	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACMIIAR_CR_Div102 /;"	d
ETH_MACMIIAR_CR_Div16	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACMIIAR_CR_Div16 /;"	d
ETH_MACMIIAR_CR_Div26	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACMIIAR_CR_Div26 /;"	d
ETH_MACMIIAR_CR_Div42	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACMIIAR_CR_Div42 /;"	d
ETH_MACMIIAR_CR_Div62	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define ETH_MACMIIAR_CR_Div62 /;"	d
ETH_MACMIIAR_MB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACMIIAR_MB /;"	d
ETH_MACMIIAR_MR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACMIIAR_MR /;"	d
ETH_MACMIIAR_MW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACMIIAR_MW /;"	d
ETH_MACMIIAR_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACMIIAR_PA /;"	d
ETH_MACMIIDR_MD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACMIIDR_MD /;"	d
ETH_MACPMTCSR_GU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACPMTCSR_GU /;"	d
ETH_MACPMTCSR_MPE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACPMTCSR_MPE /;"	d
ETH_MACPMTCSR_MPR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACPMTCSR_MPR /;"	d
ETH_MACPMTCSR_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACPMTCSR_PD /;"	d
ETH_MACPMTCSR_WFE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACPMTCSR_WFE /;"	d
ETH_MACPMTCSR_WFFRPR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACPMTCSR_WFFRPR /;"	d
ETH_MACPMTCSR_WFR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACPMTCSR_WFR /;"	d
ETH_MACRWUFFR_D	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACRWUFFR_D /;"	d
ETH_MACSR_MMCS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACSR_MMCS /;"	d
ETH_MACSR_MMCTS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACSR_MMCTS /;"	d
ETH_MACSR_MMMCRS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACSR_MMMCRS /;"	d
ETH_MACSR_PMTS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACSR_PMTS /;"	d
ETH_MACSR_TSTS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACSR_TSTS /;"	d
ETH_MACVLANTR_VLANTC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACVLANTR_VLANTC /;"	d
ETH_MACVLANTR_VLANTI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MACVLANTR_VLANTI /;"	d
ETH_MAC_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MAC_BASE /;"	d
ETH_MMCCR_CR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCCR_CR /;"	d
ETH_MMCCR_CSR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCCR_CSR /;"	d
ETH_MMCCR_MCF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCCR_MCF /;"	d
ETH_MMCCR_MCFHP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCCR_MCFHP /;"	d
ETH_MMCCR_MCP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCCR_MCP /;"	d
ETH_MMCCR_ROR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCCR_ROR /;"	d
ETH_MMCRFAECR_RFAEC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCRFAECR_RFAEC /;"	d
ETH_MMCRFCECR_RFCEC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCRFCECR_RFCEC /;"	d
ETH_MMCRGUFCR_RGUFC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCRGUFCR_RGUFC /;"	d
ETH_MMCRIMR_RFAEM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCRIMR_RFAEM /;"	d
ETH_MMCRIMR_RFCEM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCRIMR_RFCEM /;"	d
ETH_MMCRIMR_RGUFM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCRIMR_RGUFM /;"	d
ETH_MMCRIR_RFAES	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCRIR_RFAES /;"	d
ETH_MMCRIR_RFCES	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCRIR_RFCES /;"	d
ETH_MMCRIR_RGUFS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCRIR_RGUFS /;"	d
ETH_MMCTGFCR_TGFC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCTGFCR_TGFC /;"	d
ETH_MMCTGFMSCCR_TGFMSCC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCTGFMSCCR_TGFMSCC /;"	d
ETH_MMCTGFSCCR_TGFSCC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCTGFSCCR_TGFSCC /;"	d
ETH_MMCTIMR_TGFM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCTIMR_TGFM /;"	d
ETH_MMCTIMR_TGFMSCM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCTIMR_TGFMSCM /;"	d
ETH_MMCTIMR_TGFSCM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCTIMR_TGFSCM /;"	d
ETH_MMCTIR_TGFMSCS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCTIR_TGFMSCS /;"	d
ETH_MMCTIR_TGFS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCTIR_TGFS /;"	d
ETH_MMCTIR_TGFSCS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMCTIR_TGFSCS /;"	d
ETH_MMC_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_MMC_BASE /;"	d
ETH_PTPSSIR_STSSI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPSSIR_STSSI /;"	d
ETH_PTPTSAR_TSA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSAR_TSA /;"	d
ETH_PTPTSCR_TSARU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSCR_TSARU /;"	d
ETH_PTPTSCR_TSCNT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSCR_TSCNT /;"	d
ETH_PTPTSCR_TSE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSCR_TSE /;"	d
ETH_PTPTSCR_TSFCU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSCR_TSFCU /;"	d
ETH_PTPTSCR_TSITE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSCR_TSITE /;"	d
ETH_PTPTSCR_TSSTI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSCR_TSSTI /;"	d
ETH_PTPTSCR_TSSTU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSCR_TSSTU /;"	d
ETH_PTPTSHR_STS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSHR_STS /;"	d
ETH_PTPTSHUR_TSUS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSHUR_TSUS /;"	d
ETH_PTPTSLR_STPNS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSLR_STPNS /;"	d
ETH_PTPTSLR_STSS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSLR_STSS /;"	d
ETH_PTPTSLUR_TSUPNS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSLUR_TSUPNS /;"	d
ETH_PTPTSLUR_TSUSS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSLUR_TSUSS /;"	d
ETH_PTPTSSR_TSPTPPSV2E	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSSR_TSPTPPSV2E /;"	d
ETH_PTPTSSR_TSSARFE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSSR_TSSARFE /;"	d
ETH_PTPTSSR_TSSEME	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSSR_TSSEME /;"	d
ETH_PTPTSSR_TSSIPV4FE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSSR_TSSIPV4FE /;"	d
ETH_PTPTSSR_TSSIPV6FE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSSR_TSSIPV6FE /;"	d
ETH_PTPTSSR_TSSMRME	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSSR_TSSMRME /;"	d
ETH_PTPTSSR_TSSO	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSSR_TSSO /;"	d
ETH_PTPTSSR_TSSPTPOEFE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSSR_TSSPTPOEFE /;"	d
ETH_PTPTSSR_TSSSR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSSR_TSSSR /;"	d
ETH_PTPTSSR_TSTTR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTSSR_TSTTR /;"	d
ETH_PTPTTHR_TTSH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTTHR_TTSH /;"	d
ETH_PTPTTLR_TTSL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTPTTLR_TTSL /;"	d
ETH_PTP_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define ETH_PTP_BASE /;"	d
ETH_RXBUFNB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define ETH_RXBUFNB /;"	d
ETH_RX_BUF_SIZE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define ETH_RX_BUF_SIZE /;"	d
ETH_TXBUFNB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define ETH_TXBUFNB /;"	d
ETH_TX_BUF_SIZE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define ETH_TX_BUF_SIZE /;"	d
ETH_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} ETH_TypeDef;$/;"	t	typeref:struct:__anon5babb8181008
ETH_WKUP_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  ETH_WKUP_IRQn               = 62,     \/*!< Ethernet Wakeup through EXTI line Interrupt       /;"	e	enum:IRQn
EWI_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^#define EWI_BitNumber /;"	d	file:
EWUP_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define EWUP_BitNumber /;"	d	file:
EXTERNAL_CLOCK_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^  #define EXTERNAL_CLOCK_VALUE /;"	d
EXTI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define EXTI /;"	d
EXTI0_IRQHandler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_it.c	/^void EXTI0_IRQHandler(void)$/;"	f	typeref:typename:void
EXTI0_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  EXTI0_IRQn                  = 6,      \/*!< EXTI Line0 Interrupt                              /;"	e	enum:IRQn
EXTI15_10_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  EXTI15_10_IRQn              = 40,     \/*!< External Line[15:10] Interrupts                   /;"	e	enum:IRQn
EXTI1_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  EXTI1_IRQn                  = 7,      \/*!< EXTI Line1 Interrupt                              /;"	e	enum:IRQn
EXTI2_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  EXTI2_IRQn                  = 8,      \/*!< EXTI Line2 Interrupt                              /;"	e	enum:IRQn
EXTI3_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  EXTI3_IRQn                  = 9,      \/*!< EXTI Line3 Interrupt                              /;"	e	enum:IRQn
EXTI4_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  EXTI4_IRQn                  = 10,     \/*!< EXTI Line4 Interrupt                              /;"	e	enum:IRQn
EXTI9_5_IRQHandler	src/drivers/nvic.c	/^void EXTI9_5_IRQHandler(void)$/;"	f	typeref:typename:void
EXTI9_5_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  EXTI9_5_IRQn                = 23,     \/*!< External Line[9:5] Interrupts                     /;"	e	enum:IRQn
EXTICR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t EXTICR[4];    \/*!< SYSCFG external interrupt configuration registers, Address o/;"	m	struct:__anon5babb8181908	typeref:typename:__IO uint32_t[4]
EXTIMode_TypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^}EXTIMode_TypeDef;$/;"	t	typeref:enum:__anonea16c88f0103
EXTITrigger_TypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^}EXTITrigger_TypeDef;$/;"	t	typeref:enum:__anonea16c88f0203
EXTI_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define EXTI_BASE /;"	d
EXTI_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.c	/^void EXTI_ClearFlag(uint32_t EXTI_Line)$/;"	f	typeref:typename:void
EXTI_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.c	/^void EXTI_ClearITPendingBit(uint32_t EXTI_Line)$/;"	f	typeref:typename:void
EXTI_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.c	/^void EXTI_DeInit(void)$/;"	f	typeref:typename:void
EXTI_EMR_MR0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR0 /;"	d
EXTI_EMR_MR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR1 /;"	d
EXTI_EMR_MR10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR10 /;"	d
EXTI_EMR_MR11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR11 /;"	d
EXTI_EMR_MR12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR12 /;"	d
EXTI_EMR_MR13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR13 /;"	d
EXTI_EMR_MR14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR14 /;"	d
EXTI_EMR_MR15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR15 /;"	d
EXTI_EMR_MR16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR16 /;"	d
EXTI_EMR_MR17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR17 /;"	d
EXTI_EMR_MR18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR18 /;"	d
EXTI_EMR_MR19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR19 /;"	d
EXTI_EMR_MR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR2 /;"	d
EXTI_EMR_MR3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR3 /;"	d
EXTI_EMR_MR4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR4 /;"	d
EXTI_EMR_MR5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR5 /;"	d
EXTI_EMR_MR6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR6 /;"	d
EXTI_EMR_MR7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR7 /;"	d
EXTI_EMR_MR8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR8 /;"	d
EXTI_EMR_MR9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_EMR_MR9 /;"	d
EXTI_FTSR_TR0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR0 /;"	d
EXTI_FTSR_TR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR1 /;"	d
EXTI_FTSR_TR10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR10 /;"	d
EXTI_FTSR_TR11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR11 /;"	d
EXTI_FTSR_TR12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR12 /;"	d
EXTI_FTSR_TR13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR13 /;"	d
EXTI_FTSR_TR14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR14 /;"	d
EXTI_FTSR_TR15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR15 /;"	d
EXTI_FTSR_TR16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR16 /;"	d
EXTI_FTSR_TR17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR17 /;"	d
EXTI_FTSR_TR18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR18 /;"	d
EXTI_FTSR_TR19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR19 /;"	d
EXTI_FTSR_TR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR2 /;"	d
EXTI_FTSR_TR3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR3 /;"	d
EXTI_FTSR_TR4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR4 /;"	d
EXTI_FTSR_TR5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR5 /;"	d
EXTI_FTSR_TR6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR6 /;"	d
EXTI_FTSR_TR7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR7 /;"	d
EXTI_FTSR_TR8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR8 /;"	d
EXTI_FTSR_TR9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_FTSR_TR9 /;"	d
EXTI_GenerateSWInterrupt	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.c	/^void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)$/;"	f	typeref:typename:void
EXTI_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.c	/^FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)$/;"	f	typeref:typename:FlagStatus
EXTI_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.c	/^ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)$/;"	f	typeref:typename:ITStatus
EXTI_IMR_MR0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR0 /;"	d
EXTI_IMR_MR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR1 /;"	d
EXTI_IMR_MR10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR10 /;"	d
EXTI_IMR_MR11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR11 /;"	d
EXTI_IMR_MR12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR12 /;"	d
EXTI_IMR_MR13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR13 /;"	d
EXTI_IMR_MR14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR14 /;"	d
EXTI_IMR_MR15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR15 /;"	d
EXTI_IMR_MR16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR16 /;"	d
EXTI_IMR_MR17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR17 /;"	d
EXTI_IMR_MR18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR18 /;"	d
EXTI_IMR_MR19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR19 /;"	d
EXTI_IMR_MR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR2 /;"	d
EXTI_IMR_MR3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR3 /;"	d
EXTI_IMR_MR4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR4 /;"	d
EXTI_IMR_MR5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR5 /;"	d
EXTI_IMR_MR6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR6 /;"	d
EXTI_IMR_MR7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR7 /;"	d
EXTI_IMR_MR8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR8 /;"	d
EXTI_IMR_MR9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_IMR_MR9 /;"	d
EXTI_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.c	/^void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)$/;"	f	typeref:typename:void
EXTI_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^}EXTI_InitTypeDef;$/;"	t	typeref:struct:__anonea16c88f0308
EXTI_LINENONE	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.c	/^#define EXTI_LINENONE /;"	d	file:
EXTI_Line	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^  uint32_t EXTI_Line;               \/*!< Specifies the EXTI lines to be enabled or disabled.$/;"	m	struct:__anonea16c88f0308	typeref:typename:uint32_t
EXTI_Line0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line0 /;"	d
EXTI_Line1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line1 /;"	d
EXTI_Line10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line10 /;"	d
EXTI_Line11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line11 /;"	d
EXTI_Line12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line12 /;"	d
EXTI_Line13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line13 /;"	d
EXTI_Line14	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line14 /;"	d
EXTI_Line15	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line15 /;"	d
EXTI_Line16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line16 /;"	d
EXTI_Line17	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line17 /;"	d
EXTI_Line18	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line18 /;"	d
EXTI_Line19	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line19 /;"	d
EXTI_Line2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line2 /;"	d
EXTI_Line20	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line20 /;"	d
EXTI_Line21	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line21 /;"	d
EXTI_Line22	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line22 /;"	d
EXTI_Line3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line3 /;"	d
EXTI_Line4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line4 /;"	d
EXTI_Line5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line5 /;"	d
EXTI_Line6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line6 /;"	d
EXTI_Line7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line7 /;"	d
EXTI_Line8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line8 /;"	d
EXTI_Line9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define EXTI_Line9 /;"	d
EXTI_LineCmd	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^  FunctionalState EXTI_LineCmd;     \/*!< Specifies the new state of the selected EXTI lines.$/;"	m	struct:__anonea16c88f0308	typeref:typename:FunctionalState
EXTI_Mode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^  EXTIMode_TypeDef EXTI_Mode;       \/*!< Specifies the mode for the EXTI lines.$/;"	m	struct:__anonea16c88f0308	typeref:typename:EXTIMode_TypeDef
EXTI_Mode_Event	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^  EXTI_Mode_Event = 0x04$/;"	e	enum:__anonea16c88f0103
EXTI_Mode_Interrupt	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^  EXTI_Mode_Interrupt = 0x00,$/;"	e	enum:__anonea16c88f0103
EXTI_PR_PR0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR0 /;"	d
EXTI_PR_PR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR1 /;"	d
EXTI_PR_PR10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR10 /;"	d
EXTI_PR_PR11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR11 /;"	d
EXTI_PR_PR12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR12 /;"	d
EXTI_PR_PR13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR13 /;"	d
EXTI_PR_PR14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR14 /;"	d
EXTI_PR_PR15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR15 /;"	d
EXTI_PR_PR16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR16 /;"	d
EXTI_PR_PR17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR17 /;"	d
EXTI_PR_PR18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR18 /;"	d
EXTI_PR_PR19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR19 /;"	d
EXTI_PR_PR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR2 /;"	d
EXTI_PR_PR3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR3 /;"	d
EXTI_PR_PR4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR4 /;"	d
EXTI_PR_PR5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR5 /;"	d
EXTI_PR_PR6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR6 /;"	d
EXTI_PR_PR7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR7 /;"	d
EXTI_PR_PR8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR8 /;"	d
EXTI_PR_PR9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_PR_PR9 /;"	d
EXTI_PinSource0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource0 /;"	d
EXTI_PinSource1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource1 /;"	d
EXTI_PinSource10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource10 /;"	d
EXTI_PinSource11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource11 /;"	d
EXTI_PinSource12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource12 /;"	d
EXTI_PinSource13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource13 /;"	d
EXTI_PinSource14	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource14 /;"	d
EXTI_PinSource15	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource15 /;"	d
EXTI_PinSource2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource2 /;"	d
EXTI_PinSource3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource3 /;"	d
EXTI_PinSource4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource4 /;"	d
EXTI_PinSource5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource5 /;"	d
EXTI_PinSource6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource6 /;"	d
EXTI_PinSource7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource7 /;"	d
EXTI_PinSource8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource8 /;"	d
EXTI_PinSource9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PinSource9 /;"	d
EXTI_PortSourceGPIOA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PortSourceGPIOA /;"	d
EXTI_PortSourceGPIOB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PortSourceGPIOB /;"	d
EXTI_PortSourceGPIOC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PortSourceGPIOC /;"	d
EXTI_PortSourceGPIOD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PortSourceGPIOD /;"	d
EXTI_PortSourceGPIOE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PortSourceGPIOE /;"	d
EXTI_PortSourceGPIOF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PortSourceGPIOF /;"	d
EXTI_PortSourceGPIOG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PortSourceGPIOG /;"	d
EXTI_PortSourceGPIOH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PortSourceGPIOH /;"	d
EXTI_PortSourceGPIOI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define EXTI_PortSourceGPIOI /;"	d
EXTI_RTSR_TR0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR0 /;"	d
EXTI_RTSR_TR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR1 /;"	d
EXTI_RTSR_TR10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR10 /;"	d
EXTI_RTSR_TR11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR11 /;"	d
EXTI_RTSR_TR12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR12 /;"	d
EXTI_RTSR_TR13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR13 /;"	d
EXTI_RTSR_TR14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR14 /;"	d
EXTI_RTSR_TR15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR15 /;"	d
EXTI_RTSR_TR16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR16 /;"	d
EXTI_RTSR_TR17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR17 /;"	d
EXTI_RTSR_TR18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR18 /;"	d
EXTI_RTSR_TR19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR19 /;"	d
EXTI_RTSR_TR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR2 /;"	d
EXTI_RTSR_TR3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR3 /;"	d
EXTI_RTSR_TR4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR4 /;"	d
EXTI_RTSR_TR5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR5 /;"	d
EXTI_RTSR_TR6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR6 /;"	d
EXTI_RTSR_TR7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR7 /;"	d
EXTI_RTSR_TR8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR8 /;"	d
EXTI_RTSR_TR9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_RTSR_TR9 /;"	d
EXTI_SWIER_SWIER0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER0 /;"	d
EXTI_SWIER_SWIER1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER1 /;"	d
EXTI_SWIER_SWIER10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER10 /;"	d
EXTI_SWIER_SWIER11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER11 /;"	d
EXTI_SWIER_SWIER12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER12 /;"	d
EXTI_SWIER_SWIER13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER13 /;"	d
EXTI_SWIER_SWIER14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER14 /;"	d
EXTI_SWIER_SWIER15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER15 /;"	d
EXTI_SWIER_SWIER16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER16 /;"	d
EXTI_SWIER_SWIER17	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER17 /;"	d
EXTI_SWIER_SWIER18	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER18 /;"	d
EXTI_SWIER_SWIER19	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER19 /;"	d
EXTI_SWIER_SWIER2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER2 /;"	d
EXTI_SWIER_SWIER3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER3 /;"	d
EXTI_SWIER_SWIER4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER4 /;"	d
EXTI_SWIER_SWIER5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER5 /;"	d
EXTI_SWIER_SWIER6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER6 /;"	d
EXTI_SWIER_SWIER7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER7 /;"	d
EXTI_SWIER_SWIER8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER8 /;"	d
EXTI_SWIER_SWIER9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  EXTI_SWIER_SWIER9 /;"	d
EXTI_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.c	/^void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)$/;"	f	typeref:typename:void
EXTI_Trigger	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^  EXTITrigger_TypeDef EXTI_Trigger; \/*!< Specifies the trigger signal active edge for the EXTI /;"	m	struct:__anonea16c88f0308	typeref:typename:EXTITrigger_TypeDef
EXTI_Trigger_Falling	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^  EXTI_Trigger_Falling = 0x0C,  $/;"	e	enum:__anonea16c88f0203
EXTI_Trigger_Rising	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^  EXTI_Trigger_Rising = 0x08,$/;"	e	enum:__anonea16c88f0203
EXTI_Trigger_Rising_Falling	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^  EXTI_Trigger_Rising_Falling = 0x10$/;"	e	enum:__anonea16c88f0203
EXTI_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} EXTI_TypeDef;$/;"	t	typeref:struct:__anon5babb8181108
EXT_MSG	tools/genmsg/src/genmsg/base.py	/^EXT_MSG = '.msg'$/;"	v
EXT_SRV	tools/genmsg/src/genmsg/base.py	/^EXT_SRV = '.srv'$/;"	v
ElkaBufferMsg	src/elka_comm/common/elka_comm.cpp	/^elka::ElkaBufferMsg::ElkaBufferMsg(msg_id_t msg_id,$/;"	f	class:elka::ElkaBufferMsg
ElkaBufferMsg	src/elka_comm/common/elka_comm.h	/^struct elka::ElkaBufferMsg {$/;"	s	class:elka
ErrorStatus	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	t	typeref:enum:__anon5babb8180303
Examples	tools/genmsg/doc/developer.rst	/^Examples$/;"	s	chapter:Developer documenation
ExtId	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint32_t ExtId;  \/*!< Specifies the extended identifier.$/;"	m	struct:__anon9289f0a70308	typeref:typename:uint32_t
ExtId	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint32_t ExtId;  \/*!< Specifies the extended identifier.$/;"	m	struct:__anon9289f0a70408	typeref:typename:uint32_t
F2T	inc/FreeRTOS/FreeRTOSConfig.h	/^#define F2T(/;"	d
FA1R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              FA1R;                \/*!< CAN filter activation register,      Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
FALSE	inc/stdbool.h	/^#define FALSE /;"	d
FALSE	src/drivers/i2cdev.c	/^#define FALSE /;"	d	file:
FALSE	src/drivers/mpu6050.c	/^#define FALSE /;"	d	file:
FALSE	src/elka_hal/imu.c	/^#define FALSE /;"	d	file:
FCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t FCR;    \/*!< DMA stream x FIFO control register       *\/$/;"	m	struct:__anon5babb8180e08	typeref:typename:__IO uint32_t
FFA1R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              FFA1R;               \/*!< CAN filter FIFO assignment register, Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
FIFO	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t FIFO;           \/*!< SDIO data FIFO register,        Address offset: 0x80 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__IO uint32_t
FIFOCNT	inc/Device/STM32F4xx/stm32f4xx.h	/^  __I uint32_t  FIFOCNT;        \/*!< SDIO FIFO counter register,     Address offset: 0x48 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__I uint32_t
FILTER_H_	inc/utils/filter.h	/^#define FILTER_H_$/;"	d
FLAG_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^#define FLAG_MASK /;"	d	file:
FLAG_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^#define FLAG_MASK /;"	d	file:
FLAG_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define FLAG_MASK /;"	d	file:
FLAG_Mask	inc/drivers/i2croutines.h	/^#define FLAG_Mask /;"	d
FLASH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH /;"	d
FLASH_ACR_BYTE0_ADDRESS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_BYTE0_ADDRESS /;"	d
FLASH_ACR_BYTE2_ADDRESS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_BYTE2_ADDRESS /;"	d
FLASH_ACR_DCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_DCEN /;"	d
FLASH_ACR_DCRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_DCRST /;"	d
FLASH_ACR_ICEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_ICEN /;"	d
FLASH_ACR_ICRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_ICRST /;"	d
FLASH_ACR_LATENCY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_LATENCY /;"	d
FLASH_ACR_LATENCY_0WS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_LATENCY_0WS /;"	d
FLASH_ACR_LATENCY_1WS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_LATENCY_1WS /;"	d
FLASH_ACR_LATENCY_2WS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_LATENCY_2WS /;"	d
FLASH_ACR_LATENCY_3WS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_LATENCY_3WS /;"	d
FLASH_ACR_LATENCY_4WS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_LATENCY_4WS /;"	d
FLASH_ACR_LATENCY_5WS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_LATENCY_5WS /;"	d
FLASH_ACR_LATENCY_6WS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_LATENCY_6WS /;"	d
FLASH_ACR_LATENCY_7WS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_LATENCY_7WS /;"	d
FLASH_ACR_PRFTEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_ACR_PRFTEN /;"	d
FLASH_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_BASE /;"	d
FLASH_BUSY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^  FLASH_BUSY = 1,$/;"	e	enum:__anon5c9ac9830103
FLASH_COMPLETE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^  FLASH_COMPLETE$/;"	e	enum:__anon5c9ac9830103
FLASH_CR_EOPIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_EOPIE /;"	d
FLASH_CR_LOCK	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_LOCK /;"	d
FLASH_CR_MER	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_MER /;"	d
FLASH_CR_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_PG /;"	d
FLASH_CR_PSIZE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_PSIZE_0 /;"	d
FLASH_CR_PSIZE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_PSIZE_1 /;"	d
FLASH_CR_SER	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_SER /;"	d
FLASH_CR_SNB_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_SNB_0 /;"	d
FLASH_CR_SNB_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_SNB_1 /;"	d
FLASH_CR_SNB_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_SNB_2 /;"	d
FLASH_CR_SNB_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_SNB_3 /;"	d
FLASH_CR_STRT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_CR_STRT /;"	d
FLASH_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_ClearFlag(uint32_t FLASH_FLAG)$/;"	f	typeref:typename:void
FLASH_DataCacheCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_DataCacheCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
FLASH_DataCacheReset	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_DataCacheReset(void)$/;"	f	typeref:typename:void
FLASH_ERROR_OPERATION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^  FLASH_ERROR_OPERATION,$/;"	e	enum:__anon5c9ac9830103
FLASH_ERROR_PGA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^  FLASH_ERROR_PGA,$/;"	e	enum:__anon5c9ac9830103
FLASH_ERROR_PGP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^  FLASH_ERROR_PGP,$/;"	e	enum:__anon5c9ac9830103
FLASH_ERROR_PGS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^  FLASH_ERROR_PGS,$/;"	e	enum:__anon5c9ac9830103
FLASH_ERROR_PROGRAM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^  FLASH_ERROR_PROGRAM,$/;"	e	enum:__anon5c9ac9830103
FLASH_ERROR_WRP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^  FLASH_ERROR_WRP,$/;"	e	enum:__anon5c9ac9830103
FLASH_EraseAllSectors	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange)$/;"	f	typeref:typename:FLASH_Status
FLASH_EraseSector	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)$/;"	f	typeref:typename:FLASH_Status
FLASH_FLAG_BSY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_FLAG_BSY /;"	d
FLASH_FLAG_EOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_FLAG_EOP /;"	d
FLASH_FLAG_OPERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_FLAG_OPERR /;"	d
FLASH_FLAG_PGAERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_FLAG_PGAERR /;"	d
FLASH_FLAG_PGPERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_FLAG_PGPERR /;"	d
FLASH_FLAG_PGSERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_FLAG_PGSERR /;"	d
FLASH_FLAG_WRPERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_FLAG_WRPERR /;"	d
FLASH_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG)$/;"	f	typeref:typename:FlagStatus
FLASH_GetStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FLASH_Status FLASH_GetStatus(void)$/;"	f	typeref:typename:FLASH_Status
FLASH_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  FLASH_IRQn                  = 4,      \/*!< FLASH global Interrupt                            /;"	e	enum:IRQn
FLASH_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
FLASH_IT_EOP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_IT_EOP /;"	d
FLASH_IT_ERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_IT_ERR /;"	d
FLASH_InstructionCacheCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_InstructionCacheCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
FLASH_InstructionCacheReset	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_InstructionCacheReset(void)$/;"	f	typeref:typename:void
FLASH_KEY1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_KEY1 /;"	d
FLASH_KEY2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_KEY2 /;"	d
FLASH_Latency_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Latency_0 /;"	d
FLASH_Latency_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Latency_1 /;"	d
FLASH_Latency_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Latency_2 /;"	d
FLASH_Latency_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Latency_3 /;"	d
FLASH_Latency_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Latency_4 /;"	d
FLASH_Latency_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Latency_5 /;"	d
FLASH_Latency_6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Latency_6 /;"	d
FLASH_Latency_7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Latency_7 /;"	d
FLASH_Lock	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_Lock(void)$/;"	f	typeref:typename:void
FLASH_OB_BORConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_OB_BORConfig(uint8_t OB_BOR)$/;"	f	typeref:typename:void
FLASH_OB_GetBOR	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^uint8_t FLASH_OB_GetBOR(void)$/;"	f	typeref:typename:uint8_t
FLASH_OB_GetRDP	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FlagStatus FLASH_OB_GetRDP(void)$/;"	f	typeref:typename:FlagStatus
FLASH_OB_GetUser	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^uint8_t FLASH_OB_GetUser(void)$/;"	f	typeref:typename:uint8_t
FLASH_OB_GetWRP	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^uint16_t FLASH_OB_GetWRP(void)$/;"	f	typeref:typename:uint16_t
FLASH_OB_Launch	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FLASH_Status FLASH_OB_Launch(void)$/;"	f	typeref:typename:FLASH_Status
FLASH_OB_Lock	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_OB_Lock(void)$/;"	f	typeref:typename:void
FLASH_OB_RDPConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_OB_RDPConfig(uint8_t OB_RDP)$/;"	f	typeref:typename:void
FLASH_OB_Unlock	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_OB_Unlock(void)$/;"	f	typeref:typename:void
FLASH_OB_UserConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)$/;"	f	typeref:typename:void
FLASH_OB_WRPConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)$/;"	f	typeref:typename:void
FLASH_OPTCR_BOR_LEV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_BOR_LEV /;"	d
FLASH_OPTCR_BOR_LEV_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_BOR_LEV_0 /;"	d
FLASH_OPTCR_BOR_LEV_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_BOR_LEV_1 /;"	d
FLASH_OPTCR_OPTLOCK	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_OPTLOCK /;"	d
FLASH_OPTCR_OPTSTRT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_OPTSTRT /;"	d
FLASH_OPTCR_RDP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_RDP_0 /;"	d
FLASH_OPTCR_RDP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_RDP_1 /;"	d
FLASH_OPTCR_RDP_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_RDP_2 /;"	d
FLASH_OPTCR_RDP_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_RDP_3 /;"	d
FLASH_OPTCR_RDP_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_RDP_4 /;"	d
FLASH_OPTCR_RDP_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_RDP_5 /;"	d
FLASH_OPTCR_RDP_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_RDP_6 /;"	d
FLASH_OPTCR_RDP_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_RDP_7 /;"	d
FLASH_OPTCR_WDG_SW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_WDG_SW /;"	d
FLASH_OPTCR_nRST_STDBY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nRST_STDBY /;"	d
FLASH_OPTCR_nRST_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nRST_STOP /;"	d
FLASH_OPTCR_nWRP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_0 /;"	d
FLASH_OPTCR_nWRP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_1 /;"	d
FLASH_OPTCR_nWRP_10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_10 /;"	d
FLASH_OPTCR_nWRP_11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_11 /;"	d
FLASH_OPTCR_nWRP_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_2 /;"	d
FLASH_OPTCR_nWRP_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_3 /;"	d
FLASH_OPTCR_nWRP_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_4 /;"	d
FLASH_OPTCR_nWRP_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_5 /;"	d
FLASH_OPTCR_nWRP_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_6 /;"	d
FLASH_OPTCR_nWRP_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_7 /;"	d
FLASH_OPTCR_nWRP_8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_8 /;"	d
FLASH_OPTCR_nWRP_9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_OPTCR_nWRP_9 /;"	d
FLASH_OPT_KEY1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_OPT_KEY1 /;"	d
FLASH_OPT_KEY2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_OPT_KEY2 /;"	d
FLASH_PSIZE_BYTE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_PSIZE_BYTE /;"	d
FLASH_PSIZE_DOUBLE_WORD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_PSIZE_DOUBLE_WORD /;"	d
FLASH_PSIZE_HALF_WORD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_PSIZE_HALF_WORD /;"	d
FLASH_PSIZE_WORD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_PSIZE_WORD /;"	d
FLASH_PrefetchBufferCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_PrefetchBufferCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
FLASH_ProgramByte	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data)$/;"	f	typeref:typename:FLASH_Status
FLASH_ProgramDoubleWord	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data)$/;"	f	typeref:typename:FLASH_Status
FLASH_ProgramHalfWord	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)$/;"	f	typeref:typename:FLASH_Status
FLASH_ProgramWord	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)$/;"	f	typeref:typename:FLASH_Status
FLASH_R_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_R_BASE /;"	d
FLASH_SR_BSY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_SR_BSY /;"	d
FLASH_SR_EOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_SR_EOP /;"	d
FLASH_SR_PGAERR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_SR_PGAERR /;"	d
FLASH_SR_PGPERR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_SR_PGPERR /;"	d
FLASH_SR_PGSERR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_SR_PGSERR /;"	d
FLASH_SR_SOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_SR_SOP /;"	d
FLASH_SR_WRPERR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FLASH_SR_WRPERR /;"	d
FLASH_Sector_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_0 /;"	d
FLASH_Sector_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_1 /;"	d
FLASH_Sector_10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_10 /;"	d
FLASH_Sector_11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_11 /;"	d
FLASH_Sector_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_2 /;"	d
FLASH_Sector_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_3 /;"	d
FLASH_Sector_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_4 /;"	d
FLASH_Sector_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_5 /;"	d
FLASH_Sector_6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_6 /;"	d
FLASH_Sector_7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_7 /;"	d
FLASH_Sector_8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_8 /;"	d
FLASH_Sector_9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define FLASH_Sector_9 /;"	d
FLASH_SetLatency	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_SetLatency(uint32_t FLASH_Latency)$/;"	f	typeref:typename:void
FLASH_Status	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^}FLASH_Status;$/;"	t	typeref:enum:__anon5c9ac9830103
FLASH_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} FLASH_TypeDef;$/;"	t	typeref:struct:__anon5babb8181208
FLASH_Unlock	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^void FLASH_Unlock(void)$/;"	f	typeref:typename:void
FLASH_WaitForLastOperation	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^FLASH_Status FLASH_WaitForLastOperation(void)$/;"	f	typeref:typename:FLASH_Status
FM1R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              FM1R;                \/*!< CAN filter mode register,            Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
FMI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t FMI;     \/*!< Specifies the index of the filter the message stored in $/;"	m	struct:__anon9289f0a70408	typeref:typename:uint8_t
FMR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              FMR;                 \/*!< CAN filter master register,          Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
FMR_FINIT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define FMR_FINIT /;"	d	file:
FPCA	inc/CMSIS/core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           */;"	m	struct:__anon7471197e070a::__anon7471197e0808	typeref:typename:uint32_t:1
FPCAR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Addr/;"	m	struct:__anon7471197e1008	typeref:typename:__IO uint32_t
FPCCR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Cont/;"	m	struct:__anon7471197e1008	typeref:typename:__IO uint32_t
FPDSCR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Stat/;"	m	struct:__anon7471197e1008	typeref:typename:__IO uint32_t
FPDS_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define FPDS_BitNumber /;"	d	file:
FPU	inc/CMSIS/core_cm4.h	/^  #define FPU /;"	d
FPU_BASE	inc/CMSIS/core_cm4.h	/^  #define FPU_BASE /;"	d
FPU_FPCAR_ADDRESS_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPCAR_ADDRESS_Msk /;"	d
FPU_FPCAR_ADDRESS_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPCAR_ADDRESS_Pos /;"	d
FPU_FPCCR_ASPEN_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_ASPEN_Msk /;"	d
FPU_FPCCR_ASPEN_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_ASPEN_Pos /;"	d
FPU_FPCCR_BFRDY_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_BFRDY_Msk /;"	d
FPU_FPCCR_BFRDY_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_BFRDY_Pos /;"	d
FPU_FPCCR_HFRDY_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_HFRDY_Msk /;"	d
FPU_FPCCR_HFRDY_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_HFRDY_Pos /;"	d
FPU_FPCCR_LSPACT_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_LSPACT_Msk /;"	d
FPU_FPCCR_LSPACT_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_LSPACT_Pos /;"	d
FPU_FPCCR_LSPEN_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_LSPEN_Msk /;"	d
FPU_FPCCR_LSPEN_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_LSPEN_Pos /;"	d
FPU_FPCCR_MMRDY_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_MMRDY_Msk /;"	d
FPU_FPCCR_MMRDY_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_MMRDY_Pos /;"	d
FPU_FPCCR_MONRDY_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_MONRDY_Msk /;"	d
FPU_FPCCR_MONRDY_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_MONRDY_Pos /;"	d
FPU_FPCCR_THREAD_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_THREAD_Msk /;"	d
FPU_FPCCR_THREAD_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_THREAD_Pos /;"	d
FPU_FPCCR_USER_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_USER_Msk /;"	d
FPU_FPCCR_USER_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPCCR_USER_Pos /;"	d
FPU_FPDSCR_AHP_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPDSCR_AHP_Msk /;"	d
FPU_FPDSCR_AHP_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPDSCR_AHP_Pos /;"	d
FPU_FPDSCR_DN_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPDSCR_DN_Msk /;"	d
FPU_FPDSCR_DN_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPDSCR_DN_Pos /;"	d
FPU_FPDSCR_FZ_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPDSCR_FZ_Msk /;"	d
FPU_FPDSCR_FZ_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPDSCR_FZ_Pos /;"	d
FPU_FPDSCR_RMode_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_FPDSCR_RMode_Msk /;"	d
FPU_FPDSCR_RMode_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_FPDSCR_RMode_Pos /;"	d
FPU_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  FPU_IRQn                    = 81      \/*!< FPU global interrupt                              /;"	e	enum:IRQn
FPU_MVFR0_A_SIMD_registers_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk /;"	d
FPU_MVFR0_A_SIMD_registers_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos /;"	d
FPU_MVFR0_Divide_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_Divide_Msk /;"	d
FPU_MVFR0_Divide_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_Divide_Pos /;"	d
FPU_MVFR0_Double_precision_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_Double_precision_Msk /;"	d
FPU_MVFR0_Double_precision_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_Double_precision_Pos /;"	d
FPU_MVFR0_FP_excep_trapping_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk /;"	d
FPU_MVFR0_FP_excep_trapping_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos /;"	d
FPU_MVFR0_FP_rounding_modes_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk /;"	d
FPU_MVFR0_FP_rounding_modes_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos /;"	d
FPU_MVFR0_Short_vectors_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_Short_vectors_Msk /;"	d
FPU_MVFR0_Short_vectors_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_Short_vectors_Pos /;"	d
FPU_MVFR0_Single_precision_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_Single_precision_Msk /;"	d
FPU_MVFR0_Single_precision_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_Single_precision_Pos /;"	d
FPU_MVFR0_Square_root_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_Square_root_Msk /;"	d
FPU_MVFR0_Square_root_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR0_Square_root_Pos /;"	d
FPU_MVFR1_D_NaN_mode_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR1_D_NaN_mode_Msk /;"	d
FPU_MVFR1_D_NaN_mode_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR1_D_NaN_mode_Pos /;"	d
FPU_MVFR1_FP_HPFP_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR1_FP_HPFP_Msk /;"	d
FPU_MVFR1_FP_HPFP_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR1_FP_HPFP_Pos /;"	d
FPU_MVFR1_FP_fused_MAC_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk /;"	d
FPU_MVFR1_FP_fused_MAC_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos /;"	d
FPU_MVFR1_FtZ_mode_Msk	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR1_FtZ_mode_Msk /;"	d
FPU_MVFR1_FtZ_mode_Pos	inc/CMSIS/core_cm4.h	/^#define FPU_MVFR1_FtZ_mode_Pos /;"	d
FPU_Type	inc/CMSIS/core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon7471197e1008
FR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t FR1; \/*!< CAN Filter bank register 1 *\/$/;"	m	struct:__anon5babb8180808	typeref:typename:__IO uint32_t
FR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t FR2; \/*!< CAN Filter bank register 1 *\/$/;"	m	struct:__anon5babb8180808	typeref:typename:__IO uint32_t
FREERTOS_CONFIG_H	inc/FreeRTOS/FreeRTOSConfig.h	/^#define FREERTOS_CONFIG_H$/;"	d
FS1R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              FS1R;                \/*!< CAN filter scale register,           Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
FSMC_AccessMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_AccessMode;             \/*!< Specifies the asynchronous access mode. $/;"	m	struct:__anonec0d867e0108	typeref:typename:uint32_t
FSMC_AccessMode_A	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_AccessMode_A /;"	d
FSMC_AccessMode_B	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_AccessMode_B /;"	d
FSMC_AccessMode_C	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_AccessMode_C /;"	d
FSMC_AccessMode_D	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_AccessMode_D /;"	d
FSMC_AddressHoldTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_AddressHoldTime;        \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anonec0d867e0108	typeref:typename:uint32_t
FSMC_AddressSetupTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_AddressSetupTime;       \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anonec0d867e0108	typeref:typename:uint32_t
FSMC_AsynchronousWait	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_AsynchronousWait;     \/*!< Enables or disables wait signal during asynchronous /;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_AsynchronousWait_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_AsynchronousWait_Disable /;"	d
FSMC_AsynchronousWait_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_AsynchronousWait_Enable /;"	d
FSMC_AttributeSpaceTimingStruct	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;  \/*!< FSMC Attribute Spa/;"	m	struct:__anonec0d867e0508	typeref:typename:FSMC_NAND_PCCARDTimingInitTypeDef *
FSMC_AttributeSpaceTimingStruct	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct; \/*!< FSMC Attribute Spac/;"	m	struct:__anonec0d867e0408	typeref:typename:FSMC_NAND_PCCARDTimingInitTypeDef *
FSMC_BCR1_ASYNCWAIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_ASYNCWAIT /;"	d
FSMC_BCR1_BURSTEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_BURSTEN /;"	d
FSMC_BCR1_CBURSTRW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_CBURSTRW /;"	d
FSMC_BCR1_EXTMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_EXTMOD /;"	d
FSMC_BCR1_FACCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_FACCEN /;"	d
FSMC_BCR1_MBKEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_MBKEN /;"	d
FSMC_BCR1_MTYP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_MTYP /;"	d
FSMC_BCR1_MTYP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_MTYP_0 /;"	d
FSMC_BCR1_MTYP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_MTYP_1 /;"	d
FSMC_BCR1_MUXEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_MUXEN /;"	d
FSMC_BCR1_MWID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_MWID /;"	d
FSMC_BCR1_MWID_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_MWID_0 /;"	d
FSMC_BCR1_MWID_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_MWID_1 /;"	d
FSMC_BCR1_WAITCFG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_WAITCFG /;"	d
FSMC_BCR1_WAITEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_WAITEN /;"	d
FSMC_BCR1_WAITPOL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_WAITPOL /;"	d
FSMC_BCR1_WRAPMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_WRAPMOD /;"	d
FSMC_BCR1_WREN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR1_WREN /;"	d
FSMC_BCR2_ASYNCWAIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_ASYNCWAIT /;"	d
FSMC_BCR2_BURSTEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_BURSTEN /;"	d
FSMC_BCR2_CBURSTRW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_CBURSTRW /;"	d
FSMC_BCR2_EXTMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_EXTMOD /;"	d
FSMC_BCR2_FACCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_FACCEN /;"	d
FSMC_BCR2_MBKEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_MBKEN /;"	d
FSMC_BCR2_MTYP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_MTYP /;"	d
FSMC_BCR2_MTYP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_MTYP_0 /;"	d
FSMC_BCR2_MTYP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_MTYP_1 /;"	d
FSMC_BCR2_MUXEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_MUXEN /;"	d
FSMC_BCR2_MWID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_MWID /;"	d
FSMC_BCR2_MWID_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_MWID_0 /;"	d
FSMC_BCR2_MWID_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_MWID_1 /;"	d
FSMC_BCR2_WAITCFG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_WAITCFG /;"	d
FSMC_BCR2_WAITEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_WAITEN /;"	d
FSMC_BCR2_WAITPOL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_WAITPOL /;"	d
FSMC_BCR2_WRAPMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_WRAPMOD /;"	d
FSMC_BCR2_WREN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR2_WREN /;"	d
FSMC_BCR3_ASYNCWAIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_ASYNCWAIT /;"	d
FSMC_BCR3_BURSTEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_BURSTEN /;"	d
FSMC_BCR3_CBURSTRW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_CBURSTRW /;"	d
FSMC_BCR3_EXTMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_EXTMOD /;"	d
FSMC_BCR3_FACCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_FACCEN /;"	d
FSMC_BCR3_MBKEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_MBKEN /;"	d
FSMC_BCR3_MTYP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_MTYP /;"	d
FSMC_BCR3_MTYP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_MTYP_0 /;"	d
FSMC_BCR3_MTYP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_MTYP_1 /;"	d
FSMC_BCR3_MUXEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_MUXEN /;"	d
FSMC_BCR3_MWID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_MWID /;"	d
FSMC_BCR3_MWID_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_MWID_0 /;"	d
FSMC_BCR3_MWID_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_MWID_1 /;"	d
FSMC_BCR3_WAITCFG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_WAITCFG /;"	d
FSMC_BCR3_WAITEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_WAITEN /;"	d
FSMC_BCR3_WAITPOL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_WAITPOL /;"	d
FSMC_BCR3_WRAPMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_WRAPMOD /;"	d
FSMC_BCR3_WREN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR3_WREN /;"	d
FSMC_BCR4_ASYNCWAIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_ASYNCWAIT /;"	d
FSMC_BCR4_BURSTEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_BURSTEN /;"	d
FSMC_BCR4_CBURSTRW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_CBURSTRW /;"	d
FSMC_BCR4_EXTMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_EXTMOD /;"	d
FSMC_BCR4_FACCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_FACCEN /;"	d
FSMC_BCR4_MBKEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_MBKEN /;"	d
FSMC_BCR4_MTYP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_MTYP /;"	d
FSMC_BCR4_MTYP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_MTYP_0 /;"	d
FSMC_BCR4_MTYP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_MTYP_1 /;"	d
FSMC_BCR4_MUXEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_MUXEN /;"	d
FSMC_BCR4_MWID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_MWID /;"	d
FSMC_BCR4_MWID_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_MWID_0 /;"	d
FSMC_BCR4_MWID_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_MWID_1 /;"	d
FSMC_BCR4_WAITCFG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_WAITCFG /;"	d
FSMC_BCR4_WAITEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_WAITEN /;"	d
FSMC_BCR4_WAITPOL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_WAITPOL /;"	d
FSMC_BCR4_WRAPMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_WRAPMOD /;"	d
FSMC_BCR4_WREN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BCR4_WREN /;"	d
FSMC_BTR1_ACCMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ACCMOD /;"	d
FSMC_BTR1_ACCMOD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ACCMOD_0 /;"	d
FSMC_BTR1_ACCMOD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ACCMOD_1 /;"	d
FSMC_BTR1_ADDHLD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ADDHLD /;"	d
FSMC_BTR1_ADDHLD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ADDHLD_0 /;"	d
FSMC_BTR1_ADDHLD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ADDHLD_1 /;"	d
FSMC_BTR1_ADDHLD_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ADDHLD_2 /;"	d
FSMC_BTR1_ADDHLD_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ADDHLD_3 /;"	d
FSMC_BTR1_ADDSET	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ADDSET /;"	d
FSMC_BTR1_ADDSET_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ADDSET_0 /;"	d
FSMC_BTR1_ADDSET_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ADDSET_1 /;"	d
FSMC_BTR1_ADDSET_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ADDSET_2 /;"	d
FSMC_BTR1_ADDSET_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_ADDSET_3 /;"	d
FSMC_BTR1_BUSTURN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_BUSTURN /;"	d
FSMC_BTR1_BUSTURN_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_BUSTURN_0 /;"	d
FSMC_BTR1_BUSTURN_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_BUSTURN_1 /;"	d
FSMC_BTR1_BUSTURN_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_BUSTURN_2 /;"	d
FSMC_BTR1_BUSTURN_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_BUSTURN_3 /;"	d
FSMC_BTR1_CLKDIV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_CLKDIV /;"	d
FSMC_BTR1_CLKDIV_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_CLKDIV_0 /;"	d
FSMC_BTR1_CLKDIV_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_CLKDIV_1 /;"	d
FSMC_BTR1_CLKDIV_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_CLKDIV_2 /;"	d
FSMC_BTR1_CLKDIV_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_CLKDIV_3 /;"	d
FSMC_BTR1_DATAST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_DATAST /;"	d
FSMC_BTR1_DATAST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_DATAST_0 /;"	d
FSMC_BTR1_DATAST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_DATAST_1 /;"	d
FSMC_BTR1_DATAST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_DATAST_2 /;"	d
FSMC_BTR1_DATAST_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_DATAST_3 /;"	d
FSMC_BTR1_DATLAT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_DATLAT /;"	d
FSMC_BTR1_DATLAT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_DATLAT_0 /;"	d
FSMC_BTR1_DATLAT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_DATLAT_1 /;"	d
FSMC_BTR1_DATLAT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_DATLAT_2 /;"	d
FSMC_BTR1_DATLAT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR1_DATLAT_3 /;"	d
FSMC_BTR2_ACCMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ACCMOD /;"	d
FSMC_BTR2_ACCMOD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ACCMOD_0 /;"	d
FSMC_BTR2_ACCMOD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ACCMOD_1 /;"	d
FSMC_BTR2_ADDHLD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ADDHLD /;"	d
FSMC_BTR2_ADDHLD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ADDHLD_0 /;"	d
FSMC_BTR2_ADDHLD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ADDHLD_1 /;"	d
FSMC_BTR2_ADDHLD_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ADDHLD_2 /;"	d
FSMC_BTR2_ADDHLD_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ADDHLD_3 /;"	d
FSMC_BTR2_ADDSET	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ADDSET /;"	d
FSMC_BTR2_ADDSET_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ADDSET_0 /;"	d
FSMC_BTR2_ADDSET_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ADDSET_1 /;"	d
FSMC_BTR2_ADDSET_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ADDSET_2 /;"	d
FSMC_BTR2_ADDSET_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_ADDSET_3 /;"	d
FSMC_BTR2_BUSTURN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_BUSTURN /;"	d
FSMC_BTR2_BUSTURN_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_BUSTURN_0 /;"	d
FSMC_BTR2_BUSTURN_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_BUSTURN_1 /;"	d
FSMC_BTR2_BUSTURN_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_BUSTURN_2 /;"	d
FSMC_BTR2_BUSTURN_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_BUSTURN_3 /;"	d
FSMC_BTR2_CLKDIV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_CLKDIV /;"	d
FSMC_BTR2_CLKDIV_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_CLKDIV_0 /;"	d
FSMC_BTR2_CLKDIV_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_CLKDIV_1 /;"	d
FSMC_BTR2_CLKDIV_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_CLKDIV_2 /;"	d
FSMC_BTR2_CLKDIV_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_CLKDIV_3 /;"	d
FSMC_BTR2_DATAST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_DATAST /;"	d
FSMC_BTR2_DATAST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_DATAST_0 /;"	d
FSMC_BTR2_DATAST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_DATAST_1 /;"	d
FSMC_BTR2_DATAST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_DATAST_2 /;"	d
FSMC_BTR2_DATAST_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_DATAST_3 /;"	d
FSMC_BTR2_DATLAT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_DATLAT /;"	d
FSMC_BTR2_DATLAT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_DATLAT_0 /;"	d
FSMC_BTR2_DATLAT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_DATLAT_1 /;"	d
FSMC_BTR2_DATLAT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_DATLAT_2 /;"	d
FSMC_BTR2_DATLAT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR2_DATLAT_3 /;"	d
FSMC_BTR3_ACCMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ACCMOD /;"	d
FSMC_BTR3_ACCMOD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ACCMOD_0 /;"	d
FSMC_BTR3_ACCMOD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ACCMOD_1 /;"	d
FSMC_BTR3_ADDHLD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ADDHLD /;"	d
FSMC_BTR3_ADDHLD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ADDHLD_0 /;"	d
FSMC_BTR3_ADDHLD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ADDHLD_1 /;"	d
FSMC_BTR3_ADDHLD_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ADDHLD_2 /;"	d
FSMC_BTR3_ADDHLD_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ADDHLD_3 /;"	d
FSMC_BTR3_ADDSET	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ADDSET /;"	d
FSMC_BTR3_ADDSET_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ADDSET_0 /;"	d
FSMC_BTR3_ADDSET_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ADDSET_1 /;"	d
FSMC_BTR3_ADDSET_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ADDSET_2 /;"	d
FSMC_BTR3_ADDSET_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_ADDSET_3 /;"	d
FSMC_BTR3_BUSTURN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_BUSTURN /;"	d
FSMC_BTR3_BUSTURN_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_BUSTURN_0 /;"	d
FSMC_BTR3_BUSTURN_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_BUSTURN_1 /;"	d
FSMC_BTR3_BUSTURN_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_BUSTURN_2 /;"	d
FSMC_BTR3_BUSTURN_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_BUSTURN_3 /;"	d
FSMC_BTR3_CLKDIV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_CLKDIV /;"	d
FSMC_BTR3_CLKDIV_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_CLKDIV_0 /;"	d
FSMC_BTR3_CLKDIV_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_CLKDIV_1 /;"	d
FSMC_BTR3_CLKDIV_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_CLKDIV_2 /;"	d
FSMC_BTR3_CLKDIV_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_CLKDIV_3 /;"	d
FSMC_BTR3_DATAST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_DATAST /;"	d
FSMC_BTR3_DATAST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_DATAST_0 /;"	d
FSMC_BTR3_DATAST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_DATAST_1 /;"	d
FSMC_BTR3_DATAST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_DATAST_2 /;"	d
FSMC_BTR3_DATAST_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_DATAST_3 /;"	d
FSMC_BTR3_DATLAT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_DATLAT /;"	d
FSMC_BTR3_DATLAT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_DATLAT_0 /;"	d
FSMC_BTR3_DATLAT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_DATLAT_1 /;"	d
FSMC_BTR3_DATLAT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_DATLAT_2 /;"	d
FSMC_BTR3_DATLAT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR3_DATLAT_3 /;"	d
FSMC_BTR4_ACCMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ACCMOD /;"	d
FSMC_BTR4_ACCMOD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ACCMOD_0 /;"	d
FSMC_BTR4_ACCMOD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ACCMOD_1 /;"	d
FSMC_BTR4_ADDHLD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ADDHLD /;"	d
FSMC_BTR4_ADDHLD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ADDHLD_0 /;"	d
FSMC_BTR4_ADDHLD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ADDHLD_1 /;"	d
FSMC_BTR4_ADDHLD_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ADDHLD_2 /;"	d
FSMC_BTR4_ADDHLD_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ADDHLD_3 /;"	d
FSMC_BTR4_ADDSET	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ADDSET /;"	d
FSMC_BTR4_ADDSET_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ADDSET_0 /;"	d
FSMC_BTR4_ADDSET_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ADDSET_1 /;"	d
FSMC_BTR4_ADDSET_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ADDSET_2 /;"	d
FSMC_BTR4_ADDSET_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_ADDSET_3 /;"	d
FSMC_BTR4_BUSTURN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_BUSTURN /;"	d
FSMC_BTR4_BUSTURN_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_BUSTURN_0 /;"	d
FSMC_BTR4_BUSTURN_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_BUSTURN_1 /;"	d
FSMC_BTR4_BUSTURN_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_BUSTURN_2 /;"	d
FSMC_BTR4_BUSTURN_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_BUSTURN_3 /;"	d
FSMC_BTR4_CLKDIV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_CLKDIV /;"	d
FSMC_BTR4_CLKDIV_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_CLKDIV_0 /;"	d
FSMC_BTR4_CLKDIV_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_CLKDIV_1 /;"	d
FSMC_BTR4_CLKDIV_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_CLKDIV_2 /;"	d
FSMC_BTR4_CLKDIV_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_CLKDIV_3 /;"	d
FSMC_BTR4_DATAST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_DATAST /;"	d
FSMC_BTR4_DATAST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_DATAST_0 /;"	d
FSMC_BTR4_DATAST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_DATAST_1 /;"	d
FSMC_BTR4_DATAST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_DATAST_2 /;"	d
FSMC_BTR4_DATAST_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_DATAST_3 /;"	d
FSMC_BTR4_DATLAT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_DATLAT /;"	d
FSMC_BTR4_DATLAT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_DATLAT_0 /;"	d
FSMC_BTR4_DATLAT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_DATLAT_1 /;"	d
FSMC_BTR4_DATLAT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_DATLAT_2 /;"	d
FSMC_BTR4_DATLAT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BTR4_DATLAT_3 /;"	d
FSMC_BWTR1_ACCMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ACCMOD /;"	d
FSMC_BWTR1_ACCMOD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ACCMOD_0 /;"	d
FSMC_BWTR1_ACCMOD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ACCMOD_1 /;"	d
FSMC_BWTR1_ADDHLD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ADDHLD /;"	d
FSMC_BWTR1_ADDHLD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ADDHLD_0 /;"	d
FSMC_BWTR1_ADDHLD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ADDHLD_1 /;"	d
FSMC_BWTR1_ADDHLD_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ADDHLD_2 /;"	d
FSMC_BWTR1_ADDHLD_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ADDHLD_3 /;"	d
FSMC_BWTR1_ADDSET	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ADDSET /;"	d
FSMC_BWTR1_ADDSET_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ADDSET_0 /;"	d
FSMC_BWTR1_ADDSET_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ADDSET_1 /;"	d
FSMC_BWTR1_ADDSET_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ADDSET_2 /;"	d
FSMC_BWTR1_ADDSET_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_ADDSET_3 /;"	d
FSMC_BWTR1_CLKDIV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_CLKDIV /;"	d
FSMC_BWTR1_CLKDIV_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_CLKDIV_0 /;"	d
FSMC_BWTR1_CLKDIV_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_CLKDIV_1 /;"	d
FSMC_BWTR1_CLKDIV_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_CLKDIV_2 /;"	d
FSMC_BWTR1_CLKDIV_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_CLKDIV_3 /;"	d
FSMC_BWTR1_DATAST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_DATAST /;"	d
FSMC_BWTR1_DATAST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_DATAST_0 /;"	d
FSMC_BWTR1_DATAST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_DATAST_1 /;"	d
FSMC_BWTR1_DATAST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_DATAST_2 /;"	d
FSMC_BWTR1_DATAST_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_DATAST_3 /;"	d
FSMC_BWTR1_DATLAT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_DATLAT /;"	d
FSMC_BWTR1_DATLAT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_DATLAT_0 /;"	d
FSMC_BWTR1_DATLAT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_DATLAT_1 /;"	d
FSMC_BWTR1_DATLAT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_DATLAT_2 /;"	d
FSMC_BWTR1_DATLAT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR1_DATLAT_3 /;"	d
FSMC_BWTR2_ACCMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ACCMOD /;"	d
FSMC_BWTR2_ACCMOD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ACCMOD_0 /;"	d
FSMC_BWTR2_ACCMOD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ACCMOD_1 /;"	d
FSMC_BWTR2_ADDHLD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ADDHLD /;"	d
FSMC_BWTR2_ADDHLD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ADDHLD_0 /;"	d
FSMC_BWTR2_ADDHLD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ADDHLD_1 /;"	d
FSMC_BWTR2_ADDHLD_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ADDHLD_2 /;"	d
FSMC_BWTR2_ADDHLD_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ADDHLD_3 /;"	d
FSMC_BWTR2_ADDSET	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ADDSET /;"	d
FSMC_BWTR2_ADDSET_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ADDSET_0 /;"	d
FSMC_BWTR2_ADDSET_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ADDSET_1 /;"	d
FSMC_BWTR2_ADDSET_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ADDSET_2 /;"	d
FSMC_BWTR2_ADDSET_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_ADDSET_3 /;"	d
FSMC_BWTR2_CLKDIV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_CLKDIV /;"	d
FSMC_BWTR2_CLKDIV_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_CLKDIV_0 /;"	d
FSMC_BWTR2_CLKDIV_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_CLKDIV_1 /;"	d
FSMC_BWTR2_CLKDIV_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_CLKDIV_2 /;"	d
FSMC_BWTR2_CLKDIV_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_CLKDIV_3 /;"	d
FSMC_BWTR2_DATAST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_DATAST /;"	d
FSMC_BWTR2_DATAST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_DATAST_0 /;"	d
FSMC_BWTR2_DATAST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_DATAST_1 /;"	d
FSMC_BWTR2_DATAST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_DATAST_2 /;"	d
FSMC_BWTR2_DATAST_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_DATAST_3 /;"	d
FSMC_BWTR2_DATLAT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_DATLAT /;"	d
FSMC_BWTR2_DATLAT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_DATLAT_0 /;"	d
FSMC_BWTR2_DATLAT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_DATLAT_1 /;"	d
FSMC_BWTR2_DATLAT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_DATLAT_2 /;"	d
FSMC_BWTR2_DATLAT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR2_DATLAT_3 /;"	d
FSMC_BWTR3_ACCMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ACCMOD /;"	d
FSMC_BWTR3_ACCMOD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ACCMOD_0 /;"	d
FSMC_BWTR3_ACCMOD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ACCMOD_1 /;"	d
FSMC_BWTR3_ADDHLD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ADDHLD /;"	d
FSMC_BWTR3_ADDHLD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ADDHLD_0 /;"	d
FSMC_BWTR3_ADDHLD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ADDHLD_1 /;"	d
FSMC_BWTR3_ADDHLD_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ADDHLD_2 /;"	d
FSMC_BWTR3_ADDHLD_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ADDHLD_3 /;"	d
FSMC_BWTR3_ADDSET	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ADDSET /;"	d
FSMC_BWTR3_ADDSET_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ADDSET_0 /;"	d
FSMC_BWTR3_ADDSET_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ADDSET_1 /;"	d
FSMC_BWTR3_ADDSET_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ADDSET_2 /;"	d
FSMC_BWTR3_ADDSET_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_ADDSET_3 /;"	d
FSMC_BWTR3_CLKDIV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_CLKDIV /;"	d
FSMC_BWTR3_CLKDIV_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_CLKDIV_0 /;"	d
FSMC_BWTR3_CLKDIV_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_CLKDIV_1 /;"	d
FSMC_BWTR3_CLKDIV_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_CLKDIV_2 /;"	d
FSMC_BWTR3_CLKDIV_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_CLKDIV_3 /;"	d
FSMC_BWTR3_DATAST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_DATAST /;"	d
FSMC_BWTR3_DATAST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_DATAST_0 /;"	d
FSMC_BWTR3_DATAST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_DATAST_1 /;"	d
FSMC_BWTR3_DATAST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_DATAST_2 /;"	d
FSMC_BWTR3_DATAST_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_DATAST_3 /;"	d
FSMC_BWTR3_DATLAT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_DATLAT /;"	d
FSMC_BWTR3_DATLAT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_DATLAT_0 /;"	d
FSMC_BWTR3_DATLAT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_DATLAT_1 /;"	d
FSMC_BWTR3_DATLAT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_DATLAT_2 /;"	d
FSMC_BWTR3_DATLAT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR3_DATLAT_3 /;"	d
FSMC_BWTR4_ACCMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ACCMOD /;"	d
FSMC_BWTR4_ACCMOD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ACCMOD_0 /;"	d
FSMC_BWTR4_ACCMOD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ACCMOD_1 /;"	d
FSMC_BWTR4_ADDHLD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ADDHLD /;"	d
FSMC_BWTR4_ADDHLD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ADDHLD_0 /;"	d
FSMC_BWTR4_ADDHLD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ADDHLD_1 /;"	d
FSMC_BWTR4_ADDHLD_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ADDHLD_2 /;"	d
FSMC_BWTR4_ADDHLD_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ADDHLD_3 /;"	d
FSMC_BWTR4_ADDSET	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ADDSET /;"	d
FSMC_BWTR4_ADDSET_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ADDSET_0 /;"	d
FSMC_BWTR4_ADDSET_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ADDSET_1 /;"	d
FSMC_BWTR4_ADDSET_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ADDSET_2 /;"	d
FSMC_BWTR4_ADDSET_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_ADDSET_3 /;"	d
FSMC_BWTR4_CLKDIV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_CLKDIV /;"	d
FSMC_BWTR4_CLKDIV_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_CLKDIV_0 /;"	d
FSMC_BWTR4_CLKDIV_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_CLKDIV_1 /;"	d
FSMC_BWTR4_CLKDIV_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_CLKDIV_2 /;"	d
FSMC_BWTR4_CLKDIV_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_CLKDIV_3 /;"	d
FSMC_BWTR4_DATAST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_DATAST /;"	d
FSMC_BWTR4_DATAST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_DATAST_0 /;"	d
FSMC_BWTR4_DATAST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_DATAST_1 /;"	d
FSMC_BWTR4_DATAST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_DATAST_2 /;"	d
FSMC_BWTR4_DATAST_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_DATAST_3 /;"	d
FSMC_BWTR4_DATLAT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_DATLAT /;"	d
FSMC_BWTR4_DATLAT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_DATLAT_0 /;"	d
FSMC_BWTR4_DATLAT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_DATLAT_1 /;"	d
FSMC_BWTR4_DATLAT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_DATLAT_2 /;"	d
FSMC_BWTR4_DATLAT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_BWTR4_DATLAT_3 /;"	d
FSMC_Bank	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_Bank;                \/*!< Specifies the NOR\/SRAM memory bank that will be used/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_Bank	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_Bank;              \/*!< Specifies the NAND memory bank that will be used.$/;"	m	struct:__anonec0d867e0408	typeref:typename:uint32_t
FSMC_Bank1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_Bank1 /;"	d
FSMC_Bank1E	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_Bank1E /;"	d
FSMC_Bank1E_R_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_Bank1E_R_BASE /;"	d
FSMC_Bank1E_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} FSMC_Bank1E_TypeDef;$/;"	t	typeref:struct:__anon5babb8181408
FSMC_Bank1_NORSRAM1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_Bank1_NORSRAM1 /;"	d
FSMC_Bank1_NORSRAM2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_Bank1_NORSRAM2 /;"	d
FSMC_Bank1_NORSRAM3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_Bank1_NORSRAM3 /;"	d
FSMC_Bank1_NORSRAM4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_Bank1_NORSRAM4 /;"	d
FSMC_Bank1_R_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_Bank1_R_BASE /;"	d
FSMC_Bank1_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} FSMC_Bank1_TypeDef; $/;"	t	typeref:struct:__anon5babb8181308
FSMC_Bank2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_Bank2 /;"	d
FSMC_Bank2_NAND	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_Bank2_NAND /;"	d
FSMC_Bank2_R_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_Bank2_R_BASE /;"	d
FSMC_Bank2_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} FSMC_Bank2_TypeDef;$/;"	t	typeref:struct:__anon5babb8181508
FSMC_Bank3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_Bank3 /;"	d
FSMC_Bank3_NAND	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_Bank3_NAND /;"	d
FSMC_Bank3_R_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_Bank3_R_BASE /;"	d
FSMC_Bank3_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} FSMC_Bank3_TypeDef;$/;"	t	typeref:struct:__anon5babb8181608
FSMC_Bank4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_Bank4 /;"	d
FSMC_Bank4_PCCARD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_Bank4_PCCARD /;"	d
FSMC_Bank4_R_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_Bank4_R_BASE /;"	d
FSMC_Bank4_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} FSMC_Bank4_TypeDef; $/;"	t	typeref:struct:__anon5babb8181708
FSMC_BurstAccessMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_BurstAccessMode;     \/*!< Enables or disables the burst access mode for Flash m/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_BurstAccessMode_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_BurstAccessMode_Disable /;"	d
FSMC_BurstAccessMode_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_BurstAccessMode_Enable /;"	d
FSMC_BusTurnAroundDuration	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_BusTurnAroundDuration;  \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anonec0d867e0108	typeref:typename:uint32_t
FSMC_CLKDivision	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_CLKDivision;            \/*!< Defines the period of CLK clock output signal, exp/;"	m	struct:__anonec0d867e0108	typeref:typename:uint32_t
FSMC_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)$/;"	f	typeref:typename:void
FSMC_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)$/;"	f	typeref:typename:void
FSMC_CommonSpaceTimingStruct	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;   \/*!< FSMC Common Space Ti/;"	m	struct:__anonec0d867e0408	typeref:typename:FSMC_NAND_PCCARDTimingInitTypeDef *
FSMC_CommonSpaceTimingStruct	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct; \/*!< FSMC Common Space Timi/;"	m	struct:__anonec0d867e0508	typeref:typename:FSMC_NAND_PCCARDTimingInitTypeDef *
FSMC_DataAddressMux	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_DataAddressMux;      \/*!< Specifies whether the address and data values are$/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_DataAddressMux_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_DataAddressMux_Disable /;"	d
FSMC_DataAddressMux_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_DataAddressMux_Enable /;"	d
FSMC_DataLatency	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_DataLatency;            \/*!< Defines the number of memory clock cycles to issue$/;"	m	struct:__anonec0d867e0108	typeref:typename:uint32_t
FSMC_DataSetupTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_DataSetupTime;          \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anonec0d867e0108	typeref:typename:uint32_t
FSMC_ECC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_ECC;              \/*!< Enables or disables the ECC computation.$/;"	m	struct:__anonec0d867e0408	typeref:typename:uint32_t
FSMC_ECCPageSize	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_ECCPageSize;      \/*!< Defines the page size for the extended ECC.$/;"	m	struct:__anonec0d867e0408	typeref:typename:uint32_t
FSMC_ECCPageSize_1024Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_ECCPageSize_1024Bytes /;"	d
FSMC_ECCPageSize_2048Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_ECCPageSize_2048Bytes /;"	d
FSMC_ECCPageSize_256Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_ECCPageSize_256Bytes /;"	d
FSMC_ECCPageSize_4096Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_ECCPageSize_4096Bytes /;"	d
FSMC_ECCPageSize_512Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_ECCPageSize_512Bytes /;"	d
FSMC_ECCPageSize_8192Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_ECCPageSize_8192Bytes /;"	d
FSMC_ECCR2_ECC2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_ECCR2_ECC2 /;"	d
FSMC_ECCR3_ECC3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_ECCR3_ECC3 /;"	d
FSMC_ECC_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_ECC_Disable /;"	d
FSMC_ECC_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_ECC_Enable /;"	d
FSMC_ExtendedMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_ExtendedMode;        \/*!< Enables or disables the extended mode.$/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_ExtendedMode_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_ExtendedMode_Disable /;"	d
FSMC_ExtendedMode_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_ExtendedMode_Enable /;"	d
FSMC_FLAG_FEMPT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_FLAG_FEMPT /;"	d
FSMC_FLAG_FallingEdge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_FLAG_FallingEdge /;"	d
FSMC_FLAG_Level	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_FLAG_Level /;"	d
FSMC_FLAG_RisingEdge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_FLAG_RisingEdge /;"	d
FSMC_GetECC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^uint32_t FSMC_GetECC(uint32_t FSMC_Bank)$/;"	f	typeref:typename:uint32_t
FSMC_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)$/;"	f	typeref:typename:FlagStatus
FSMC_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)$/;"	f	typeref:typename:ITStatus
FSMC_HiZSetupTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_HiZSetupTime;   \/*!< Defines the number of HCLK clock cycles during which the$/;"	m	struct:__anonec0d867e0308	typeref:typename:uint32_t
FSMC_HoldSetupTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_HoldSetupTime;  \/*!< Defines the number of HCLK clock cycles to hold address$/;"	m	struct:__anonec0d867e0308	typeref:typename:uint32_t
FSMC_IOSpaceTimingStruct	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_IOSpaceTimingStruct; \/*!< FSMC IO Space Timing *\/  $/;"	m	struct:__anonec0d867e0508	typeref:typename:FSMC_NAND_PCCARDTimingInitTypeDef *
FSMC_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  FSMC_IRQn                   = 48,     \/*!< FSMC global Interrupt                             /;"	e	enum:IRQn
FSMC_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
FSMC_IT_FallingEdge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_IT_FallingEdge /;"	d
FSMC_IT_Level	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_IT_Level /;"	d
FSMC_IT_RisingEdge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_IT_RisingEdge /;"	d
FSMC_MemoryDataWidth	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_MemoryDataWidth;     \/*!< Specifies the external memory device width.$/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_MemoryDataWidth	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_MemoryDataWidth;  \/*!< Specifies the external memory device width.$/;"	m	struct:__anonec0d867e0408	typeref:typename:uint32_t
FSMC_MemoryDataWidth_16b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_MemoryDataWidth_16b /;"	d
FSMC_MemoryDataWidth_8b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_MemoryDataWidth_8b /;"	d
FSMC_MemoryType	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_MemoryType;          \/*!< Specifies the type of external memory attached to$/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_MemoryType_NOR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_MemoryType_NOR /;"	d
FSMC_MemoryType_PSRAM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_MemoryType_PSRAM /;"	d
FSMC_MemoryType_SRAM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_MemoryType_SRAM /;"	d
FSMC_NANDCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)$/;"	f	typeref:typename:void
FSMC_NANDDeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_NANDDeInit(uint32_t FSMC_Bank)$/;"	f	typeref:typename:void
FSMC_NANDECCCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)$/;"	f	typeref:typename:void
FSMC_NANDInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)$/;"	f	typeref:typename:void
FSMC_NANDInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^}FSMC_NANDInitTypeDef;$/;"	t	typeref:struct:__anonec0d867e0408
FSMC_NANDStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)$/;"	f	typeref:typename:void
FSMC_NAND_PCCARDTimingInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^}FSMC_NAND_PCCARDTimingInitTypeDef;$/;"	t	typeref:struct:__anonec0d867e0308
FSMC_NORSRAMCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)$/;"	f	typeref:typename:void
FSMC_NORSRAMDeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)$/;"	f	typeref:typename:void
FSMC_NORSRAMInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)$/;"	f	typeref:typename:void
FSMC_NORSRAMInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^}FSMC_NORSRAMInitTypeDef;$/;"	t	typeref:struct:__anonec0d867e0208
FSMC_NORSRAMStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)$/;"	f	typeref:typename:void
FSMC_NORSRAMTimingInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^}FSMC_NORSRAMTimingInitTypeDef;$/;"	t	typeref:struct:__anonec0d867e0108
FSMC_PATT2_ATTHIZ2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHIZ2 /;"	d
FSMC_PATT2_ATTHIZ2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHIZ2_0 /;"	d
FSMC_PATT2_ATTHIZ2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHIZ2_1 /;"	d
FSMC_PATT2_ATTHIZ2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHIZ2_2 /;"	d
FSMC_PATT2_ATTHIZ2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHIZ2_3 /;"	d
FSMC_PATT2_ATTHIZ2_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHIZ2_4 /;"	d
FSMC_PATT2_ATTHIZ2_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHIZ2_5 /;"	d
FSMC_PATT2_ATTHIZ2_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHIZ2_6 /;"	d
FSMC_PATT2_ATTHIZ2_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHIZ2_7 /;"	d
FSMC_PATT2_ATTHOLD2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHOLD2 /;"	d
FSMC_PATT2_ATTHOLD2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHOLD2_0 /;"	d
FSMC_PATT2_ATTHOLD2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHOLD2_1 /;"	d
FSMC_PATT2_ATTHOLD2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHOLD2_2 /;"	d
FSMC_PATT2_ATTHOLD2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHOLD2_3 /;"	d
FSMC_PATT2_ATTHOLD2_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHOLD2_4 /;"	d
FSMC_PATT2_ATTHOLD2_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHOLD2_5 /;"	d
FSMC_PATT2_ATTHOLD2_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHOLD2_6 /;"	d
FSMC_PATT2_ATTHOLD2_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTHOLD2_7 /;"	d
FSMC_PATT2_ATTSET2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTSET2 /;"	d
FSMC_PATT2_ATTSET2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTSET2_0 /;"	d
FSMC_PATT2_ATTSET2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTSET2_1 /;"	d
FSMC_PATT2_ATTSET2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTSET2_2 /;"	d
FSMC_PATT2_ATTSET2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTSET2_3 /;"	d
FSMC_PATT2_ATTSET2_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTSET2_4 /;"	d
FSMC_PATT2_ATTSET2_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTSET2_5 /;"	d
FSMC_PATT2_ATTSET2_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTSET2_6 /;"	d
FSMC_PATT2_ATTSET2_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTSET2_7 /;"	d
FSMC_PATT2_ATTWAIT2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTWAIT2 /;"	d
FSMC_PATT2_ATTWAIT2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTWAIT2_0 /;"	d
FSMC_PATT2_ATTWAIT2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTWAIT2_1 /;"	d
FSMC_PATT2_ATTWAIT2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTWAIT2_2 /;"	d
FSMC_PATT2_ATTWAIT2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTWAIT2_3 /;"	d
FSMC_PATT2_ATTWAIT2_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTWAIT2_4 /;"	d
FSMC_PATT2_ATTWAIT2_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTWAIT2_5 /;"	d
FSMC_PATT2_ATTWAIT2_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTWAIT2_6 /;"	d
FSMC_PATT2_ATTWAIT2_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT2_ATTWAIT2_7 /;"	d
FSMC_PATT3_ATTHIZ3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHIZ3 /;"	d
FSMC_PATT3_ATTHIZ3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHIZ3_0 /;"	d
FSMC_PATT3_ATTHIZ3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHIZ3_1 /;"	d
FSMC_PATT3_ATTHIZ3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHIZ3_2 /;"	d
FSMC_PATT3_ATTHIZ3_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHIZ3_3 /;"	d
FSMC_PATT3_ATTHIZ3_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHIZ3_4 /;"	d
FSMC_PATT3_ATTHIZ3_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHIZ3_5 /;"	d
FSMC_PATT3_ATTHIZ3_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHIZ3_6 /;"	d
FSMC_PATT3_ATTHIZ3_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHIZ3_7 /;"	d
FSMC_PATT3_ATTHOLD3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHOLD3 /;"	d
FSMC_PATT3_ATTHOLD3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHOLD3_0 /;"	d
FSMC_PATT3_ATTHOLD3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHOLD3_1 /;"	d
FSMC_PATT3_ATTHOLD3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHOLD3_2 /;"	d
FSMC_PATT3_ATTHOLD3_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHOLD3_3 /;"	d
FSMC_PATT3_ATTHOLD3_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHOLD3_4 /;"	d
FSMC_PATT3_ATTHOLD3_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHOLD3_5 /;"	d
FSMC_PATT3_ATTHOLD3_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHOLD3_6 /;"	d
FSMC_PATT3_ATTHOLD3_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTHOLD3_7 /;"	d
FSMC_PATT3_ATTSET3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTSET3 /;"	d
FSMC_PATT3_ATTSET3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTSET3_0 /;"	d
FSMC_PATT3_ATTSET3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTSET3_1 /;"	d
FSMC_PATT3_ATTSET3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTSET3_2 /;"	d
FSMC_PATT3_ATTSET3_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTSET3_3 /;"	d
FSMC_PATT3_ATTSET3_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTSET3_4 /;"	d
FSMC_PATT3_ATTSET3_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTSET3_5 /;"	d
FSMC_PATT3_ATTSET3_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTSET3_6 /;"	d
FSMC_PATT3_ATTSET3_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTSET3_7 /;"	d
FSMC_PATT3_ATTWAIT3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTWAIT3 /;"	d
FSMC_PATT3_ATTWAIT3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTWAIT3_0 /;"	d
FSMC_PATT3_ATTWAIT3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTWAIT3_1 /;"	d
FSMC_PATT3_ATTWAIT3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTWAIT3_2 /;"	d
FSMC_PATT3_ATTWAIT3_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTWAIT3_3 /;"	d
FSMC_PATT3_ATTWAIT3_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTWAIT3_4 /;"	d
FSMC_PATT3_ATTWAIT3_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTWAIT3_5 /;"	d
FSMC_PATT3_ATTWAIT3_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTWAIT3_6 /;"	d
FSMC_PATT3_ATTWAIT3_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT3_ATTWAIT3_7 /;"	d
FSMC_PATT4_ATTHIZ4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHIZ4 /;"	d
FSMC_PATT4_ATTHIZ4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHIZ4_0 /;"	d
FSMC_PATT4_ATTHIZ4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHIZ4_1 /;"	d
FSMC_PATT4_ATTHIZ4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHIZ4_2 /;"	d
FSMC_PATT4_ATTHIZ4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHIZ4_3 /;"	d
FSMC_PATT4_ATTHIZ4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHIZ4_4 /;"	d
FSMC_PATT4_ATTHIZ4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHIZ4_5 /;"	d
FSMC_PATT4_ATTHIZ4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHIZ4_6 /;"	d
FSMC_PATT4_ATTHIZ4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHIZ4_7 /;"	d
FSMC_PATT4_ATTHOLD4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHOLD4 /;"	d
FSMC_PATT4_ATTHOLD4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHOLD4_0 /;"	d
FSMC_PATT4_ATTHOLD4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHOLD4_1 /;"	d
FSMC_PATT4_ATTHOLD4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHOLD4_2 /;"	d
FSMC_PATT4_ATTHOLD4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHOLD4_3 /;"	d
FSMC_PATT4_ATTHOLD4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHOLD4_4 /;"	d
FSMC_PATT4_ATTHOLD4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHOLD4_5 /;"	d
FSMC_PATT4_ATTHOLD4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHOLD4_6 /;"	d
FSMC_PATT4_ATTHOLD4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTHOLD4_7 /;"	d
FSMC_PATT4_ATTSET4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTSET4 /;"	d
FSMC_PATT4_ATTSET4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTSET4_0 /;"	d
FSMC_PATT4_ATTSET4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTSET4_1 /;"	d
FSMC_PATT4_ATTSET4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTSET4_2 /;"	d
FSMC_PATT4_ATTSET4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTSET4_3 /;"	d
FSMC_PATT4_ATTSET4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTSET4_4 /;"	d
FSMC_PATT4_ATTSET4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTSET4_5 /;"	d
FSMC_PATT4_ATTSET4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTSET4_6 /;"	d
FSMC_PATT4_ATTSET4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTSET4_7 /;"	d
FSMC_PATT4_ATTWAIT4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTWAIT4 /;"	d
FSMC_PATT4_ATTWAIT4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTWAIT4_0 /;"	d
FSMC_PATT4_ATTWAIT4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTWAIT4_1 /;"	d
FSMC_PATT4_ATTWAIT4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTWAIT4_2 /;"	d
FSMC_PATT4_ATTWAIT4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTWAIT4_3 /;"	d
FSMC_PATT4_ATTWAIT4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTWAIT4_4 /;"	d
FSMC_PATT4_ATTWAIT4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTWAIT4_5 /;"	d
FSMC_PATT4_ATTWAIT4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTWAIT4_6 /;"	d
FSMC_PATT4_ATTWAIT4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PATT4_ATTWAIT4_7 /;"	d
FSMC_PCCARDCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_PCCARDCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
FSMC_PCCARDDeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_PCCARDDeInit(void)$/;"	f	typeref:typename:void
FSMC_PCCARDInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)$/;"	f	typeref:typename:void
FSMC_PCCARDInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^}FSMC_PCCARDInitTypeDef;$/;"	t	typeref:struct:__anonec0d867e0508
FSMC_PCCARDStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)$/;"	f	typeref:typename:void
FSMC_PCR2_ECCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_ECCEN /;"	d
FSMC_PCR2_ECCPS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_ECCPS /;"	d
FSMC_PCR2_ECCPS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_ECCPS_0 /;"	d
FSMC_PCR2_ECCPS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_ECCPS_1 /;"	d
FSMC_PCR2_ECCPS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_ECCPS_2 /;"	d
FSMC_PCR2_PBKEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_PBKEN /;"	d
FSMC_PCR2_PTYP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_PTYP /;"	d
FSMC_PCR2_PWAITEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_PWAITEN /;"	d
FSMC_PCR2_PWID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_PWID /;"	d
FSMC_PCR2_PWID_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_PWID_0 /;"	d
FSMC_PCR2_PWID_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_PWID_1 /;"	d
FSMC_PCR2_TAR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_TAR /;"	d
FSMC_PCR2_TAR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_TAR_0 /;"	d
FSMC_PCR2_TAR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_TAR_1 /;"	d
FSMC_PCR2_TAR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_TAR_2 /;"	d
FSMC_PCR2_TAR_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_TAR_3 /;"	d
FSMC_PCR2_TCLR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_TCLR /;"	d
FSMC_PCR2_TCLR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_TCLR_0 /;"	d
FSMC_PCR2_TCLR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_TCLR_1 /;"	d
FSMC_PCR2_TCLR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_TCLR_2 /;"	d
FSMC_PCR2_TCLR_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR2_TCLR_3 /;"	d
FSMC_PCR3_ECCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_ECCEN /;"	d
FSMC_PCR3_ECCPS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_ECCPS /;"	d
FSMC_PCR3_ECCPS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_ECCPS_0 /;"	d
FSMC_PCR3_ECCPS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_ECCPS_1 /;"	d
FSMC_PCR3_ECCPS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_ECCPS_2 /;"	d
FSMC_PCR3_PBKEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_PBKEN /;"	d
FSMC_PCR3_PTYP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_PTYP /;"	d
FSMC_PCR3_PWAITEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_PWAITEN /;"	d
FSMC_PCR3_PWID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_PWID /;"	d
FSMC_PCR3_PWID_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_PWID_0 /;"	d
FSMC_PCR3_PWID_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_PWID_1 /;"	d
FSMC_PCR3_TAR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_TAR /;"	d
FSMC_PCR3_TAR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_TAR_0 /;"	d
FSMC_PCR3_TAR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_TAR_1 /;"	d
FSMC_PCR3_TAR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_TAR_2 /;"	d
FSMC_PCR3_TAR_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_TAR_3 /;"	d
FSMC_PCR3_TCLR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_TCLR /;"	d
FSMC_PCR3_TCLR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_TCLR_0 /;"	d
FSMC_PCR3_TCLR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_TCLR_1 /;"	d
FSMC_PCR3_TCLR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_TCLR_2 /;"	d
FSMC_PCR3_TCLR_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR3_TCLR_3 /;"	d
FSMC_PCR4_ECCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_ECCEN /;"	d
FSMC_PCR4_ECCPS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_ECCPS /;"	d
FSMC_PCR4_ECCPS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_ECCPS_0 /;"	d
FSMC_PCR4_ECCPS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_ECCPS_1 /;"	d
FSMC_PCR4_ECCPS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_ECCPS_2 /;"	d
FSMC_PCR4_PBKEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_PBKEN /;"	d
FSMC_PCR4_PTYP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_PTYP /;"	d
FSMC_PCR4_PWAITEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_PWAITEN /;"	d
FSMC_PCR4_PWID	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_PWID /;"	d
FSMC_PCR4_PWID_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_PWID_0 /;"	d
FSMC_PCR4_PWID_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_PWID_1 /;"	d
FSMC_PCR4_TAR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_TAR /;"	d
FSMC_PCR4_TAR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_TAR_0 /;"	d
FSMC_PCR4_TAR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_TAR_1 /;"	d
FSMC_PCR4_TAR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_TAR_2 /;"	d
FSMC_PCR4_TAR_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_TAR_3 /;"	d
FSMC_PCR4_TCLR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_TCLR /;"	d
FSMC_PCR4_TCLR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_TCLR_0 /;"	d
FSMC_PCR4_TCLR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_TCLR_1 /;"	d
FSMC_PCR4_TCLR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_TCLR_2 /;"	d
FSMC_PCR4_TCLR_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PCR4_TCLR_3 /;"	d
FSMC_PIO4_IOHIZ4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHIZ4 /;"	d
FSMC_PIO4_IOHIZ4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHIZ4_0 /;"	d
FSMC_PIO4_IOHIZ4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHIZ4_1 /;"	d
FSMC_PIO4_IOHIZ4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHIZ4_2 /;"	d
FSMC_PIO4_IOHIZ4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHIZ4_3 /;"	d
FSMC_PIO4_IOHIZ4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHIZ4_4 /;"	d
FSMC_PIO4_IOHIZ4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHIZ4_5 /;"	d
FSMC_PIO4_IOHIZ4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHIZ4_6 /;"	d
FSMC_PIO4_IOHIZ4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHIZ4_7 /;"	d
FSMC_PIO4_IOHOLD4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHOLD4 /;"	d
FSMC_PIO4_IOHOLD4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHOLD4_0 /;"	d
FSMC_PIO4_IOHOLD4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHOLD4_1 /;"	d
FSMC_PIO4_IOHOLD4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHOLD4_2 /;"	d
FSMC_PIO4_IOHOLD4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHOLD4_3 /;"	d
FSMC_PIO4_IOHOLD4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHOLD4_4 /;"	d
FSMC_PIO4_IOHOLD4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHOLD4_5 /;"	d
FSMC_PIO4_IOHOLD4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHOLD4_6 /;"	d
FSMC_PIO4_IOHOLD4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOHOLD4_7 /;"	d
FSMC_PIO4_IOSET4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOSET4 /;"	d
FSMC_PIO4_IOSET4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOSET4_0 /;"	d
FSMC_PIO4_IOSET4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOSET4_1 /;"	d
FSMC_PIO4_IOSET4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOSET4_2 /;"	d
FSMC_PIO4_IOSET4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOSET4_3 /;"	d
FSMC_PIO4_IOSET4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOSET4_4 /;"	d
FSMC_PIO4_IOSET4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOSET4_5 /;"	d
FSMC_PIO4_IOSET4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOSET4_6 /;"	d
FSMC_PIO4_IOSET4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOSET4_7 /;"	d
FSMC_PIO4_IOWAIT4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOWAIT4 /;"	d
FSMC_PIO4_IOWAIT4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOWAIT4_0 /;"	d
FSMC_PIO4_IOWAIT4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOWAIT4_1 /;"	d
FSMC_PIO4_IOWAIT4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOWAIT4_2 /;"	d
FSMC_PIO4_IOWAIT4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOWAIT4_3 /;"	d
FSMC_PIO4_IOWAIT4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOWAIT4_4 /;"	d
FSMC_PIO4_IOWAIT4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOWAIT4_5 /;"	d
FSMC_PIO4_IOWAIT4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOWAIT4_6 /;"	d
FSMC_PIO4_IOWAIT4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PIO4_IOWAIT4_7 /;"	d
FSMC_PMEM2_MEMHIZ2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHIZ2 /;"	d
FSMC_PMEM2_MEMHIZ2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_0 /;"	d
FSMC_PMEM2_MEMHIZ2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_1 /;"	d
FSMC_PMEM2_MEMHIZ2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_2 /;"	d
FSMC_PMEM2_MEMHIZ2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_3 /;"	d
FSMC_PMEM2_MEMHIZ2_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_4 /;"	d
FSMC_PMEM2_MEMHIZ2_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_5 /;"	d
FSMC_PMEM2_MEMHIZ2_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_6 /;"	d
FSMC_PMEM2_MEMHIZ2_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_7 /;"	d
FSMC_PMEM2_MEMHOLD2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHOLD2 /;"	d
FSMC_PMEM2_MEMHOLD2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_0 /;"	d
FSMC_PMEM2_MEMHOLD2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_1 /;"	d
FSMC_PMEM2_MEMHOLD2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_2 /;"	d
FSMC_PMEM2_MEMHOLD2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_3 /;"	d
FSMC_PMEM2_MEMHOLD2_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_4 /;"	d
FSMC_PMEM2_MEMHOLD2_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_5 /;"	d
FSMC_PMEM2_MEMHOLD2_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_6 /;"	d
FSMC_PMEM2_MEMHOLD2_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_7 /;"	d
FSMC_PMEM2_MEMSET2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMSET2 /;"	d
FSMC_PMEM2_MEMSET2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMSET2_0 /;"	d
FSMC_PMEM2_MEMSET2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMSET2_1 /;"	d
FSMC_PMEM2_MEMSET2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMSET2_2 /;"	d
FSMC_PMEM2_MEMSET2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMSET2_3 /;"	d
FSMC_PMEM2_MEMSET2_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMSET2_4 /;"	d
FSMC_PMEM2_MEMSET2_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMSET2_5 /;"	d
FSMC_PMEM2_MEMSET2_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMSET2_6 /;"	d
FSMC_PMEM2_MEMSET2_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMSET2_7 /;"	d
FSMC_PMEM2_MEMWAIT2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMWAIT2 /;"	d
FSMC_PMEM2_MEMWAIT2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_0 /;"	d
FSMC_PMEM2_MEMWAIT2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_1 /;"	d
FSMC_PMEM2_MEMWAIT2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_2 /;"	d
FSMC_PMEM2_MEMWAIT2_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_3 /;"	d
FSMC_PMEM2_MEMWAIT2_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_4 /;"	d
FSMC_PMEM2_MEMWAIT2_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_5 /;"	d
FSMC_PMEM2_MEMWAIT2_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_6 /;"	d
FSMC_PMEM2_MEMWAIT2_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_7 /;"	d
FSMC_PMEM3_MEMHIZ3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHIZ3 /;"	d
FSMC_PMEM3_MEMHIZ3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_0 /;"	d
FSMC_PMEM3_MEMHIZ3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_1 /;"	d
FSMC_PMEM3_MEMHIZ3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_2 /;"	d
FSMC_PMEM3_MEMHIZ3_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_3 /;"	d
FSMC_PMEM3_MEMHIZ3_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_4 /;"	d
FSMC_PMEM3_MEMHIZ3_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_5 /;"	d
FSMC_PMEM3_MEMHIZ3_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_6 /;"	d
FSMC_PMEM3_MEMHIZ3_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_7 /;"	d
FSMC_PMEM3_MEMHOLD3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHOLD3 /;"	d
FSMC_PMEM3_MEMHOLD3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_0 /;"	d
FSMC_PMEM3_MEMHOLD3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_1 /;"	d
FSMC_PMEM3_MEMHOLD3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_2 /;"	d
FSMC_PMEM3_MEMHOLD3_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_3 /;"	d
FSMC_PMEM3_MEMHOLD3_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_4 /;"	d
FSMC_PMEM3_MEMHOLD3_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_5 /;"	d
FSMC_PMEM3_MEMHOLD3_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_6 /;"	d
FSMC_PMEM3_MEMHOLD3_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_7 /;"	d
FSMC_PMEM3_MEMSET3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMSET3 /;"	d
FSMC_PMEM3_MEMSET3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMSET3_0 /;"	d
FSMC_PMEM3_MEMSET3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMSET3_1 /;"	d
FSMC_PMEM3_MEMSET3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMSET3_2 /;"	d
FSMC_PMEM3_MEMSET3_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMSET3_3 /;"	d
FSMC_PMEM3_MEMSET3_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMSET3_4 /;"	d
FSMC_PMEM3_MEMSET3_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMSET3_5 /;"	d
FSMC_PMEM3_MEMSET3_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMSET3_6 /;"	d
FSMC_PMEM3_MEMSET3_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMSET3_7 /;"	d
FSMC_PMEM3_MEMWAIT3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMWAIT3 /;"	d
FSMC_PMEM3_MEMWAIT3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_0 /;"	d
FSMC_PMEM3_MEMWAIT3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_1 /;"	d
FSMC_PMEM3_MEMWAIT3_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_2 /;"	d
FSMC_PMEM3_MEMWAIT3_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_3 /;"	d
FSMC_PMEM3_MEMWAIT3_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_4 /;"	d
FSMC_PMEM3_MEMWAIT3_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_5 /;"	d
FSMC_PMEM3_MEMWAIT3_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_6 /;"	d
FSMC_PMEM3_MEMWAIT3_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_7 /;"	d
FSMC_PMEM4_MEMHIZ4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHIZ4 /;"	d
FSMC_PMEM4_MEMHIZ4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_0 /;"	d
FSMC_PMEM4_MEMHIZ4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_1 /;"	d
FSMC_PMEM4_MEMHIZ4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_2 /;"	d
FSMC_PMEM4_MEMHIZ4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_3 /;"	d
FSMC_PMEM4_MEMHIZ4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_4 /;"	d
FSMC_PMEM4_MEMHIZ4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_5 /;"	d
FSMC_PMEM4_MEMHIZ4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_6 /;"	d
FSMC_PMEM4_MEMHIZ4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_7 /;"	d
FSMC_PMEM4_MEMHOLD4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHOLD4 /;"	d
FSMC_PMEM4_MEMHOLD4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_0 /;"	d
FSMC_PMEM4_MEMHOLD4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_1 /;"	d
FSMC_PMEM4_MEMHOLD4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_2 /;"	d
FSMC_PMEM4_MEMHOLD4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_3 /;"	d
FSMC_PMEM4_MEMHOLD4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_4 /;"	d
FSMC_PMEM4_MEMHOLD4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_5 /;"	d
FSMC_PMEM4_MEMHOLD4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_6 /;"	d
FSMC_PMEM4_MEMHOLD4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_7 /;"	d
FSMC_PMEM4_MEMSET4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMSET4 /;"	d
FSMC_PMEM4_MEMSET4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMSET4_0 /;"	d
FSMC_PMEM4_MEMSET4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMSET4_1 /;"	d
FSMC_PMEM4_MEMSET4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMSET4_2 /;"	d
FSMC_PMEM4_MEMSET4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMSET4_3 /;"	d
FSMC_PMEM4_MEMSET4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMSET4_4 /;"	d
FSMC_PMEM4_MEMSET4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMSET4_5 /;"	d
FSMC_PMEM4_MEMSET4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMSET4_6 /;"	d
FSMC_PMEM4_MEMSET4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMSET4_7 /;"	d
FSMC_PMEM4_MEMWAIT4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMWAIT4 /;"	d
FSMC_PMEM4_MEMWAIT4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_0 /;"	d
FSMC_PMEM4_MEMWAIT4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_1 /;"	d
FSMC_PMEM4_MEMWAIT4_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_2 /;"	d
FSMC_PMEM4_MEMWAIT4_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_3 /;"	d
FSMC_PMEM4_MEMWAIT4_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_4 /;"	d
FSMC_PMEM4_MEMWAIT4_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_5 /;"	d
FSMC_PMEM4_MEMWAIT4_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_6 /;"	d
FSMC_PMEM4_MEMWAIT4_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_7 /;"	d
FSMC_R_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define FSMC_R_BASE /;"	d
FSMC_ReadWriteTimingStruct	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct; \/*!< Timing Parameters for write a/;"	m	struct:__anonec0d867e0208	typeref:typename:FSMC_NORSRAMTimingInitTypeDef *
FSMC_SR2_FEMPT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR2_FEMPT /;"	d
FSMC_SR2_IFEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR2_IFEN /;"	d
FSMC_SR2_IFS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR2_IFS /;"	d
FSMC_SR2_ILEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR2_ILEN /;"	d
FSMC_SR2_ILS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR2_ILS /;"	d
FSMC_SR2_IREN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR2_IREN /;"	d
FSMC_SR2_IRS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR2_IRS /;"	d
FSMC_SR3_FEMPT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR3_FEMPT /;"	d
FSMC_SR3_IFEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR3_IFEN /;"	d
FSMC_SR3_IFS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR3_IFS /;"	d
FSMC_SR3_ILEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR3_ILEN /;"	d
FSMC_SR3_ILS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR3_ILS /;"	d
FSMC_SR3_IREN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR3_IREN /;"	d
FSMC_SR3_IRS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR3_IRS /;"	d
FSMC_SR4_FEMPT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR4_FEMPT /;"	d
FSMC_SR4_IFEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR4_IFEN /;"	d
FSMC_SR4_IFS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR4_IFS /;"	d
FSMC_SR4_ILEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR4_ILEN /;"	d
FSMC_SR4_ILS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR4_ILS /;"	d
FSMC_SR4_IREN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR4_IREN /;"	d
FSMC_SR4_IRS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  FSMC_SR4_IRS /;"	d
FSMC_SetupTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_SetupTime;      \/*!< Defines the number of HCLK cycles to setup address before$/;"	m	struct:__anonec0d867e0308	typeref:typename:uint32_t
FSMC_TARSetupTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_TARSetupTime;     \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anonec0d867e0408	typeref:typename:uint32_t
FSMC_TARSetupTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_TARSetupTime;   \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anonec0d867e0508	typeref:typename:uint32_t
FSMC_TCLRSetupTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_TCLRSetupTime;    \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anonec0d867e0408	typeref:typename:uint32_t
FSMC_TCLRSetupTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_TCLRSetupTime;  \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anonec0d867e0508	typeref:typename:uint32_t
FSMC_WaitSetupTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WaitSetupTime;  \/*!< Defines the minimum number of HCLK cycles to assert the$/;"	m	struct:__anonec0d867e0308	typeref:typename:uint32_t
FSMC_WaitSignal	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WaitSignal;          \/*!< Enables or disables the wait-state insertion via wait$/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_WaitSignalActive	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WaitSignalActive;    \/*!< Specifies if the wait signal is asserted by the memor/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_WaitSignalActive_BeforeWaitState	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WaitSignalActive_BeforeWaitState /;"	d
FSMC_WaitSignalActive_DuringWaitState	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WaitSignalActive_DuringWaitState /;"	d
FSMC_WaitSignalPolarity	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WaitSignalPolarity;  \/*!< Specifies the wait signal polarity, valid only when a/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_WaitSignalPolarity_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WaitSignalPolarity_High /;"	d
FSMC_WaitSignalPolarity_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WaitSignalPolarity_Low /;"	d
FSMC_WaitSignal_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WaitSignal_Disable /;"	d
FSMC_WaitSignal_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WaitSignal_Enable /;"	d
FSMC_Waitfeature	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_Waitfeature;      \/*!< Enables or disables the Wait feature for the NAND Memory/;"	m	struct:__anonec0d867e0408	typeref:typename:uint32_t
FSMC_Waitfeature	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_Waitfeature;    \/*!< Enables or disables the Wait feature for the Memory Bank.$/;"	m	struct:__anonec0d867e0508	typeref:typename:uint32_t
FSMC_Waitfeature_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_Waitfeature_Disable /;"	d
FSMC_Waitfeature_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_Waitfeature_Enable /;"	d
FSMC_WrapMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WrapMode;            \/*!< Enables or disables the Wrapped burst access mode for/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_WrapMode_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WrapMode_Disable /;"	d
FSMC_WrapMode_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WrapMode_Enable /;"	d
FSMC_WriteBurst	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WriteBurst;          \/*!< Enables or disables the write burst operation.$/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_WriteBurst_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WriteBurst_Disable /;"	d
FSMC_WriteBurst_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WriteBurst_Enable /;"	d
FSMC_WriteOperation	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WriteOperation;      \/*!< Enables or disables the write operation in the select/;"	m	struct:__anonec0d867e0208	typeref:typename:uint32_t
FSMC_WriteOperation_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WriteOperation_Disable /;"	d
FSMC_WriteOperation_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define FSMC_WriteOperation_Enable /;"	d
FSMC_WriteTimingStruct	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^  FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct;     \/*!< Timing Parameters for write a/;"	m	struct:__anonec0d867e0208	typeref:typename:FSMC_NORSRAMTimingInitTypeDef *
FTSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t FTSR;   \/*!< EXTI Falling trigger selection register, Address offset: 0x0C *\/$/;"	m	struct:__anon5babb8181108	typeref:typename:__IO uint32_t
FUSION_UPDATE_DT	src/modules/stabilizer.c	/^#define FUSION_UPDATE_DT /;"	d	file:
Field	tools/genmsg/src/genmsg/msgs.py	/^class Field(object):$/;"	c
FillZerobss	src/startup/startup_stm32f4xx.s	/^FillZerobss:$/;"	l
FillZerobss	startup_stm32f4xx.s	/^FillZerobss:$/;"	l
FlagStatus	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon5babb8180103
Foo	tools/genmsg/test/test_genmsg_base.py	/^    class Foo(object):$/;"	c	function:test_plog	file:
Foo	tools/genmsg/test/test_genmsg_msg_loader.py	/^    class Foo(object): pass$/;"	c	function:test_load_depends_srv	file:
FreeRTOS	build_elka/Makefile	/^FreeRTOS: cmake_check_build_system$/;"	t
FreeRTOS	build_elka/src/FreeRTOS/Makefile	/^FreeRTOS: src\/FreeRTOS\/CMakeFiles\/FreeRTOS.dir\/rule$/;"	t
FreeRTOS/fast	build_elka/Makefile	/^FreeRTOS\/fast:$/;"	t
FreeRTOS/fast	build_elka/src/FreeRTOS/Makefile	/^FreeRTOS\/fast:$/;"	t
Full_Scale	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t Full_Scale;                         \/* Full scale *\/$/;"	m	struct:__anon556faaba0108	typeref:typename:uint8_t
FunctionalState	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	t	typeref:enum:__anon5babb8180203
GCC/ARM_CM4F/port.c.i	build_elka/src/FreeRTOS/Makefile	/^GCC\/ARM_CM4F\/port.c.i:$/;"	t
GCC/ARM_CM4F/port.c.obj	build_elka/src/FreeRTOS/Makefile	/^GCC\/ARM_CM4F\/port.c.obj:$/;"	t
GCC/ARM_CM4F/port.c.s	build_elka/src/FreeRTOS/Makefile	/^GCC\/ARM_CM4F\/port.c.s:$/;"	t
GCC/ARM_CM4F/port.i	build_elka/src/FreeRTOS/Makefile	/^GCC\/ARM_CM4F\/port.i: GCC\/ARM_CM4F\/port.c.i$/;"	t
GCC/ARM_CM4F/port.obj	build_elka/src/FreeRTOS/Makefile	/^GCC\/ARM_CM4F\/port.obj: GCC\/ARM_CM4F\/port.c.obj$/;"	t
GCC/ARM_CM4F/port.s	build_elka/src/FreeRTOS/Makefile	/^GCC\/ARM_CM4F\/port.s: GCC\/ARM_CM4F\/port.c.s$/;"	t
GCC_ARMCM4F	inc/FreeRTOS/FreeRTOSConfig.h	/^#define GCC_ARMCM4F$/;"	d
GE	inc/CMSIS/core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:4
GPIO	inc/hw_config.h	/^#define GPIO	/;"	d
GPIOA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOA /;"	d
GPIOA_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOA_BASE /;"	d
GPIOB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOB /;"	d
GPIOB_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOB_BASE /;"	d
GPIOC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOC /;"	d
GPIOC_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOC_BASE /;"	d
GPIOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOD /;"	d
GPIOD_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOD_BASE /;"	d
GPIOE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOE /;"	d
GPIOE_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOE_BASE /;"	d
GPIOF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOF /;"	d
GPIOF_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOF_BASE /;"	d
GPIOG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOG /;"	d
GPIOG_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOG_BASE /;"	d
GPIOH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOH /;"	d
GPIOH_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOH_BASE /;"	d
GPIOI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOI /;"	d
GPIOI_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIOI_BASE /;"	d
GPIOMode_TypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^}GPIOMode_TypeDef;$/;"	t	typeref:enum:__anonee2a67240103
GPIOOType_TypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^}GPIOOType_TypeDef;$/;"	t	typeref:enum:__anonee2a67240203
GPIOPuPd_TypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^}GPIOPuPd_TypeDef;$/;"	t	typeref:enum:__anonee2a67240403
GPIOSpeed_TypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^}GPIOSpeed_TypeDef;$/;"	t	typeref:enum:__anonee2a67240303
GPIO_AF_CAN1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_CAN1 /;"	d
GPIO_AF_CAN2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_CAN2 /;"	d
GPIO_AF_DCMI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_DCMI /;"	d
GPIO_AF_ETH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_ETH /;"	d
GPIO_AF_EVENTOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_EVENTOUT /;"	d
GPIO_AF_FSMC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_FSMC /;"	d
GPIO_AF_I2C1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_I2C1 /;"	d
GPIO_AF_I2C2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_I2C2 /;"	d
GPIO_AF_I2C3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_I2C3 /;"	d
GPIO_AF_I2S3ext	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_I2S3ext /;"	d
GPIO_AF_MCO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_MCO /;"	d
GPIO_AF_OTG1_FS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_OTG1_FS /;"	d
GPIO_AF_OTG2_FS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_OTG2_FS /;"	d
GPIO_AF_OTG2_HS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_OTG2_HS /;"	d
GPIO_AF_OTG_FS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_OTG_FS /;"	d
GPIO_AF_OTG_HS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_OTG_HS /;"	d
GPIO_AF_OTG_HS_FS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_OTG_HS_FS /;"	d
GPIO_AF_RTC_50Hz	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_RTC_50Hz /;"	d
GPIO_AF_SDIO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_SDIO /;"	d
GPIO_AF_SPI1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_SPI1 /;"	d
GPIO_AF_SPI2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_SPI2 /;"	d
GPIO_AF_SPI3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_SPI3 /;"	d
GPIO_AF_SWJ	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_SWJ /;"	d
GPIO_AF_TAMPER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TAMPER /;"	d
GPIO_AF_TIM1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM1 /;"	d
GPIO_AF_TIM10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM10 /;"	d
GPIO_AF_TIM11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM11 /;"	d
GPIO_AF_TIM12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM12 /;"	d
GPIO_AF_TIM13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM13 /;"	d
GPIO_AF_TIM14	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM14 /;"	d
GPIO_AF_TIM2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM2 /;"	d
GPIO_AF_TIM3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM3 /;"	d
GPIO_AF_TIM4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM4 /;"	d
GPIO_AF_TIM5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM5 /;"	d
GPIO_AF_TIM8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM8 /;"	d
GPIO_AF_TIM9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TIM9 /;"	d
GPIO_AF_TRACE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_TRACE /;"	d
GPIO_AF_UART4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_UART4 /;"	d
GPIO_AF_UART5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_UART5 /;"	d
GPIO_AF_USART1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_USART1 /;"	d
GPIO_AF_USART2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_USART2 /;"	d
GPIO_AF_USART3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_USART3 /;"	d
GPIO_AF_USART6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_AF_USART6 /;"	d
GPIO_BSRR_BR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_0 /;"	d
GPIO_BSRR_BR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_1 /;"	d
GPIO_BSRR_BR_10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_10 /;"	d
GPIO_BSRR_BR_11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_11 /;"	d
GPIO_BSRR_BR_12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_12 /;"	d
GPIO_BSRR_BR_13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_13 /;"	d
GPIO_BSRR_BR_14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_14 /;"	d
GPIO_BSRR_BR_15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_15 /;"	d
GPIO_BSRR_BR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_2 /;"	d
GPIO_BSRR_BR_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_3 /;"	d
GPIO_BSRR_BR_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_4 /;"	d
GPIO_BSRR_BR_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_5 /;"	d
GPIO_BSRR_BR_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_6 /;"	d
GPIO_BSRR_BR_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_7 /;"	d
GPIO_BSRR_BR_8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_8 /;"	d
GPIO_BSRR_BR_9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BR_9 /;"	d
GPIO_BSRR_BS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_0 /;"	d
GPIO_BSRR_BS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_1 /;"	d
GPIO_BSRR_BS_10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_10 /;"	d
GPIO_BSRR_BS_11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_11 /;"	d
GPIO_BSRR_BS_12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_12 /;"	d
GPIO_BSRR_BS_13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_13 /;"	d
GPIO_BSRR_BS_14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_14 /;"	d
GPIO_BSRR_BS_15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_15 /;"	d
GPIO_BSRR_BS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_2 /;"	d
GPIO_BSRR_BS_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_3 /;"	d
GPIO_BSRR_BS_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_4 /;"	d
GPIO_BSRR_BS_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_5 /;"	d
GPIO_BSRR_BS_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_6 /;"	d
GPIO_BSRR_BS_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_7 /;"	d
GPIO_BSRR_BS_8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_8 /;"	d
GPIO_BSRR_BS_9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_BSRR_BS_9 /;"	d
GPIO_CLK	src/utils/stm32f4_discovery.c	/^const uint32_t GPIO_CLK[LEDn] = {LED4_GPIO_CLK, LED3_GPIO_CLK, LED5_GPIO_CLK,$/;"	v	typeref:typename:const uint32_t[]
GPIO_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^void GPIO_DeInit(GPIO_TypeDef* GPIOx)$/;"	f	typeref:typename:void
GPIO_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)$/;"	f	typeref:typename:void
GPIO_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^}GPIO_InitTypeDef;$/;"	t	typeref:struct:__anonee2a67240608
GPIO_MODER_MODER0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER0 /;"	d
GPIO_MODER_MODER0_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER0_0 /;"	d
GPIO_MODER_MODER0_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER0_1 /;"	d
GPIO_MODER_MODER1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER1 /;"	d
GPIO_MODER_MODER10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER10 /;"	d
GPIO_MODER_MODER10_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER10_0 /;"	d
GPIO_MODER_MODER10_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER10_1 /;"	d
GPIO_MODER_MODER11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER11 /;"	d
GPIO_MODER_MODER11_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER11_0 /;"	d
GPIO_MODER_MODER11_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER11_1 /;"	d
GPIO_MODER_MODER12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER12 /;"	d
GPIO_MODER_MODER12_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER12_0 /;"	d
GPIO_MODER_MODER12_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER12_1 /;"	d
GPIO_MODER_MODER13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER13 /;"	d
GPIO_MODER_MODER13_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER13_0 /;"	d
GPIO_MODER_MODER13_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER13_1 /;"	d
GPIO_MODER_MODER14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER14 /;"	d
GPIO_MODER_MODER14_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER14_0 /;"	d
GPIO_MODER_MODER14_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER14_1 /;"	d
GPIO_MODER_MODER15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER15 /;"	d
GPIO_MODER_MODER15_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER15_0 /;"	d
GPIO_MODER_MODER15_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER15_1 /;"	d
GPIO_MODER_MODER1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER1_0 /;"	d
GPIO_MODER_MODER1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER1_1 /;"	d
GPIO_MODER_MODER2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER2 /;"	d
GPIO_MODER_MODER2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER2_0 /;"	d
GPIO_MODER_MODER2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER2_1 /;"	d
GPIO_MODER_MODER3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER3 /;"	d
GPIO_MODER_MODER3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER3_0 /;"	d
GPIO_MODER_MODER3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER3_1 /;"	d
GPIO_MODER_MODER4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER4 /;"	d
GPIO_MODER_MODER4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER4_0 /;"	d
GPIO_MODER_MODER4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER4_1 /;"	d
GPIO_MODER_MODER5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER5 /;"	d
GPIO_MODER_MODER5_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER5_0 /;"	d
GPIO_MODER_MODER5_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER5_1 /;"	d
GPIO_MODER_MODER6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER6 /;"	d
GPIO_MODER_MODER6_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER6_0 /;"	d
GPIO_MODER_MODER6_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER6_1 /;"	d
GPIO_MODER_MODER7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER7 /;"	d
GPIO_MODER_MODER7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER7_0 /;"	d
GPIO_MODER_MODER7_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER7_1 /;"	d
GPIO_MODER_MODER8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER8 /;"	d
GPIO_MODER_MODER8_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER8_0 /;"	d
GPIO_MODER_MODER8_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER8_1 /;"	d
GPIO_MODER_MODER9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER9 /;"	d
GPIO_MODER_MODER9_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER9_0 /;"	d
GPIO_MODER_MODER9_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_MODER_MODER9_1 /;"	d
GPIO_Mode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIOMode_TypeDef GPIO_Mode;     \/*!< Specifies the operating mode for the selected pins.$/;"	m	struct:__anonee2a67240608	typeref:typename:GPIOMode_TypeDef
GPIO_Mode_AF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_Mode_AF   = 0x02, \/*!< GPIO Alternate function Mode *\/$/;"	e	enum:__anonee2a67240103
GPIO_Mode_AIN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Mode_AIN /;"	d
GPIO_Mode_AN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_Mode_AN   = 0x03  \/*!< GPIO Analog Mode *\/$/;"	e	enum:__anonee2a67240103
GPIO_Mode_IN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_Mode_IN   = 0x00, \/*!< GPIO Input Mode *\/$/;"	e	enum:__anonee2a67240103
GPIO_Mode_OUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_Mode_OUT  = 0x01, \/*!< GPIO Output Mode *\/$/;"	e	enum:__anonee2a67240103
GPIO_OSPEEDER_OSPEEDR0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR0 /;"	d
GPIO_OSPEEDER_OSPEEDR0_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR0_0 /;"	d
GPIO_OSPEEDER_OSPEEDR0_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR0_1 /;"	d
GPIO_OSPEEDER_OSPEEDR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR1 /;"	d
GPIO_OSPEEDER_OSPEEDR10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR10 /;"	d
GPIO_OSPEEDER_OSPEEDR10_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR10_0 /;"	d
GPIO_OSPEEDER_OSPEEDR10_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR10_1 /;"	d
GPIO_OSPEEDER_OSPEEDR11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR11 /;"	d
GPIO_OSPEEDER_OSPEEDR11_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR11_0 /;"	d
GPIO_OSPEEDER_OSPEEDR11_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR11_1 /;"	d
GPIO_OSPEEDER_OSPEEDR12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR12 /;"	d
GPIO_OSPEEDER_OSPEEDR12_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR12_0 /;"	d
GPIO_OSPEEDER_OSPEEDR12_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR12_1 /;"	d
GPIO_OSPEEDER_OSPEEDR13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR13 /;"	d
GPIO_OSPEEDER_OSPEEDR13_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR13_0 /;"	d
GPIO_OSPEEDER_OSPEEDR13_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR13_1 /;"	d
GPIO_OSPEEDER_OSPEEDR14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR14 /;"	d
GPIO_OSPEEDER_OSPEEDR14_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR14_0 /;"	d
GPIO_OSPEEDER_OSPEEDR14_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR14_1 /;"	d
GPIO_OSPEEDER_OSPEEDR15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR15 /;"	d
GPIO_OSPEEDER_OSPEEDR15_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR15_0 /;"	d
GPIO_OSPEEDER_OSPEEDR15_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR15_1 /;"	d
GPIO_OSPEEDER_OSPEEDR1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR1_0 /;"	d
GPIO_OSPEEDER_OSPEEDR1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR1_1 /;"	d
GPIO_OSPEEDER_OSPEEDR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR2 /;"	d
GPIO_OSPEEDER_OSPEEDR2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR2_0 /;"	d
GPIO_OSPEEDER_OSPEEDR2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR2_1 /;"	d
GPIO_OSPEEDER_OSPEEDR3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR3 /;"	d
GPIO_OSPEEDER_OSPEEDR3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR3_0 /;"	d
GPIO_OSPEEDER_OSPEEDR3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR3_1 /;"	d
GPIO_OSPEEDER_OSPEEDR4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR4 /;"	d
GPIO_OSPEEDER_OSPEEDR4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR4_0 /;"	d
GPIO_OSPEEDER_OSPEEDR4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR4_1 /;"	d
GPIO_OSPEEDER_OSPEEDR5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR5 /;"	d
GPIO_OSPEEDER_OSPEEDR5_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR5_0 /;"	d
GPIO_OSPEEDER_OSPEEDR5_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR5_1 /;"	d
GPIO_OSPEEDER_OSPEEDR6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR6 /;"	d
GPIO_OSPEEDER_OSPEEDR6_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR6_0 /;"	d
GPIO_OSPEEDER_OSPEEDR6_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR6_1 /;"	d
GPIO_OSPEEDER_OSPEEDR7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR7 /;"	d
GPIO_OSPEEDER_OSPEEDR7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR7_0 /;"	d
GPIO_OSPEEDER_OSPEEDR7_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR7_1 /;"	d
GPIO_OSPEEDER_OSPEEDR8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR8 /;"	d
GPIO_OSPEEDER_OSPEEDR8_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR8_0 /;"	d
GPIO_OSPEEDER_OSPEEDR8_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR8_1 /;"	d
GPIO_OSPEEDER_OSPEEDR9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR9 /;"	d
GPIO_OSPEEDER_OSPEEDR9_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR9_0 /;"	d
GPIO_OSPEEDER_OSPEEDR9_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OSPEEDER_OSPEEDR9_1 /;"	d
GPIO_OTYPER_IDR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_0 /;"	d
GPIO_OTYPER_IDR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_1 /;"	d
GPIO_OTYPER_IDR_10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_10 /;"	d
GPIO_OTYPER_IDR_11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_11 /;"	d
GPIO_OTYPER_IDR_12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_12 /;"	d
GPIO_OTYPER_IDR_13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_13 /;"	d
GPIO_OTYPER_IDR_14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_14 /;"	d
GPIO_OTYPER_IDR_15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_15 /;"	d
GPIO_OTYPER_IDR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_2 /;"	d
GPIO_OTYPER_IDR_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_3 /;"	d
GPIO_OTYPER_IDR_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_4 /;"	d
GPIO_OTYPER_IDR_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_5 /;"	d
GPIO_OTYPER_IDR_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_6 /;"	d
GPIO_OTYPER_IDR_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_7 /;"	d
GPIO_OTYPER_IDR_8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_8 /;"	d
GPIO_OTYPER_IDR_9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_IDR_9 /;"	d
GPIO_OTYPER_ODR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_0 /;"	d
GPIO_OTYPER_ODR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_1 /;"	d
GPIO_OTYPER_ODR_10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_10 /;"	d
GPIO_OTYPER_ODR_11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_11 /;"	d
GPIO_OTYPER_ODR_12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_12 /;"	d
GPIO_OTYPER_ODR_13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_13 /;"	d
GPIO_OTYPER_ODR_14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_14 /;"	d
GPIO_OTYPER_ODR_15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_15 /;"	d
GPIO_OTYPER_ODR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_2 /;"	d
GPIO_OTYPER_ODR_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_3 /;"	d
GPIO_OTYPER_ODR_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_4 /;"	d
GPIO_OTYPER_ODR_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_5 /;"	d
GPIO_OTYPER_ODR_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_6 /;"	d
GPIO_OTYPER_ODR_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_7 /;"	d
GPIO_OTYPER_ODR_8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_8 /;"	d
GPIO_OTYPER_ODR_9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_ODR_9 /;"	d
GPIO_OTYPER_OT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_0 /;"	d
GPIO_OTYPER_OT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_1 /;"	d
GPIO_OTYPER_OT_10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_10 /;"	d
GPIO_OTYPER_OT_11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_11 /;"	d
GPIO_OTYPER_OT_12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_12 /;"	d
GPIO_OTYPER_OT_13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_13 /;"	d
GPIO_OTYPER_OT_14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_14 /;"	d
GPIO_OTYPER_OT_15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_15 /;"	d
GPIO_OTYPER_OT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_2 /;"	d
GPIO_OTYPER_OT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_3 /;"	d
GPIO_OTYPER_OT_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_4 /;"	d
GPIO_OTYPER_OT_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_5 /;"	d
GPIO_OTYPER_OT_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_6 /;"	d
GPIO_OTYPER_OT_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_7 /;"	d
GPIO_OTYPER_OT_8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_8 /;"	d
GPIO_OTYPER_OT_9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_OTYPER_OT_9 /;"	d
GPIO_OType	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIOOType_TypeDef GPIO_OType;   \/*!< Specifies the operating output type for the selected pin/;"	m	struct:__anonee2a67240608	typeref:typename:GPIOOType_TypeDef
GPIO_OType_OD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_OType_OD = 0x01$/;"	e	enum:__anonee2a67240203
GPIO_OType_PP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_OType_PP = 0x00,$/;"	e	enum:__anonee2a67240203
GPIO_PIN	src/utils/stm32f4_discovery.c	/^const uint16_t GPIO_PIN[LEDn] = {LED4_PIN, LED3_PIN, LED5_PIN,$/;"	v	typeref:typename:const uint16_t[]
GPIO_PORT	src/utils/stm32f4_discovery.c	/^GPIO_TypeDef* GPIO_PORT[LEDn] = {LED4_GPIO_PORT, LED3_GPIO_PORT, LED5_GPIO_PORT,$/;"	v	typeref:typename:GPIO_TypeDef * []
GPIO_PUPDR_PUPDR0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR0 /;"	d
GPIO_PUPDR_PUPDR0_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR0_0 /;"	d
GPIO_PUPDR_PUPDR0_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR0_1 /;"	d
GPIO_PUPDR_PUPDR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR1 /;"	d
GPIO_PUPDR_PUPDR10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR10 /;"	d
GPIO_PUPDR_PUPDR10_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR10_0 /;"	d
GPIO_PUPDR_PUPDR10_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR10_1 /;"	d
GPIO_PUPDR_PUPDR11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR11 /;"	d
GPIO_PUPDR_PUPDR11_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR11_0 /;"	d
GPIO_PUPDR_PUPDR11_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR11_1 /;"	d
GPIO_PUPDR_PUPDR12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR12 /;"	d
GPIO_PUPDR_PUPDR12_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR12_0 /;"	d
GPIO_PUPDR_PUPDR12_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR12_1 /;"	d
GPIO_PUPDR_PUPDR13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR13 /;"	d
GPIO_PUPDR_PUPDR13_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR13_0 /;"	d
GPIO_PUPDR_PUPDR13_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR13_1 /;"	d
GPIO_PUPDR_PUPDR14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR14 /;"	d
GPIO_PUPDR_PUPDR14_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR14_0 /;"	d
GPIO_PUPDR_PUPDR14_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR14_1 /;"	d
GPIO_PUPDR_PUPDR15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR15 /;"	d
GPIO_PUPDR_PUPDR15_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR15_0 /;"	d
GPIO_PUPDR_PUPDR15_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR15_1 /;"	d
GPIO_PUPDR_PUPDR1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR1_0 /;"	d
GPIO_PUPDR_PUPDR1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR1_1 /;"	d
GPIO_PUPDR_PUPDR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR2 /;"	d
GPIO_PUPDR_PUPDR2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR2_0 /;"	d
GPIO_PUPDR_PUPDR2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR2_1 /;"	d
GPIO_PUPDR_PUPDR3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR3 /;"	d
GPIO_PUPDR_PUPDR3_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR3_0 /;"	d
GPIO_PUPDR_PUPDR3_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR3_1 /;"	d
GPIO_PUPDR_PUPDR4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR4 /;"	d
GPIO_PUPDR_PUPDR4_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR4_0 /;"	d
GPIO_PUPDR_PUPDR4_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR4_1 /;"	d
GPIO_PUPDR_PUPDR5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR5 /;"	d
GPIO_PUPDR_PUPDR5_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR5_0 /;"	d
GPIO_PUPDR_PUPDR5_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR5_1 /;"	d
GPIO_PUPDR_PUPDR6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR6 /;"	d
GPIO_PUPDR_PUPDR6_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR6_0 /;"	d
GPIO_PUPDR_PUPDR6_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR6_1 /;"	d
GPIO_PUPDR_PUPDR7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR7 /;"	d
GPIO_PUPDR_PUPDR7_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR7_0 /;"	d
GPIO_PUPDR_PUPDR7_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR7_1 /;"	d
GPIO_PUPDR_PUPDR8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR8 /;"	d
GPIO_PUPDR_PUPDR8_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR8_0 /;"	d
GPIO_PUPDR_PUPDR8_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR8_1 /;"	d
GPIO_PUPDR_PUPDR9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR9 /;"	d
GPIO_PUPDR_PUPDR9_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR9_0 /;"	d
GPIO_PUPDR_PUPDR9_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define GPIO_PUPDR_PUPDR9_1 /;"	d
GPIO_Pin	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  uint32_t GPIO_Pin;              \/*!< Specifies the GPIO pins to be configured.$/;"	m	struct:__anonee2a67240608	typeref:typename:uint32_t
GPIO_PinAFConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)$/;"	f	typeref:typename:void
GPIO_PinLockConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:void
GPIO_PinSource0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource0 /;"	d
GPIO_PinSource1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource1 /;"	d
GPIO_PinSource10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource10 /;"	d
GPIO_PinSource11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource11 /;"	d
GPIO_PinSource12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource12 /;"	d
GPIO_PinSource13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource13 /;"	d
GPIO_PinSource14	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource14 /;"	d
GPIO_PinSource15	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource15 /;"	d
GPIO_PinSource2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource2 /;"	d
GPIO_PinSource3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource3 /;"	d
GPIO_PinSource4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource4 /;"	d
GPIO_PinSource5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource5 /;"	d
GPIO_PinSource6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource6 /;"	d
GPIO_PinSource7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource7 /;"	d
GPIO_PinSource8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource8 /;"	d
GPIO_PinSource9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_PinSource9 /;"	d
GPIO_Pin_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_0 /;"	d
GPIO_Pin_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_1 /;"	d
GPIO_Pin_10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_10 /;"	d
GPIO_Pin_11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_11 /;"	d
GPIO_Pin_12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_12 /;"	d
GPIO_Pin_13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_13 /;"	d
GPIO_Pin_14	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_14 /;"	d
GPIO_Pin_15	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_15 /;"	d
GPIO_Pin_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_2 /;"	d
GPIO_Pin_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_3 /;"	d
GPIO_Pin_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_4 /;"	d
GPIO_Pin_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_5 /;"	d
GPIO_Pin_6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_6 /;"	d
GPIO_Pin_7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_7 /;"	d
GPIO_Pin_8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_8 /;"	d
GPIO_Pin_9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_9 /;"	d
GPIO_Pin_All	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define GPIO_Pin_All /;"	d
GPIO_PuPd	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIOPuPd_TypeDef GPIO_PuPd;     \/*!< Specifies the operating Pull-up\/Pull down for the selec/;"	m	struct:__anonee2a67240608	typeref:typename:GPIOPuPd_TypeDef
GPIO_PuPd_DOWN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_PuPd_DOWN   = 0x02$/;"	e	enum:__anonee2a67240403
GPIO_PuPd_NOPULL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_PuPd_NOPULL = 0x00,$/;"	e	enum:__anonee2a67240403
GPIO_PuPd_UP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_PuPd_UP     = 0x01,$/;"	e	enum:__anonee2a67240403
GPIO_ReadInputData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)$/;"	f	typeref:typename:uint16_t
GPIO_ReadInputDataBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:uint8_t
GPIO_ReadOutputData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)$/;"	f	typeref:typename:uint16_t
GPIO_ReadOutputDataBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:uint8_t
GPIO_ResetBits	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:void
GPIO_SetBits	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:void
GPIO_Speed	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIOSpeed_TypeDef GPIO_Speed;   \/*!< Specifies the speed for the selected pins.$/;"	m	struct:__anonee2a67240608	typeref:typename:GPIOSpeed_TypeDef
GPIO_Speed_100MHz	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_Speed_100MHz = 0x03  \/*!< High speed on 30 pF (80 MHz Output max speed on 15 pF) *\/$/;"	e	enum:__anonee2a67240303
GPIO_Speed_25MHz	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_Speed_25MHz  = 0x01, \/*!< Medium speed *\/$/;"	e	enum:__anonee2a67240303
GPIO_Speed_2MHz	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_Speed_2MHz   = 0x00, \/*!< Low speed *\/$/;"	e	enum:__anonee2a67240303
GPIO_Speed_50MHz	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^  GPIO_Speed_50MHz  = 0x02, \/*!< Fast speed *\/$/;"	e	enum:__anonee2a67240303
GPIO_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)$/;"	f	typeref:typename:void
GPIO_ToggleBits	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:void
GPIO_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} GPIO_TypeDef;$/;"	t	typeref:struct:__anon5babb8181808
GPIO_WAIT_HIGH	src/drivers/i2cdev.c	/^#define GPIO_WAIT_HIGH(/;"	d	file:
GPIO_WAIT_LOW	src/drivers/i2cdev.c	/^#define GPIO_WAIT_LOW(/;"	d	file:
GPIO_Write	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)$/;"	f	typeref:typename:void
GPIO_WriteBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.c	/^void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)$/;"	f	typeref:typename:void
GTPR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t GTPR;       \/*!< USART Guard time and prescaler register, Address offset: 0x18 /;"	m	struct:__anon5babb8182208	typeref:typename:__IO uint16_t
GYRO_MIN_BIAS_TIMEOUT_MS	src/elka_hal/imu.c	/^#define GYRO_MIN_BIAS_TIMEOUT_MS /;"	d	file:
GYRO_NBR_OF_AXES	src/elka_hal/imu.c	/^#define GYRO_NBR_OF_AXES /;"	d	file:
GYRO_VARIANCE_BASE	src/elka_hal/imu.c	/^#define GYRO_VARIANCE_BASE /;"	d	file:
GYRO_VARIANCE_THRESHOLD_X	src/elka_hal/imu.c	/^#define GYRO_VARIANCE_THRESHOLD_X /;"	d	file:
GYRO_VARIANCE_THRESHOLD_Y	src/elka_hal/imu.c	/^#define GYRO_VARIANCE_THRESHOLD_Y /;"	d	file:
GYRO_VARIANCE_THRESHOLD_Z	src/elka_hal/imu.c	/^#define GYRO_VARIANCE_THRESHOLD_Z /;"	d	file:
GYRO_X_SIGN	src/elka_hal/imu.c	/^#define GYRO_X_SIGN /;"	d	file:
GYRO_Y_SIGN	src/elka_hal/imu.c	/^#define GYRO_Y_SIGN /;"	d	file:
GYRO_Z_SIGN	src/elka_hal/imu.c	/^#define GYRO_Z_SIGN /;"	d	file:
Generator Scripts	tools/genmsg/doc/developer.rst	/^Generator Scripts$/;"	s	chapter:Developer documenation
GroundPort	src/elka_comm/gnd_station/elka_devices.cpp	/^elka::GroundPort::GroundPort(uint8_t port_num, uint8_t port_type,$/;"	f	class:elka::GroundPort
GroundPort	src/elka_comm/gnd_station/elka_devices.h	/^class elka::GroundPort : public elka::CommPort {$/;"	c	class:elka
HAL_ADC_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_ADC_MODULE_ENABLED$/;"	d
HAL_CAN_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_CAN_MODULE_ENABLED$/;"	d
HAL_CEC_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_CEC_MODULE_ENABLED$/;"	d
HAL_CORTEX_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_CORTEX_MODULE_ENABLED$/;"	d
HAL_CRC_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_CRC_MODULE_ENABLED$/;"	d
HAL_CRYP_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_CRYP_MODULE_ENABLED$/;"	d
HAL_DAC_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_DAC_MODULE_ENABLED$/;"	d
HAL_DCMI_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_DCMI_MODULE_ENABLED$/;"	d
HAL_DMA2D_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_DMA2D_MODULE_ENABLED$/;"	d
HAL_DMA_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_DMA_MODULE_ENABLED$/;"	d
HAL_DSI_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_DSI_MODULE_ENABLED$/;"	d
HAL_ETH_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_ETH_MODULE_ENABLED$/;"	d
HAL_FLASH_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_FLASH_MODULE_ENABLED$/;"	d
HAL_FMPI2C_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_FMPI2C_MODULE_ENABLED$/;"	d
HAL_GPIO_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_GPIO_MODULE_ENABLED$/;"	d
HAL_HASH_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_HASH_MODULE_ENABLED$/;"	d
HAL_HCD_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_HCD_MODULE_ENABLED$/;"	d
HAL_I2C_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_I2C_MODULE_ENABLED$/;"	d
HAL_I2S_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_I2S_MODULE_ENABLED$/;"	d
HAL_IRDA_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_IRDA_MODULE_ENABLED$/;"	d
HAL_IWDG_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_IWDG_MODULE_ENABLED$/;"	d
HAL_LPTIM_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_LPTIM_MODULE_ENABLED$/;"	d
HAL_LTDC_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_LTDC_MODULE_ENABLED$/;"	d
HAL_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_MODULE_ENABLED /;"	d
HAL_NAND_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_NAND_MODULE_ENABLED$/;"	d
HAL_NOR_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_NOR_MODULE_ENABLED$/;"	d
HAL_PCCARD_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_PCCARD_MODULE_ENABLED$/;"	d
HAL_PCD_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_PCD_MODULE_ENABLED$/;"	d
HAL_PWR_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_PWR_MODULE_ENABLED$/;"	d
HAL_QSPI_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_QSPI_MODULE_ENABLED$/;"	d
HAL_RCC_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_RCC_MODULE_ENABLED$/;"	d
HAL_RNG_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_RNG_MODULE_ENABLED$/;"	d
HAL_RTC_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_RTC_MODULE_ENABLED$/;"	d
HAL_SAI_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_SAI_MODULE_ENABLED$/;"	d
HAL_SDRAM_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_SDRAM_MODULE_ENABLED$/;"	d
HAL_SD_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_SD_MODULE_ENABLED$/;"	d
HAL_SMARTCARD_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_SMARTCARD_MODULE_ENABLED$/;"	d
HAL_SPDIFRX_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_SPDIFRX_MODULE_ENABLED$/;"	d
HAL_SPI_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_SPI_MODULE_ENABLED$/;"	d
HAL_SRAM_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_SRAM_MODULE_ENABLED$/;"	d
HAL_TIM_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_TIM_MODULE_ENABLED$/;"	d
HAL_UART_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_UART_MODULE_ENABLED$/;"	d
HAL_USART_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_USART_MODULE_ENABLED$/;"	d
HAL_WWDG_MODULE_ENABLED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define HAL_WWDG_MODULE_ENABLED$/;"	d
HASH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH /;"	d
HASH_AlgoMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^  uint32_t HASH_AlgoMode;      \/*!< HASH or HMAC. This parameter can be a value $/;"	m	struct:__anonef757e390108	typeref:typename:uint32_t
HASH_AlgoMode_HASH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_AlgoMode_HASH /;"	d
HASH_AlgoMode_HMAC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_AlgoMode_HMAC /;"	d
HASH_AlgoSelection	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^  uint32_t HASH_AlgoSelection; \/*!< SHA-1 or MD5. This parameter can be a value $/;"	m	struct:__anonef757e390108	typeref:typename:uint32_t
HASH_AlgoSelection_MD5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_AlgoSelection_MD5 /;"	d
HASH_AlgoSelection_SHA1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_AlgoSelection_SHA1 /;"	d
HASH_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_BASE /;"	d
HASH_CR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^  uint32_t HASH_CR;     $/;"	m	struct:__anonef757e390308	typeref:typename:uint32_t
HASH_CR_ALGO	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_ALGO /;"	d
HASH_CR_DATATYPE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_DATATYPE /;"	d
HASH_CR_DATATYPE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_DATATYPE_0 /;"	d
HASH_CR_DATATYPE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_DATATYPE_1 /;"	d
HASH_CR_DINNE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_DINNE /;"	d
HASH_CR_DMAE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_DMAE /;"	d
HASH_CR_INIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_INIT /;"	d
HASH_CR_LKEY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_LKEY /;"	d
HASH_CR_MODE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_MODE /;"	d
HASH_CR_NBW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_NBW /;"	d
HASH_CR_NBW_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_NBW_0 /;"	d
HASH_CR_NBW_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_NBW_1 /;"	d
HASH_CR_NBW_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_NBW_2 /;"	d
HASH_CR_NBW_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_CR_NBW_3 /;"	d
HASH_CSR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^  uint32_t HASH_CSR[51];       $/;"	m	struct:__anonef757e390308	typeref:typename:uint32_t[51]
HASH_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_ClearFlag(uint16_t HASH_FLAG)$/;"	f	typeref:typename:void
HASH_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_ClearITPendingBit(uint8_t HASH_IT)$/;"	f	typeref:typename:void
HASH_Context	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^}HASH_Context;$/;"	t	typeref:struct:__anonef757e390308
HASH_DMACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_DMACmd(FunctionalState NewState)$/;"	f	typeref:typename:void
HASH_DataIn	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_DataIn(uint32_t Data)$/;"	f	typeref:typename:void
HASH_DataType	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^  uint32_t HASH_DataType;      \/*!< 32-bit data, 16-bit data, 8-bit data or $/;"	m	struct:__anonef757e390108	typeref:typename:uint32_t
HASH_DataType_16b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_DataType_16b /;"	d
HASH_DataType_1b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_DataType_1b /;"	d
HASH_DataType_32b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_DataType_32b /;"	d
HASH_DataType_8b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_DataType_8b /;"	d
HASH_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_DeInit(void)$/;"	f	typeref:typename:void
HASH_FLAG_BUSY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_FLAG_BUSY /;"	d
HASH_FLAG_DCIS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_FLAG_DCIS /;"	d
HASH_FLAG_DINIS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_FLAG_DINIS /;"	d
HASH_FLAG_DINNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_FLAG_DINNE /;"	d
HASH_FLAG_DMAS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_FLAG_DMAS /;"	d
HASH_GetDigest	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_GetDigest(HASH_MsgDigest* HASH_MessageDigest)$/;"	f	typeref:typename:void
HASH_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^FlagStatus HASH_GetFlagStatus(uint16_t HASH_FLAG)$/;"	f	typeref:typename:FlagStatus
HASH_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^ITStatus HASH_GetITStatus(uint8_t HASH_IT)$/;"	f	typeref:typename:ITStatus
HASH_GetInFIFOWordsNbr	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^uint8_t HASH_GetInFIFOWordsNbr(void)$/;"	f	typeref:typename:uint8_t
HASH_HMACKeyType	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^  uint32_t HASH_HMACKeyType;   \/*!< HMAC Short key or HMAC Long Key. This parameter$/;"	m	struct:__anonef757e390108	typeref:typename:uint32_t
HASH_HMACKeyType_LongKey	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_HMACKeyType_LongKey /;"	d
HASH_HMACKeyType_ShortKey	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_HMACKeyType_ShortKey /;"	d
HASH_IMR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^  uint32_t HASH_IMR; $/;"	m	struct:__anonef757e390308	typeref:typename:uint32_t
HASH_IMR_DCIM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_IMR_DCIM /;"	d
HASH_IMR_DINIM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_IMR_DINIM /;"	d
HASH_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_ITConfig(uint8_t HASH_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
HASH_IT_DCI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_IT_DCI /;"	d
HASH_IT_DINI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define HASH_IT_DINI /;"	d
HASH_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_Init(HASH_InitTypeDef* HASH_InitStruct)$/;"	f	typeref:typename:void
HASH_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^}HASH_InitTypeDef;$/;"	t	typeref:struct:__anonef757e390108
HASH_MD5	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash_md5.c	/^ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])$/;"	f	typeref:typename:ErrorStatus
HASH_MsgDigest	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^} HASH_MsgDigest; $/;"	t	typeref:struct:__anonef757e390208
HASH_RNG_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  HASH_RNG_IRQn               = 80,      \/*!< Hash and Rng global interrupt                    /;"	e	enum:IRQn
HASH_Reset	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_Reset(void)$/;"	f	typeref:typename:void
HASH_RestoreContext	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_RestoreContext(HASH_Context* HASH_ContextRestore)  $/;"	f	typeref:typename:void
HASH_SHA1	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash_sha1.c	/^ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])$/;"	f	typeref:typename:ErrorStatus
HASH_SR_BUSY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_SR_BUSY /;"	d
HASH_SR_DCIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_SR_DCIS /;"	d
HASH_SR_DINIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_SR_DINIS /;"	d
HASH_SR_DMAS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_SR_DMAS /;"	d
HASH_STR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^  uint32_t HASH_STR;      $/;"	m	struct:__anonef757e390308	typeref:typename:uint32_t
HASH_STR_DCAL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_STR_DCAL /;"	d
HASH_STR_NBW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_STR_NBW /;"	d
HASH_STR_NBW_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_STR_NBW_0 /;"	d
HASH_STR_NBW_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_STR_NBW_1 /;"	d
HASH_STR_NBW_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_STR_NBW_2 /;"	d
HASH_STR_NBW_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_STR_NBW_3 /;"	d
HASH_STR_NBW_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define HASH_STR_NBW_4 /;"	d
HASH_SaveContext	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_SaveContext(HASH_Context* HASH_ContextSave)$/;"	f	typeref:typename:void
HASH_SetLastWordValidBitsNbr	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_SetLastWordValidBitsNbr(uint16_t ValidNumber)$/;"	f	typeref:typename:void
HASH_StartDigest	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_StartDigest(void)$/;"	f	typeref:typename:void
HASH_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.c	/^void HASH_StructInit(HASH_InitTypeDef* HASH_InitStruct)$/;"	f	typeref:typename:void
HASH_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} HASH_TypeDef;$/;"	t	typeref:struct:__anon5babb8182508
HCLK_Frequency	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^  uint32_t HCLK_Frequency;   \/*!<  HCLK clock frequency expressed in Hz *\/$/;"	m	struct:__anon939a4a2d0108	typeref:typename:uint32_t
HEADER	tools/genmsg/src/genmsg/msgs.py	/^HEADER   = 'Header'$/;"	v
HEADER_FULL_NAME	tools/genmsg/src/genmsg/msgs.py	/^HEADER_FULL_NAME = 'std_msgs\/Header'$/;"	v
HFSR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register  /;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
HIFCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t HIFCR;  \/*!< DMA high interrupt flag clear register, Address offset: 0x0C *\/$/;"	m	struct:__anon5babb8180f08	typeref:typename:__IO uint32_t
HIGH_ISR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define HIGH_ISR_MASK /;"	d	file:
HISR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t HISR;   \/*!< DMA high interrupt status register,     Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8180f08	typeref:typename:__IO uint32_t
HMAC_MD5	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash_md5.c	/^ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, $/;"	f	typeref:typename:ErrorStatus
HMAC_SHA1	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash_sha1.c	/^ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,$/;"	f	typeref:typename:ErrorStatus
HR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t HR[5];     \/*!< HASH digest registers,          Address offset: 0x0C-0x1C   *\/$/;"	m	struct:__anon5babb8182508	typeref:typename:__IO uint32_t[5]
HSE_STARTUP_TIMEOUT	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define HSE_STARTUP_TIMEOUT /;"	d
HSE_STARTUP_TIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^  #define HSE_STARTUP_TIMEOUT /;"	d
HSE_VALUE	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define HSE_VALUE /;"	d
HSE_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_conf.h	/^ #define HSE_VALUE /;"	d
HSE_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^  #define HSE_VALUE /;"	d
HSION_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define HSION_BitNumber /;"	d	file:
HSI_VALUE	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define HSI_VALUE /;"	d
HSI_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^  #define HSI_VALUE /;"	d
HTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t HTR;    \/*!< ADC watchdog higher threshold register,      Address offset: 0x24 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
HW_CONFIG_H	inc/hw_config.h	/^#define HW_CONFIG_H$/;"	d
HW_CTL_FAILED	src/elka_comm/common/elka.h	/^#define HW_CTL_FAILED /;"	d
HW_CTL_KILL	src/elka_comm/common/elka.h	/^#define HW_CTL_KILL /;"	d
HW_CTL_NULL	src/elka_comm/common/elka.h	/^#define HW_CTL_NULL /;"	d
HW_CTL_PAUSE	src/elka_comm/common/elka.h	/^#define HW_CTL_PAUSE /;"	d
HW_CTL_RESUME	src/elka_comm/common/elka.h	/^#define HW_CTL_RESUME /;"	d
HW_CTL_START	src/elka_comm/common/elka.h	/^#define HW_CTL_START /;"	d
HW_CTL_STOP	src/elka_comm/common/elka.h	/^#define HW_CTL_STOP /;"	d
HardFault_Handler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_it.c	/^void HardFault_Handler(void)$/;"	f	typeref:typename:void
HighPassFilter_CutOff_Frequency	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t HighPassFilter_CutOff_Frequency;    \/* High pass filter cut-off frequency *\/$/;"	m	struct:__anon556faaba0208	typeref:typename:uint8_t
HighPassFilter_Data_Selection	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t HighPassFilter_Data_Selection;      \/* Internal filter bypassed or data from internal/;"	m	struct:__anon556faaba0208	typeref:typename:uint8_t
HighPassFilter_Interrupt	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t HighPassFilter_Interrupt;           \/* High pass filter enabled for Freefall\/WakeUp /;"	m	struct:__anon556faaba0208	typeref:typename:uint8_t
History	inc/Device/STM32F4xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initia/;"	a
History	inc/STM32F4xx_StdPeriph_Driver/Release_Notes.html	/^    <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: in/;"	a
I2C1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define I2C1 /;"	d
I2C1_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define I2C1_BASE /;"	d
I2C1_DMA_CHANNEL_RX	inc/drivers/i2croutines.h	/^#define I2C1_DMA_CHANNEL_RX /;"	d
I2C1_DMA_CHANNEL_TX	inc/drivers/i2croutines.h	/^#define I2C1_DMA_CHANNEL_TX /;"	d
I2C1_DR_Address	inc/drivers/i2croutines.h	/^#define I2C1_DR_Address /;"	d
I2C1_ER_IRQHandler	src/drivers/nvic.c	/^void I2C1_ER_IRQHandler(void)$/;"	f	typeref:typename:void
I2C1_ER_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  I2C1_ER_IRQn                = 32,     \/*!< I2C1 Error Interrupt                              /;"	e	enum:IRQn
I2C1_EV_IRQHandler	src/drivers/nvic.c	/^void I2C1_EV_IRQHandler(void)$/;"	f	typeref:typename:void
I2C1_EV_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  I2C1_EV_IRQn                = 31,     \/*!< I2C1 Event Interrupt                              /;"	e	enum:IRQn
I2C2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define I2C2 /;"	d
I2C2_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define I2C2_BASE /;"	d
I2C2_DMA_CHANNEL_RX	inc/drivers/i2croutines.h	/^#define I2C2_DMA_CHANNEL_RX /;"	d
I2C2_DMA_CHANNEL_TX	inc/drivers/i2croutines.h	/^#define I2C2_DMA_CHANNEL_TX /;"	d
I2C2_DR_Address	inc/drivers/i2croutines.h	/^#define I2C2_DR_Address /;"	d
I2C2_ER_IRQHandler	src/drivers/nvic.c	/^void I2C2_ER_IRQHandler(void)$/;"	f	typeref:typename:void
I2C2_ER_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  I2C2_ER_IRQn                = 34,     \/*!< I2C2 Error Interrupt                              /;"	e	enum:IRQn
I2C2_EV_IRQHandler	src/drivers/nvic.c	/^void I2C2_EV_IRQHandler(void)$/;"	f	typeref:typename:void
I2C2_EV_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  I2C2_EV_IRQn                = 33,     \/*!< I2C2 Event Interrupt                              /;"	e	enum:IRQn
I2C3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define I2C3 /;"	d
I2C3_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define I2C3_BASE /;"	d
I2C3_ER_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  I2C3_ER_IRQn                = 73,     \/*!< I2C3 error interrupt                              /;"	e	enum:IRQn
I2C3_EV_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  I2C3_EV_IRQn                = 72,     \/*!< I2C3 event interrupt                              /;"	e	enum:IRQn
I2CDEV_CLK_TS	src/drivers/i2cdev.c	/^#define I2CDEV_CLK_TS /;"	d	file:
I2CDEV_I2C1_PIN_SCL	inc/drivers/i2cdev.h	/^#define I2CDEV_I2C1_PIN_SCL /;"	d
I2CDEV_I2C1_PIN_SDA	inc/drivers/i2cdev.h	/^#define I2CDEV_I2C1_PIN_SDA /;"	d
I2CDEV_LOOPS_PER_MS	inc/drivers/i2cdev.h	/^#define I2CDEV_LOOPS_PER_MS /;"	d
I2CDEV_LOOPS_PER_US	inc/drivers/i2cdev.h	/^#define I2CDEV_LOOPS_PER_US /;"	d
I2CDEV_NO_MEM_ADDR	inc/drivers/i2cdev.h	/^#define I2CDEV_NO_MEM_ADDR /;"	d
I2CDMA_InitStructure	src/drivers/i2croutines.c	/^DMA_InitTypeDef I2CDMA_InitStructure;$/;"	v	typeref:typename:DMA_InitTypeDef
I2CDirection	src/drivers/i2cdev.c	/^__IO uint32_t I2CDirection;$/;"	v	typeref:typename:__IO uint32_t
I2CDirection	src/drivers/i2croutines.c	/^__IO uint32_t I2CDirection = I2C_DIRECTION_TX;$/;"	v	typeref:typename:__IO uint32_t
I2C_ARPCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_Ack	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^  uint16_t I2C_Ack;                 \/*!< Enables or disables the acknowledgement.$/;"	m	struct:__anon92dc8f130108	typeref:typename:uint16_t
I2C_Ack_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Ack_Disable /;"	d
I2C_Ack_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Ack_Enable /;"	d
I2C_AcknowledgeConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_AcknowledgedAddress	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^  uint16_t I2C_AcknowledgedAddress; \/*!< Specifies if 7-bit or 10-bit address is acknowledged.$/;"	m	struct:__anon92dc8f130108	typeref:typename:uint16_t
I2C_AcknowledgedAddress_10bit	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_AcknowledgedAddress_10bit /;"	d
I2C_AcknowledgedAddress_7bit	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_AcknowledgedAddress_7bit /;"	d
I2C_BUSY	src/drivers/i2cdev.c	/^#define I2C_BUSY /;"	d	file:
I2C_BUSY	src/drivers/px4flow.c	/^#define I2C_BUSY /;"	d	file:
I2C_CCR_CCR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CCR_CCR /;"	d
I2C_CCR_DUTY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CCR_DUTY /;"	d
I2C_CCR_FS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CCR_FS /;"	d
I2C_CR1_ACK	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_ACK /;"	d
I2C_CR1_ALERT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_ALERT /;"	d
I2C_CR1_ENARP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_ENARP /;"	d
I2C_CR1_ENGC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_ENGC /;"	d
I2C_CR1_ENPEC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_ENPEC /;"	d
I2C_CR1_NOSTRETCH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_NOSTRETCH /;"	d
I2C_CR1_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_PE /;"	d
I2C_CR1_PEC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_PEC /;"	d
I2C_CR1_POS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_POS /;"	d
I2C_CR1_SMBTYPE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_SMBTYPE /;"	d
I2C_CR1_SMBUS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_SMBUS /;"	d
I2C_CR1_START	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_START /;"	d
I2C_CR1_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_STOP /;"	d
I2C_CR1_SWRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR1_SWRST /;"	d
I2C_CR2_DMAEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_DMAEN /;"	d
I2C_CR2_FREQ	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_FREQ /;"	d
I2C_CR2_FREQ_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_FREQ_0 /;"	d
I2C_CR2_FREQ_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_FREQ_1 /;"	d
I2C_CR2_FREQ_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_FREQ_2 /;"	d
I2C_CR2_FREQ_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_FREQ_3 /;"	d
I2C_CR2_FREQ_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_FREQ_4 /;"	d
I2C_CR2_FREQ_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_FREQ_5 /;"	d
I2C_CR2_ITBUFEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_ITBUFEN /;"	d
I2C_CR2_ITERREN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_ITERREN /;"	d
I2C_CR2_ITEVTEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_ITEVTEN /;"	d
I2C_CR2_LAST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_CR2_LAST /;"	d
I2C_CalculatePEC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_CheckEvent	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)$/;"	f	typeref:typename:ErrorStatus
I2C_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)$/;"	f	typeref:typename:void
I2C_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)$/;"	f	typeref:typename:void
I2C_ClockSpeed	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^  uint32_t I2C_ClockSpeed;          \/*!< Specifies the clock frequency.$/;"	m	struct:__anon92dc8f130108	typeref:typename:uint32_t
I2C_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_DIRECTION_RX	inc/drivers/i2croutines.h	/^#define I2C_DIRECTION_RX /;"	d
I2C_DIRECTION_TX	inc/drivers/i2croutines.h	/^#define I2C_DIRECTION_TX /;"	d
I2C_DMACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_DMAConfig	src/drivers/i2croutines.c	/^void I2C_DMAConfig(I2C_TypeDef* I2Cx, uint8_t* pBuffer, uint32_t BufferSize,$/;"	f	typeref:typename:void
I2C_DMALastTransferCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_DR_DR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_DR_DR /;"	d
I2C_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_DeInit(I2C_TypeDef* I2Cx)$/;"	f	typeref:typename:void
I2C_Direction_Receiver	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_Direction_Receiver /;"	d
I2C_Direction_Transmitter	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_Direction_Transmitter /;"	d
I2C_DualAddressCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_DutyCycle	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^  uint16_t I2C_DutyCycle;           \/*!< Specifies the I2C fast mode duty cycle.$/;"	m	struct:__anon92dc8f130108	typeref:typename:uint16_t
I2C_DutyCycle_16_9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_DutyCycle_16_9 /;"	d
I2C_DutyCycle_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_DutyCycle_2 /;"	d
I2C_EVENT_MASTER_BYTE_RECEIVED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_MASTER_BYTE_RECEIVED /;"	d
I2C_EVENT_MASTER_BYTE_TRANSMITTED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_MASTER_BYTE_TRANSMITTED /;"	d
I2C_EVENT_MASTER_BYTE_TRANSMITTING	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_EVENT_MASTER_BYTE_TRANSMITTING /;"	d
I2C_EVENT_MASTER_MODE_ADDRESS10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_MASTER_MODE_ADDRESS10 /;"	d
I2C_EVENT_MASTER_MODE_SELECT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_MASTER_MODE_SELECT /;"	d
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED /;"	d
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED /;"	d
I2C_EVENT_SLAVE_ACK_FAILURE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_SLAVE_ACK_FAILURE /;"	d
I2C_EVENT_SLAVE_BYTE_RECEIVED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_SLAVE_BYTE_RECEIVED /;"	d
I2C_EVENT_SLAVE_BYTE_TRANSMITTED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTED /;"	d
I2C_EVENT_SLAVE_BYTE_TRANSMITTING	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTING /;"	d
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED /;"	d
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED /;"	d
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED /;"	d
I2C_EVENT_SLAVE_STOP_DETECTED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_SLAVE_STOP_DETECTED /;"	d
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED /;"	d
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define  I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED /;"	d
I2C_FLAG_ADD10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_ADD10 /;"	d
I2C_FLAG_ADDR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_ADDR /;"	d
I2C_FLAG_AF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_AF /;"	d
I2C_FLAG_ARLO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_ARLO /;"	d
I2C_FLAG_BERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_BERR /;"	d
I2C_FLAG_BTF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_BTF /;"	d
I2C_FLAG_BUSY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_BUSY /;"	d
I2C_FLAG_DUALF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_DUALF /;"	d
I2C_FLAG_GENCALL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_GENCALL /;"	d
I2C_FLAG_MSL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_MSL /;"	d
I2C_FLAG_OVR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_OVR /;"	d
I2C_FLAG_PECERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_PECERR /;"	d
I2C_FLAG_RXNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_RXNE /;"	d
I2C_FLAG_SB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_SB /;"	d
I2C_FLAG_SMBALERT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_SMBALERT /;"	d
I2C_FLAG_SMBDEFAULT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_SMBDEFAULT /;"	d
I2C_FLAG_SMBHOST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_SMBHOST /;"	d
I2C_FLAG_STOPF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_STOPF /;"	d
I2C_FLAG_TIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_TIMEOUT /;"	d
I2C_FLAG_TRA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_TRA /;"	d
I2C_FLAG_TXE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_FLAG_TXE /;"	d
I2C_FastModeDutyCycleConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)$/;"	f	typeref:typename:void
I2C_GeneralCallCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_GenerateSTART	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_GenerateSTOP	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)$/;"	f	typeref:typename:FlagStatus
I2C_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)$/;"	f	typeref:typename:ITStatus
I2C_GetLastEvent	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)$/;"	f	typeref:typename:uint32_t
I2C_GetPEC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)$/;"	f	typeref:typename:uint8_t
I2C_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_IT_ADD10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_ADD10 /;"	d
I2C_IT_ADDR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_ADDR /;"	d
I2C_IT_AF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_AF /;"	d
I2C_IT_ARLO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_ARLO /;"	d
I2C_IT_BERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_BERR /;"	d
I2C_IT_BTF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_BTF /;"	d
I2C_IT_BUF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_BUF /;"	d
I2C_IT_BUF	inc/drivers/i2croutines.h	/^#define I2C_IT_BUF /;"	d
I2C_IT_ERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_ERR /;"	d
I2C_IT_ERR	inc/drivers/i2croutines.h	/^#define I2C_IT_ERR /;"	d
I2C_IT_EVT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_EVT /;"	d
I2C_IT_EVT	inc/drivers/i2croutines.h	/^#define I2C_IT_EVT /;"	d
I2C_IT_OVR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_OVR /;"	d
I2C_IT_PECERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_PECERR /;"	d
I2C_IT_RXNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_RXNE /;"	d
I2C_IT_SB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_SB /;"	d
I2C_IT_SMBALERT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_SMBALERT /;"	d
I2C_IT_STOPF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_STOPF /;"	d
I2C_IT_TIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_TIMEOUT /;"	d
I2C_IT_TXE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_IT_TXE /;"	d
I2C_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)$/;"	f	typeref:typename:void
I2C_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^}I2C_InitTypeDef;$/;"	t	typeref:struct:__anon92dc8f130108
I2C_LowLevel_Init	src/drivers/i2croutines.c	/^void I2C_LowLevel_Init(I2C_TypeDef* I2Cx)$/;"	f	typeref:typename:void
I2C_Master_BufferRead	src/drivers/i2croutines.c	/^ErrorStatus I2C_Master_BufferRead(I2C_TypeDef* I2Cx, uint8_t* pBuffer,$/;"	f	typeref:typename:ErrorStatus
I2C_Master_BufferWrite	src/drivers/i2croutines.c	/^ErrorStatus I2C_Master_BufferWrite(I2C_TypeDef* I2Cx, uint8_t* pBuffer,$/;"	f	typeref:typename:ErrorStatus
I2C_Mode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^  uint16_t I2C_Mode;                \/*!< Specifies the I2C mode.$/;"	m	struct:__anon92dc8f130108	typeref:typename:uint16_t
I2C_Mode_I2C	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Mode_I2C /;"	d
I2C_Mode_SMBusDevice	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Mode_SMBusDevice /;"	d
I2C_Mode_SMBusHost	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Mode_SMBusHost /;"	d
I2C_NACKPositionConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition)$/;"	f	typeref:typename:void
I2C_NACKPosition_Current	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_NACKPosition_Current /;"	d
I2C_NACKPosition_Next	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_NACKPosition_Next /;"	d
I2C_OAR1_ADD0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD0 /;"	d
I2C_OAR1_ADD1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD1 /;"	d
I2C_OAR1_ADD1_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD1_7 /;"	d
I2C_OAR1_ADD2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD2 /;"	d
I2C_OAR1_ADD3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD3 /;"	d
I2C_OAR1_ADD4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD4 /;"	d
I2C_OAR1_ADD5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD5 /;"	d
I2C_OAR1_ADD6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD6 /;"	d
I2C_OAR1_ADD7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD7 /;"	d
I2C_OAR1_ADD8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD8 /;"	d
I2C_OAR1_ADD8_9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD8_9 /;"	d
I2C_OAR1_ADD9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADD9 /;"	d
I2C_OAR1_ADDMODE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR1_ADDMODE /;"	d
I2C_OAR2_ADD2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR2_ADD2 /;"	d
I2C_OAR2_ENDUAL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_OAR2_ENDUAL /;"	d
I2C_OwnAddress1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^  uint16_t I2C_OwnAddress1;         \/*!< Specifies the first device own address.$/;"	m	struct:__anon92dc8f130108	typeref:typename:uint16_t
I2C_OwnAddress2Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)$/;"	f	typeref:typename:void
I2C_PECPositionConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)$/;"	f	typeref:typename:void
I2C_PECPosition_Current	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_PECPosition_Current /;"	d
I2C_PECPosition_Next	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_PECPosition_Next /;"	d
I2C_ProgrammingModel	inc/drivers/i2croutines.h	/^} I2C_ProgrammingModel;$/;"	t	typeref:enum:__anon0844b5e90103
I2C_ReadRegister	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)$/;"	f	typeref:typename:uint16_t
I2C_ReceiveData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)$/;"	f	typeref:typename:uint8_t
I2C_Register_CCR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Register_CCR /;"	d
I2C_Register_CR1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Register_CR1 /;"	d
I2C_Register_CR2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Register_CR2 /;"	d
I2C_Register_DR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Register_DR /;"	d
I2C_Register_OAR1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Register_OAR1 /;"	d
I2C_Register_OAR2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Register_OAR2 /;"	d
I2C_Register_SR1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Register_SR1 /;"	d
I2C_Register_SR2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Register_SR2 /;"	d
I2C_Register_TRISE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_Register_TRISE /;"	d
I2C_SMBusAlertConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)$/;"	f	typeref:typename:void
I2C_SMBusAlert_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_SMBusAlert_High /;"	d
I2C_SMBusAlert_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define I2C_SMBusAlert_Low /;"	d
I2C_SR1_ADD10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_ADD10 /;"	d
I2C_SR1_ADDR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_ADDR /;"	d
I2C_SR1_AF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_AF /;"	d
I2C_SR1_ARLO	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_ARLO /;"	d
I2C_SR1_BERR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_BERR /;"	d
I2C_SR1_BTF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_BTF /;"	d
I2C_SR1_OVR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_OVR /;"	d
I2C_SR1_PECERR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_PECERR /;"	d
I2C_SR1_RXNE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_RXNE /;"	d
I2C_SR1_SB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_SB /;"	d
I2C_SR1_SMBALERT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_SMBALERT /;"	d
I2C_SR1_STOPF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_STOPF /;"	d
I2C_SR1_TIMEOUT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_TIMEOUT /;"	d
I2C_SR1_TXE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR1_TXE /;"	d
I2C_SR2_BUSY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR2_BUSY /;"	d
I2C_SR2_DUALF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR2_DUALF /;"	d
I2C_SR2_GENCALL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR2_GENCALL /;"	d
I2C_SR2_MSL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR2_MSL /;"	d
I2C_SR2_PEC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR2_PEC /;"	d
I2C_SR2_SMBDEFAULT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR2_SMBDEFAULT /;"	d
I2C_SR2_SMBHOST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR2_SMBHOST /;"	d
I2C_SR2_TRA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_SR2_TRA /;"	d
I2C_Send7bitAddress	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)$/;"	f	typeref:typename:void
I2C_SendData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)$/;"	f	typeref:typename:void
I2C_Slave_BufferReadWrite	src/drivers/i2croutines.c	/^void I2C_Slave_BufferReadWrite(I2C_TypeDef* I2Cx, I2C_ProgrammingModel Mode)$/;"	f	typeref:typename:void
I2C_SoftwareResetCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_StretchClockCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)$/;"	f	typeref:typename:void
I2C_TIMEOUT	src/drivers/i2cdev.c	/^#define I2C_TIMEOUT /;"	d	file:
I2C_TRISE_TRISE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  I2C_TRISE_TRISE /;"	d
I2C_TransmitPEC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} I2C_TypeDef;$/;"	t	typeref:struct:__anon5babb8181a08
I2C_read	src/drivers/px4flow.c	/^uint8_t I2C_read(I2C_TypeDef* I2Cx){$/;"	f	typeref:typename:uint8_t
I2C_send	src/drivers/px4flow.c	/^void I2C_send(I2C_TypeDef* I2Cx, uint8_t data){$/;"	f	typeref:typename:void
I2C_setreceiver	src/drivers/px4flow.c	/^void I2C_setreceiver(I2C_TypeDef* I2Cx, uint8_t address){$/;"	f	typeref:typename:void
I2C_startsign	src/drivers/px4flow.c	/^void I2C_startsign(I2C_TypeDef* I2Cx){$/;"	f	typeref:typename:void
I2C_startslave	src/drivers/px4flow.c	/^void I2C_startslave(I2C_TypeDef* I2Cx, uint8_t address){$/;"	f	typeref:typename:void
I2C_startslave1	src/drivers/px4flow.c	/^uint8_t I2C_startslave1(I2C_TypeDef* I2Cx, uint8_t address){$/;"	f	typeref:typename:uint8_t
I2C_stop	src/drivers/px4flow.c	/^void I2C_stop(I2C_TypeDef* I2Cx){$/;"	f	typeref:typename:void
I2Cx	src/drivers/mpu6050.c	/^static I2C_TypeDef *I2Cx;$/;"	v	typeref:typename:I2C_TypeDef *	file:
I2S2ext	inc/Device/STM32F4xx/stm32f4xx.h	/^#define I2S2ext /;"	d
I2S2ext_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define I2S2ext_BASE /;"	d
I2S3ext	inc/Device/STM32F4xx/stm32f4xx.h	/^#define I2S3ext /;"	d
I2S3ext_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define I2S3ext_BASE /;"	d
I2SCFGR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t I2SCFGR;    \/*!< SPI_I2S configuration register,                     Address of/;"	m	struct:__anon5babb8182008	typeref:typename:__IO uint16_t
I2SCFGR_CLEAR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^#define I2SCFGR_CLEAR_MASK /;"	d	file:
I2SPR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t I2SPR;      \/*!< SPI_I2S prescaler register,                         Address of/;"	m	struct:__anon5babb8182008	typeref:typename:__IO uint16_t
I2SSRC_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define I2SSRC_BitNumber /;"	d	file:
I2S_AudioFreq	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint32_t I2S_AudioFreq;    \/*!< Specifies the frequency selected for the I2S communication.$/;"	m	struct:__anon93b39d210208	typeref:typename:uint32_t
I2S_AudioFreq_11k	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_AudioFreq_11k /;"	d
I2S_AudioFreq_16k	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_AudioFreq_16k /;"	d
I2S_AudioFreq_192k	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_AudioFreq_192k /;"	d
I2S_AudioFreq_22k	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_AudioFreq_22k /;"	d
I2S_AudioFreq_32k	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_AudioFreq_32k /;"	d
I2S_AudioFreq_44k	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_AudioFreq_44k /;"	d
I2S_AudioFreq_48k	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_AudioFreq_48k /;"	d
I2S_AudioFreq_8k	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_AudioFreq_8k /;"	d
I2S_AudioFreq_96k	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_AudioFreq_96k /;"	d
I2S_AudioFreq_Default	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_AudioFreq_Default /;"	d
I2S_CPOL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t I2S_CPOL;         \/*!< Specifies the idle state of the I2S clock.$/;"	m	struct:__anon93b39d210208	typeref:typename:uint16_t
I2S_CPOL_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_CPOL_High /;"	d
I2S_CPOL_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_CPOL_Low /;"	d
I2S_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2S_DataFormat	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t I2S_DataFormat;   \/*!< Specifies the data format for the I2S communication.$/;"	m	struct:__anon93b39d210208	typeref:typename:uint16_t
I2S_DataFormat_16b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_DataFormat_16b /;"	d
I2S_DataFormat_16bextended	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_DataFormat_16bextended /;"	d
I2S_DataFormat_24b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_DataFormat_24b /;"	d
I2S_DataFormat_32b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_DataFormat_32b /;"	d
I2S_FLAG_CHSIDE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_FLAG_CHSIDE /;"	d
I2S_FLAG_UDR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_FLAG_UDR /;"	d
I2S_FullDuplexConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)$/;"	f	typeref:typename:void
I2S_IT_UDR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_IT_UDR /;"	d
I2S_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)$/;"	f	typeref:typename:void
I2S_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^}I2S_InitTypeDef;$/;"	t	typeref:struct:__anon93b39d210208
I2S_MCLKOutput	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t I2S_MCLKOutput;   \/*!< Specifies whether the I2S MCLK output is enabled or not.$/;"	m	struct:__anon93b39d210208	typeref:typename:uint16_t
I2S_MCLKOutput_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_MCLKOutput_Disable /;"	d
I2S_MCLKOutput_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_MCLKOutput_Enable /;"	d
I2S_Mode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t I2S_Mode;         \/*!< Specifies the I2S operating mode.$/;"	m	struct:__anon93b39d210208	typeref:typename:uint16_t
I2S_Mode_MasterRx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_Mode_MasterRx /;"	d
I2S_Mode_MasterTx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_Mode_MasterTx /;"	d
I2S_Mode_SlaveRx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_Mode_SlaveRx /;"	d
I2S_Mode_SlaveTx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_Mode_SlaveTx /;"	d
I2S_Standard	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t I2S_Standard;     \/*!< Specifies the standard used for the I2S communication.$/;"	m	struct:__anon93b39d210208	typeref:typename:uint16_t
I2S_Standard_LSB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_Standard_LSB /;"	d
I2S_Standard_MSB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_Standard_MSB /;"	d
I2S_Standard_PCMLong	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_Standard_PCMLong /;"	d
I2S_Standard_PCMShort	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_Standard_PCMShort /;"	d
I2S_Standard_Phillips	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define I2S_Standard_Phillips /;"	d
I2S_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)$/;"	f	typeref:typename:void
IABR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anon7471197e0908	typeref:typename:__IO uint32_t[8]
ICER	inc/CMSIS/core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon7471197e0908	typeref:typename:__IO uint32_t[8]
ICPR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon7471197e0908	typeref:typename:__IO uint32_t[8]
ICR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ICR;            \/*!< SDIO interrupt clear register,  Address offset: 0x38 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__IO uint32_t
ICR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ICR;      \/*!< DCMI interrupt clear register,                 Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
ICSR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
ICTR	inc/CMSIS/core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anon7471197e0b08	typeref:typename:__I uint32_t
IDCODE	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t IDCODE;  \/*!< MCU device ID code,               Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8180c08	typeref:typename:__IO uint32_t
IDCODE_DEVID_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.c	/^#define IDCODE_DEVID_MASK /;"	d	file:
IDE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t IDE;     \/*!< Specifies the type of identifier for the message that $/;"	m	struct:__anon9289f0a70308	typeref:typename:uint8_t
IDE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t IDE;     \/*!< Specifies the type of identifier for the message that $/;"	m	struct:__anon9289f0a70408	typeref:typename:uint8_t
IDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t IDR;      \/*!< GPIO port input data register,         Address offset: 0x10     /;"	m	struct:__anon5babb8181808	typeref:typename:__IO uint32_t
IDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint8_t  IDR;        \/*!< CRC Independent data register, Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8180a08	typeref:typename:__IO uint8_t
ID_EXPECTING_ACK	src/elka_comm/common/elka.h	/^#define ID_EXPECTING_ACK /;"	d
ID_MAX	src/elka_comm/common/elka.h	/^#define ID_MAX /;"	d
IER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              IER;                 \/*!< CAN interrupt enable register,       Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
IER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t IER;      \/*!< DCMI interrupt enable register,                Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
IIR_SHIFT	inc/utils/filter.h	/^#define IIR_SHIFT /;"	d
IMR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t IMR;       \/*!< HASH interrupt enable register, Address offset: 0x20        *\/$/;"	m	struct:__anon5babb8182508	typeref:typename:__IO uint32_t
IMR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t IMR;    \/*!< EXTI Interrupt mask register,            Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8181108	typeref:typename:__IO uint32_t
IMSCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t IMSCR;  \/*!< CRYP interrupt mask set\/clear register,           Address offset:/;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
IMU_1G_RAW	src/elka_hal/imu.c	/^#define IMU_1G_RAW /;"	d	file:
IMU_ACCEL_FS_CFG	src/elka_hal/imu.c	/^#define IMU_ACCEL_FS_CFG /;"	d	file:
IMU_ACC_IIR_LPF_ATTENUATION	inc/elka_hal/imu.h	/^#define IMU_ACC_IIR_LPF_ATTENUATION /;"	d
IMU_ACC_IIR_LPF_ATT_FACTOR	inc/elka_hal/imu.h	/^#define IMU_ACC_IIR_LPF_ATT_FACTOR /;"	d
IMU_ACC_WANTED_LPF_CUTOFF_HZ	inc/elka_hal/imu.h	/^#define IMU_ACC_WANTED_LPF_CUTOFF_HZ /;"	d
IMU_DEG_PER_LSB_CFG	src/elka_hal/imu.c	/^#define IMU_DEG_PER_LSB_CFG /;"	d	file:
IMU_GYRO_FS_CFG	src/elka_hal/imu.c	/^#define IMU_GYRO_FS_CFG /;"	d	file:
IMU_G_PER_LSB_CFG	src/elka_hal/imu.c	/^#define IMU_G_PER_LSB_CFG /;"	d	file:
IMU_H_	inc/elka_hal/imu.h	/^#define IMU_H_$/;"	d
IMU_NBR_OF_BIAS_SAMPLES	src/elka_hal/imu.c	/^#define IMU_NBR_OF_BIAS_SAMPLES /;"	d	file:
IMU_STARTUP_TIME_MS	src/elka_hal/imu.c	/^#define IMU_STARTUP_TIME_MS /;"	d	file:
IMU_UPDATE_DT	inc/elka_hal/imu.h	/^#define IMU_UPDATE_DT /;"	d
IMU_UPDATE_FREQ	inc/elka_hal/imu.h	/^#define IMU_UPDATE_FREQ /;"	d
INAK_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define INAK_TIMEOUT /;"	d	file:
INCLUDE_pcTaskGetTaskName	inc/FreeRTOS/FreeRTOS.h	/^	#define INCLUDE_pcTaskGetTaskName /;"	d
INCLUDE_uxTaskGetStackHighWaterMark	inc/FreeRTOS/FreeRTOS.h	/^	#define INCLUDE_uxTaskGetStackHighWaterMark /;"	d
INCLUDE_uxTaskPriorityGet	inc/FreeRTOS/FreeRTOSConfig.h	/^#define INCLUDE_uxTaskPriorityGet	/;"	d
INCLUDE_vTaskCleanUpResources	inc/FreeRTOS/FreeRTOSConfig.h	/^#define INCLUDE_vTaskCleanUpResources	/;"	d
INCLUDE_vTaskDelay	inc/FreeRTOS/FreeRTOSConfig.h	/^#define INCLUDE_vTaskDelay	/;"	d
INCLUDE_vTaskDelayUntil	inc/FreeRTOS/FreeRTOSConfig.h	/^#define INCLUDE_vTaskDelayUntil	/;"	d
INCLUDE_vTaskDelete	inc/FreeRTOS/FreeRTOSConfig.h	/^#define INCLUDE_vTaskDelete	/;"	d
INCLUDE_vTaskPrioritySet	inc/FreeRTOS/FreeRTOSConfig.h	/^#define INCLUDE_vTaskPrioritySet	/;"	d
INCLUDE_vTaskSuspend	inc/FreeRTOS/FreeRTOSConfig.h	/^#define INCLUDE_vTaskSuspend	/;"	d
INCLUDE_xTaskGetCurrentTaskHandle	inc/FreeRTOS/FreeRTOS.h	/^	#define INCLUDE_xTaskGetCurrentTaskHandle /;"	d
INCLUDE_xTaskGetIdleTaskHandle	inc/FreeRTOS/FreeRTOS.h	/^	#define INCLUDE_xTaskGetIdleTaskHandle /;"	d
INCLUDE_xTaskGetSchedulerState	inc/FreeRTOS/FreeRTOS.h	/^	#define INCLUDE_xTaskGetSchedulerState /;"	d
INCLUDE_xTaskResumeFromISR	inc/FreeRTOS/FreeRTOS.h	/^	#define INCLUDE_xTaskResumeFromISR /;"	d
INCLUDE_xTimerGetTimerDaemonTaskHandle	inc/FreeRTOS/FreeRTOS.h	/^	#define INCLUDE_xTimerGetTimerDaemonTaskHandle /;"	d
INC_FREERTOS_H	inc/FreeRTOS/FreeRTOS.h	/^#define INC_FREERTOS_H$/;"	d
INET_COMM	src/elka_comm/common/inet_comm.h	/^#define INET_COMM$/;"	d
INET_COMM	src/elka_comm/posix/inet_comm.h	/^#define INET_COMM$/;"	d
INITMODE_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^#define INITMODE_TIMEOUT /;"	d	file:
INSTRUCTION_CACHE_ENABLE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define  INSTRUCTION_CACHE_ENABLE /;"	d
INTERRUPT	inc/drivers/i2croutines.h	/^  INTERRUPT,$/;"	e	enum:__anon0844b5e90103
IODELIM	tools/genmsg/src/genmsg/base.py	/^IODELIM   = '---'$/;"	v
IP	inc/CMSIS/core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon7471197e0908	typeref:typename:__IO uint8_t[240]
IPSR_Type	inc/CMSIS/core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon7471197e030a
IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum IRQn$/;"	g
IRQn_Type	inc/Device/STM32F4xx/stm32f4xx.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
ISAR	inc/CMSIS/core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anon7471197e0a08	typeref:typename:__I uint32_t[5]
ISER	inc/CMSIS/core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon7471197e0908	typeref:typename:__IO uint32_t[8]
ISPR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon7471197e0908	typeref:typename:__IO uint32_t[8]
ISR	inc/CMSIS/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   */;"	m	struct:__anon7471197e030a::__anon7471197e0408	typeref:typename:uint32_t:9
ISR	inc/CMSIS/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:9
ISR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ISR;     \/*!< RTC initialization and status register,                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
IS_ADC_ALL_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_ALL_PERIPH(/;"	d
IS_ADC_ANALOG_WATCHDOG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_ANALOG_WATCHDOG(/;"	d
IS_ADC_CHANNEL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_CHANNEL(/;"	d
IS_ADC_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_CLEAR_FLAG(/;"	d
IS_ADC_DATA_ALIGN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_DATA_ALIGN(/;"	d
IS_ADC_DMA_ACCESS_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_DMA_ACCESS_MODE(/;"	d
IS_ADC_EXT_INJEC_TRIG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_EXT_INJEC_TRIG(/;"	d
IS_ADC_EXT_INJEC_TRIG_EDGE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_EXT_INJEC_TRIG_EDGE(/;"	d
IS_ADC_EXT_TRIG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_EXT_TRIG(/;"	d
IS_ADC_EXT_TRIG_EDGE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_EXT_TRIG_EDGE(/;"	d
IS_ADC_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_GET_FLAG(/;"	d
IS_ADC_INJECTED_CHANNEL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_INJECTED_CHANNEL(/;"	d
IS_ADC_INJECTED_LENGTH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_INJECTED_LENGTH(/;"	d
IS_ADC_INJECTED_RANK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_INJECTED_RANK(/;"	d
IS_ADC_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_IT(/;"	d
IS_ADC_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_MODE(/;"	d
IS_ADC_OFFSET	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_OFFSET(/;"	d
IS_ADC_PRESCALER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_PRESCALER(/;"	d
IS_ADC_REGULAR_DISC_NUMBER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_REGULAR_DISC_NUMBER(/;"	d
IS_ADC_REGULAR_LENGTH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_REGULAR_LENGTH(/;"	d
IS_ADC_REGULAR_RANK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_REGULAR_RANK(/;"	d
IS_ADC_RESOLUTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_RESOLUTION(/;"	d
IS_ADC_SAMPLE_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_SAMPLE_TIME(/;"	d
IS_ADC_SAMPLING_DELAY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_SAMPLING_DELAY(/;"	d
IS_ADC_THRESHOLD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define IS_ADC_THRESHOLD(/;"	d
IS_ALARM_MASK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_ALARM_MASK(/;"	d
IS_CAN_ALL_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_ALL_PERIPH(/;"	d
IS_CAN_BANKNUMBER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_BANKNUMBER(/;"	d
IS_CAN_BS1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_BS1(/;"	d
IS_CAN_BS2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_BS2(/;"	d
IS_CAN_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_CLEAR_FLAG(/;"	d
IS_CAN_CLEAR_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_CLEAR_IT(/;"	d
IS_CAN_DLC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_DLC(/;"	d
IS_CAN_EXTID	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_EXTID(/;"	d
IS_CAN_FIFO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_FIFO(/;"	d
IS_CAN_FILTER_FIFO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_FILTER_FIFO(/;"	d
IS_CAN_FILTER_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_FILTER_MODE(/;"	d
IS_CAN_FILTER_NUMBER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_FILTER_NUMBER(/;"	d
IS_CAN_FILTER_SCALE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_FILTER_SCALE(/;"	d
IS_CAN_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_GET_FLAG(/;"	d
IS_CAN_IDTYPE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_IDTYPE(/;"	d
IS_CAN_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_IT(/;"	d
IS_CAN_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_MODE(/;"	d
IS_CAN_OPERATING_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_OPERATING_MODE(/;"	d
IS_CAN_PRESCALER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_PRESCALER(/;"	d
IS_CAN_RTR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_RTR(/;"	d
IS_CAN_SJW	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_SJW(/;"	d
IS_CAN_STDID	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_STDID(/;"	d
IS_CAN_TRANSMITMAILBOX	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define IS_CAN_TRANSMITMAILBOX(/;"	d
IS_CRYP_ALGODIR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define IS_CRYP_ALGODIR(/;"	d
IS_CRYP_ALGOMODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define IS_CRYP_ALGOMODE(/;"	d
IS_CRYP_CONFIG_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define IS_CRYP_CONFIG_IT(/;"	d
IS_CRYP_DATATYPE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define IS_CRYP_DATATYPE(/;"	d
IS_CRYP_DMAREQ	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define IS_CRYP_DMAREQ(/;"	d
IS_CRYP_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define IS_CRYP_GET_FLAG(/;"	d
IS_CRYP_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define IS_CRYP_GET_IT(/;"	d
IS_CRYP_KEYSIZE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define IS_CRYP_KEYSIZE(/;"	d
IS_DAC_ALIGN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define IS_DAC_ALIGN(/;"	d
IS_DAC_CHANNEL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define IS_DAC_CHANNEL(/;"	d
IS_DAC_DATA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define IS_DAC_DATA(/;"	d
IS_DAC_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define IS_DAC_FLAG(/;"	d
IS_DAC_GENERATE_WAVE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define IS_DAC_GENERATE_WAVE(/;"	d
IS_DAC_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define IS_DAC_IT(/;"	d
IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(/;"	d
IS_DAC_OUTPUT_BUFFER_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define IS_DAC_OUTPUT_BUFFER_STATE(/;"	d
IS_DAC_TRIGGER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define IS_DAC_TRIGGER(/;"	d
IS_DAC_WAVE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define IS_DAC_WAVE(/;"	d
IS_DBGMCU_APB1PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define IS_DBGMCU_APB1PERIPH(/;"	d
IS_DBGMCU_APB2PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define IS_DBGMCU_APB2PERIPH(/;"	d
IS_DBGMCU_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define IS_DBGMCU_PERIPH(/;"	d
IS_DCMI_CAPTURE_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_CAPTURE_MODE(/;"	d
IS_DCMI_CAPTURE_RATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_CAPTURE_RATE(/;"	d
IS_DCMI_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_CLEAR_FLAG(/;"	d
IS_DCMI_CONFIG_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_CONFIG_IT(/;"	d
IS_DCMI_EXTENDED_DATA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_EXTENDED_DATA(/;"	d
IS_DCMI_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_GET_FLAG(/;"	d
IS_DCMI_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_GET_IT(/;"	d
IS_DCMI_HSPOLARITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_HSPOLARITY(/;"	d
IS_DCMI_PCKPOLARITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_PCKPOLARITY(/;"	d
IS_DCMI_SYNCHRO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_SYNCHRO(/;"	d
IS_DCMI_VSPOLARITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define IS_DCMI_VSPOLARITY(/;"	d
IS_DMA_ALL_CONTROLLER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_ALL_CONTROLLER(/;"	d
IS_DMA_ALL_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_ALL_PERIPH(/;"	d
IS_DMA_BUFFER_SIZE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_BUFFER_SIZE(/;"	d
IS_DMA_CHANNEL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_CHANNEL(/;"	d
IS_DMA_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_CLEAR_FLAG(/;"	d
IS_DMA_CLEAR_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_CLEAR_IT(/;"	d
IS_DMA_CONFIG_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_CONFIG_IT(/;"	d
IS_DMA_CURRENT_MEM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_CURRENT_MEM(/;"	d
IS_DMA_DIRECTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_DIRECTION(/;"	d
IS_DMA_FIFO_MODE_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_FIFO_MODE_STATE(/;"	d
IS_DMA_FIFO_STATUS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_FIFO_STATUS(/;"	d
IS_DMA_FIFO_THRESHOLD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_FIFO_THRESHOLD(/;"	d
IS_DMA_FLOW_CTRL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_FLOW_CTRL(/;"	d
IS_DMA_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_GET_FLAG(/;"	d
IS_DMA_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_GET_IT(/;"	d
IS_DMA_MEMORY_BURST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_MEMORY_BURST(/;"	d
IS_DMA_MEMORY_DATA_SIZE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_MEMORY_DATA_SIZE(/;"	d
IS_DMA_MEMORY_INC_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_MEMORY_INC_STATE(/;"	d
IS_DMA_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_MODE(/;"	d
IS_DMA_PERIPHERAL_BURST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_PERIPHERAL_BURST(/;"	d
IS_DMA_PERIPHERAL_DATA_SIZE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_PERIPHERAL_DATA_SIZE(/;"	d
IS_DMA_PERIPHERAL_INC_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_PERIPHERAL_INC_STATE(/;"	d
IS_DMA_PINCOS_SIZE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_PINCOS_SIZE(/;"	d
IS_DMA_PRIORITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define IS_DMA_PRIORITY(/;"	d
IS_EXTI_LINE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define IS_EXTI_LINE(/;"	d
IS_EXTI_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define IS_EXTI_MODE(/;"	d
IS_EXTI_PIN_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define IS_EXTI_PIN_SOURCE(/;"	d
IS_EXTI_PORT_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define IS_EXTI_PORT_SOURCE(/;"	d
IS_EXTI_TRIGGER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define IS_EXTI_TRIGGER(/;"	d
IS_FLASH_ADDRESS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_FLASH_ADDRESS(/;"	d
IS_FLASH_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_FLASH_CLEAR_FLAG(/;"	d
IS_FLASH_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_FLASH_GET_FLAG(/;"	d
IS_FLASH_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_FLASH_IT(/;"	d
IS_FLASH_LATENCY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_FLASH_LATENCY(/;"	d
IS_FLASH_SECTOR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_FLASH_SECTOR(/;"	d
IS_FSMC_ACCESS_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_ACCESS_MODE(/;"	d
IS_FSMC_ADDRESS_HOLD_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_ADDRESS_HOLD_TIME(/;"	d
IS_FSMC_ADDRESS_SETUP_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_ADDRESS_SETUP_TIME(/;"	d
IS_FSMC_ASYNWAIT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_ASYNWAIT(/;"	d
IS_FSMC_BURSTMODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_BURSTMODE(/;"	d
IS_FSMC_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_CLEAR_FLAG(/;"	d
IS_FSMC_CLK_DIV	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_CLK_DIV(/;"	d
IS_FSMC_DATASETUP_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_DATASETUP_TIME(/;"	d
IS_FSMC_DATA_LATENCY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_DATA_LATENCY(/;"	d
IS_FSMC_ECCPAGE_SIZE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_ECCPAGE_SIZE(/;"	d
IS_FSMC_ECC_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_ECC_STATE(/;"	d
IS_FSMC_EXTENDED_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_EXTENDED_MODE(/;"	d
IS_FSMC_GETFLAG_BANK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_GETFLAG_BANK(/;"	d
IS_FSMC_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_GET_FLAG(/;"	d
IS_FSMC_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_GET_IT(/;"	d
IS_FSMC_HIZ_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_HIZ_TIME(/;"	d
IS_FSMC_HOLD_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_HOLD_TIME(/;"	d
IS_FSMC_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_IT(/;"	d
IS_FSMC_IT_BANK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_IT_BANK(/;"	d
IS_FSMC_MEMORY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_MEMORY(/;"	d
IS_FSMC_MEMORY_WIDTH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_MEMORY_WIDTH(/;"	d
IS_FSMC_MUX	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_MUX(/;"	d
IS_FSMC_NAND_BANK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_NAND_BANK(/;"	d
IS_FSMC_NORSRAM_BANK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_NORSRAM_BANK(/;"	d
IS_FSMC_SETUP_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_SETUP_TIME(/;"	d
IS_FSMC_TAR_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_TAR_TIME(/;"	d
IS_FSMC_TCLR_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_TCLR_TIME(/;"	d
IS_FSMC_TURNAROUND_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_TURNAROUND_TIME(/;"	d
IS_FSMC_WAITE_SIGNAL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_WAITE_SIGNAL(/;"	d
IS_FSMC_WAIT_FEATURE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_WAIT_FEATURE(/;"	d
IS_FSMC_WAIT_POLARITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_WAIT_POLARITY(/;"	d
IS_FSMC_WAIT_SIGNAL_ACTIVE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_WAIT_SIGNAL_ACTIVE(/;"	d
IS_FSMC_WAIT_TIME	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_WAIT_TIME(/;"	d
IS_FSMC_WRAP_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_WRAP_MODE(/;"	d
IS_FSMC_WRITE_BURST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_WRITE_BURST(/;"	d
IS_FSMC_WRITE_OPERATION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define IS_FSMC_WRITE_OPERATION(/;"	d
IS_FUNCTIONAL_STATE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define IS_FUNCTIONAL_STATE(/;"	d
IS_GET_EXTI_LINE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define IS_GET_EXTI_LINE(/;"	d
IS_GET_GPIO_PIN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define IS_GET_GPIO_PIN(/;"	d
IS_GPIO_AF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define IS_GPIO_AF(/;"	d
IS_GPIO_ALL_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define IS_GPIO_ALL_PERIPH(/;"	d
IS_GPIO_BIT_ACTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define IS_GPIO_BIT_ACTION(/;"	d
IS_GPIO_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define IS_GPIO_MODE(/;"	d
IS_GPIO_OTYPE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define IS_GPIO_OTYPE(/;"	d
IS_GPIO_PIN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define IS_GPIO_PIN(/;"	d
IS_GPIO_PIN_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define IS_GPIO_PIN_SOURCE(/;"	d
IS_GPIO_PUPD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define IS_GPIO_PUPD(/;"	d
IS_GPIO_SPEED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define IS_GPIO_SPEED(/;"	d
IS_HASH_ALGOMODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define IS_HASH_ALGOMODE(/;"	d
IS_HASH_ALGOSELECTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define IS_HASH_ALGOSELECTION(/;"	d
IS_HASH_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define IS_HASH_CLEAR_FLAG(/;"	d
IS_HASH_DATATYPE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define IS_HASH_DATATYPE(/;"	d
IS_HASH_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define IS_HASH_GET_FLAG(/;"	d
IS_HASH_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define IS_HASH_GET_IT(/;"	d
IS_HASH_HMAC_KEYTYPE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define IS_HASH_HMAC_KEYTYPE(/;"	d
IS_HASH_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define IS_HASH_IT(/;"	d
IS_HASH_VALIDBITSNUMBER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define IS_HASH_VALIDBITSNUMBER(/;"	d
IS_I2C_ACKNOWLEDGE_ADDRESS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_ACKNOWLEDGE_ADDRESS(/;"	d
IS_I2C_ACK_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_ACK_STATE(/;"	d
IS_I2C_ALL_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_ALL_PERIPH(/;"	d
IS_I2C_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_CLEAR_FLAG(/;"	d
IS_I2C_CLEAR_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_CLEAR_IT(/;"	d
IS_I2C_CLOCK_SPEED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_CLOCK_SPEED(/;"	d
IS_I2C_CONFIG_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_CONFIG_IT(/;"	d
IS_I2C_DIRECTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_DIRECTION(/;"	d
IS_I2C_DUTY_CYCLE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_DUTY_CYCLE(/;"	d
IS_I2C_EVENT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_EVENT(/;"	d
IS_I2C_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_GET_FLAG(/;"	d
IS_I2C_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_GET_IT(/;"	d
IS_I2C_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_MODE(/;"	d
IS_I2C_NACK_POSITION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_NACK_POSITION(/;"	d
IS_I2C_OWN_ADDRESS1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_OWN_ADDRESS1(/;"	d
IS_I2C_PEC_POSITION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_PEC_POSITION(/;"	d
IS_I2C_REGISTER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_REGISTER(/;"	d
IS_I2C_SMBUS_ALERT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define IS_I2C_SMBUS_ALERT(/;"	d
IS_I2S_AUDIO_FREQ	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_I2S_AUDIO_FREQ(/;"	d
IS_I2S_CPOL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_I2S_CPOL(/;"	d
IS_I2S_DATA_FORMAT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_I2S_DATA_FORMAT(/;"	d
IS_I2S_EXT_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_I2S_EXT_PERIPH(/;"	d
IS_I2S_MCLK_OUTPUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_I2S_MCLK_OUTPUT(/;"	d
IS_I2S_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_I2S_MODE(/;"	d
IS_I2S_STANDARD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_I2S_STANDARD(/;"	d
IS_IWDG_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IS_IWDG_FLAG(/;"	d
IS_IWDG_PRESCALER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IS_IWDG_PRESCALER(/;"	d
IS_IWDG_RELOAD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IS_IWDG_RELOAD(/;"	d
IS_IWDG_WRITE_ACCESS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IS_IWDG_WRITE_ACCESS(/;"	d
IS_NVIC_LP	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define IS_NVIC_LP(/;"	d
IS_NVIC_OFFSET	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define IS_NVIC_OFFSET(/;"	d
IS_NVIC_PREEMPTION_PRIORITY	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define IS_NVIC_PREEMPTION_PRIORITY(/;"	d
IS_NVIC_PRIORITY_GROUP	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define IS_NVIC_PRIORITY_GROUP(/;"	d
IS_NVIC_SUB_PRIORITY	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define IS_NVIC_SUB_PRIORITY(/;"	d
IS_NVIC_VECTTAB	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define IS_NVIC_VECTTAB(/;"	d
IS_OB_BOR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_OB_BOR(/;"	d
IS_OB_IWDG_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_OB_IWDG_SOURCE(/;"	d
IS_OB_RDP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_OB_RDP(/;"	d
IS_OB_STDBY_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_OB_STDBY_SOURCE(/;"	d
IS_OB_STOP_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_OB_STOP_SOURCE(/;"	d
IS_OB_WRP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_OB_WRP(/;"	d
IS_PWR_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define IS_PWR_CLEAR_FLAG(/;"	d
IS_PWR_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define IS_PWR_GET_FLAG(/;"	d
IS_PWR_PVD_LEVEL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define IS_PWR_PVD_LEVEL(/;"	d
IS_PWR_REGULATOR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define IS_PWR_REGULATOR(/;"	d
IS_PWR_STOP_ENTRY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define IS_PWR_STOP_ENTRY(/;"	d
IS_RCC_AHB1_CLOCK_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_AHB1_CLOCK_PERIPH(/;"	d
IS_RCC_AHB1_LPMODE_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_AHB1_LPMODE_PERIPH(/;"	d
IS_RCC_AHB1_RESET_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_AHB1_RESET_PERIPH(/;"	d
IS_RCC_AHB2_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_AHB2_PERIPH(/;"	d
IS_RCC_AHB3_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_AHB3_PERIPH(/;"	d
IS_RCC_APB1_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_APB1_PERIPH(/;"	d
IS_RCC_APB2_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_APB2_PERIPH(/;"	d
IS_RCC_APB2_RESET_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_APB2_RESET_PERIPH(/;"	d
IS_RCC_CALIBRATION_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_CALIBRATION_VALUE(/;"	d
IS_RCC_CLEAR_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_CLEAR_IT(/;"	d
IS_RCC_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_FLAG(/;"	d
IS_RCC_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_GET_IT(/;"	d
IS_RCC_HCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_HCLK(/;"	d
IS_RCC_HSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_HSE(/;"	d
IS_RCC_I2SCLK_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_I2SCLK_SOURCE(/;"	d
IS_RCC_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_IT(/;"	d
IS_RCC_LSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_LSE(/;"	d
IS_RCC_MCO1DIV	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_MCO1DIV(/;"	d
IS_RCC_MCO1SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_MCO1SOURCE(/;"	d
IS_RCC_MCO2DIV	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_MCO2DIV(/;"	d
IS_RCC_MCO2SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_MCO2SOURCE(/;"	d
IS_RCC_PCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_PCLK(/;"	d
IS_RCC_PLLI2SN_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_PLLI2SN_VALUE(/;"	d
IS_RCC_PLLI2SR_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_PLLI2SR_VALUE(/;"	d
IS_RCC_PLLM_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_PLLM_VALUE(/;"	d
IS_RCC_PLLN_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_PLLN_VALUE(/;"	d
IS_RCC_PLLP_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_PLLP_VALUE(/;"	d
IS_RCC_PLLQ_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_PLLQ_VALUE(/;"	d
IS_RCC_PLL_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_PLL_SOURCE(/;"	d
IS_RCC_RTCCLK_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_RTCCLK_SOURCE(/;"	d
IS_RCC_SYSCLK_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define IS_RCC_SYSCLK_SOURCE(/;"	d
IS_RNG_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.h	/^#define IS_RNG_CLEAR_FLAG(/;"	d
IS_RNG_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.h	/^#define IS_RNG_GET_FLAG(/;"	d
IS_RNG_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.h	/^#define IS_RNG_GET_IT(/;"	d
IS_RNG_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.h	/^#define IS_RNG_IT(/;"	d
IS_RTC_ALARM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_ALARM(/;"	d
IS_RTC_ALARM_DATE_WEEKDAY_DATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(/;"	d
IS_RTC_ALARM_DATE_WEEKDAY_SEL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(/;"	d
IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(/;"	d
IS_RTC_ALARM_SUB_SECOND_MASK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_ALARM_SUB_SECOND_MASK(/;"	d
IS_RTC_ALARM_SUB_SECOND_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_ALARM_SUB_SECOND_VALUE(/;"	d
IS_RTC_ASYNCH_PREDIV	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_ASYNCH_PREDIV(/;"	d
IS_RTC_BKP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_BKP(/;"	d
IS_RTC_CALIB_OUTPUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_CALIB_OUTPUT(/;"	d
IS_RTC_CALIB_SIGN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_CALIB_SIGN(/;"	d
IS_RTC_CALIB_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_CALIB_VALUE(/;"	d
IS_RTC_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_CLEAR_FLAG(/;"	d
IS_RTC_CLEAR_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_CLEAR_IT(/;"	d
IS_RTC_CMD_ALARM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_CMD_ALARM(/;"	d
IS_RTC_CONFIG_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_CONFIG_IT(/;"	d
IS_RTC_DATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_DATE(/;"	d
IS_RTC_DAYLIGHT_SAVING	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_DAYLIGHT_SAVING(/;"	d
IS_RTC_FORMAT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_FORMAT(/;"	d
IS_RTC_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_GET_FLAG(/;"	d
IS_RTC_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_GET_IT(/;"	d
IS_RTC_H12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_H12(/;"	d
IS_RTC_HOUR12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_HOUR12(/;"	d
IS_RTC_HOUR24	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_HOUR24(/;"	d
IS_RTC_HOUR_FORMAT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_HOUR_FORMAT(/;"	d
IS_RTC_MINUTES	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_MINUTES(/;"	d
IS_RTC_MONTH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_MONTH(/;"	d
IS_RTC_OUTPUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_OUTPUT(/;"	d
IS_RTC_OUTPUT_POL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_OUTPUT_POL(/;"	d
IS_RTC_OUTPUT_TYPE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_OUTPUT_TYPE(/;"	d
IS_RTC_SECONDS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_SECONDS(/;"	d
IS_RTC_SHIFT_ADD1S	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_SHIFT_ADD1S(/;"	d
IS_RTC_SHIFT_SUBFS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_SHIFT_SUBFS(/;"	d
IS_RTC_SMOOTH_CALIB_MINUS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define  IS_RTC_SMOOTH_CALIB_MINUS(/;"	d
IS_RTC_SMOOTH_CALIB_PERIOD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_SMOOTH_CALIB_PERIOD(/;"	d
IS_RTC_SMOOTH_CALIB_PLUS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_SMOOTH_CALIB_PLUS(/;"	d
IS_RTC_STORE_OPERATION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_STORE_OPERATION(/;"	d
IS_RTC_SYNCH_PREDIV	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_SYNCH_PREDIV(/;"	d
IS_RTC_TAMPER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_TAMPER(/;"	d
IS_RTC_TAMPER_FILTER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_TAMPER_FILTER(/;"	d
IS_RTC_TAMPER_PIN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_TAMPER_PIN(/;"	d
IS_RTC_TAMPER_PRECHARGE_DURATION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_TAMPER_PRECHARGE_DURATION(/;"	d
IS_RTC_TAMPER_SAMPLING_FREQ	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_TAMPER_SAMPLING_FREQ(/;"	d
IS_RTC_TAMPER_TRIGGER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_TAMPER_TRIGGER(/;"	d
IS_RTC_TIMESTAMP_EDGE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_TIMESTAMP_EDGE(/;"	d
IS_RTC_TIMESTAMP_PIN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_TIMESTAMP_PIN(/;"	d
IS_RTC_WAKEUP_CLOCK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_WAKEUP_CLOCK(/;"	d
IS_RTC_WAKEUP_COUNTER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_WAKEUP_COUNTER(/;"	d
IS_RTC_WEEKDAY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_WEEKDAY(/;"	d
IS_RTC_YEAR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define IS_RTC_YEAR(/;"	d
IS_SDIO_BLOCK_SIZE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_BLOCK_SIZE(/;"	d
IS_SDIO_BUS_WIDE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_BUS_WIDE(/;"	d
IS_SDIO_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_CLEAR_FLAG(/;"	d
IS_SDIO_CLEAR_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_CLEAR_IT(/;"	d
IS_SDIO_CLOCK_BYPASS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_CLOCK_BYPASS(/;"	d
IS_SDIO_CLOCK_EDGE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_CLOCK_EDGE(/;"	d
IS_SDIO_CLOCK_POWER_SAVE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_CLOCK_POWER_SAVE(/;"	d
IS_SDIO_CMD_INDEX	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_CMD_INDEX(/;"	d
IS_SDIO_CPSM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_CPSM(/;"	d
IS_SDIO_DATA_LENGTH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_DATA_LENGTH(/;"	d
IS_SDIO_DPSM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_DPSM(/;"	d
IS_SDIO_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_FLAG(/;"	d
IS_SDIO_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_GET_IT(/;"	d
IS_SDIO_HARDWARE_FLOW_CONTROL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_HARDWARE_FLOW_CONTROL(/;"	d
IS_SDIO_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_IT(/;"	d
IS_SDIO_POWER_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_POWER_STATE(/;"	d
IS_SDIO_READWAIT_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_READWAIT_MODE(/;"	d
IS_SDIO_RESP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_RESP(/;"	d
IS_SDIO_RESPONSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_RESPONSE(/;"	d
IS_SDIO_TRANSFER_DIR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_TRANSFER_DIR(/;"	d
IS_SDIO_TRANSFER_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_TRANSFER_MODE(/;"	d
IS_SDIO_WAIT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define IS_SDIO_WAIT(/;"	d
IS_SPI_23_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_23_PERIPH(/;"	d
IS_SPI_23_PERIPH_EXT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_23_PERIPH_EXT(/;"	d
IS_SPI_ALL_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_ALL_PERIPH(/;"	d
IS_SPI_ALL_PERIPH_EXT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_ALL_PERIPH_EXT(/;"	d
IS_SPI_BAUDRATE_PRESCALER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_BAUDRATE_PRESCALER(/;"	d
IS_SPI_CPHA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_CPHA(/;"	d
IS_SPI_CPOL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_CPOL(/;"	d
IS_SPI_CRC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_CRC(/;"	d
IS_SPI_CRC_POLYNOMIAL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_CRC_POLYNOMIAL(/;"	d
IS_SPI_DATASIZE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_DATASIZE(/;"	d
IS_SPI_DIRECTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_DIRECTION(/;"	d
IS_SPI_DIRECTION_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_DIRECTION_MODE(/;"	d
IS_SPI_FIRST_BIT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_FIRST_BIT(/;"	d
IS_SPI_I2S_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_I2S_CLEAR_FLAG(/;"	d
IS_SPI_I2S_CLEAR_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_I2S_CLEAR_IT(/;"	d
IS_SPI_I2S_CONFIG_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_I2S_CONFIG_IT(/;"	d
IS_SPI_I2S_DMAREQ	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_I2S_DMAREQ(/;"	d
IS_SPI_I2S_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_I2S_GET_FLAG(/;"	d
IS_SPI_I2S_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_I2S_GET_IT(/;"	d
IS_SPI_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_MODE(/;"	d
IS_SPI_NSS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_NSS(/;"	d
IS_SPI_NSS_INTERNAL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define IS_SPI_NSS_INTERNAL(/;"	d
IS_SYSCFG_ETH_MEDIA_INTERFACE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define IS_SYSCFG_ETH_MEDIA_INTERFACE(/;"	d
IS_SYSCFG_MEMORY_REMAP_CONFING	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define IS_SYSCFG_MEMORY_REMAP_CONFING(/;"	d
IS_SYSTICK_CLK_SOURCE	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define IS_SYSTICK_CLK_SOURCE(/;"	d
IS_TIM_ALL_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_ALL_PERIPH(/;"	d
IS_TIM_AUTOMATIC_OUTPUT_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_AUTOMATIC_OUTPUT_STATE(/;"	d
IS_TIM_BREAK_POLARITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_BREAK_POLARITY(/;"	d
IS_TIM_BREAK_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_BREAK_STATE(/;"	d
IS_TIM_CCX	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_CCX(/;"	d
IS_TIM_CCXN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_CCXN(/;"	d
IS_TIM_CHANNEL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_CHANNEL(/;"	d
IS_TIM_CKD_DIV	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_CKD_DIV(/;"	d
IS_TIM_COMPLEMENTARY_CHANNEL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_COMPLEMENTARY_CHANNEL(/;"	d
IS_TIM_COUNTER_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_COUNTER_MODE(/;"	d
IS_TIM_DMA_BASE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_DMA_BASE(/;"	d
IS_TIM_DMA_LENGTH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_DMA_LENGTH(/;"	d
IS_TIM_DMA_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_DMA_SOURCE(/;"	d
IS_TIM_ENCODER_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_ENCODER_MODE(/;"	d
IS_TIM_EVENT_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_EVENT_SOURCE(/;"	d
IS_TIM_EXT_FILTER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_EXT_FILTER(/;"	d
IS_TIM_EXT_POLARITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_EXT_POLARITY(/;"	d
IS_TIM_EXT_PRESCALER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_EXT_PRESCALER(/;"	d
IS_TIM_FORCED_ACTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_FORCED_ACTION(/;"	d
IS_TIM_GET_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_GET_FLAG(/;"	d
IS_TIM_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_GET_IT(/;"	d
IS_TIM_IC_FILTER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_IC_FILTER(/;"	d
IS_TIM_IC_POLARITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_IC_POLARITY(/;"	d
IS_TIM_IC_PRESCALER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_IC_PRESCALER(/;"	d
IS_TIM_IC_SELECTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_IC_SELECTION(/;"	d
IS_TIM_INTERNAL_TRIGGER_SELECTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_INTERNAL_TRIGGER_SELECTION(/;"	d
IS_TIM_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_IT(/;"	d
IS_TIM_LIST1_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_LIST1_PERIPH(/;"	d
IS_TIM_LIST2_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_LIST2_PERIPH(/;"	d
IS_TIM_LIST3_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_LIST3_PERIPH(/;"	d
IS_TIM_LIST4_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_LIST4_PERIPH(/;"	d
IS_TIM_LIST5_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_LIST5_PERIPH(/;"	d
IS_TIM_LIST6_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_LIST6_PERIPH(/;"	d
IS_TIM_LOCK_LEVEL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_LOCK_LEVEL(/;"	d
IS_TIM_MSM_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_MSM_STATE(/;"	d
IS_TIM_OCCLEAR_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OCCLEAR_STATE(/;"	d
IS_TIM_OCFAST_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OCFAST_STATE(/;"	d
IS_TIM_OCIDLE_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OCIDLE_STATE(/;"	d
IS_TIM_OCM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OCM(/;"	d
IS_TIM_OCNIDLE_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OCNIDLE_STATE(/;"	d
IS_TIM_OCN_POLARITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OCN_POLARITY(/;"	d
IS_TIM_OCPRELOAD_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OCPRELOAD_STATE(/;"	d
IS_TIM_OC_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OC_MODE(/;"	d
IS_TIM_OC_POLARITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OC_POLARITY(/;"	d
IS_TIM_OPM_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OPM_MODE(/;"	d
IS_TIM_OSSI_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OSSI_STATE(/;"	d
IS_TIM_OSSR_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OSSR_STATE(/;"	d
IS_TIM_OUTPUTN_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OUTPUTN_STATE(/;"	d
IS_TIM_OUTPUT_STATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_OUTPUT_STATE(/;"	d
IS_TIM_PRESCALER_RELOAD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_PRESCALER_RELOAD(/;"	d
IS_TIM_PWMI_CHANNEL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_PWMI_CHANNEL(/;"	d
IS_TIM_REMAP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_REMAP(/;"	d
IS_TIM_SLAVE_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_SLAVE_MODE(/;"	d
IS_TIM_TRGO_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_TRGO_SOURCE(/;"	d
IS_TIM_TRIGGER_SELECTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_TRIGGER_SELECTION(/;"	d
IS_TIM_UPDATE_SOURCE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define IS_TIM_UPDATE_SOURCE(/;"	d
IS_USART_1236_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_1236_PERIPH(/;"	d
IS_USART_ADDRESS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_ADDRESS(/;"	d
IS_USART_ALL_PERIPH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_ALL_PERIPH(/;"	d
IS_USART_BAUDRATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_BAUDRATE(/;"	d
IS_USART_CLEAR_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_CLEAR_FLAG(/;"	d
IS_USART_CLEAR_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_CLEAR_IT(/;"	d
IS_USART_CLOCK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_CLOCK(/;"	d
IS_USART_CONFIG_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_CONFIG_IT(/;"	d
IS_USART_CPHA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_CPHA(/;"	d
IS_USART_CPOL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_CPOL(/;"	d
IS_USART_DATA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_DATA(/;"	d
IS_USART_DMAREQ	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_DMAREQ(/;"	d
IS_USART_FLAG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_FLAG(/;"	d
IS_USART_GET_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_GET_IT(/;"	d
IS_USART_HARDWARE_FLOW_CONTROL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_HARDWARE_FLOW_CONTROL(/;"	d
IS_USART_IRDA_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_IRDA_MODE(/;"	d
IS_USART_LASTBIT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_LASTBIT(/;"	d
IS_USART_LIN_BREAK_DETECT_LENGTH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_LIN_BREAK_DETECT_LENGTH(/;"	d
IS_USART_MODE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_MODE(/;"	d
IS_USART_PARITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_PARITY(/;"	d
IS_USART_STOPBITS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_STOPBITS(/;"	d
IS_USART_WAKEUP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_WAKEUP(/;"	d
IS_USART_WORD_LENGTH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define IS_USART_WORD_LENGTH(/;"	d
IS_VOLTAGERANGE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define IS_VOLTAGERANGE(/;"	d
IS_WWDG_COUNTER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.h	/^#define IS_WWDG_COUNTER(/;"	d
IS_WWDG_PRESCALER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.h	/^#define IS_WWDG_PRESCALER(/;"	d
IS_WWDG_WINDOW_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.h	/^#define IS_WWDG_WINDOW_VALUE(/;"	d
IT	inc/CMSIS/core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:2
ITEN_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.c	/^#define ITEN_MASK /;"	d	file:
ITEN_Mask	inc/drivers/i2croutines.h	/^#define ITEN_Mask /;"	d
ITM	inc/CMSIS/core_cm4.h	/^#define ITM /;"	d
ITM_BASE	inc/CMSIS/core_cm4.h	/^#define ITM_BASE /;"	d
ITM_CheckChar	inc/CMSIS/core_cm4.h	/^static __INLINE int32_t ITM_CheckChar (void) {$/;"	f	typeref:typename:__INLINE int32_t
ITM_RXBUFFER_EMPTY	inc/CMSIS/core_cm4.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_ReceiveChar	inc/CMSIS/core_cm4.h	/^static __INLINE int32_t ITM_ReceiveChar (void) {$/;"	f	typeref:typename:__INLINE int32_t
ITM_SendChar	inc/CMSIS/core_cm4.h	/^static __INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__INLINE uint32_t
ITM_TCR_BUSY_Msk	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Pos	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_GTSFREQ_Msk	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Pos	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_ITMENA_Msk	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Pos	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_SWOENA_Msk	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Pos	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SYNCENA_Msk	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Pos	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_TSENA_Msk	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Pos	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSPrescale_Msk	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_TSPrescale_Msk /;"	d
ITM_TCR_TSPrescale_Pos	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_TSPrescale_Pos /;"	d
ITM_TCR_TXENA_Msk	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_TXENA_Msk /;"	d
ITM_TCR_TXENA_Pos	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_TXENA_Pos /;"	d
ITM_TCR_TraceBusID_Msk	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_TraceBusID_Msk /;"	d
ITM_TCR_TraceBusID_Pos	inc/CMSIS/core_cm4.h	/^#define ITM_TCR_TraceBusID_Pos /;"	d
ITM_TPR_PRIVMASK_Msk	inc/CMSIS/core_cm4.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Pos	inc/CMSIS/core_cm4.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_Type	inc/CMSIS/core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon7471197e0d08
ITStatus	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon5babb8180103
IT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^#define IT_MASK /;"	d	file:
IV0LR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t IV0LR;  \/*!< CRYP initialization vector left-word  register 0, Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
IV0RR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t IV0RR;  \/*!< CRYP initialization vector right-word register 0, Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
IV1LR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t IV1LR;  \/*!< CRYP initialization vector left-word  register 1, Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
IV1RR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t IV1RR;  \/*!< CRYP initialization vector right-word register 1, Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
IWDG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define IWDG /;"	d
IWDG_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define IWDG_BASE /;"	d
IWDG_Enable	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.c	/^void IWDG_Enable(void)$/;"	f	typeref:typename:void
IWDG_FLAG_PVU	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_FLAG_PVU /;"	d
IWDG_FLAG_RVU	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_FLAG_RVU /;"	d
IWDG_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.c	/^FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)$/;"	f	typeref:typename:FlagStatus
IWDG_KR_KEY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  IWDG_KR_KEY /;"	d
IWDG_PR_PR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  IWDG_PR_PR /;"	d
IWDG_PR_PR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  IWDG_PR_PR_0 /;"	d
IWDG_PR_PR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  IWDG_PR_PR_1 /;"	d
IWDG_PR_PR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  IWDG_PR_PR_2 /;"	d
IWDG_Prescaler_128	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_Prescaler_128 /;"	d
IWDG_Prescaler_16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_Prescaler_16 /;"	d
IWDG_Prescaler_256	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_Prescaler_256 /;"	d
IWDG_Prescaler_32	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_Prescaler_32 /;"	d
IWDG_Prescaler_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_Prescaler_4 /;"	d
IWDG_Prescaler_64	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_Prescaler_64 /;"	d
IWDG_Prescaler_8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_Prescaler_8 /;"	d
IWDG_RLR_RL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  IWDG_RLR_RL /;"	d
IWDG_ReloadCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.c	/^void IWDG_ReloadCounter(void)$/;"	f	typeref:typename:void
IWDG_SR_PVU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  IWDG_SR_PVU /;"	d
IWDG_SR_RVU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  IWDG_SR_RVU /;"	d
IWDG_SetPrescaler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.c	/^void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)$/;"	f	typeref:typename:void
IWDG_SetReload	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.c	/^void IWDG_SetReload(uint16_t Reload)$/;"	f	typeref:typename:void
IWDG_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} IWDG_TypeDef;$/;"	t	typeref:struct:__anon5babb8181b08
IWDG_WriteAccessCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.c	/^void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)$/;"	f	typeref:typename:void
IWDG_WriteAccess_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_WriteAccess_Disable /;"	d
IWDG_WriteAccess_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define IWDG_WriteAccess_Enable /;"	d
Infinite_Loop	src/startup/startup_stm32f4xx.s	/^Infinite_Loop:$/;"	l
Infinite_Loop	startup_stm32f4xx.s	/^Infinite_Loop:$/;"	l
InvalidMsgSpec	tools/genmsg/src/genmsg/base.py	/^class InvalidMsgSpec(Exception):$/;"	c
JDR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t JDR1;   \/*!< ADC injected data register 1,                Address offset: 0x3C /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
JDR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t JDR2;   \/*!< ADC injected data register 2,                Address offset: 0x40 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
JDR3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t JDR3;   \/*!< ADC injected data register 3,                Address offset: 0x44 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
JDR4	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t JDR4;   \/*!< ADC injected data register 4,                Address offset: 0x48 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
JDR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define JDR_OFFSET /;"	d	file:
JOFR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t JOFR1;  \/*!< ADC injected channel data offset register 1, Address offset: 0x14 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
JOFR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t JOFR2;  \/*!< ADC injected channel data offset register 2, Address offset: 0x18 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
JOFR3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t JOFR3;  \/*!< ADC injected channel data offset register 3, Address offset: 0x1C /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
JOFR4	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t JOFR4;  \/*!< ADC injected channel data offset register 4, Address offset: 0x20 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
JSQR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t JSQR;   \/*!< ADC injected sequence register,              Address offset: 0x38*/;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
JSQR_JL_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define JSQR_JL_RESET /;"	d	file:
JSQR_JL_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define JSQR_JL_SET /;"	d	file:
JSQR_JSQ_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define JSQR_JSQ_SET /;"	d	file:
K0LR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t K0LR;   \/*!< CRYP key left  register 0,                        Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
K0RR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t K0RR;   \/*!< CRYP key right register 0,                        Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
K1LR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t K1LR;   \/*!< CRYP key left  register 1,                        Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
K1RR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t K1RR;   \/*!< CRYP key right register 1,                        Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
K2LR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t K2LR;   \/*!< CRYP key left  register 2,                        Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
K2RR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t K2RR;   \/*!< CRYP key right register 2,                        Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
K3LR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t K3LR;   \/*!< CRYP key left  register 3,                        Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
K3RR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t K3RR;   \/*!< CRYP key right register 3,                        Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
KEYR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t KEYR;     \/*!< FLASH key register,            Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8181208	typeref:typename:__IO uint32_t
KR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t KR;   \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8181b08	typeref:typename:__IO uint32_t
KR_KEY_ENABLE	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.c	/^#define KR_KEY_ENABLE /;"	d	file:
KR_KEY_RELOAD	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.c	/^#define KR_KEY_RELOAD /;"	d	file:
LCKR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t LCKR;     \/*!< GPIO port configuration lock register, Address offset: 0x1C     /;"	m	struct:__anon5babb8181808	typeref:typename:__IO uint32_t
LED3	inc/utils/stm32f4_discovery.h	/^  LED3 = 1,$/;"	e	enum:__anon7f81810e0103
LED3_GPIO_CLK	inc/utils/stm32f4_discovery.h	/^#define LED3_GPIO_CLK /;"	d
LED3_GPIO_PORT	inc/utils/stm32f4_discovery.h	/^#define LED3_GPIO_PORT /;"	d
LED3_PIN	inc/utils/stm32f4_discovery.h	/^#define LED3_PIN /;"	d
LED4	inc/utils/stm32f4_discovery.h	/^  LED4 = 0,$/;"	e	enum:__anon7f81810e0103
LED4_GPIO_CLK	inc/utils/stm32f4_discovery.h	/^#define LED4_GPIO_CLK /;"	d
LED4_GPIO_PORT	inc/utils/stm32f4_discovery.h	/^#define LED4_GPIO_PORT /;"	d
LED4_PIN	inc/utils/stm32f4_discovery.h	/^#define LED4_PIN /;"	d
LED5	inc/utils/stm32f4_discovery.h	/^  LED5 = 2,$/;"	e	enum:__anon7f81810e0103
LED5_GPIO_CLK	inc/utils/stm32f4_discovery.h	/^#define LED5_GPIO_CLK /;"	d
LED5_GPIO_PORT	inc/utils/stm32f4_discovery.h	/^#define LED5_GPIO_PORT /;"	d
LED5_PIN	inc/utils/stm32f4_discovery.h	/^#define LED5_PIN /;"	d
LED6	inc/utils/stm32f4_discovery.h	/^  LED6 = 3$/;"	e	enum:__anon7f81810e0103
LED6_GPIO_CLK	inc/utils/stm32f4_discovery.h	/^#define LED6_GPIO_CLK /;"	d
LED6_GPIO_PORT	inc/utils/stm32f4_discovery.h	/^#define LED6_GPIO_PORT /;"	d
LED6_PIN	inc/utils/stm32f4_discovery.h	/^#define LED6_PIN /;"	d
LEDS	src/main.c	/^static const int LEDS[4][2] = {{LED3,DELAY*1},$/;"	v	typeref:typename:const int[4][2]	file:
LEDn	inc/utils/stm32f4_discovery.h	/^#define LEDn /;"	d
LIBS	Debug/objects.mk	/^LIBS :=$/;"	m
LIFCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t LIFCR;  \/*!< DMA low interrupt flag clear register,  Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8180f08	typeref:typename:__IO uint32_t
LIS302DLTimeout	src/utils/stm32f4_discovery_lis302dl.c	/^__IO uint32_t  LIS302DLTimeout = LIS302DL_FLAG_TIMEOUT;   $/;"	v	typeref:typename:__IO uint32_t
LIS302DL_BOOT_NORMALMODE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_BOOT_NORMALMODE /;"	d
LIS302DL_BOOT_REBOOTMEMORY	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_BOOT_REBOOTMEMORY /;"	d
LIS302DL_CLICKINTERRUPT_XYZ_DISABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICKINTERRUPT_XYZ_DISABLE /;"	d
LIS302DL_CLICKINTERRUPT_XYZ_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICKINTERRUPT_XYZ_ENABLE /;"	d
LIS302DL_CLICKINTERRUPT_X_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICKINTERRUPT_X_ENABLE /;"	d
LIS302DL_CLICKINTERRUPT_Y_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICKINTERRUPT_Y_ENABLE /;"	d
LIS302DL_CLICKINTERRUPT_Z_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICKINTERRUPT_Z_ENABLE /;"	d
LIS302DL_CLICK_CFG_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICK_CFG_REG_ADDR /;"	d
LIS302DL_CLICK_LATENCY_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICK_LATENCY_REG_ADDR /;"	d
LIS302DL_CLICK_SRC_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICK_SRC_REG_ADDR /;"	d
LIS302DL_CLICK_THSY_X_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICK_THSY_X_REG_ADDR /;"	d
LIS302DL_CLICK_THSZ_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICK_THSZ_REG_ADDR /;"	d
LIS302DL_CLICK_TIMELIMIT_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICK_TIMELIMIT_REG_ADDR /;"	d
LIS302DL_CLICK_WINDOW_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CLICK_WINDOW_REG_ADDR /;"	d
LIS302DL_CS_HIGH	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CS_HIGH(/;"	d
LIS302DL_CS_LOW	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CS_LOW(/;"	d
LIS302DL_CTRL_REG1_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CTRL_REG1_ADDR /;"	d
LIS302DL_CTRL_REG2_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CTRL_REG2_ADDR /;"	d
LIS302DL_CTRL_REG3_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_CTRL_REG3_ADDR /;"	d
LIS302DL_DATARATE_100	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_DATARATE_100 /;"	d
LIS302DL_DATARATE_400	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_DATARATE_400 /;"	d
LIS302DL_DOUBLECLICKINTERRUPT_XYZ_DISABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_DOUBLECLICKINTERRUPT_XYZ_DISABLE /;"	d
LIS302DL_DOUBLECLICKINTERRUPT_XYZ_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_DOUBLECLICKINTERRUPT_XYZ_ENABLE /;"	d
LIS302DL_DOUBLECLICKINTERRUPT_X_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_DOUBLECLICKINTERRUPT_X_ENABLE /;"	d
LIS302DL_DOUBLECLICKINTERRUPT_Y_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_DOUBLECLICKINTERRUPT_Y_ENABLE /;"	d
LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE /;"	d
LIS302DL_DataRateCmd	src/utils/stm32f4_discovery_lis302dl.c	/^void LIS302DL_DataRateCmd(uint8_t DataRateValue)$/;"	f	typeref:typename:void
LIS302DL_FF_WU_CFG1_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FF_WU_CFG1_REG_ADDR /;"	d
LIS302DL_FF_WU_CFG2_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FF_WU_CFG2_REG_ADDR /;"	d
LIS302DL_FF_WU_DURATION1_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FF_WU_DURATION1_REG_ADDR /;"	d
LIS302DL_FF_WU_DURATION2_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FF_WU_DURATION2_REG_ADDR /;"	d
LIS302DL_FF_WU_SRC1_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FF_WU_SRC1_REG_ADDR /;"	d
LIS302DL_FF_WU_SRC2_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FF_WU_SRC2_REG_ADDR /;"	d
LIS302DL_FF_WU_THS1_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FF_WU_THS1_REG_ADDR /;"	d
LIS302DL_FF_WU_THS2_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FF_WU_THS2_REG_ADDR /;"	d
LIS302DL_FILTEREDDATASELECTION_BYPASSED	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FILTEREDDATASELECTION_BYPASSED /;"	d
LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER /;"	d
LIS302DL_FLAG_TIMEOUT	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FLAG_TIMEOUT /;"	d
LIS302DL_FULLSCALE_2_3	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FULLSCALE_2_3 /;"	d
LIS302DL_FULLSCALE_9_2	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_FULLSCALE_9_2 /;"	d
LIS302DL_FilterConfig	src/utils/stm32f4_discovery_lis302dl.c	/^void LIS302DL_FilterConfig(LIS302DL_FilterConfigTypeDef *LIS302DL_FilterConfigStruct)$/;"	f	typeref:typename:void
LIS302DL_FilterConfigTypeDef	inc/utils/stm32f4_discovery_lis302dl.h	/^}LIS302DL_FilterConfigTypeDef;  $/;"	t	typeref:struct:__anon556faaba0208
LIS302DL_FullScaleCmd	src/utils/stm32f4_discovery_lis302dl.c	/^void LIS302DL_FullScaleCmd(uint8_t FS_value)$/;"	f	typeref:typename:void
LIS302DL_HIGHPASSFILTERINTERRUPT_1	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_HIGHPASSFILTERINTERRUPT_1 /;"	d
LIS302DL_HIGHPASSFILTERINTERRUPT_1_2	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_HIGHPASSFILTERINTERRUPT_1_2 /;"	d
LIS302DL_HIGHPASSFILTERINTERRUPT_2	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_HIGHPASSFILTERINTERRUPT_2 /;"	d
LIS302DL_HIGHPASSFILTERINTERRUPT_OFF	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_HIGHPASSFILTERINTERRUPT_OFF /;"	d
LIS302DL_HIGHPASSFILTER_LEVEL_0	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_HIGHPASSFILTER_LEVEL_0 /;"	d
LIS302DL_HIGHPASSFILTER_LEVEL_1	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_HIGHPASSFILTER_LEVEL_1 /;"	d
LIS302DL_HIGHPASSFILTER_LEVEL_2	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_HIGHPASSFILTER_LEVEL_2 /;"	d
LIS302DL_HIGHPASSFILTER_LEVEL_3	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_HIGHPASSFILTER_LEVEL_3 /;"	d
LIS302DL_HP_FILTER_RESET_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_HP_FILTER_RESET_REG_ADDR /;"	d
LIS302DL_INTERRUPTREQUEST_LATCHED	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_INTERRUPTREQUEST_LATCHED /;"	d
LIS302DL_INTERRUPTREQUEST_NOTLATCHED	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_INTERRUPTREQUEST_NOTLATCHED /;"	d
LIS302DL_Init	src/utils/stm32f4_discovery_lis302dl.c	/^void LIS302DL_Init(LIS302DL_InitTypeDef *LIS302DL_InitStruct)$/;"	f	typeref:typename:void
LIS302DL_InitTypeDef	inc/utils/stm32f4_discovery_lis302dl.h	/^}LIS302DL_InitTypeDef;$/;"	t	typeref:struct:__anon556faaba0108
LIS302DL_InterruptConfig	src/utils/stm32f4_discovery_lis302dl.c	/^void LIS302DL_InterruptConfig(LIS302DL_InterruptConfigTypeDef *LIS302DL_IntConfigStruct)$/;"	f	typeref:typename:void
LIS302DL_InterruptConfigTypeDef	inc/utils/stm32f4_discovery_lis302dl.h	/^}LIS302DL_InterruptConfigTypeDef;  $/;"	t	typeref:struct:__anon556faaba0308
LIS302DL_LOWPOWERMODE_ACTIVE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_LOWPOWERMODE_ACTIVE /;"	d
LIS302DL_LOWPOWERMODE_POWERDOWN	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_LOWPOWERMODE_POWERDOWN /;"	d
LIS302DL_LowLevel_Init	src/utils/stm32f4_discovery_lis302dl.c	/^static void LIS302DL_LowLevel_Init(void)$/;"	f	typeref:typename:void	file:
LIS302DL_LowpowerCmd	src/utils/stm32f4_discovery_lis302dl.c	/^void LIS302DL_LowpowerCmd(uint8_t LowPowerMode)$/;"	f	typeref:typename:void
LIS302DL_OUT_X_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_OUT_X_ADDR /;"	d
LIS302DL_OUT_Y_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_OUT_Y_ADDR /;"	d
LIS302DL_OUT_Z_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_OUT_Z_ADDR /;"	d
LIS302DL_Read	src/utils/stm32f4_discovery_lis302dl.c	/^void LIS302DL_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)$/;"	f	typeref:typename:void
LIS302DL_ReadACC	src/utils/stm32f4_discovery_lis302dl.c	/^void LIS302DL_ReadACC(int32_t* out)$/;"	f	typeref:typename:void
LIS302DL_RebootCmd	src/utils/stm32f4_discovery_lis302dl.c	/^void LIS302DL_RebootCmd(void)$/;"	f	typeref:typename:void
LIS302DL_SELFTEST_M	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SELFTEST_M /;"	d
LIS302DL_SELFTEST_NORMAL	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SELFTEST_NORMAL /;"	d
LIS302DL_SELFTEST_P	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SELFTEST_P /;"	d
LIS302DL_SENSITIVITY_2_3G	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SENSITIVITY_2_3G /;"	d
LIS302DL_SENSITIVITY_9_2G	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SENSITIVITY_9_2G /;"	d
LIS302DL_SERIALINTERFACE_3WIRE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SERIALINTERFACE_3WIRE /;"	d
LIS302DL_SERIALINTERFACE_4WIRE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SERIALINTERFACE_4WIRE /;"	d
LIS302DL_SPI	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI /;"	d
LIS302DL_SPI_CLK	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_CLK /;"	d
LIS302DL_SPI_CS_GPIO_CLK	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_CS_GPIO_CLK /;"	d
LIS302DL_SPI_CS_GPIO_PORT	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_CS_GPIO_PORT /;"	d
LIS302DL_SPI_CS_PIN	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_CS_PIN /;"	d
LIS302DL_SPI_INT1_EXTI_IRQn	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT1_EXTI_IRQn /;"	d
LIS302DL_SPI_INT1_EXTI_LINE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT1_EXTI_LINE /;"	d
LIS302DL_SPI_INT1_EXTI_PIN_SOURCE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT1_EXTI_PIN_SOURCE /;"	d
LIS302DL_SPI_INT1_EXTI_PORT_SOURCE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT1_EXTI_PORT_SOURCE /;"	d
LIS302DL_SPI_INT1_GPIO_CLK	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT1_GPIO_CLK /;"	d
LIS302DL_SPI_INT1_GPIO_PORT	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT1_GPIO_PORT /;"	d
LIS302DL_SPI_INT1_PIN	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT1_PIN /;"	d
LIS302DL_SPI_INT2_EXTI_IRQn	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT2_EXTI_IRQn /;"	d
LIS302DL_SPI_INT2_EXTI_LINE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT2_EXTI_LINE /;"	d
LIS302DL_SPI_INT2_EXTI_PIN_SOURCE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT2_EXTI_PIN_SOURCE /;"	d
LIS302DL_SPI_INT2_EXTI_PORT_SOURCE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT2_EXTI_PORT_SOURCE /;"	d
LIS302DL_SPI_INT2_GPIO_CLK	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT2_GPIO_CLK /;"	d
LIS302DL_SPI_INT2_GPIO_PORT	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT2_GPIO_PORT /;"	d
LIS302DL_SPI_INT2_PIN	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_INT2_PIN /;"	d
LIS302DL_SPI_MISO_AF	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_MISO_AF /;"	d
LIS302DL_SPI_MISO_GPIO_CLK	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_MISO_GPIO_CLK /;"	d
LIS302DL_SPI_MISO_GPIO_PORT	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_MISO_GPIO_PORT /;"	d
LIS302DL_SPI_MISO_PIN	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_MISO_PIN /;"	d
LIS302DL_SPI_MISO_SOURCE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_MISO_SOURCE /;"	d
LIS302DL_SPI_MOSI_AF	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_MOSI_AF /;"	d
LIS302DL_SPI_MOSI_GPIO_CLK	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_MOSI_GPIO_CLK /;"	d
LIS302DL_SPI_MOSI_GPIO_PORT	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_MOSI_GPIO_PORT /;"	d
LIS302DL_SPI_MOSI_PIN	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_MOSI_PIN /;"	d
LIS302DL_SPI_MOSI_SOURCE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_MOSI_SOURCE /;"	d
LIS302DL_SPI_SCK_AF	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_SCK_AF /;"	d
LIS302DL_SPI_SCK_GPIO_CLK	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_SCK_GPIO_CLK /;"	d
LIS302DL_SPI_SCK_GPIO_PORT	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_SCK_GPIO_PORT /;"	d
LIS302DL_SPI_SCK_PIN	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_SCK_PIN /;"	d
LIS302DL_SPI_SCK_SOURCE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_SPI_SCK_SOURCE /;"	d
LIS302DL_STATUS_REG_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_STATUS_REG_ADDR /;"	d
LIS302DL_SendByte	src/utils/stm32f4_discovery_lis302dl.c	/^static uint8_t LIS302DL_SendByte(uint8_t byte)$/;"	f	typeref:typename:uint8_t	file:
LIS302DL_TIMEOUT_UserCallback	src/hw_config.c	/^uint32_t LIS302DL_TIMEOUT_UserCallback(void)$/;"	f	typeref:typename:uint32_t
LIS302DL_TIMEOUT_UserCallback	src/utils/stm32f4_discovery_lis302dl.c	/^uint32_t LIS302DL_TIMEOUT_UserCallback(void)$/;"	f	typeref:typename:uint32_t
LIS302DL_WHO_AM_I_ADDR	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_WHO_AM_I_ADDR /;"	d
LIS302DL_Write	src/utils/stm32f4_discovery_lis302dl.c	/^void LIS302DL_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)$/;"	f	typeref:typename:void
LIS302DL_XYZ_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_XYZ_ENABLE /;"	d
LIS302DL_X_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_X_ENABLE /;"	d
LIS302DL_Y_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_Y_ENABLE /;"	d
LIS302DL_Z_ENABLE	inc/utils/stm32f4_discovery_lis302dl.h	/^#define LIS302DL_Z_ENABLE /;"	d
LISR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t LISR;   \/*!< DMA low interrupt status register,      Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8180f08	typeref:typename:__IO uint32_t
LIST_H	inc/FreeRTOS/list.h	/^#define LIST_H$/;"	d
LOAD	inc/CMSIS/core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon7471197e0c08	typeref:typename:__IO uint32_t
LSE_STARTUP_TIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^  #define LSE_STARTUP_TIMEOUT /;"	d
LSE_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^ #define LSE_VALUE /;"	d
LSION_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define LSION_BitNumber /;"	d	file:
LSI_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^ #define LSI_VALUE /;"	d
LTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t LTR;    \/*!< ADC watchdog lower threshold register,       Address offset: 0x28 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
Latch_Request	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t Latch_Request;                      \/* Latch interrupt request into CLICK_SRC registe/;"	m	struct:__anon556faaba0308	typeref:typename:uint8_t
Led_TypeDef	inc/utils/stm32f4_discovery.h	/^} Led_TypeDef;$/;"	t	typeref:enum:__anon7f81810e0103
License	inc/Device/STM32F4xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initia/;"	a
License	inc/Device/STM32F4xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initia/;"	i
License	inc/STM32F4xx_StdPeriph_Driver/Release_Notes.html	/^    <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: in/;"	a
License	inc/STM32F4xx_StdPeriph_Driver/Release_Notes.html	/^    <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: in/;"	i
LoopCopyDataInit	src/startup/startup_stm32f4xx.s	/^LoopCopyDataInit:$/;"	l
LoopCopyDataInit	startup_stm32f4xx.s	/^LoopCopyDataInit:$/;"	l
LoopFillZerobss	src/startup/startup_stm32f4xx.s	/^LoopFillZerobss:$/;"	l
LoopFillZerobss	startup_stm32f4xx.s	/^LoopFillZerobss:$/;"	l
LostFrame_cnt	src/main.c	/^	uint8_t LostFrame_cnt;$/;"	m	struct:SpektrumStateStruct	typeref:typename:uint8_t	file:
M0AR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t M0AR;   \/*!< DMA stream x memory 0 address register   *\/$/;"	m	struct:__anon5babb8180e08	typeref:typename:__IO uint32_t
M1AR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t M1AR;   \/*!< DMA stream x memory 1 address register   *\/$/;"	m	struct:__anon5babb8180e08	typeref:typename:__IO uint32_t
M2T	inc/FreeRTOS/FreeRTOSConfig.h	/^#define M2T(/;"	d
MACA0HR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACA0HR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACA0LR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACA0LR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACA1HR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACA1HR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACA1LR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACA1LR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACA2HR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACA2HR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACA2LR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACA2LR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACA3HR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACA3HR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACA3LR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACA3LR;               \/*   24 *\/$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACCR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACFCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACFCR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACFFR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACFFR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACHTHR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACHTHR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACHTLR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACHTLR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACIMR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACIMR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACMIIAR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACMIIAR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACMIIDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACMIIDR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACPMTCSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACPMTCSR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACRWUFFR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACRWUFFR;             \/*   11 *\/$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACSR;                 \/*   15 *\/$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MACVLANTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MACVLANTR;             \/*    8 *\/$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MAC_ADDR0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define MAC_ADDR0 /;"	d
MAC_ADDR1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define MAC_ADDR1 /;"	d
MAC_ADDR2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define MAC_ADDR2 /;"	d
MAC_ADDR3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define MAC_ADDR3 /;"	d
MAC_ADDR4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define MAC_ADDR4 /;"	d
MAC_ADDR5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define MAC_ADDR5 /;"	d
MASK	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MASK;           \/*!< SDIO mask register,             Address offset: 0x3C *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__IO uint32_t
MAX_ELKA_DEVS	src/elka_comm/common/elka.h	/^#define MAX_ELKA_DEVS /;"	d
MAX_MSG_LEN	src/elka_comm/common/elka.h	/^#define MAX_MSG_LEN /;"	d
MAX_NAME_LEN	src/elka_comm/common/elka.h	/^#define MAX_NAME_LEN /;"	d
MAX_NUM_RETRIES	src/elka_comm/common/elka.h	/^#define MAX_NUM_RETRIES /;"	d
MAX_SERIAL_MSGS	src/elka_comm/free_rtos/elka_free_rtos.h	/^#define MAX_SERIAL_MSGS /;"	d
MAX_SERIAL_PORTS	src/elka_comm/common/elka.h	/^#define MAX_SERIAL_PORTS /;"	d
MAX_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.c	/^#define MAX_TIMEOUT /;"	d	file:
MAX_UART_DEV_NUM	src/elka_comm/qurt/platform.h	/^#define MAX_UART_DEV_NUM /;"	d
MAX_UART_PORTS	src/elka_comm/qurt/snapdragon_uart.h	/^#define MAX_UART_PORTS /;"	d
MCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              MCR;                 \/*!< CAN master control register,         Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
MCR_DBF	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define MCR_DBF /;"	d	file:
MD5BUSY_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash_md5.c	/^#define MD5BUSY_TIMEOUT /;"	d	file:
MEMRMP	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MEMRMP;       \/*!< SYSCFG memory remap register,                      Address o/;"	m	struct:__anon5babb8181908	typeref:typename:__IO uint32_t
MESSAGE_LENGTH	src/elka_comm/common/elka.h	/^#define MESSAGE_LENGTH /;"	d
MESSAGE_TYPE	src/elka_comm/common/elka.h	/^#define MESSAGE_TYPE /;"	d
MII_RMII_SEL_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^#define MII_RMII_SEL_BitNumber /;"	d	file:
MISR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MISR;     \/*!< DCMI masked interrupt status register,         Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
MISR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MISR;   \/*!< CRYP masked interrupt status register,            Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
MMCCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCCR;                 \/*   65 *\/$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMCRFAECR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCRFAECR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMCRFCECR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCRFCECR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMCRGUFCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCRGUFCR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMCRIMR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCRIMR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMCRIR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCRIR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMCTGFCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCTGFCR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMCTGFMSCCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCTGFMSCCR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMCTGFSCCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCTGFSCCR;            \/*   84 *\/$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMCTIMR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCTIMR;               \/*   69 *\/$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMCTIR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MMCTIR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
MMFAR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
MMFR	inc/CMSIS/core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anon7471197e0a08	typeref:typename:__I uint32_t[4]
MODER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t MODER;    \/*!< GPIO port mode register,               Address offset: 0x00     /;"	m	struct:__anon5babb8181808	typeref:typename:__IO uint32_t
MODE_DECRYPT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define MODE_DECRYPT /;"	d
MODE_ENCRYPT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define MODE_ENCRYPT /;"	d
MODIFY_REG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define MODIFY_REG(/;"	d
MOTORS_PWM_BITS	inc/drivers/motors.h	/^#define MOTORS_PWM_BITS /;"	d
MOTORS_PWM_PERIOD	inc/drivers/motors.h	/^#define MOTORS_PWM_PERIOD /;"	d
MOTORS_PWM_PRESCALE	inc/drivers/motors.h	/^#define MOTORS_PWM_PRESCALE /;"	d
MOTORS_TEST_DELAY_TIME	inc/drivers/motors.h	/^#define MOTORS_TEST_DELAY_TIME /;"	d
MOTORS_TEST_ON_TIME	inc/drivers/motors.h	/^#define MOTORS_TEST_ON_TIME /;"	d
MOTORS_TEST_RATIO	inc/drivers/motors.h	/^#define MOTORS_TEST_RATIO /;"	d
MOTOR_FRONT	inc/drivers/motors.h	/^#define MOTOR_FRONT /;"	d
MOTOR_LEFT	inc/drivers/motors.h	/^#define MOTOR_LEFT /;"	d
MOTOR_LEFTFRONT	inc/drivers/motors.h	/^#define MOTOR_LEFTFRONT /;"	d
MOTOR_LEFTMOTOR	inc/drivers/motors.h	/^#define MOTOR_LEFTMOTOR /;"	d
MOTOR_LEFTREAR	inc/drivers/motors.h	/^#define MOTOR_LEFTREAR /;"	d
MOTOR_LEFTSERVO	inc/drivers/motors.h	/^#define MOTOR_LEFTSERVO /;"	d
MOTOR_REAR	inc/drivers/motors.h	/^#define MOTOR_REAR /;"	d
MOTOR_RIGHT	inc/drivers/motors.h	/^#define MOTOR_RIGHT /;"	d
MOTOR_RIGHTFRONT	inc/drivers/motors.h	/^#define MOTOR_RIGHTFRONT /;"	d
MOTOR_RIGHTMOTOR	inc/drivers/motors.h	/^#define MOTOR_RIGHTMOTOR /;"	d
MOTOR_RIGHTREAR	inc/drivers/motors.h	/^#define MOTOR_RIGHTREAR /;"	d
MOTOR_RIGHTSERVO	inc/drivers/motors.h	/^#define MOTOR_RIGHTSERVO /;"	d
MOTOR_TAIL	inc/drivers/motors.h	/^#define MOTOR_TAIL /;"	d
MPU	inc/CMSIS/core_cm4.h	/^  #define MPU /;"	d
MPU6050_ACCEL_FIFO_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_ACCEL_FIFO_EN_BIT /;"	d
MPU6050_ACCEL_FS_16	inc/drivers/mpu6050.h	/^#define MPU6050_ACCEL_FS_16 /;"	d
MPU6050_ACCEL_FS_2	inc/drivers/mpu6050.h	/^#define MPU6050_ACCEL_FS_2 /;"	d
MPU6050_ACCEL_FS_4	inc/drivers/mpu6050.h	/^#define MPU6050_ACCEL_FS_4 /;"	d
MPU6050_ACCEL_FS_8	inc/drivers/mpu6050.h	/^#define MPU6050_ACCEL_FS_8 /;"	d
MPU6050_ACONFIG_ACCEL_HPF_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_ACONFIG_ACCEL_HPF_BIT /;"	d
MPU6050_ACONFIG_ACCEL_HPF_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_ACONFIG_ACCEL_HPF_LENGTH /;"	d
MPU6050_ACONFIG_AFS_SEL_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_ACONFIG_AFS_SEL_BIT /;"	d
MPU6050_ACONFIG_AFS_SEL_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_ACONFIG_AFS_SEL_LENGTH /;"	d
MPU6050_ACONFIG_XA_ST_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_ACONFIG_XA_ST_BIT /;"	d
MPU6050_ACONFIG_YA_ST_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_ACONFIG_YA_ST_BIT /;"	d
MPU6050_ACONFIG_ZA_ST_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_ACONFIG_ZA_ST_BIT /;"	d
MPU6050_ADDRESS_AD0_HIGH	inc/drivers/mpu6050.h	/^#define MPU6050_ADDRESS_AD0_HIGH /;"	d
MPU6050_ADDRESS_AD0_LOW	inc/drivers/mpu6050.h	/^#define MPU6050_ADDRESS_AD0_LOW /;"	d
MPU6050_BANKSEL_CFG_USER_BANK_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_BANKSEL_CFG_USER_BANK_BIT /;"	d
MPU6050_BANKSEL_MEM_SEL_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_BANKSEL_MEM_SEL_BIT /;"	d
MPU6050_BANKSEL_MEM_SEL_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_BANKSEL_MEM_SEL_LENGTH /;"	d
MPU6050_BANKSEL_PRFTCH_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_BANKSEL_PRFTCH_EN_BIT /;"	d
MPU6050_CFG_DLPF_CFG_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_CFG_DLPF_CFG_BIT /;"	d
MPU6050_CFG_DLPF_CFG_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_CFG_DLPF_CFG_LENGTH /;"	d
MPU6050_CFG_EXT_SYNC_SET_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_CFG_EXT_SYNC_SET_BIT /;"	d
MPU6050_CFG_EXT_SYNC_SET_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_CFG_EXT_SYNC_SET_LENGTH /;"	d
MPU6050_CLOCK_DIV_258	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_258 /;"	d
MPU6050_CLOCK_DIV_267	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_267 /;"	d
MPU6050_CLOCK_DIV_276	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_276 /;"	d
MPU6050_CLOCK_DIV_286	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_286 /;"	d
MPU6050_CLOCK_DIV_296	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_296 /;"	d
MPU6050_CLOCK_DIV_308	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_308 /;"	d
MPU6050_CLOCK_DIV_320	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_320 /;"	d
MPU6050_CLOCK_DIV_333	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_333 /;"	d
MPU6050_CLOCK_DIV_348	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_348 /;"	d
MPU6050_CLOCK_DIV_364	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_364 /;"	d
MPU6050_CLOCK_DIV_381	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_381 /;"	d
MPU6050_CLOCK_DIV_400	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_400 /;"	d
MPU6050_CLOCK_DIV_421	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_421 /;"	d
MPU6050_CLOCK_DIV_444	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_444 /;"	d
MPU6050_CLOCK_DIV_471	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_471 /;"	d
MPU6050_CLOCK_DIV_500	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_DIV_500 /;"	d
MPU6050_CLOCK_INTERNAL	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_INTERNAL /;"	d
MPU6050_CLOCK_KEEP_RESET	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_KEEP_RESET /;"	d
MPU6050_CLOCK_PLL_EXT19M	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_PLL_EXT19M /;"	d
MPU6050_CLOCK_PLL_EXT32K	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_PLL_EXT32K /;"	d
MPU6050_CLOCK_PLL_XGYRO	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_PLL_XGYRO /;"	d
MPU6050_CLOCK_PLL_YGYRO	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_PLL_YGYRO /;"	d
MPU6050_CLOCK_PLL_ZGYRO	inc/drivers/mpu6050.h	/^#define MPU6050_CLOCK_PLL_ZGYRO /;"	d
MPU6050_DEFAULT_ADDRESS	inc/drivers/mpu6050.h	/^#define MPU6050_DEFAULT_ADDRESS /;"	d
MPU6050_DEG_PER_LSB_1000	inc/drivers/mpu6050.h	/^#define MPU6050_DEG_PER_LSB_1000 /;"	d
MPU6050_DEG_PER_LSB_2000	inc/drivers/mpu6050.h	/^#define MPU6050_DEG_PER_LSB_2000 /;"	d
MPU6050_DEG_PER_LSB_250	inc/drivers/mpu6050.h	/^#define MPU6050_DEG_PER_LSB_250 /;"	d
MPU6050_DEG_PER_LSB_500	inc/drivers/mpu6050.h	/^#define MPU6050_DEG_PER_LSB_500 /;"	d
MPU6050_DELAYCTRL_DELAY_ES_SHADOW_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DELAYCTRL_DELAY_ES_SHADOW_BIT /;"	d
MPU6050_DELAYCTRL_I2C_SLV0_DLY_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DELAYCTRL_I2C_SLV0_DLY_EN_BIT /;"	d
MPU6050_DELAYCTRL_I2C_SLV1_DLY_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DELAYCTRL_I2C_SLV1_DLY_EN_BIT /;"	d
MPU6050_DELAYCTRL_I2C_SLV2_DLY_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DELAYCTRL_I2C_SLV2_DLY_EN_BIT /;"	d
MPU6050_DELAYCTRL_I2C_SLV3_DLY_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DELAYCTRL_I2C_SLV3_DLY_EN_BIT /;"	d
MPU6050_DELAYCTRL_I2C_SLV4_DLY_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DELAYCTRL_I2C_SLV4_DLY_EN_BIT /;"	d
MPU6050_DETECT_ACCEL_ON_DELAY_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DETECT_ACCEL_ON_DELAY_BIT /;"	d
MPU6050_DETECT_ACCEL_ON_DELAY_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_DETECT_ACCEL_ON_DELAY_LENGTH /;"	d
MPU6050_DETECT_DECREMENT_1	inc/drivers/mpu6050.h	/^#define MPU6050_DETECT_DECREMENT_1 /;"	d
MPU6050_DETECT_DECREMENT_2	inc/drivers/mpu6050.h	/^#define MPU6050_DETECT_DECREMENT_2 /;"	d
MPU6050_DETECT_DECREMENT_4	inc/drivers/mpu6050.h	/^#define MPU6050_DETECT_DECREMENT_4 /;"	d
MPU6050_DETECT_DECREMENT_RESET	inc/drivers/mpu6050.h	/^#define MPU6050_DETECT_DECREMENT_RESET /;"	d
MPU6050_DETECT_FF_COUNT_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DETECT_FF_COUNT_BIT /;"	d
MPU6050_DETECT_FF_COUNT_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_DETECT_FF_COUNT_LENGTH /;"	d
MPU6050_DETECT_MOT_COUNT_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DETECT_MOT_COUNT_BIT /;"	d
MPU6050_DETECT_MOT_COUNT_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_DETECT_MOT_COUNT_LENGTH /;"	d
MPU6050_DHPF_0P63	inc/drivers/mpu6050.h	/^#define MPU6050_DHPF_0P63 /;"	d
MPU6050_DHPF_1P25	inc/drivers/mpu6050.h	/^#define MPU6050_DHPF_1P25 /;"	d
MPU6050_DHPF_2P5	inc/drivers/mpu6050.h	/^#define MPU6050_DHPF_2P5 /;"	d
MPU6050_DHPF_5	inc/drivers/mpu6050.h	/^#define MPU6050_DHPF_5 /;"	d
MPU6050_DHPF_HOLD	inc/drivers/mpu6050.h	/^#define MPU6050_DHPF_HOLD /;"	d
MPU6050_DHPF_RESET	inc/drivers/mpu6050.h	/^#define MPU6050_DHPF_RESET /;"	d
MPU6050_DLPF_BW_10	inc/drivers/mpu6050.h	/^#define MPU6050_DLPF_BW_10 /;"	d
MPU6050_DLPF_BW_188	inc/drivers/mpu6050.h	/^#define MPU6050_DLPF_BW_188 /;"	d
MPU6050_DLPF_BW_20	inc/drivers/mpu6050.h	/^#define MPU6050_DLPF_BW_20 /;"	d
MPU6050_DLPF_BW_256	inc/drivers/mpu6050.h	/^#define MPU6050_DLPF_BW_256 /;"	d
MPU6050_DLPF_BW_42	inc/drivers/mpu6050.h	/^#define MPU6050_DLPF_BW_42 /;"	d
MPU6050_DLPF_BW_5	inc/drivers/mpu6050.h	/^#define MPU6050_DLPF_BW_5 /;"	d
MPU6050_DLPF_BW_98	inc/drivers/mpu6050.h	/^#define MPU6050_DLPF_BW_98 /;"	d
MPU6050_DMPINT_0_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DMPINT_0_BIT /;"	d
MPU6050_DMPINT_1_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DMPINT_1_BIT /;"	d
MPU6050_DMPINT_2_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DMPINT_2_BIT /;"	d
MPU6050_DMPINT_3_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DMPINT_3_BIT /;"	d
MPU6050_DMPINT_4_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DMPINT_4_BIT /;"	d
MPU6050_DMPINT_5_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_DMPINT_5_BIT /;"	d
MPU6050_DMP_CODE_SIZE	inc/drivers/mpu6050.h	/^    #define MPU6050_DMP_CODE_SIZE /;"	d
MPU6050_DMP_CONFIG_BLOCK_SIZE	src/drivers/mpu6050.c	/^#define MPU6050_DMP_CONFIG_BLOCK_SIZE /;"	d	file:
MPU6050_DMP_CONFIG_SIZE	inc/drivers/mpu6050.h	/^    #define MPU6050_DMP_CONFIG_SIZE /;"	d
MPU6050_DMP_MEMORY_BANKS	inc/drivers/mpu6050.h	/^#define MPU6050_DMP_MEMORY_BANKS /;"	d
MPU6050_DMP_MEMORY_BANK_SIZE	inc/drivers/mpu6050.h	/^#define MPU6050_DMP_MEMORY_BANK_SIZE /;"	d
MPU6050_DMP_MEMORY_CHUNK_SIZE	inc/drivers/mpu6050.h	/^#define MPU6050_DMP_MEMORY_CHUNK_SIZE /;"	d
MPU6050_EXT_SYNC_ACCEL_XOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_EXT_SYNC_ACCEL_XOUT_L /;"	d
MPU6050_EXT_SYNC_ACCEL_YOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_EXT_SYNC_ACCEL_YOUT_L /;"	d
MPU6050_EXT_SYNC_ACCEL_ZOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_EXT_SYNC_ACCEL_ZOUT_L /;"	d
MPU6050_EXT_SYNC_DISABLED	inc/drivers/mpu6050.h	/^#define MPU6050_EXT_SYNC_DISABLED /;"	d
MPU6050_EXT_SYNC_GYRO_XOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_EXT_SYNC_GYRO_XOUT_L /;"	d
MPU6050_EXT_SYNC_GYRO_YOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_EXT_SYNC_GYRO_YOUT_L /;"	d
MPU6050_EXT_SYNC_GYRO_ZOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_EXT_SYNC_GYRO_ZOUT_L /;"	d
MPU6050_EXT_SYNC_TEMP_OUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_EXT_SYNC_TEMP_OUT_L /;"	d
MPU6050_GCONFIG_FS_SEL_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_GCONFIG_FS_SEL_BIT /;"	d
MPU6050_GCONFIG_FS_SEL_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_GCONFIG_FS_SEL_LENGTH /;"	d
MPU6050_GCONFIG_XG_ST_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_GCONFIG_XG_ST_BIT /;"	d
MPU6050_GCONFIG_YG_ST_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_GCONFIG_YG_ST_BIT /;"	d
MPU6050_GCONFIG_ZG_ST_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_GCONFIG_ZG_ST_BIT /;"	d
MPU6050_GYRO_FS_1000	inc/drivers/mpu6050.h	/^#define MPU6050_GYRO_FS_1000 /;"	d
MPU6050_GYRO_FS_2000	inc/drivers/mpu6050.h	/^#define MPU6050_GYRO_FS_2000 /;"	d
MPU6050_GYRO_FS_250	inc/drivers/mpu6050.h	/^#define MPU6050_GYRO_FS_250 /;"	d
MPU6050_GYRO_FS_500	inc/drivers/mpu6050.h	/^#define MPU6050_GYRO_FS_500 /;"	d
MPU6050_G_PER_LSB_16	inc/drivers/mpu6050.h	/^#define MPU6050_G_PER_LSB_16 /;"	d
MPU6050_G_PER_LSB_2	inc/drivers/mpu6050.h	/^#define MPU6050_G_PER_LSB_2 /;"	d
MPU6050_G_PER_LSB_4	inc/drivers/mpu6050.h	/^#define MPU6050_G_PER_LSB_4 /;"	d
MPU6050_G_PER_LSB_8	inc/drivers/mpu6050.h	/^#define MPU6050_G_PER_LSB_8 /;"	d
MPU6050_I2C_MST_CLK_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_MST_CLK_BIT /;"	d
MPU6050_I2C_MST_CLK_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_MST_CLK_LENGTH /;"	d
MPU6050_I2C_MST_P_NSR_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_MST_P_NSR_BIT /;"	d
MPU6050_I2C_SLV4_ADDR_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV4_ADDR_BIT /;"	d
MPU6050_I2C_SLV4_ADDR_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV4_ADDR_LENGTH /;"	d
MPU6050_I2C_SLV4_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV4_EN_BIT /;"	d
MPU6050_I2C_SLV4_INT_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV4_INT_EN_BIT /;"	d
MPU6050_I2C_SLV4_MST_DLY_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV4_MST_DLY_BIT /;"	d
MPU6050_I2C_SLV4_MST_DLY_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV4_MST_DLY_LENGTH /;"	d
MPU6050_I2C_SLV4_REG_DIS_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV4_REG_DIS_BIT /;"	d
MPU6050_I2C_SLV4_RW_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV4_RW_BIT /;"	d
MPU6050_I2C_SLV_ADDR_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV_ADDR_BIT /;"	d
MPU6050_I2C_SLV_ADDR_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV_ADDR_LENGTH /;"	d
MPU6050_I2C_SLV_BYTE_SW_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV_BYTE_SW_BIT /;"	d
MPU6050_I2C_SLV_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV_EN_BIT /;"	d
MPU6050_I2C_SLV_GRP_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV_GRP_BIT /;"	d
MPU6050_I2C_SLV_LEN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV_LEN_BIT /;"	d
MPU6050_I2C_SLV_LEN_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV_LEN_LENGTH /;"	d
MPU6050_I2C_SLV_REG_DIS_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV_REG_DIS_BIT /;"	d
MPU6050_I2C_SLV_RW_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_I2C_SLV_RW_BIT /;"	d
MPU6050_INTCFG_CLKOUT_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTCFG_CLKOUT_EN_BIT /;"	d
MPU6050_INTCFG_FSYNC_INT_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTCFG_FSYNC_INT_EN_BIT /;"	d
MPU6050_INTCFG_FSYNC_INT_LEVEL_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTCFG_FSYNC_INT_LEVEL_BIT /;"	d
MPU6050_INTCFG_I2C_BYPASS_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTCFG_I2C_BYPASS_EN_BIT /;"	d
MPU6050_INTCFG_INT_LEVEL_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTCFG_INT_LEVEL_BIT /;"	d
MPU6050_INTCFG_INT_OPEN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTCFG_INT_OPEN_BIT /;"	d
MPU6050_INTCFG_INT_RD_CLEAR_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTCFG_INT_RD_CLEAR_BIT /;"	d
MPU6050_INTCFG_LATCH_INT_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTCFG_LATCH_INT_EN_BIT /;"	d
MPU6050_INTCLEAR_ANYREAD	inc/drivers/mpu6050.h	/^#define MPU6050_INTCLEAR_ANYREAD /;"	d
MPU6050_INTCLEAR_STATUSREAD	inc/drivers/mpu6050.h	/^#define MPU6050_INTCLEAR_STATUSREAD /;"	d
MPU6050_INTDRV_OPENDRAIN	inc/drivers/mpu6050.h	/^#define MPU6050_INTDRV_OPENDRAIN /;"	d
MPU6050_INTDRV_PUSHPULL	inc/drivers/mpu6050.h	/^#define MPU6050_INTDRV_PUSHPULL /;"	d
MPU6050_INTERRUPT_DATA_RDY_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTERRUPT_DATA_RDY_BIT /;"	d
MPU6050_INTERRUPT_DMP_INT_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTERRUPT_DMP_INT_BIT /;"	d
MPU6050_INTERRUPT_FF_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTERRUPT_FF_BIT /;"	d
MPU6050_INTERRUPT_FIFO_OFLOW_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTERRUPT_FIFO_OFLOW_BIT /;"	d
MPU6050_INTERRUPT_I2C_MST_INT_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTERRUPT_I2C_MST_INT_BIT /;"	d
MPU6050_INTERRUPT_MOT_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTERRUPT_MOT_BIT /;"	d
MPU6050_INTERRUPT_PLL_RDY_INT_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTERRUPT_PLL_RDY_INT_BIT /;"	d
MPU6050_INTERRUPT_ZMOT_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_INTERRUPT_ZMOT_BIT /;"	d
MPU6050_INTLATCH_50USPULSE	inc/drivers/mpu6050.h	/^#define MPU6050_INTLATCH_50USPULSE /;"	d
MPU6050_INTLATCH_WAITCLEAR	inc/drivers/mpu6050.h	/^#define MPU6050_INTLATCH_WAITCLEAR /;"	d
MPU6050_INTMODE_ACTIVEHIGH	inc/drivers/mpu6050.h	/^#define MPU6050_INTMODE_ACTIVEHIGH /;"	d
MPU6050_INTMODE_ACTIVELOW	inc/drivers/mpu6050.h	/^#define MPU6050_INTMODE_ACTIVELOW /;"	d
MPU6050_MOTION_MOT_XNEG_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MOTION_MOT_XNEG_BIT /;"	d
MPU6050_MOTION_MOT_XPOS_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MOTION_MOT_XPOS_BIT /;"	d
MPU6050_MOTION_MOT_YNEG_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MOTION_MOT_YNEG_BIT /;"	d
MPU6050_MOTION_MOT_YPOS_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MOTION_MOT_YPOS_BIT /;"	d
MPU6050_MOTION_MOT_ZNEG_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MOTION_MOT_ZNEG_BIT /;"	d
MPU6050_MOTION_MOT_ZPOS_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MOTION_MOT_ZPOS_BIT /;"	d
MPU6050_MOTION_MOT_ZRMOT_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MOTION_MOT_ZRMOT_BIT /;"	d
MPU6050_MST_I2C_LOST_ARB_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MST_I2C_LOST_ARB_BIT /;"	d
MPU6050_MST_I2C_SLV0_NACK_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MST_I2C_SLV0_NACK_BIT /;"	d
MPU6050_MST_I2C_SLV1_NACK_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MST_I2C_SLV1_NACK_BIT /;"	d
MPU6050_MST_I2C_SLV2_NACK_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MST_I2C_SLV2_NACK_BIT /;"	d
MPU6050_MST_I2C_SLV3_NACK_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MST_I2C_SLV3_NACK_BIT /;"	d
MPU6050_MST_I2C_SLV4_DONE_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MST_I2C_SLV4_DONE_BIT /;"	d
MPU6050_MST_I2C_SLV4_NACK_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MST_I2C_SLV4_NACK_BIT /;"	d
MPU6050_MST_PASS_THROUGH_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MST_PASS_THROUGH_BIT /;"	d
MPU6050_MULT_MST_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_MULT_MST_EN_BIT /;"	d
MPU6050_PATHRESET_ACCEL_RESET_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PATHRESET_ACCEL_RESET_BIT /;"	d
MPU6050_PATHRESET_GYRO_RESET_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PATHRESET_GYRO_RESET_BIT /;"	d
MPU6050_PATHRESET_TEMP_RESET_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PATHRESET_TEMP_RESET_BIT /;"	d
MPU6050_PWR1_CLKSEL_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR1_CLKSEL_BIT /;"	d
MPU6050_PWR1_CLKSEL_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_PWR1_CLKSEL_LENGTH /;"	d
MPU6050_PWR1_CYCLE_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR1_CYCLE_BIT /;"	d
MPU6050_PWR1_DEVICE_RESET_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR1_DEVICE_RESET_BIT /;"	d
MPU6050_PWR1_SLEEP_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR1_SLEEP_BIT /;"	d
MPU6050_PWR1_TEMP_DIS_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR1_TEMP_DIS_BIT /;"	d
MPU6050_PWR2_LP_WAKE_CTRL_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR2_LP_WAKE_CTRL_BIT /;"	d
MPU6050_PWR2_LP_WAKE_CTRL_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_PWR2_LP_WAKE_CTRL_LENGTH /;"	d
MPU6050_PWR2_STBY_XA_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR2_STBY_XA_BIT /;"	d
MPU6050_PWR2_STBY_XG_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR2_STBY_XG_BIT /;"	d
MPU6050_PWR2_STBY_YA_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR2_STBY_YA_BIT /;"	d
MPU6050_PWR2_STBY_YG_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR2_STBY_YG_BIT /;"	d
MPU6050_PWR2_STBY_ZA_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR2_STBY_ZA_BIT /;"	d
MPU6050_PWR2_STBY_ZG_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_PWR2_STBY_ZG_BIT /;"	d
MPU6050_RA_ACCEL_CONFIG	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ACCEL_CONFIG /;"	d
MPU6050_RA_ACCEL_XOUT_H	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ACCEL_XOUT_H /;"	d
MPU6050_RA_ACCEL_XOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ACCEL_XOUT_L /;"	d
MPU6050_RA_ACCEL_YOUT_H	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ACCEL_YOUT_H /;"	d
MPU6050_RA_ACCEL_YOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ACCEL_YOUT_L /;"	d
MPU6050_RA_ACCEL_ZOUT_H	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ACCEL_ZOUT_H /;"	d
MPU6050_RA_ACCEL_ZOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ACCEL_ZOUT_L /;"	d
MPU6050_RA_BANK_SEL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_BANK_SEL /;"	d
MPU6050_RA_CONFIG	inc/drivers/mpu6050.h	/^#define MPU6050_RA_CONFIG /;"	d
MPU6050_RA_DMP_CFG_1	inc/drivers/mpu6050.h	/^#define MPU6050_RA_DMP_CFG_1 /;"	d
MPU6050_RA_DMP_CFG_2	inc/drivers/mpu6050.h	/^#define MPU6050_RA_DMP_CFG_2 /;"	d
MPU6050_RA_DMP_INT_STATUS	inc/drivers/mpu6050.h	/^#define MPU6050_RA_DMP_INT_STATUS /;"	d
MPU6050_RA_EXT_SENS_DATA_00	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_00 /;"	d
MPU6050_RA_EXT_SENS_DATA_01	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_01 /;"	d
MPU6050_RA_EXT_SENS_DATA_02	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_02 /;"	d
MPU6050_RA_EXT_SENS_DATA_03	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_03 /;"	d
MPU6050_RA_EXT_SENS_DATA_04	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_04 /;"	d
MPU6050_RA_EXT_SENS_DATA_05	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_05 /;"	d
MPU6050_RA_EXT_SENS_DATA_06	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_06 /;"	d
MPU6050_RA_EXT_SENS_DATA_07	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_07 /;"	d
MPU6050_RA_EXT_SENS_DATA_08	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_08 /;"	d
MPU6050_RA_EXT_SENS_DATA_09	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_09 /;"	d
MPU6050_RA_EXT_SENS_DATA_10	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_10 /;"	d
MPU6050_RA_EXT_SENS_DATA_11	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_11 /;"	d
MPU6050_RA_EXT_SENS_DATA_12	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_12 /;"	d
MPU6050_RA_EXT_SENS_DATA_13	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_13 /;"	d
MPU6050_RA_EXT_SENS_DATA_14	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_14 /;"	d
MPU6050_RA_EXT_SENS_DATA_15	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_15 /;"	d
MPU6050_RA_EXT_SENS_DATA_16	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_16 /;"	d
MPU6050_RA_EXT_SENS_DATA_17	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_17 /;"	d
MPU6050_RA_EXT_SENS_DATA_18	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_18 /;"	d
MPU6050_RA_EXT_SENS_DATA_19	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_19 /;"	d
MPU6050_RA_EXT_SENS_DATA_20	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_20 /;"	d
MPU6050_RA_EXT_SENS_DATA_21	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_21 /;"	d
MPU6050_RA_EXT_SENS_DATA_22	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_22 /;"	d
MPU6050_RA_EXT_SENS_DATA_23	inc/drivers/mpu6050.h	/^#define MPU6050_RA_EXT_SENS_DATA_23 /;"	d
MPU6050_RA_FF_DUR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_FF_DUR /;"	d
MPU6050_RA_FF_THR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_FF_THR /;"	d
MPU6050_RA_FIFO_COUNTH	inc/drivers/mpu6050.h	/^#define MPU6050_RA_FIFO_COUNTH /;"	d
MPU6050_RA_FIFO_COUNTL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_FIFO_COUNTL /;"	d
MPU6050_RA_FIFO_EN	inc/drivers/mpu6050.h	/^#define MPU6050_RA_FIFO_EN /;"	d
MPU6050_RA_FIFO_R_W	inc/drivers/mpu6050.h	/^#define MPU6050_RA_FIFO_R_W /;"	d
MPU6050_RA_GYRO_CONFIG	inc/drivers/mpu6050.h	/^#define MPU6050_RA_GYRO_CONFIG /;"	d
MPU6050_RA_GYRO_XOUT_H	inc/drivers/mpu6050.h	/^#define MPU6050_RA_GYRO_XOUT_H /;"	d
MPU6050_RA_GYRO_XOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_RA_GYRO_XOUT_L /;"	d
MPU6050_RA_GYRO_YOUT_H	inc/drivers/mpu6050.h	/^#define MPU6050_RA_GYRO_YOUT_H /;"	d
MPU6050_RA_GYRO_YOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_RA_GYRO_YOUT_L /;"	d
MPU6050_RA_GYRO_ZOUT_H	inc/drivers/mpu6050.h	/^#define MPU6050_RA_GYRO_ZOUT_H /;"	d
MPU6050_RA_GYRO_ZOUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_RA_GYRO_ZOUT_L /;"	d
MPU6050_RA_I2C_MST_CTRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_MST_CTRL /;"	d
MPU6050_RA_I2C_MST_DELAY_CTRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_MST_DELAY_CTRL /;"	d
MPU6050_RA_I2C_MST_STATUS	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_MST_STATUS /;"	d
MPU6050_RA_I2C_SLV0_ADDR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV0_ADDR /;"	d
MPU6050_RA_I2C_SLV0_CTRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV0_CTRL /;"	d
MPU6050_RA_I2C_SLV0_DO	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV0_DO /;"	d
MPU6050_RA_I2C_SLV0_REG	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV0_REG /;"	d
MPU6050_RA_I2C_SLV1_ADDR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV1_ADDR /;"	d
MPU6050_RA_I2C_SLV1_CTRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV1_CTRL /;"	d
MPU6050_RA_I2C_SLV1_DO	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV1_DO /;"	d
MPU6050_RA_I2C_SLV1_REG	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV1_REG /;"	d
MPU6050_RA_I2C_SLV2_ADDR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV2_ADDR /;"	d
MPU6050_RA_I2C_SLV2_CTRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV2_CTRL /;"	d
MPU6050_RA_I2C_SLV2_DO	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV2_DO /;"	d
MPU6050_RA_I2C_SLV2_REG	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV2_REG /;"	d
MPU6050_RA_I2C_SLV3_ADDR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV3_ADDR /;"	d
MPU6050_RA_I2C_SLV3_CTRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV3_CTRL /;"	d
MPU6050_RA_I2C_SLV3_DO	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV3_DO /;"	d
MPU6050_RA_I2C_SLV3_REG	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV3_REG /;"	d
MPU6050_RA_I2C_SLV4_ADDR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV4_ADDR /;"	d
MPU6050_RA_I2C_SLV4_CTRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV4_CTRL /;"	d
MPU6050_RA_I2C_SLV4_DI	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV4_DI /;"	d
MPU6050_RA_I2C_SLV4_DO	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV4_DO /;"	d
MPU6050_RA_I2C_SLV4_REG	inc/drivers/mpu6050.h	/^#define MPU6050_RA_I2C_SLV4_REG /;"	d
MPU6050_RA_INT_ENABLE	inc/drivers/mpu6050.h	/^#define MPU6050_RA_INT_ENABLE /;"	d
MPU6050_RA_INT_PIN_CFG	inc/drivers/mpu6050.h	/^#define MPU6050_RA_INT_PIN_CFG /;"	d
MPU6050_RA_INT_STATUS	inc/drivers/mpu6050.h	/^#define MPU6050_RA_INT_STATUS /;"	d
MPU6050_RA_MEM_R_W	inc/drivers/mpu6050.h	/^#define MPU6050_RA_MEM_R_W /;"	d
MPU6050_RA_MEM_START_ADDR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_MEM_START_ADDR /;"	d
MPU6050_RA_MOT_DETECT_CTRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_MOT_DETECT_CTRL /;"	d
MPU6050_RA_MOT_DETECT_STATUS	inc/drivers/mpu6050.h	/^#define MPU6050_RA_MOT_DETECT_STATUS /;"	d
MPU6050_RA_MOT_DUR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_MOT_DUR /;"	d
MPU6050_RA_MOT_THR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_MOT_THR /;"	d
MPU6050_RA_PRODUCT_ID	inc/drivers/mpu6050.h	/^#define MPU6050_RA_PRODUCT_ID /;"	d
MPU6050_RA_PWR_MGMT_1	inc/drivers/mpu6050.h	/^#define MPU6050_RA_PWR_MGMT_1 /;"	d
MPU6050_RA_PWR_MGMT_2	inc/drivers/mpu6050.h	/^#define MPU6050_RA_PWR_MGMT_2 /;"	d
MPU6050_RA_SIGNAL_PATH_RESET	inc/drivers/mpu6050.h	/^#define MPU6050_RA_SIGNAL_PATH_RESET /;"	d
MPU6050_RA_SMPLRT_DIV	inc/drivers/mpu6050.h	/^#define MPU6050_RA_SMPLRT_DIV /;"	d
MPU6050_RA_TEMP_OUT_H	inc/drivers/mpu6050.h	/^#define MPU6050_RA_TEMP_OUT_H /;"	d
MPU6050_RA_TEMP_OUT_L	inc/drivers/mpu6050.h	/^#define MPU6050_RA_TEMP_OUT_L /;"	d
MPU6050_RA_USER_CTRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_USER_CTRL /;"	d
MPU6050_RA_WHO_AM_I	inc/drivers/mpu6050.h	/^#define MPU6050_RA_WHO_AM_I /;"	d
MPU6050_RA_XA_OFFS_H	inc/drivers/mpu6050.h	/^#define MPU6050_RA_XA_OFFS_H /;"	d
MPU6050_RA_XA_OFFS_L_TC	inc/drivers/mpu6050.h	/^#define MPU6050_RA_XA_OFFS_L_TC /;"	d
MPU6050_RA_XG_OFFS_TC	inc/drivers/mpu6050.h	/^#define MPU6050_RA_XG_OFFS_TC /;"	d
MPU6050_RA_XG_OFFS_USRH	inc/drivers/mpu6050.h	/^#define MPU6050_RA_XG_OFFS_USRH /;"	d
MPU6050_RA_XG_OFFS_USRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_XG_OFFS_USRL /;"	d
MPU6050_RA_X_FINE_GAIN	inc/drivers/mpu6050.h	/^#define MPU6050_RA_X_FINE_GAIN /;"	d
MPU6050_RA_YA_OFFS_H	inc/drivers/mpu6050.h	/^#define MPU6050_RA_YA_OFFS_H /;"	d
MPU6050_RA_YA_OFFS_L_TC	inc/drivers/mpu6050.h	/^#define MPU6050_RA_YA_OFFS_L_TC /;"	d
MPU6050_RA_YG_OFFS_TC	inc/drivers/mpu6050.h	/^#define MPU6050_RA_YG_OFFS_TC /;"	d
MPU6050_RA_YG_OFFS_USRH	inc/drivers/mpu6050.h	/^#define MPU6050_RA_YG_OFFS_USRH /;"	d
MPU6050_RA_YG_OFFS_USRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_YG_OFFS_USRL /;"	d
MPU6050_RA_Y_FINE_GAIN	inc/drivers/mpu6050.h	/^#define MPU6050_RA_Y_FINE_GAIN /;"	d
MPU6050_RA_ZA_OFFS_H	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ZA_OFFS_H /;"	d
MPU6050_RA_ZA_OFFS_L_TC	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ZA_OFFS_L_TC /;"	d
MPU6050_RA_ZG_OFFS_TC	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ZG_OFFS_TC /;"	d
MPU6050_RA_ZG_OFFS_USRH	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ZG_OFFS_USRH /;"	d
MPU6050_RA_ZG_OFFS_USRL	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ZG_OFFS_USRL /;"	d
MPU6050_RA_ZRMOT_DUR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ZRMOT_DUR /;"	d
MPU6050_RA_ZRMOT_THR	inc/drivers/mpu6050.h	/^#define MPU6050_RA_ZRMOT_THR /;"	d
MPU6050_RA_Z_FINE_GAIN	inc/drivers/mpu6050.h	/^#define MPU6050_RA_Z_FINE_GAIN /;"	d
MPU6050_REV_C4	inc/drivers/mpu6050.h	/^#define MPU6050_REV_C4 /;"	d
MPU6050_REV_C4_ES	inc/drivers/mpu6050.h	/^#define MPU6050_REV_C4_ES /;"	d
MPU6050_REV_C5	inc/drivers/mpu6050.h	/^#define MPU6050_REV_C5 /;"	d
MPU6050_REV_C5_ES	inc/drivers/mpu6050.h	/^#define MPU6050_REV_C5_ES /;"	d
MPU6050_REV_D6	inc/drivers/mpu6050.h	/^#define MPU6050_REV_D6 /;"	d
MPU6050_REV_D6_ES	inc/drivers/mpu6050.h	/^#define MPU6050_REV_D6_ES /;"	d
MPU6050_REV_D7	inc/drivers/mpu6050.h	/^#define MPU6050_REV_D7 /;"	d
MPU6050_REV_D7_ES	inc/drivers/mpu6050.h	/^#define MPU6050_REV_D7_ES /;"	d
MPU6050_REV_D8	inc/drivers/mpu6050.h	/^#define MPU6050_REV_D8 /;"	d
MPU6050_REV_D8_ES	inc/drivers/mpu6050.h	/^#define MPU6050_REV_D8_ES /;"	d
MPU6050_REV_D9	inc/drivers/mpu6050.h	/^#define MPU6050_REV_D9 /;"	d
MPU6050_SELF_TEST_DELAY_MS	inc/drivers/mpu6050.h	/^#define MPU6050_SELF_TEST_DELAY_MS /;"	d
MPU6050_SLV0_FIFO_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_SLV0_FIFO_EN_BIT /;"	d
MPU6050_SLV1_FIFO_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_SLV1_FIFO_EN_BIT /;"	d
MPU6050_SLV2_FIFO_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_SLV2_FIFO_EN_BIT /;"	d
MPU6050_SLV_3_FIFO_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_SLV_3_FIFO_EN_BIT /;"	d
MPU6050_ST_ACCEL_HIGH	inc/drivers/mpu6050.h	/^#define MPU6050_ST_ACCEL_HIGH /;"	d
MPU6050_ST_ACCEL_LOW	inc/drivers/mpu6050.h	/^#define MPU6050_ST_ACCEL_LOW /;"	d
MPU6050_ST_GYRO_HIGH	inc/drivers/mpu6050.h	/^#define MPU6050_ST_GYRO_HIGH /;"	d
MPU6050_ST_GYRO_LOW	inc/drivers/mpu6050.h	/^#define MPU6050_ST_GYRO_LOW /;"	d
MPU6050_TC_OFFSET_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_TC_OFFSET_BIT /;"	d
MPU6050_TC_OFFSET_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_TC_OFFSET_LENGTH /;"	d
MPU6050_TC_OTP_BNK_VLD_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_TC_OTP_BNK_VLD_BIT /;"	d
MPU6050_TC_PWR_MODE_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_TC_PWR_MODE_BIT /;"	d
MPU6050_TEMP_FIFO_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_TEMP_FIFO_EN_BIT /;"	d
MPU6050_USERCTRL_DMP_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_USERCTRL_DMP_EN_BIT /;"	d
MPU6050_USERCTRL_DMP_RESET_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_USERCTRL_DMP_RESET_BIT /;"	d
MPU6050_USERCTRL_FIFO_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_USERCTRL_FIFO_EN_BIT /;"	d
MPU6050_USERCTRL_FIFO_RESET_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_USERCTRL_FIFO_RESET_BIT /;"	d
MPU6050_USERCTRL_I2C_IF_DIS_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_USERCTRL_I2C_IF_DIS_BIT /;"	d
MPU6050_USERCTRL_I2C_MST_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_USERCTRL_I2C_MST_EN_BIT /;"	d
MPU6050_USERCTRL_I2C_MST_RESET_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_USERCTRL_I2C_MST_RESET_BIT /;"	d
MPU6050_USERCTRL_SIG_COND_RESET_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_USERCTRL_SIG_COND_RESET_BIT /;"	d
MPU6050_VDDIO_LEVEL_VDD	inc/drivers/mpu6050.h	/^#define MPU6050_VDDIO_LEVEL_VDD /;"	d
MPU6050_VDDIO_LEVEL_VLOGIC	inc/drivers/mpu6050.h	/^#define MPU6050_VDDIO_LEVEL_VLOGIC /;"	d
MPU6050_WAIT_FOR_ES_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_WAIT_FOR_ES_BIT /;"	d
MPU6050_WAKE_FREQ_10	inc/drivers/mpu6050.h	/^#define MPU6050_WAKE_FREQ_10 /;"	d
MPU6050_WAKE_FREQ_1P25	inc/drivers/mpu6050.h	/^#define MPU6050_WAKE_FREQ_1P25 /;"	d
MPU6050_WAKE_FREQ_2P5	inc/drivers/mpu6050.h	/^#define MPU6050_WAKE_FREQ_2P5 /;"	d
MPU6050_WAKE_FREQ_5	inc/drivers/mpu6050.h	/^#define MPU6050_WAKE_FREQ_5 /;"	d
MPU6050_WHO_AM_I_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_WHO_AM_I_BIT /;"	d
MPU6050_WHO_AM_I_LENGTH	inc/drivers/mpu6050.h	/^#define MPU6050_WHO_AM_I_LENGTH /;"	d
MPU6050_XG_FIFO_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_XG_FIFO_EN_BIT /;"	d
MPU6050_YG_FIFO_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_YG_FIFO_EN_BIT /;"	d
MPU6050_ZG_FIFO_EN_BIT	inc/drivers/mpu6050.h	/^#define MPU6050_ZG_FIFO_EN_BIT /;"	d
MPU_BASE	inc/CMSIS/core_cm4.h	/^  #define MPU_BASE /;"	d
MPU_CTRL_ENABLE_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_HFNMIENA_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_RASR_ATTRS_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_ENABLE_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_SIZE_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SRD_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RBAR_ADDR_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_REGION_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_VALID_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RNR_REGION_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_TYPE_DREGION_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_IREGION_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_SEPARATE_Msk	inc/CMSIS/core_cm4.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Pos	inc/CMSIS/core_cm4.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_Type	inc/CMSIS/core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon7471197e0f08
MPU_WRAPPERS_H	inc/FreeRTOS/mpu_wrappers.h	/^#define MPU_WRAPPERS_H$/;"	d
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	src/FreeRTOS/MemMang/heap_1.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	src/FreeRTOS/queue.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	src/FreeRTOS/tasks.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	src/FreeRTOS/timers.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MSG_ACCEPTED	src/elka_comm/common/elka.h	/^#define MSG_ACCEPTED /;"	d
MSG_ACK	src/elka_comm/common/elka.h	/^#define MSG_ACK /;"	d
MSG_ACK_LENGTH	src/elka_comm/common/elka.h	/^#define MSG_ACK_LENGTH /;"	d
MSG_DENIED	src/elka_comm/common/elka.h	/^#define MSG_DENIED /;"	d
MSG_DIR	tools/genmsg/src/genmsg/base.py	/^MSG_DIR = 'msg'$/;"	v
MSG_ELKA_CTL	src/elka_comm/common/elka.h	/^#define MSG_ELKA_CTL /;"	d
MSG_FAILED	src/elka_comm/common/elka.h	/^#define MSG_FAILED /;"	d
MSG_ID_SIZE	src/elka_comm/common/elka.h	/^#define MSG_ID_SIZE /;"	d
MSG_MOTOR_CMD	src/elka_comm/common/elka.h	/^#define MSG_MOTOR_CMD /;"	d
MSG_NULL	src/elka_comm/common/elka.h	/^#define MSG_NULL /;"	d
MSG_NUM_LEN	src/elka_comm/common/elka.h	/^#define MSG_NUM_LEN /;"	d
MSG_NUM_SIZE	src/elka_comm/common/elka.h	/^#define MSG_NUM_SIZE /;"	d
MSG_PORT_CTL	src/elka_comm/common/elka.h	/^#define MSG_PORT_CTL /;"	d
MSG_ROUTE_CHANGED	src/elka_comm/common/elka.h	/^#define MSG_ROUTE_CHANGED /;"	d
MSG_ROUTE_DEV_PROPS	src/elka_comm/common/elka.h	/^#define MSG_ROUTE_DEV_PROPS /;"	d
MSG_ROUTE_HB	src/elka_comm/common/elka.h	/^#define MSG_ROUTE_HB /;"	d
MSG_ROUTE_REQUEST_HB	src/elka_comm/common/elka.h	/^#define MSG_ROUTE_REQUEST_HB /;"	d
MSG_ROUTE_TABLE	src/elka_comm/common/elka.h	/^#define MSG_ROUTE_TABLE /;"	d
MSG_STATE_LENGTH	src/elka_comm/common/elka.h	/^#define MSG_STATE_LENGTH /;"	d
MSG_UNSUPPORTED	src/elka_comm/common/elka.h	/^#define MSG_UNSUPPORTED /;"	d
MSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              MSR;                 \/*!< CAN master status register,          Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
MULTIPLEBYTE_CMD	src/utils/stm32f4_discovery_lis302dl.c	/^#define MULTIPLEBYTE_CMD /;"	d	file:
MVFR0	inc/CMSIS/core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon7471197e1008	typeref:typename:__I uint32_t
MVFR1	inc/CMSIS/core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon7471197e1008	typeref:typename:__I uint32_t
Manager	src/elka_comm/posix/elka_manager.cpp	/^elka::Manager::Manager() {$/;"	f	class:elka::Manager
Manager	src/elka_comm/posix/elka_manager.h	/^class elka::Manager {$/;"	c	class:elka
Manager	src/elka_comm/qurt/snapdragon_uart_manager.cpp	/^uart::Manager::Manager() {$/;"	f	class:uart::Manager
Manager	src/elka_comm/qurt/snapdragon_uart_manager.h	/^class uart::Manager {$/;"	c	class:uart
MemManage_Handler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_it.c	/^void MemManage_Handler(void)$/;"	f	typeref:typename:void
MemMang/heap_1.c.i	build_elka/src/FreeRTOS/Makefile	/^MemMang\/heap_1.c.i:$/;"	t
MemMang/heap_1.c.obj	build_elka/src/FreeRTOS/Makefile	/^MemMang\/heap_1.c.obj:$/;"	t
MemMang/heap_1.c.s	build_elka/src/FreeRTOS/Makefile	/^MemMang\/heap_1.c.s:$/;"	t
MemMang/heap_1.i	build_elka/src/FreeRTOS/Makefile	/^MemMang\/heap_1.i: MemMang\/heap_1.c.i$/;"	t
MemMang/heap_1.obj	build_elka/src/FreeRTOS/Makefile	/^MemMang\/heap_1.obj: MemMang\/heap_1.c.obj$/;"	t
MemMang/heap_1.s	build_elka/src/FreeRTOS/Makefile	/^MemMang\/heap_1.s: MemMang\/heap_1.c.s$/;"	t
MemoryManagement_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  MemoryManagement_IRQn       = -12,    \/*!< 4 Cortex-M4 Memory Management Interrupt           /;"	e	enum:IRQn
MsgContext	tools/genmsg/src/genmsg/msg_loader.py	/^class MsgContext(object):$/;"	c
MsgGenerationException	tools/genmsg/src/genmsg/base.py	/^class MsgGenerationException(Exception):$/;"	c
MsgNotFound	tools/genmsg/src/genmsg/msg_loader.py	/^class MsgNotFound(Exception):$/;"	c
MsgSpec	tools/genmsg/src/genmsg/msgs.py	/^class MsgSpec(object):$/;"	c
N	inc/CMSIS/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       */;"	m	struct:__anon7471197e010a::__anon7471197e0208	typeref:typename:uint32_t:1
N	inc/CMSIS/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:1
NBR_OF_ADC_CHANNELS	inc/drivers/adc.h	/^#define NBR_OF_ADC_CHANNELS /;"	d
NDTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t NDTR;   \/*!< DMA stream x number of data register     *\/$/;"	m	struct:__anon5babb8180e08	typeref:typename:__IO uint32_t
NIEN_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define NIEN_BitNumber /;"	d	file:
NMI_Handler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_it.c	/^void NMI_Handler(void)$/;"	f	typeref:typename:void
NO_BUF	src/elka_comm/common/elka.h	/^#define NO_BUF /;"	d
NUM_RETRIES_SIZE	src/elka_comm/common/elka.h	/^#define NUM_RETRIES_SIZE /;"	d
NVIC	inc/CMSIS/core_cm4.h	/^#define NVIC /;"	d
NVIC_ADC_PRI	inc/nvicconf/nvicconf.h	/^#define NVIC_ADC_PRI /;"	d
NVIC_BASE	inc/CMSIS/core_cm4.h	/^#define NVIC_BASE /;"	d
NVIC_CONF_H_	inc/nvicconf/nvicconf.h	/^#define NVIC_CONF_H_$/;"	d
NVIC_ClearPendingIRQ	inc/CMSIS/core_cm4.h	/^static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_Configuration	src/main.c	/^void NVIC_Configuration(void)$/;"	f	typeref:typename:void
NVIC_DecodePriority	inc/CMSIS/core_cm4.h	/^static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* p/;"	f	typeref:typename:__INLINE void
NVIC_DisableIRQ	inc/CMSIS/core_cm4.h	/^static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_EnableIRQ	inc/CMSIS/core_cm4.h	/^static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_EncodePriority	inc/CMSIS/core_cm4.h	/^static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetActive	inc/CMSIS/core_cm4.h	/^static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPendingIRQ	inc/CMSIS/core_cm4.h	/^static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPriority	inc/CMSIS/core_cm4.h	/^static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPriorityGrouping	inc/CMSIS/core_cm4.h	/^static __INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_H_	inc/drivers/nvic.h	/^#define NVIC_H_$/;"	d
NVIC_I2C_PRI	inc/drivers/px4flow.h	/^#define NVIC_I2C_PRI /;"	d
NVIC_I2C_PRI	inc/nvicconf/nvicconf.h	/^#define NVIC_I2C_PRI /;"	d
NVIC_IRQChannel	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^  uint8_t NVIC_IRQChannel;                    \/*!< Specifies the IRQ channel to be enabled or d/;"	m	struct:__anon46650cff0108	typeref:typename:uint8_t
NVIC_IRQChannelCmd	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^  FunctionalState NVIC_IRQChannelCmd;         \/*!< Specifies whether the IRQ channel defined in/;"	m	struct:__anon46650cff0108	typeref:typename:FunctionalState
NVIC_IRQChannelPreemptionPriority	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^  uint8_t NVIC_IRQChannelPreemptionPriority;  \/*!< Specifies the pre-emption priority for the I/;"	m	struct:__anon46650cff0108	typeref:typename:uint8_t
NVIC_IRQChannelSubPriority	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^  uint8_t NVIC_IRQChannelSubPriority;         \/*!< Specifies the subpriority level for the IRQ /;"	m	struct:__anon46650cff0108	typeref:typename:uint8_t
NVIC_Init	src/STM32F4xx_StdPeriph_Driver/misc.c	/^void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)$/;"	f	typeref:typename:void
NVIC_InitStructure	src/utils/stm32f4_discovery.c	/^NVIC_InitTypeDef   NVIC_InitStructure;$/;"	v	typeref:typename:NVIC_InitTypeDef
NVIC_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^} NVIC_InitTypeDef;$/;"	t	typeref:struct:__anon46650cff0108
NVIC_LP_SEVONPEND	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define NVIC_LP_SEVONPEND /;"	d
NVIC_LP_SLEEPDEEP	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define NVIC_LP_SLEEPDEEP /;"	d
NVIC_LP_SLEEPONEXIT	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define NVIC_LP_SLEEPONEXIT /;"	d
NVIC_NO_GROUPS	inc/nvicconf/nvicconf.h	/^#define NVIC_NO_GROUPS /;"	d
NVIC_PriorityGroupConfig	src/STM32F4xx_StdPeriph_Driver/misc.c	/^void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)$/;"	f	typeref:typename:void
NVIC_PriorityGroup_0	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define NVIC_PriorityGroup_0 /;"	d
NVIC_PriorityGroup_1	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define NVIC_PriorityGroup_1 /;"	d
NVIC_PriorityGroup_2	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define NVIC_PriorityGroup_2 /;"	d
NVIC_PriorityGroup_3	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define NVIC_PriorityGroup_3 /;"	d
NVIC_PriorityGroup_4	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define NVIC_PriorityGroup_4 /;"	d
NVIC_RADIO_PRI	inc/nvicconf/nvicconf.h	/^#define NVIC_RADIO_PRI /;"	d
NVIC_STIR_INTID_Msk	inc/CMSIS/core_cm4.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Pos	inc/CMSIS/core_cm4.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_SetPendingIRQ	inc/CMSIS/core_cm4.h	/^static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_SetPriority	inc/CMSIS/core_cm4.h	/^static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__INLINE void
NVIC_SetPriorityGrouping	inc/CMSIS/core_cm4.h	/^static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__INLINE void
NVIC_SetVectorTable	src/STM32F4xx_StdPeriph_Driver/misc.c	/^void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)$/;"	f	typeref:typename:void
NVIC_SystemLPConfig	src/STM32F4xx_StdPeriph_Driver/misc.c	/^void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)$/;"	f	typeref:typename:void
NVIC_SystemReset	inc/CMSIS/core_cm4.h	/^static __INLINE void NVIC_SystemReset(void)$/;"	f	typeref:typename:__INLINE void
NVIC_TRACE_TIM_PRI	inc/nvicconf/nvicconf.h	/^#define NVIC_TRACE_TIM_PRI /;"	d
NVIC_Type	inc/CMSIS/core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon7471197e0908
NVIC_UART_PRI	inc/nvicconf/nvicconf.h	/^#define NVIC_UART_PRI /;"	d
NVIC_VectTab_FLASH	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define NVIC_VectTab_FLASH /;"	d
NVIC_VectTab_RAM	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define NVIC_VectTab_RAM /;"	d
NonMaskableInt_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  NonMaskableInt_IRQn         = -14,    \/*!< 2 Non Maskable Interrupt                          /;"	e	enum:IRQn
NumbOfBytes1	src/drivers/i2croutines.c	/^__IO uint32_t NumbOfBytes1;$/;"	v	typeref:typename:__IO uint32_t
NumbOfBytes2	src/drivers/i2croutines.c	/^__IO uint32_t NumbOfBytes2;$/;"	v	typeref:typename:__IO uint32_t
OAR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t OAR1;       \/*!< I2C Own address register 1, Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:__IO uint16_t
OAR1_ADD0_Reset	inc/drivers/i2croutines.h	/^#define OAR1_ADD0_Reset /;"	d
OAR1_ADD0_Set	inc/drivers/i2croutines.h	/^#define OAR1_ADD0_Set /;"	d
OAR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t OAR2;       \/*!< I2C Own address register 2, Address offset: 0x0C *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:__IO uint16_t
OAR2_ADD2_Reset	inc/drivers/i2croutines.h	/^#define OAR2_ADD2_Reset /;"	d
OAR2_ENDUAL_Reset	inc/drivers/i2croutines.h	/^#define OAR2_ENDUAL_Reset /;"	d
OAR2_ENDUAL_Set	inc/drivers/i2croutines.h	/^#define OAR2_ENDUAL_Set /;"	d
OBJ_SRCS	Debug/sources.mk	/^OBJ_SRCS := $/;"	m
OB_BOR_LEVEL1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_BOR_LEVEL1 /;"	d
OB_BOR_LEVEL2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_BOR_LEVEL2 /;"	d
OB_BOR_LEVEL3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_BOR_LEVEL3 /;"	d
OB_BOR_OFF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_BOR_OFF /;"	d
OB_IWDG_HW	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_IWDG_HW /;"	d
OB_IWDG_SW	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_IWDG_SW /;"	d
OB_RDP_Level_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_RDP_Level_0 /;"	d
OB_RDP_Level_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_RDP_Level_1 /;"	d
OB_STDBY_NoRST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_STDBY_NoRST /;"	d
OB_STDBY_RST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_STDBY_RST /;"	d
OB_STOP_NoRST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_STOP_NoRST /;"	d
OB_STOP_RST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_STOP_RST /;"	d
OB_WRP_Sector_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_0 /;"	d
OB_WRP_Sector_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_1 /;"	d
OB_WRP_Sector_10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_10 /;"	d
OB_WRP_Sector_11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_11 /;"	d
OB_WRP_Sector_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_2 /;"	d
OB_WRP_Sector_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_3 /;"	d
OB_WRP_Sector_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_4 /;"	d
OB_WRP_Sector_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_5 /;"	d
OB_WRP_Sector_6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_6 /;"	d
OB_WRP_Sector_7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_7 /;"	d
OB_WRP_Sector_8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_8 /;"	d
OB_WRP_Sector_9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_9 /;"	d
OB_WRP_Sector_All	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OB_WRP_Sector_All /;"	d
ODR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t ODR;      \/*!< GPIO port output data register,        Address offset: 0x14     /;"	m	struct:__anon5babb8181808	typeref:typename:__IO uint32_t
OPTCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t OPTCR;    \/*!< FLASH option control register, Address offset: 0x14 *\/$/;"	m	struct:__anon5babb8181208	typeref:typename:__IO uint32_t
OPTCR_BYTE0_ADDRESS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OPTCR_BYTE0_ADDRESS /;"	d
OPTCR_BYTE1_ADDRESS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OPTCR_BYTE1_ADDRESS /;"	d
OPTCR_BYTE2_ADDRESS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define OPTCR_BYTE2_ADDRESS /;"	d
OPTKEYR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t OPTKEYR;  \/*!< FLASH option key register,     Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8181208	typeref:typename:__IO uint32_t
OR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t OR;          \/*!< TIM option register,                 Address offset: 0x50 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
OSPEEDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t OSPEEDR;  \/*!< GPIO port output speed register,       Address offset: 0x08     /;"	m	struct:__anon5babb8181808	typeref:typename:__IO uint32_t
OTG_FS_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  OTG_FS_IRQn                 = 67,     \/*!< USB OTG FS global Interrupt                       /;"	e	enum:IRQn
OTG_FS_WKUP_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  OTG_FS_WKUP_IRQn            = 42,     \/*!< USB OTG FS Wakeup through EXTI line interrupt     /;"	e	enum:IRQn
OTG_HS_EP1_IN_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  OTG_HS_EP1_IN_IRQn          = 75,     \/*!< USB OTG HS End Point 1 In global interrupt        /;"	e	enum:IRQn
OTG_HS_EP1_OUT_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  OTG_HS_EP1_OUT_IRQn         = 74,     \/*!< USB OTG HS End Point 1 Out global interrupt       /;"	e	enum:IRQn
OTG_HS_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  OTG_HS_IRQn                 = 77,     \/*!< USB OTG HS global interrupt                       /;"	e	enum:IRQn
OTG_HS_WKUP_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  OTG_HS_WKUP_IRQn            = 76,     \/*!< USB OTG HS Wakeup through EXTI interrupt          /;"	e	enum:IRQn
OTYPER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t OTYPER;   \/*!< GPIO port output type register,        Address offset: 0x04     /;"	m	struct:__anon5babb8181808	typeref:typename:__IO uint32_t
O_SRCS	Debug/sources.mk	/^O_SRCS := $/;"	m
Output_DataRate	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t Output_DataRate;                    \/* OUT data rate 100 Hz \/ 400 Hz *\/$/;"	m	struct:__anon556faaba0108	typeref:typename:uint8_t
OwnAddress1	inc/drivers/i2croutines.h	/^#define OwnAddress1 /;"	d
OwnAddress2	inc/drivers/i2croutines.h	/^#define OwnAddress2 /;"	d
PAPER	tools/genmsg/doc/Makefile	/^PAPER         =$/;"	m
PAPEROPT_a4	tools/genmsg/doc/Makefile	/^PAPEROPT_a4     = -D latex_paper_size=a4$/;"	m
PAPEROPT_letter	tools/genmsg/doc/Makefile	/^PAPEROPT_letter = -D latex_paper_size=letter$/;"	m
PAR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PAR;    \/*!< DMA stream x peripheral address register *\/$/;"	m	struct:__anon5babb8180e08	typeref:typename:__IO uint32_t
PATT2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PATT2;      \/*!< NAND Flash Attribute memory space timing register 2, Address o/;"	m	struct:__anon5babb8181508	typeref:typename:__IO uint32_t
PATT3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PATT3;      \/*!< NAND Flash Attribute memory space timing register 3, Address o/;"	m	struct:__anon5babb8181608	typeref:typename:__IO uint32_t
PATT4	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PATT4;      \/*!< PC Card  Attribute memory space timing register 4, Address off/;"	m	struct:__anon5babb8181708	typeref:typename:__IO uint32_t
PCLK1_Frequency	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^  uint32_t PCLK1_Frequency;  \/*!<  PCLK1 clock frequency expressed in Hz *\/$/;"	m	struct:__anon939a4a2d0108	typeref:typename:uint32_t
PCLK2_Frequency	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^  uint32_t PCLK2_Frequency;  \/*!<  PCLK2 clock frequency expressed in Hz *\/$/;"	m	struct:__anon939a4a2d0108	typeref:typename:uint32_t
PCR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PCR2;       \/*!< NAND Flash control register 2,                       Address o/;"	m	struct:__anon5babb8181508	typeref:typename:__IO uint32_t
PCR3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PCR3;       \/*!< NAND Flash control register 3,                       Address o/;"	m	struct:__anon5babb8181608	typeref:typename:__IO uint32_t
PCR4	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PCR4;       \/*!< PC Card  control register 4,                       Address off/;"	m	struct:__anon5babb8181708	typeref:typename:__IO uint32_t
PCR_ECCEN_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^#define PCR_ECCEN_RESET /;"	d	file:
PCR_ECCEN_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^#define PCR_ECCEN_SET /;"	d	file:
PCR_MEMORYTYPE_NAND	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^#define PCR_MEMORYTYPE_NAND /;"	d	file:
PCR_PBKEN_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^#define PCR_PBKEN_RESET /;"	d	file:
PCR_PBKEN_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.c	/^#define PCR_PBKEN_SET /;"	d	file:
PERIPH_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define PERIPH_BASE /;"	d
PERIPH_BB_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define PERIPH_BB_BASE /;"	d
PFR	inc/CMSIS/core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anon7471197e0a08	typeref:typename:__I uint32_t[2]
PHY_AUTONEGOTIATION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_AUTONEGOTIATION /;"	d
PHY_AUTONEGO_COMPLETE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_AUTONEGO_COMPLETE /;"	d
PHY_BCR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_BCR /;"	d
PHY_BSR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_BSR /;"	d
PHY_CONFIG_DELAY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_CONFIG_DELAY /;"	d
PHY_DUPLEX_STATUS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_DUPLEX_STATUS /;"	d
PHY_FULLDUPLEX_100M	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_FULLDUPLEX_100M /;"	d
PHY_FULLDUPLEX_10M	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_FULLDUPLEX_10M /;"	d
PHY_HALFDUPLEX_100M	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_HALFDUPLEX_100M /;"	d
PHY_HALFDUPLEX_10M	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_HALFDUPLEX_10M /;"	d
PHY_ISOLATE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_ISOLATE /;"	d
PHY_JABBER_DETECTION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_JABBER_DETECTION /;"	d
PHY_LINKED_STATUS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_LINKED_STATUS /;"	d
PHY_LINK_INTERRUPT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_LINK_INTERRUPT /;"	d
PHY_LINK_STATUS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_LINK_STATUS /;"	d
PHY_LOOPBACK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_LOOPBACK /;"	d
PHY_MICR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_MICR /;"	d
PHY_MICR_INT_EN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_MICR_INT_EN /;"	d
PHY_MICR_INT_OE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_MICR_INT_OE /;"	d
PHY_MISR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_MISR /;"	d
PHY_MISR_LINK_INT_EN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_MISR_LINK_INT_EN /;"	d
PHY_POWERDOWN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_POWERDOWN /;"	d
PHY_READ_TO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_READ_TO /;"	d
PHY_RESET	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_RESET /;"	d
PHY_RESET_DELAY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_RESET_DELAY /;"	d
PHY_RESTART_AUTONEGOTIATION	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_RESTART_AUTONEGOTIATION /;"	d
PHY_SPEED_STATUS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_SPEED_STATUS /;"	d
PHY_SR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_SR /;"	d
PHY_WRITE_TO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define PHY_WRITE_TO /;"	d
PID_GAINS	src/modules/stabilizer.c	/^#define PID_GAINS /;"	d	file:
PIO4	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PIO4;       \/*!< PC Card  I\/O space timing register 4,              Address of/;"	m	struct:__anon5babb8181708	typeref:typename:__IO uint32_t
PKG	tools/genmsg/test/test_genmsg_msgs.py	/^PKG = 'genmsg'$/;"	v
PLLCFGR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PLLCFGR;       \/*!< RCC PLL configuration register,                            /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
PLLCFGR_PPLN_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^#define PLLCFGR_PPLN_MASK /;"	d	file:
PLLCFGR_PPLR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^#define PLLCFGR_PPLR_MASK /;"	d	file:
PLLI2SCFGR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PLLI2SCFGR;    \/*!< RCC PLLI2S configuration register,                         /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
PLLI2SON_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define PLLI2SON_BitNumber /;"	d	file:
PLLON_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define PLLON_BitNumber /;"	d	file:
PLL_M	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^#define PLL_M /;"	d	file:
PLL_N	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^#define PLL_N /;"	d	file:
PLL_P	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^#define PLL_P /;"	d	file:
PLL_Q	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^#define PLL_Q /;"	d	file:
PMC	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PMC;          \/*!< SYSCFG peripheral mode configuration register,     Address o/;"	m	struct:__anon5babb8181908	typeref:typename:__IO uint32_t
PMC_MII_RMII_SEL_BB	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^#define PMC_MII_RMII_SEL_BB /;"	d	file:
PMC_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^#define PMC_OFFSET /;"	d	file:
PMEM2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PMEM2;      \/*!< NAND Flash Common memory space timing register 2,    Address o/;"	m	struct:__anon5babb8181508	typeref:typename:__IO uint32_t
PMEM3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PMEM3;      \/*!< NAND Flash Common memory space timing register 3,    Address o/;"	m	struct:__anon5babb8181608	typeref:typename:__IO uint32_t
PMEM4	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PMEM4;      \/*!< PC Card  Common memory space timing register 4,    Address off/;"	m	struct:__anon5babb8181708	typeref:typename:__IO uint32_t
PMODE_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define PMODE_BitNumber /;"	d	file:
PORT	inc/CMSIS/core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anon7471197e0d08	typeref:union:__anon7471197e0d08::__anon7471197e0e0a[32]
PORTABLE_H	inc/FreeRTOS/portable.h	/^#define PORTABLE_H$/;"	d
PORTMACRO_H	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORT_NONE	src/elka_comm/common/elka.h	/^#define PORT_NONE /;"	d
PORT_NUM	src/elka_comm/common/elka.h	/^#define PORT_NUM /;"	d
PORT_RADIO	src/elka_comm/common/elka.h	/^#define PORT_RADIO /;"	d
PORT_TYPE	src/elka_comm/common/elka.h	/^#define PORT_TYPE /;"	d
PORT_UART	src/elka_comm/common/elka.h	/^#define PORT_UART /;"	d
PORT_WIFI	src/elka_comm/common/elka.h	/^#define PORT_WIFI /;"	d
POSIX_SIDE	src/elka_comm/common/elka.h	/^#define POSIX_SIDE /;"	d
POWER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t POWER;          \/*!< SDIO power control register,    Address offset: 0x00 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__IO uint32_t
PR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PR;     \/*!< EXTI Pending register,                   Address offset: 0x14 *\/$/;"	m	struct:__anon5babb8181108	typeref:typename:__IO uint32_t
PR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PR;   \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8181b08	typeref:typename:__IO uint32_t
PRDIT	src/elka_comm/common/elka.h	/^#define PRDIT /;"	d
PRDPT	src/elka_comm/common/elka.h	/^#define PRDPT /;"	d
PREFETCH_ENABLE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define  PREFETCH_ENABLE /;"	d
PRER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PRER;    \/*!< RTC prescaler register,                                   Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
PRIMITIVE_TYPES	tools/genmsg/src/genmsg/msgs.py	/^PRIMITIVE_TYPES = ['int8','uint8','int16','uint16','int32','uint32','int64','uint64','float32','/;"	v
PRIORITY_QUEUE	src/elka_comm/common/elka.h	/^#define PRIORITY_QUEUE /;"	d
PRIVATE	src/modules/stabilizer.c	/^#define PRIVATE$/;"	d	file:
PRIVILEGED_DATA	inc/FreeRTOS/mpu_wrappers.h	/^		#define PRIVILEGED_DATA /;"	d
PRIVILEGED_DATA	inc/FreeRTOS/mpu_wrappers.h	/^	#define PRIVILEGED_DATA$/;"	d
PRIVILEGED_FUNCTION	inc/FreeRTOS/mpu_wrappers.h	/^		#define PRIVILEGED_FUNCTION /;"	d
PRIVILEGED_FUNCTION	inc/FreeRTOS/mpu_wrappers.h	/^		#define PRIVILEGED_FUNCTION$/;"	d
PRIVILEGED_FUNCTION	inc/FreeRTOS/mpu_wrappers.h	/^	#define PRIVILEGED_FUNCTION$/;"	d
PRMIT	src/elka_comm/common/elka.h	/^#define PRMIT /;"	d
PRN_SEPARATOR	tools/genmsg/src/genmsg/names.py	/^PRN_SEPARATOR = '\/'$/;"	v
PROC_SIDE	src/elka_comm/common/elka.h	/^#define PROC_SIDE /;"	d
PROJDEFS_H	inc/FreeRTOS/projdefs.h	/^#define PROJDEFS_H$/;"	d
PSC	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t PSC;         \/*!< TIM prescaler,                       Address offset: 0x28 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
PTPSSIR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PTPSSIR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
PTPTSAR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PTPTSAR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
PTPTSCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PTPTSCR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
PTPTSHR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PTPTSHR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
PTPTSHUR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PTPTSHUR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
PTPTSLR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PTPTSLR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
PTPTSLUR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PTPTSLUR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
PTPTSSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PTPTSSR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
PTPTTHR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PTPTTHR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
PTPTTLR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PTPTTLR;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
PUPDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t PUPDR;    \/*!< GPIO port pull-up\/pull-down register,  Address offset: 0x0C    /;"	m	struct:__anon5babb8181808	typeref:typename:__IO uint32_t
PVDE_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define PVDE_BitNumber /;"	d	file:
PVD_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  PVD_IRQn                    = 1,      \/*!< PVD through EXTI Line detection Interrupt         /;"	e	enum:IRQn
PWR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define PWR /;"	d
PWR_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define PWR_BASE /;"	d
PWR_BackupAccessCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_BackupAccessCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
PWR_BackupRegulatorCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_BackupRegulatorCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
PWR_CR_CSBF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_CSBF /;"	d
PWR_CR_CWUF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_CWUF /;"	d
PWR_CR_DBP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_DBP /;"	d
PWR_CR_FPDS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_FPDS /;"	d
PWR_CR_LPDS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_LPDS /;"	d
PWR_CR_PDDS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PDDS /;"	d
PWR_CR_PLS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS /;"	d
PWR_CR_PLS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_0 /;"	d
PWR_CR_PLS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_1 /;"	d
PWR_CR_PLS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_2 /;"	d
PWR_CR_PLS_LEV0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_LEV0 /;"	d
PWR_CR_PLS_LEV1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_LEV1 /;"	d
PWR_CR_PLS_LEV2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_LEV2 /;"	d
PWR_CR_PLS_LEV3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_LEV3 /;"	d
PWR_CR_PLS_LEV4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_LEV4 /;"	d
PWR_CR_PLS_LEV5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_LEV5 /;"	d
PWR_CR_PLS_LEV6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_LEV6 /;"	d
PWR_CR_PLS_LEV7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PLS_LEV7 /;"	d
PWR_CR_PMODE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PMODE /;"	d
PWR_CR_PVDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CR_PVDE /;"	d
PWR_CSR_BRE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CSR_BRE /;"	d
PWR_CSR_BRR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CSR_BRR /;"	d
PWR_CSR_EWUP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CSR_EWUP /;"	d
PWR_CSR_PVDO	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CSR_PVDO /;"	d
PWR_CSR_REGRDY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CSR_REGRDY /;"	d
PWR_CSR_SBF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CSR_SBF /;"	d
PWR_CSR_WUF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  PWR_CSR_WUF /;"	d
PWR_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_ClearFlag(uint32_t PWR_FLAG)$/;"	f	typeref:typename:void
PWR_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_DeInit(void)$/;"	f	typeref:typename:void
PWR_EnterSTANDBYMode	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_EnterSTANDBYMode(void)$/;"	f	typeref:typename:void
PWR_EnterSTOPMode	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)$/;"	f	typeref:typename:void
PWR_FLAG_BRR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_FLAG_BRR /;"	d
PWR_FLAG_PVDO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_FLAG_PVDO /;"	d
PWR_FLAG_REGRDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_FLAG_REGRDY /;"	d
PWR_FLAG_SB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_FLAG_SB /;"	d
PWR_FLAG_WU	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_FLAG_WU /;"	d
PWR_FlashPowerDownCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_FlashPowerDownCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
PWR_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)$/;"	f	typeref:typename:FlagStatus
PWR_HighPerformanceModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_HighPerformanceModeCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
PWR_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^#define PWR_OFFSET /;"	d	file:
PWR_PVDCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_PVDCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
PWR_PVDLevelConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)$/;"	f	typeref:typename:void
PWR_PVDLevel_0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_PVDLevel_0 /;"	d
PWR_PVDLevel_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_PVDLevel_1 /;"	d
PWR_PVDLevel_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_PVDLevel_2 /;"	d
PWR_PVDLevel_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_PVDLevel_3 /;"	d
PWR_PVDLevel_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_PVDLevel_4 /;"	d
PWR_PVDLevel_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_PVDLevel_5 /;"	d
PWR_PVDLevel_6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_PVDLevel_6 /;"	d
PWR_PVDLevel_7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_PVDLevel_7 /;"	d
PWR_PWRCTRL_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define PWR_PWRCTRL_MASK /;"	d	file:
PWR_Regulator_LowPower	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_Regulator_LowPower /;"	d
PWR_Regulator_ON	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_Regulator_ON /;"	d
PWR_STOPEntry_WFE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_STOPEntry_WFE /;"	d
PWR_STOPEntry_WFI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define PWR_STOPEntry_WFI /;"	d
PWR_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} PWR_TypeDef;$/;"	t	typeref:struct:__anon5babb8181c08
PWR_WakeUpPinCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.c	/^void PWR_WakeUpPinCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
PX4FLOW_H_	inc/drivers/px4flow.h	/^#define PX4FLOW_H_$/;"	d
PX4Port	src/elka_comm/posix/elka_devices.cpp	/^elka::PX4Port::PX4Port(uint8_t port_num, uint8_t port_type,$/;"	f	class:elka::PX4Port
PX4Port	src/elka_comm/posix/elka_devices.h	/^class elka::PX4Port : public elka::CommPort {$/;"	c	class:elka
PX4_ADDRESS	inc/drivers/px4flow.h	/^#define PX4_ADDRESS /;"	d
PYBIND11_MODULE	src/elka_comm/common/pyelka_common.cpp	/^PYBIND11_MODULE(elka_comm__common, m) {$/;"	f
PYBIND11_MODULE	src/elka_comm/gnd_station/pyelka_gnd_station.cpp	/^PYBIND11_MODULE(elka_comm__gnd_station, m) {$/;"	f
PYBIND11_MODULE	src/elka_comm/pyelka_comm.cpp	/^PYBIND11_MODULE(elka_comm, m) {$/;"	f
PYELKA_COMMON_H	src/elka_comm/common/pyelka_common.h	/^#define PYELKA_COMMON_H$/;"	d
PendSV_Handler	src/drivers/nvic.c	/^void PendSV_Handler(void)$/;"	f	typeref:typename:void
PendSV_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  PendSV_IRQn                 = -2,     \/*!< 14 Cortex-M4 Pend SV Interrupt                    /;"	e	enum:IRQn
Pilot_ROS	inc/serial_tasks.h	/^struct Pilot_ROS$/;"	s
Power_Mode	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t Power_Mode;                         \/* Power-down\/Active Mode *\/$/;"	m	struct:__anon556faaba0108	typeref:typename:uint8_t
PrimaryROSState	src/serial_tasks.c	/^ROS_Type PrimaryROSState = {0,{0}};$/;"	v	typeref:typename:ROS_Type
PrimarySpektrumState	src/main.c	/^SpektrumStateType PrimarySpektrumState = {0,0,0,{0}};$/;"	v	typeref:typename:SpektrumStateType
Providing cmake code to catkin	tools/genmsg/doc/developer.rst	/^Providing cmake code to catkin$/;"	s	chapter:Developer documenation
PyBROADCAST_MSG_ID	src/elka_comm/common/elka.h	/^#define PyBROADCAST_MSG_ID /;"	d
PyCommPort	src/elka_comm/common/pyelka_common.h	/^template <class CommPortBase = CommPort> struct PyCommPort : public CommPortBase {$/;"	s	namespace:elka
PyDEV_PROP_ELKA_SIDE	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_ELKA_SIDE /;"	d
PyDEV_PROP_FLIGHT_CONTROLLER	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_FLIGHT_CONTROLLER /;"	d
PyDEV_PROP_GROUND_STATION	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_GROUND_STATION /;"	d
PyDEV_PROP_HAS_CAMERA	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_HAS_CAMERA /;"	d
PyDEV_PROP_HAS_MOTORS	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_HAS_MOTORS /;"	d
PyDEV_PROP_HW_CONNECTED	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_HW_CONNECTED /;"	d
PyDEV_PROP_PERFORM_LOCALIZATION	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_PERFORM_LOCALIZATION /;"	d
PyDEV_PROP_POSIX_SIDE	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_POSIX_SIDE /;"	d
PyDEV_PROP_QURT_SIDE	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_QURT_SIDE /;"	d
PyDEV_PROP_SENSE_LOCATION	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_SENSE_LOCATION /;"	d
PyDEV_PROP_SPIN_MOTORS	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_SPIN_MOTORS /;"	d
PyDEV_PROP_TRANSMISSION_CTL	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_TRANSMISSION_CTL /;"	d
PyDEV_PROP_USE_CAMERA	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_USE_CAMERA /;"	d
PyDEV_PROP_WIRELESS_CONNECTED	src/elka_comm/common/elka.h	/^#define PyDEV_PROP_WIRELESS_CONNECTED /;"	d
PyGroundPort	src/elka_comm/gnd_station/pyelka_gnd_station.h	/^template <class GroundPortBase = GroundPort> struct PyGroundPort : public PyCommPort<GroundPortB/;"	s	namespace:elka
Q	inc/CMSIS/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          */;"	m	struct:__anon7471197e010a::__anon7471197e0208	typeref:typename:uint32_t:1
Q	inc/CMSIS/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:1
QUEUE_H	inc/FreeRTOS/queue.h	/^#define QUEUE_H$/;"	d
QUEUE_REGISTRY_ITEM	src/FreeRTOS/queue.c	/^	typedef struct QUEUE_REGISTRY_ITEM$/;"	s	file:
QURT_SIDE	src/elka_comm/common/elka.h	/^#define QURT_SIDE /;"	d
QueueDefinition	src/FreeRTOS/queue.c	/^typedef struct QueueDefinition$/;"	s	file:
RADIO_DIS_CE	src/drivers/nrf24l01.c	/^#define RADIO_DIS_CE(/;"	d	file:
RADIO_DIS_CS	src/drivers/nrf24l01.c	/^#define RADIO_DIS_CS(/;"	d	file:
RADIO_EN_CE	src/drivers/nrf24l01.c	/^#define RADIO_EN_CE(/;"	d	file:
RADIO_EN_CS	src/drivers/nrf24l01.c	/^#define RADIO_EN_CS(/;"	d	file:
RADIO_GPIO_CE	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_CE /;"	d	file:
RADIO_GPIO_CE_PERIF	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_CE_PERIF /;"	d	file:
RADIO_GPIO_CE_PORT	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_CE_PORT /;"	d	file:
RADIO_GPIO_CS	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_CS /;"	d	file:
RADIO_GPIO_CS_PERIF	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_CS_PERIF /;"	d	file:
RADIO_GPIO_CS_PORT	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_CS_PORT /;"	d	file:
RADIO_GPIO_IRQ	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_IRQ /;"	d	file:
RADIO_GPIO_IRQ_LINE	src/drivers/exti.c	/^#define RADIO_GPIO_IRQ_LINE /;"	d	file:
RADIO_GPIO_IRQ_LINE	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_IRQ_LINE /;"	d	file:
RADIO_GPIO_IRQ_PERIF	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_IRQ_PERIF /;"	d	file:
RADIO_GPIO_IRQ_PORT	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_IRQ_PORT /;"	d	file:
RADIO_GPIO_IRQ_SRC	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_IRQ_SRC /;"	d	file:
RADIO_GPIO_IRQ_SRC_PORT	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_IRQ_SRC_PORT /;"	d	file:
RADIO_GPIO_SPI_CLK	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_SPI_CLK /;"	d	file:
RADIO_GPIO_SPI_MISO	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_SPI_MISO /;"	d	file:
RADIO_GPIO_SPI_MOSI	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_SPI_MOSI /;"	d	file:
RADIO_GPIO_SPI_PORT	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_SPI_PORT /;"	d	file:
RADIO_GPIO_SPI_SCK	src/drivers/nrf24l01.c	/^#define RADIO_GPIO_SPI_SCK /;"	d	file:
RADIO_RATE_1M	inc/drivers/nrf24l01.h	/^#define RADIO_RATE_1M /;"	d
RADIO_RATE_250K	inc/drivers/nrf24l01.h	/^#define RADIO_RATE_250K /;"	d
RADIO_RATE_2M	inc/drivers/nrf24l01.h	/^#define RADIO_RATE_2M /;"	d
RADIO_SPI	src/drivers/nrf24l01.c	/^#define RADIO_SPI /;"	d	file:
RADIO_SPI_CLK	src/drivers/nrf24l01.c	/^#define RADIO_SPI_CLK /;"	d	file:
RAND_MAX_32	src/elka_comm/common/elka.cpp	/^#define RAND_MAX_32 /;"	d	file:
RASR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Si/;"	m	struct:__anon7471197e0f08	typeref:typename:__IO uint32_t
RASR_A1	inc/CMSIS/core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribut/;"	m	struct:__anon7471197e0f08	typeref:typename:__IO uint32_t
RASR_A2	inc/CMSIS/core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribut/;"	m	struct:__anon7471197e0f08	typeref:typename:__IO uint32_t
RASR_A3	inc/CMSIS/core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribut/;"	m	struct:__anon7471197e0f08	typeref:typename:__IO uint32_t
RBAR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon7471197e0f08	typeref:typename:__IO uint32_t
RBAR_A1	inc/CMSIS/core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Add/;"	m	struct:__anon7471197e0f08	typeref:typename:__IO uint32_t
RBAR_A2	inc/CMSIS/core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Add/;"	m	struct:__anon7471197e0f08	typeref:typename:__IO uint32_t
RBAR_A3	inc/CMSIS/core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Add/;"	m	struct:__anon7471197e0f08	typeref:typename:__IO uint32_t
RCC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RCC /;"	d
RCC_AHB1ENR_BKPSRAMEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_BKPSRAMEN /;"	d
RCC_AHB1ENR_CRCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_CRCEN /;"	d
RCC_AHB1ENR_DMA1EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_DMA1EN /;"	d
RCC_AHB1ENR_DMA2EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_DMA2EN /;"	d
RCC_AHB1ENR_ETHMACEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_ETHMACEN /;"	d
RCC_AHB1ENR_ETHMACPTPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_ETHMACPTPEN /;"	d
RCC_AHB1ENR_ETHMACRXEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_ETHMACRXEN /;"	d
RCC_AHB1ENR_ETHMACTXEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_ETHMACTXEN /;"	d
RCC_AHB1ENR_GPIOAEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_GPIOAEN /;"	d
RCC_AHB1ENR_GPIOBEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_GPIOBEN /;"	d
RCC_AHB1ENR_GPIOCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_GPIOCEN /;"	d
RCC_AHB1ENR_GPIODEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_GPIODEN /;"	d
RCC_AHB1ENR_GPIOEEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_GPIOEEN /;"	d
RCC_AHB1ENR_GPIOFEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_GPIOFEN /;"	d
RCC_AHB1ENR_GPIOGEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_GPIOGEN /;"	d
RCC_AHB1ENR_GPIOHEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_GPIOHEN /;"	d
RCC_AHB1ENR_GPIOIEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_GPIOIEN /;"	d
RCC_AHB1ENR_OTGHSEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_OTGHSEN /;"	d
RCC_AHB1ENR_OTGHSULPIEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1ENR_OTGHSULPIEN /;"	d
RCC_AHB1LPENR_BKPSRAMLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_BKPSRAMLPEN /;"	d
RCC_AHB1LPENR_CRCLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_CRCLPEN /;"	d
RCC_AHB1LPENR_DMA1LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_DMA1LPEN /;"	d
RCC_AHB1LPENR_DMA2LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_DMA2LPEN /;"	d
RCC_AHB1LPENR_ETHMACLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_ETHMACLPEN /;"	d
RCC_AHB1LPENR_ETHMACPTPLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_ETHMACPTPLPEN /;"	d
RCC_AHB1LPENR_ETHMACRXLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_ETHMACRXLPEN /;"	d
RCC_AHB1LPENR_ETHMACTXLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_ETHMACTXLPEN /;"	d
RCC_AHB1LPENR_FLITFLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_FLITFLPEN /;"	d
RCC_AHB1LPENR_GPIOALPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_GPIOALPEN /;"	d
RCC_AHB1LPENR_GPIOBLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_GPIOBLPEN /;"	d
RCC_AHB1LPENR_GPIOCLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_GPIOCLPEN /;"	d
RCC_AHB1LPENR_GPIODLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_GPIODLPEN /;"	d
RCC_AHB1LPENR_GPIOELPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_GPIOELPEN /;"	d
RCC_AHB1LPENR_GPIOFLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_GPIOFLPEN /;"	d
RCC_AHB1LPENR_GPIOGLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_GPIOGLPEN /;"	d
RCC_AHB1LPENR_GPIOHLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_GPIOHLPEN /;"	d
RCC_AHB1LPENR_GPIOILPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_GPIOILPEN /;"	d
RCC_AHB1LPENR_OTGHSLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_OTGHSLPEN /;"	d
RCC_AHB1LPENR_OTGHSULPILPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_OTGHSULPILPEN /;"	d
RCC_AHB1LPENR_SRAM1LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_SRAM1LPEN /;"	d
RCC_AHB1LPENR_SRAM2LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1LPENR_SRAM2LPEN /;"	d
RCC_AHB1PeriphClockCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB1PeriphClockLPModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB1PeriphResetCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB1Periph_BKPSRAM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_BKPSRAM /;"	d
RCC_AHB1Periph_CRC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_CRC /;"	d
RCC_AHB1Periph_DMA1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_DMA1 /;"	d
RCC_AHB1Periph_DMA2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_DMA2 /;"	d
RCC_AHB1Periph_ETH_MAC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_ETH_MAC /;"	d
RCC_AHB1Periph_ETH_MAC_PTP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_ETH_MAC_PTP /;"	d
RCC_AHB1Periph_ETH_MAC_Rx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_ETH_MAC_Rx /;"	d
RCC_AHB1Periph_ETH_MAC_Tx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_ETH_MAC_Tx /;"	d
RCC_AHB1Periph_FLITF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_FLITF /;"	d
RCC_AHB1Periph_GPIOA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_GPIOA /;"	d
RCC_AHB1Periph_GPIOB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_GPIOB /;"	d
RCC_AHB1Periph_GPIOC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_GPIOC /;"	d
RCC_AHB1Periph_GPIOD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_GPIOD /;"	d
RCC_AHB1Periph_GPIOE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_GPIOE /;"	d
RCC_AHB1Periph_GPIOF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_GPIOF /;"	d
RCC_AHB1Periph_GPIOG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_GPIOG /;"	d
RCC_AHB1Periph_GPIOH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_GPIOH /;"	d
RCC_AHB1Periph_GPIOI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_GPIOI /;"	d
RCC_AHB1Periph_OTG_HS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_OTG_HS /;"	d
RCC_AHB1Periph_OTG_HS_ULPI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_OTG_HS_ULPI /;"	d
RCC_AHB1Periph_SRAM1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_SRAM1 /;"	d
RCC_AHB1Periph_SRAM2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB1Periph_SRAM2 /;"	d
RCC_AHB1RSTR_CRCRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_CRCRST /;"	d
RCC_AHB1RSTR_DMA1RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_DMA1RST /;"	d
RCC_AHB1RSTR_DMA2RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_DMA2RST /;"	d
RCC_AHB1RSTR_ETHMACRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_ETHMACRST /;"	d
RCC_AHB1RSTR_GPIOARST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_GPIOARST /;"	d
RCC_AHB1RSTR_GPIOBRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_GPIOBRST /;"	d
RCC_AHB1RSTR_GPIOCRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_GPIOCRST /;"	d
RCC_AHB1RSTR_GPIODRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_GPIODRST /;"	d
RCC_AHB1RSTR_GPIOERST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_GPIOERST /;"	d
RCC_AHB1RSTR_GPIOFRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_GPIOFRST /;"	d
RCC_AHB1RSTR_GPIOGRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_GPIOGRST /;"	d
RCC_AHB1RSTR_GPIOHRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_GPIOHRST /;"	d
RCC_AHB1RSTR_GPIOIRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_GPIOIRST /;"	d
RCC_AHB1RSTR_OTGHRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB1RSTR_OTGHRST /;"	d
RCC_AHB2ENR_CRYPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2ENR_CRYPEN /;"	d
RCC_AHB2ENR_DCMIEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2ENR_DCMIEN /;"	d
RCC_AHB2ENR_HASHEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2ENR_HASHEN /;"	d
RCC_AHB2ENR_OTGFSEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2ENR_OTGFSEN /;"	d
RCC_AHB2ENR_RNGEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2ENR_RNGEN /;"	d
RCC_AHB2LPENR_CRYPLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2LPENR_CRYPLPEN /;"	d
RCC_AHB2LPENR_DCMILPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2LPENR_DCMILPEN /;"	d
RCC_AHB2LPENR_HASHLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2LPENR_HASHLPEN /;"	d
RCC_AHB2LPENR_OTGFSLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2LPENR_OTGFSLPEN /;"	d
RCC_AHB2LPENR_RNGLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2LPENR_RNGLPEN /;"	d
RCC_AHB2PeriphClockCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB2PeriphClockLPModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB2PeriphResetCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB2Periph_CRYP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB2Periph_CRYP /;"	d
RCC_AHB2Periph_DCMI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB2Periph_DCMI /;"	d
RCC_AHB2Periph_HASH	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB2Periph_HASH /;"	d
RCC_AHB2Periph_OTG_FS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB2Periph_OTG_FS /;"	d
RCC_AHB2Periph_RNG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB2Periph_RNG /;"	d
RCC_AHB2RSTR_CRYPRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2RSTR_CRYPRST /;"	d
RCC_AHB2RSTR_DCMIRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2RSTR_DCMIRST /;"	d
RCC_AHB2RSTR_HSAHRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2RSTR_HSAHRST /;"	d
RCC_AHB2RSTR_OTGFSRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2RSTR_OTGFSRST /;"	d
RCC_AHB2RSTR_RNGRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB2RSTR_RNGRST /;"	d
RCC_AHB3ENR_FSMCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB3ENR_FSMCEN /;"	d
RCC_AHB3LPENR_FSMCLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB3LPENR_FSMCLPEN /;"	d
RCC_AHB3PeriphClockCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB3PeriphClockLPModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB3PeriphResetCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB3Periph_FSMC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_AHB3Periph_FSMC /;"	d
RCC_AHB3RSTR_FSMCRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_AHB3RSTR_FSMCRST /;"	d
RCC_APB1ENR_CAN1EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_CAN1EN /;"	d
RCC_APB1ENR_CAN2EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_CAN2EN /;"	d
RCC_APB1ENR_DACEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_DACEN /;"	d
RCC_APB1ENR_I2C1EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_I2C1EN /;"	d
RCC_APB1ENR_I2C2EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_I2C2EN /;"	d
RCC_APB1ENR_I2C3EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_I2C3EN /;"	d
RCC_APB1ENR_PWREN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_PWREN /;"	d
RCC_APB1ENR_SPI2EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_SPI2EN /;"	d
RCC_APB1ENR_SPI3EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_SPI3EN /;"	d
RCC_APB1ENR_TIM12EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_TIM12EN /;"	d
RCC_APB1ENR_TIM13EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_TIM13EN /;"	d
RCC_APB1ENR_TIM14EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_TIM14EN /;"	d
RCC_APB1ENR_TIM2EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_TIM2EN /;"	d
RCC_APB1ENR_TIM3EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_TIM3EN /;"	d
RCC_APB1ENR_TIM4EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_TIM4EN /;"	d
RCC_APB1ENR_TIM5EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_TIM5EN /;"	d
RCC_APB1ENR_TIM6EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_TIM6EN /;"	d
RCC_APB1ENR_TIM7EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_TIM7EN /;"	d
RCC_APB1ENR_UART4EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_UART4EN /;"	d
RCC_APB1ENR_UART5EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_UART5EN /;"	d
RCC_APB1ENR_USART2EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_USART2EN /;"	d
RCC_APB1ENR_USART3EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_USART3EN /;"	d
RCC_APB1ENR_WWDGEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1ENR_WWDGEN /;"	d
RCC_APB1LPENR_CAN1LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_CAN1LPEN /;"	d
RCC_APB1LPENR_CAN2LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_CAN2LPEN /;"	d
RCC_APB1LPENR_DACLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_DACLPEN /;"	d
RCC_APB1LPENR_I2C1LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_I2C1LPEN /;"	d
RCC_APB1LPENR_I2C2LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_I2C2LPEN /;"	d
RCC_APB1LPENR_I2C3LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_I2C3LPEN /;"	d
RCC_APB1LPENR_PWRLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_PWRLPEN /;"	d
RCC_APB1LPENR_SPI2LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_SPI2LPEN /;"	d
RCC_APB1LPENR_SPI3LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_SPI3LPEN /;"	d
RCC_APB1LPENR_TIM12LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_TIM12LPEN /;"	d
RCC_APB1LPENR_TIM13LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_TIM13LPEN /;"	d
RCC_APB1LPENR_TIM14LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_TIM14LPEN /;"	d
RCC_APB1LPENR_TIM2LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_TIM2LPEN /;"	d
RCC_APB1LPENR_TIM3LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_TIM3LPEN /;"	d
RCC_APB1LPENR_TIM4LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_TIM4LPEN /;"	d
RCC_APB1LPENR_TIM5LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_TIM5LPEN /;"	d
RCC_APB1LPENR_TIM6LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_TIM6LPEN /;"	d
RCC_APB1LPENR_TIM7LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_TIM7LPEN /;"	d
RCC_APB1LPENR_UART4LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_UART4LPEN /;"	d
RCC_APB1LPENR_UART5LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_UART5LPEN /;"	d
RCC_APB1LPENR_USART2LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_USART2LPEN /;"	d
RCC_APB1LPENR_USART3LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_USART3LPEN /;"	d
RCC_APB1LPENR_WWDGLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1LPENR_WWDGLPEN /;"	d
RCC_APB1PeriphClockCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB1PeriphClockLPModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB1PeriphResetCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB1Periph_CAN1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_CAN1 /;"	d
RCC_APB1Periph_CAN2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_CAN2 /;"	d
RCC_APB1Periph_DAC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_DAC /;"	d
RCC_APB1Periph_I2C1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_I2C1 /;"	d
RCC_APB1Periph_I2C2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_I2C2 /;"	d
RCC_APB1Periph_I2C3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_I2C3 /;"	d
RCC_APB1Periph_PWR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_PWR /;"	d
RCC_APB1Periph_SPI2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_SPI2 /;"	d
RCC_APB1Periph_SPI3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_SPI3 /;"	d
RCC_APB1Periph_TIM12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_TIM12 /;"	d
RCC_APB1Periph_TIM13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_TIM13 /;"	d
RCC_APB1Periph_TIM14	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_TIM14 /;"	d
RCC_APB1Periph_TIM2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_TIM2 /;"	d
RCC_APB1Periph_TIM3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_TIM3 /;"	d
RCC_APB1Periph_TIM4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_TIM4 /;"	d
RCC_APB1Periph_TIM5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_TIM5 /;"	d
RCC_APB1Periph_TIM6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_TIM6 /;"	d
RCC_APB1Periph_TIM7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_TIM7 /;"	d
RCC_APB1Periph_UART4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_UART4 /;"	d
RCC_APB1Periph_UART5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_UART5 /;"	d
RCC_APB1Periph_USART2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_USART2 /;"	d
RCC_APB1Periph_USART3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_USART3 /;"	d
RCC_APB1Periph_WWDG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB1Periph_WWDG /;"	d
RCC_APB1RSTR_CAN1RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_CAN1RST /;"	d
RCC_APB1RSTR_CAN2RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_CAN2RST /;"	d
RCC_APB1RSTR_DACRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_DACRST /;"	d
RCC_APB1RSTR_I2C1RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_I2C1RST /;"	d
RCC_APB1RSTR_I2C2RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_I2C2RST /;"	d
RCC_APB1RSTR_I2C3RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_I2C3RST /;"	d
RCC_APB1RSTR_PWRRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_PWRRST /;"	d
RCC_APB1RSTR_SPI2RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_SPI2RST /;"	d
RCC_APB1RSTR_SPI3RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_SPI3RST /;"	d
RCC_APB1RSTR_TIM12RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_TIM12RST /;"	d
RCC_APB1RSTR_TIM13RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_TIM13RST /;"	d
RCC_APB1RSTR_TIM14RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_TIM14RST /;"	d
RCC_APB1RSTR_TIM2RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_TIM2RST /;"	d
RCC_APB1RSTR_TIM3RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_TIM3RST /;"	d
RCC_APB1RSTR_TIM4RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_TIM4RST /;"	d
RCC_APB1RSTR_TIM5RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_TIM5RST /;"	d
RCC_APB1RSTR_TIM6RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_TIM6RST /;"	d
RCC_APB1RSTR_TIM7RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_TIM7RST /;"	d
RCC_APB1RSTR_UART4RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_UART4RST /;"	d
RCC_APB1RSTR_UART5RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_UART5RST /;"	d
RCC_APB1RSTR_USART2RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_USART2RST /;"	d
RCC_APB1RSTR_USART3RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_USART3RST /;"	d
RCC_APB1RSTR_WWDGEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB1RSTR_WWDGEN /;"	d
RCC_APB2ENR_ADC1EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_ADC1EN /;"	d
RCC_APB2ENR_ADC2EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_ADC2EN /;"	d
RCC_APB2ENR_ADC3EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_ADC3EN /;"	d
RCC_APB2ENR_SDIOEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_SDIOEN /;"	d
RCC_APB2ENR_SPI1EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_SPI1EN /;"	d
RCC_APB2ENR_SYSCFGEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_SYSCFGEN /;"	d
RCC_APB2ENR_TIM10EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_TIM10EN /;"	d
RCC_APB2ENR_TIM11EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_TIM11EN /;"	d
RCC_APB2ENR_TIM1EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_TIM1EN /;"	d
RCC_APB2ENR_TIM8EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_TIM8EN /;"	d
RCC_APB2ENR_TIM9EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_TIM9EN /;"	d
RCC_APB2ENR_USART1EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_USART1EN /;"	d
RCC_APB2ENR_USART6EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2ENR_USART6EN /;"	d
RCC_APB2LPENR_ADC1LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_ADC1LPEN /;"	d
RCC_APB2LPENR_ADC2PEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_ADC2PEN /;"	d
RCC_APB2LPENR_ADC3LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_ADC3LPEN /;"	d
RCC_APB2LPENR_SDIOLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_SDIOLPEN /;"	d
RCC_APB2LPENR_SPI1LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_SPI1LPEN /;"	d
RCC_APB2LPENR_SYSCFGLPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_SYSCFGLPEN /;"	d
RCC_APB2LPENR_TIM10LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_TIM10LPEN /;"	d
RCC_APB2LPENR_TIM11LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_TIM11LPEN /;"	d
RCC_APB2LPENR_TIM1LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_TIM1LPEN /;"	d
RCC_APB2LPENR_TIM8LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_TIM8LPEN /;"	d
RCC_APB2LPENR_TIM9LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_TIM9LPEN /;"	d
RCC_APB2LPENR_USART1LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_USART1LPEN /;"	d
RCC_APB2LPENR_USART6LPEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2LPENR_USART6LPEN /;"	d
RCC_APB2PeriphClockCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB2PeriphClockLPModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB2PeriphResetCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB2Periph_ADC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_ADC /;"	d
RCC_APB2Periph_ADC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_ADC1 /;"	d
RCC_APB2Periph_ADC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_ADC2 /;"	d
RCC_APB2Periph_ADC3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_ADC3 /;"	d
RCC_APB2Periph_SDIO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_SDIO /;"	d
RCC_APB2Periph_SPI1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_SPI1 /;"	d
RCC_APB2Periph_SYSCFG	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_SYSCFG /;"	d
RCC_APB2Periph_TIM1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_TIM1 /;"	d
RCC_APB2Periph_TIM10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_TIM10 /;"	d
RCC_APB2Periph_TIM11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_TIM11 /;"	d
RCC_APB2Periph_TIM8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_TIM8 /;"	d
RCC_APB2Periph_TIM9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_TIM9 /;"	d
RCC_APB2Periph_USART1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_USART1 /;"	d
RCC_APB2Periph_USART6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_APB2Periph_USART6 /;"	d
RCC_APB2RSTR_ADCRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_ADCRST /;"	d
RCC_APB2RSTR_SDIORST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_SDIORST /;"	d
RCC_APB2RSTR_SPI1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_SPI1 /;"	d
RCC_APB2RSTR_SYSCFGRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_SYSCFGRST /;"	d
RCC_APB2RSTR_TIM10RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_TIM10RST /;"	d
RCC_APB2RSTR_TIM11RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_TIM11RST /;"	d
RCC_APB2RSTR_TIM1RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_TIM1RST /;"	d
RCC_APB2RSTR_TIM8RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_TIM8RST /;"	d
RCC_APB2RSTR_TIM9RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_TIM9RST /;"	d
RCC_APB2RSTR_USART1RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_USART1RST /;"	d
RCC_APB2RSTR_USART6RST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_APB2RSTR_USART6RST /;"	d
RCC_AdjustHSICalibrationValue	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)$/;"	f	typeref:typename:void
RCC_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RCC_BASE /;"	d
RCC_BDCR_BDRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_BDCR_BDRST /;"	d
RCC_BDCR_LSEBYP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_BDCR_LSEBYP /;"	d
RCC_BDCR_LSEON	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_BDCR_LSEON /;"	d
RCC_BDCR_LSERDY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_BDCR_LSERDY /;"	d
RCC_BDCR_RTCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_BDCR_RTCEN /;"	d
RCC_BDCR_RTCSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_BDCR_RTCSEL /;"	d
RCC_BDCR_RTCSEL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_BDCR_RTCSEL_0 /;"	d
RCC_BDCR_RTCSEL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_BDCR_RTCSEL_1 /;"	d
RCC_BackupResetCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_BackupResetCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_CFGR_HPRE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE /;"	d
RCC_CFGR_HPRE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_0 /;"	d
RCC_CFGR_HPRE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_1 /;"	d
RCC_CFGR_HPRE_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_2 /;"	d
RCC_CFGR_HPRE_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_3 /;"	d
RCC_CFGR_HPRE_DIV1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_DIV1 /;"	d
RCC_CFGR_HPRE_DIV128	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_DIV128 /;"	d
RCC_CFGR_HPRE_DIV16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_DIV16 /;"	d
RCC_CFGR_HPRE_DIV2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_DIV2 /;"	d
RCC_CFGR_HPRE_DIV256	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_DIV256 /;"	d
RCC_CFGR_HPRE_DIV4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_DIV4 /;"	d
RCC_CFGR_HPRE_DIV512	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_DIV512 /;"	d
RCC_CFGR_HPRE_DIV64	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_DIV64 /;"	d
RCC_CFGR_HPRE_DIV8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_HPRE_DIV8 /;"	d
RCC_CFGR_I2SSRC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_I2SSRC /;"	d
RCC_CFGR_MCO1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO1 /;"	d
RCC_CFGR_MCO1PRE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO1PRE /;"	d
RCC_CFGR_MCO1PRE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO1PRE_0 /;"	d
RCC_CFGR_MCO1PRE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO1PRE_1 /;"	d
RCC_CFGR_MCO1PRE_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO1PRE_2 /;"	d
RCC_CFGR_MCO1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO1_0 /;"	d
RCC_CFGR_MCO1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO1_1 /;"	d
RCC_CFGR_MCO2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO2 /;"	d
RCC_CFGR_MCO2PRE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO2PRE /;"	d
RCC_CFGR_MCO2PRE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO2PRE_0 /;"	d
RCC_CFGR_MCO2PRE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO2PRE_1 /;"	d
RCC_CFGR_MCO2PRE_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO2PRE_2 /;"	d
RCC_CFGR_MCO2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO2_0 /;"	d
RCC_CFGR_MCO2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_MCO2_1 /;"	d
RCC_CFGR_PPRE1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE1 /;"	d
RCC_CFGR_PPRE1_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE1_0 /;"	d
RCC_CFGR_PPRE1_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE1_1 /;"	d
RCC_CFGR_PPRE1_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE1_2 /;"	d
RCC_CFGR_PPRE1_DIV1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE1_DIV1 /;"	d
RCC_CFGR_PPRE1_DIV16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE1_DIV16 /;"	d
RCC_CFGR_PPRE1_DIV2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE1_DIV2 /;"	d
RCC_CFGR_PPRE1_DIV4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE1_DIV4 /;"	d
RCC_CFGR_PPRE1_DIV8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE1_DIV8 /;"	d
RCC_CFGR_PPRE2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE2 /;"	d
RCC_CFGR_PPRE2_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE2_0 /;"	d
RCC_CFGR_PPRE2_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE2_1 /;"	d
RCC_CFGR_PPRE2_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE2_2 /;"	d
RCC_CFGR_PPRE2_DIV1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE2_DIV1 /;"	d
RCC_CFGR_PPRE2_DIV16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE2_DIV16 /;"	d
RCC_CFGR_PPRE2_DIV2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE2_DIV2 /;"	d
RCC_CFGR_PPRE2_DIV4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE2_DIV4 /;"	d
RCC_CFGR_PPRE2_DIV8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_PPRE2_DIV8 /;"	d
RCC_CFGR_RTCPRE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_RTCPRE /;"	d
RCC_CFGR_RTCPRE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_RTCPRE_0 /;"	d
RCC_CFGR_RTCPRE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_RTCPRE_1 /;"	d
RCC_CFGR_RTCPRE_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_RTCPRE_2 /;"	d
RCC_CFGR_RTCPRE_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_RTCPRE_3 /;"	d
RCC_CFGR_RTCPRE_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_RTCPRE_4 /;"	d
RCC_CFGR_SW	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SW /;"	d
RCC_CFGR_SWS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SWS /;"	d
RCC_CFGR_SWS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SWS_0 /;"	d
RCC_CFGR_SWS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SWS_1 /;"	d
RCC_CFGR_SWS_HSE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SWS_HSE /;"	d
RCC_CFGR_SWS_HSI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SWS_HSI /;"	d
RCC_CFGR_SWS_PLL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SWS_PLL /;"	d
RCC_CFGR_SW_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SW_0 /;"	d
RCC_CFGR_SW_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SW_1 /;"	d
RCC_CFGR_SW_HSE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SW_HSE /;"	d
RCC_CFGR_SW_HSI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SW_HSI /;"	d
RCC_CFGR_SW_PLL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CFGR_SW_PLL /;"	d
RCC_CIR_CSSC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_CSSC /;"	d
RCC_CIR_CSSF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_CSSF /;"	d
RCC_CIR_HSERDYC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_HSERDYC /;"	d
RCC_CIR_HSERDYF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_HSERDYF /;"	d
RCC_CIR_HSERDYIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_HSERDYIE /;"	d
RCC_CIR_HSIRDYC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_HSIRDYC /;"	d
RCC_CIR_HSIRDYF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_HSIRDYF /;"	d
RCC_CIR_HSIRDYIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_HSIRDYIE /;"	d
RCC_CIR_LSERDYC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_LSERDYC /;"	d
RCC_CIR_LSERDYF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_LSERDYF /;"	d
RCC_CIR_LSERDYIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_LSERDYIE /;"	d
RCC_CIR_LSIRDYC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_LSIRDYC /;"	d
RCC_CIR_LSIRDYF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_LSIRDYF /;"	d
RCC_CIR_LSIRDYIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_LSIRDYIE /;"	d
RCC_CIR_PLLI2SRDYC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_PLLI2SRDYC /;"	d
RCC_CIR_PLLI2SRDYF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_PLLI2SRDYF /;"	d
RCC_CIR_PLLI2SRDYIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_PLLI2SRDYIE /;"	d
RCC_CIR_PLLRDYC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_PLLRDYC /;"	d
RCC_CIR_PLLRDYF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_PLLRDYF /;"	d
RCC_CIR_PLLRDYIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CIR_PLLRDYIE /;"	d
RCC_CR_CSSON	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_CSSON /;"	d
RCC_CR_HSEBYP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSEBYP /;"	d
RCC_CR_HSEON	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSEON /;"	d
RCC_CR_HSERDY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSERDY /;"	d
RCC_CR_HSICAL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSICAL /;"	d
RCC_CR_HSICAL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSICAL_0 /;"	d
RCC_CR_HSICAL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSICAL_1 /;"	d
RCC_CR_HSICAL_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSICAL_2 /;"	d
RCC_CR_HSICAL_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSICAL_3 /;"	d
RCC_CR_HSICAL_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSICAL_4 /;"	d
RCC_CR_HSICAL_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSICAL_5 /;"	d
RCC_CR_HSICAL_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSICAL_6 /;"	d
RCC_CR_HSICAL_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSICAL_7 /;"	d
RCC_CR_HSION	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSION /;"	d
RCC_CR_HSIRDY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSIRDY /;"	d
RCC_CR_HSITRIM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSITRIM /;"	d
RCC_CR_HSITRIM_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSITRIM_0 /;"	d
RCC_CR_HSITRIM_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSITRIM_1 /;"	d
RCC_CR_HSITRIM_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSITRIM_2 /;"	d
RCC_CR_HSITRIM_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSITRIM_3 /;"	d
RCC_CR_HSITRIM_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_HSITRIM_4 /;"	d
RCC_CR_PLLI2SON	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_PLLI2SON /;"	d
RCC_CR_PLLI2SRDY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_PLLI2SRDY /;"	d
RCC_CR_PLLON	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_PLLON /;"	d
RCC_CR_PLLRDY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CR_PLLRDY /;"	d
RCC_CSR_BORRSTF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CSR_BORRSTF /;"	d
RCC_CSR_LPWRRSTF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CSR_LPWRRSTF /;"	d
RCC_CSR_LSION	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CSR_LSION /;"	d
RCC_CSR_LSIRDY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CSR_LSIRDY /;"	d
RCC_CSR_PADRSTF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CSR_PADRSTF /;"	d
RCC_CSR_PORRSTF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CSR_PORRSTF /;"	d
RCC_CSR_RMVF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CSR_RMVF /;"	d
RCC_CSR_SFTRSTF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CSR_SFTRSTF /;"	d
RCC_CSR_WDGRSTF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CSR_WDGRSTF /;"	d
RCC_CSR_WWDGRSTF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_CSR_WWDGRSTF /;"	d
RCC_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_ClearFlag(void)$/;"	f	typeref:typename:void
RCC_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_ClearITPendingBit(uint8_t RCC_IT)$/;"	f	typeref:typename:void
RCC_ClockSecuritySystemCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_ClockSecuritySystemCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_ClocksTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^}RCC_ClocksTypeDef;$/;"	t	typeref:struct:__anon939a4a2d0108
RCC_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_DeInit(void)$/;"	f	typeref:typename:void
RCC_FLAG_BORRST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_BORRST /;"	d
RCC_FLAG_HSERDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_HSERDY /;"	d
RCC_FLAG_HSIRDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_HSIRDY /;"	d
RCC_FLAG_IWDGRST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_IWDGRST /;"	d
RCC_FLAG_LPWRRST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_LPWRRST /;"	d
RCC_FLAG_LSERDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_LSERDY /;"	d
RCC_FLAG_LSIRDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_LSIRDY /;"	d
RCC_FLAG_PINRST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_PINRST /;"	d
RCC_FLAG_PLLI2SRDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_PLLI2SRDY /;"	d
RCC_FLAG_PLLRDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_PLLRDY /;"	d
RCC_FLAG_PORRST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_PORRST /;"	d
RCC_FLAG_SFTRST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_SFTRST /;"	d
RCC_FLAG_WWDGRST	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_FLAG_WWDGRST /;"	d
RCC_GetClocksFreq	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)$/;"	f	typeref:typename:void
RCC_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)$/;"	f	typeref:typename:FlagStatus
RCC_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^ITStatus RCC_GetITStatus(uint8_t RCC_IT)$/;"	f	typeref:typename:ITStatus
RCC_GetSYSCLKSource	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^uint8_t RCC_GetSYSCLKSource(void)$/;"	f	typeref:typename:uint8_t
RCC_HCLKConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_HCLKConfig(uint32_t RCC_SYSCLK)$/;"	f	typeref:typename:void
RCC_HCLK_Div1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_HCLK_Div1 /;"	d
RCC_HCLK_Div16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_HCLK_Div16 /;"	d
RCC_HCLK_Div2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_HCLK_Div2 /;"	d
RCC_HCLK_Div4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_HCLK_Div4 /;"	d
RCC_HCLK_Div8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_HCLK_Div8 /;"	d
RCC_HSEConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_HSEConfig(uint8_t RCC_HSE)$/;"	f	typeref:typename:void
RCC_HSE_Bypass	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_HSE_Bypass /;"	d
RCC_HSE_OFF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_HSE_OFF /;"	d
RCC_HSE_ON	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_HSE_ON /;"	d
RCC_HSICmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_HSICmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_I2S2CLKSource_Ext	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_I2S2CLKSource_Ext /;"	d
RCC_I2S2CLKSource_PLLI2S	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_I2S2CLKSource_PLLI2S /;"	d
RCC_I2SCLKConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)$/;"	f	typeref:typename:void
RCC_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  RCC_IRQn                    = 5,      \/*!< RCC global Interrupt                              /;"	e	enum:IRQn
RCC_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_IT_CSS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_IT_CSS /;"	d
RCC_IT_HSERDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_IT_HSERDY /;"	d
RCC_IT_HSIRDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_IT_HSIRDY /;"	d
RCC_IT_LSERDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_IT_LSERDY /;"	d
RCC_IT_LSIRDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_IT_LSIRDY /;"	d
RCC_IT_PLLI2SRDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_IT_PLLI2SRDY /;"	d
RCC_IT_PLLRDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_IT_PLLRDY /;"	d
RCC_LSEConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_LSEConfig(uint8_t RCC_LSE)$/;"	f	typeref:typename:void
RCC_LSE_Bypass	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_LSE_Bypass /;"	d
RCC_LSE_OFF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_LSE_OFF /;"	d
RCC_LSE_ON	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_LSE_ON /;"	d
RCC_LSICmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_LSICmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_MCO1Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)$/;"	f	typeref:typename:void
RCC_MCO1Div_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO1Div_1 /;"	d
RCC_MCO1Div_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO1Div_2 /;"	d
RCC_MCO1Div_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO1Div_3 /;"	d
RCC_MCO1Div_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO1Div_4 /;"	d
RCC_MCO1Div_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO1Div_5 /;"	d
RCC_MCO1Source_HSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO1Source_HSE /;"	d
RCC_MCO1Source_HSI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO1Source_HSI /;"	d
RCC_MCO1Source_LSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO1Source_LSE /;"	d
RCC_MCO1Source_PLLCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO1Source_PLLCLK /;"	d
RCC_MCO2Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)$/;"	f	typeref:typename:void
RCC_MCO2Div_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO2Div_1 /;"	d
RCC_MCO2Div_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO2Div_2 /;"	d
RCC_MCO2Div_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO2Div_3 /;"	d
RCC_MCO2Div_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO2Div_4 /;"	d
RCC_MCO2Div_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO2Div_5 /;"	d
RCC_MCO2Source_HSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO2Source_HSE /;"	d
RCC_MCO2Source_PLLCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO2Source_PLLCLK /;"	d
RCC_MCO2Source_PLLI2SCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO2Source_PLLI2SCLK /;"	d
RCC_MCO2Source_SYSCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_MCO2Source_SYSCLK /;"	d
RCC_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define RCC_OFFSET /;"	d	file:
RCC_PCLK1Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_PCLK1Config(uint32_t RCC_HCLK)$/;"	f	typeref:typename:void
RCC_PCLK2Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_PCLK2Config(uint32_t RCC_HCLK)$/;"	f	typeref:typename:void
RCC_PLLCFGR_PLLM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLM /;"	d
RCC_PLLCFGR_PLLM_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLM_0 /;"	d
RCC_PLLCFGR_PLLM_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLM_1 /;"	d
RCC_PLLCFGR_PLLM_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLM_2 /;"	d
RCC_PLLCFGR_PLLM_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLM_3 /;"	d
RCC_PLLCFGR_PLLM_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLM_4 /;"	d
RCC_PLLCFGR_PLLM_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLM_5 /;"	d
RCC_PLLCFGR_PLLN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLN /;"	d
RCC_PLLCFGR_PLLN_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLN_0 /;"	d
RCC_PLLCFGR_PLLN_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLN_1 /;"	d
RCC_PLLCFGR_PLLN_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLN_2 /;"	d
RCC_PLLCFGR_PLLN_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLN_3 /;"	d
RCC_PLLCFGR_PLLN_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLN_4 /;"	d
RCC_PLLCFGR_PLLN_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLN_5 /;"	d
RCC_PLLCFGR_PLLN_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLN_6 /;"	d
RCC_PLLCFGR_PLLN_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLN_7 /;"	d
RCC_PLLCFGR_PLLN_8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLN_8 /;"	d
RCC_PLLCFGR_PLLP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLP /;"	d
RCC_PLLCFGR_PLLP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLP_0 /;"	d
RCC_PLLCFGR_PLLP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLP_1 /;"	d
RCC_PLLCFGR_PLLQ	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLQ /;"	d
RCC_PLLCFGR_PLLQ_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLQ_0 /;"	d
RCC_PLLCFGR_PLLQ_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLQ_1 /;"	d
RCC_PLLCFGR_PLLQ_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLQ_2 /;"	d
RCC_PLLCFGR_PLLQ_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLQ_3 /;"	d
RCC_PLLCFGR_PLLSRC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLSRC /;"	d
RCC_PLLCFGR_PLLSRC_HSE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLSRC_HSE /;"	d
RCC_PLLCFGR_PLLSRC_HSI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLCFGR_PLLSRC_HSI /;"	d
RCC_PLLCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_PLLCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_PLLConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t/;"	f	typeref:typename:void
RCC_PLLI2SCFGR_PLLI2SN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN /;"	d
RCC_PLLI2SCFGR_PLLI2SR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_PLLI2SCFGR_PLLI2SR /;"	d
RCC_PLLI2SCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_PLLI2SCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_PLLI2SConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)$/;"	f	typeref:typename:void
RCC_PLLSource_HSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_PLLSource_HSE /;"	d
RCC_PLLSource_HSI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_PLLSource_HSI /;"	d
RCC_RTCCLKCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_RTCCLKCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_RTCCLKConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)$/;"	f	typeref:typename:void
RCC_RTCCLKSource_HSE_Div10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div10 /;"	d
RCC_RTCCLKSource_HSE_Div11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div11 /;"	d
RCC_RTCCLKSource_HSE_Div12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div12 /;"	d
RCC_RTCCLKSource_HSE_Div13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div13 /;"	d
RCC_RTCCLKSource_HSE_Div14	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div14 /;"	d
RCC_RTCCLKSource_HSE_Div15	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div15 /;"	d
RCC_RTCCLKSource_HSE_Div16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div16 /;"	d
RCC_RTCCLKSource_HSE_Div17	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div17 /;"	d
RCC_RTCCLKSource_HSE_Div18	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div18 /;"	d
RCC_RTCCLKSource_HSE_Div19	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div19 /;"	d
RCC_RTCCLKSource_HSE_Div2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div2 /;"	d
RCC_RTCCLKSource_HSE_Div20	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div20 /;"	d
RCC_RTCCLKSource_HSE_Div21	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div21 /;"	d
RCC_RTCCLKSource_HSE_Div22	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div22 /;"	d
RCC_RTCCLKSource_HSE_Div23	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div23 /;"	d
RCC_RTCCLKSource_HSE_Div24	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div24 /;"	d
RCC_RTCCLKSource_HSE_Div25	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div25 /;"	d
RCC_RTCCLKSource_HSE_Div26	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div26 /;"	d
RCC_RTCCLKSource_HSE_Div27	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div27 /;"	d
RCC_RTCCLKSource_HSE_Div28	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div28 /;"	d
RCC_RTCCLKSource_HSE_Div29	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div29 /;"	d
RCC_RTCCLKSource_HSE_Div3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div3 /;"	d
RCC_RTCCLKSource_HSE_Div30	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div30 /;"	d
RCC_RTCCLKSource_HSE_Div31	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div31 /;"	d
RCC_RTCCLKSource_HSE_Div4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div4 /;"	d
RCC_RTCCLKSource_HSE_Div5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div5 /;"	d
RCC_RTCCLKSource_HSE_Div6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div6 /;"	d
RCC_RTCCLKSource_HSE_Div7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div7 /;"	d
RCC_RTCCLKSource_HSE_Div8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div8 /;"	d
RCC_RTCCLKSource_HSE_Div9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div9 /;"	d
RCC_RTCCLKSource_LSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_LSE /;"	d
RCC_RTCCLKSource_LSI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_RTCCLKSource_LSI /;"	d
RCC_SSCGR_INCSTEP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_SSCGR_INCSTEP /;"	d
RCC_SSCGR_MODPER	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_SSCGR_MODPER /;"	d
RCC_SSCGR_SPREADSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_SSCGR_SPREADSEL /;"	d
RCC_SSCGR_SSCGEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  RCC_SSCGR_SSCGEN /;"	d
RCC_SYSCLKConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)$/;"	f	typeref:typename:void
RCC_SYSCLKSource_HSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLKSource_HSE /;"	d
RCC_SYSCLKSource_HSI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLKSource_HSI /;"	d
RCC_SYSCLKSource_PLLCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLKSource_PLLCLK /;"	d
RCC_SYSCLK_Div1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLK_Div1 /;"	d
RCC_SYSCLK_Div128	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLK_Div128 /;"	d
RCC_SYSCLK_Div16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLK_Div16 /;"	d
RCC_SYSCLK_Div2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLK_Div2 /;"	d
RCC_SYSCLK_Div256	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLK_Div256 /;"	d
RCC_SYSCLK_Div4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLK_Div4 /;"	d
RCC_SYSCLK_Div512	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLK_Div512 /;"	d
RCC_SYSCLK_Div64	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLK_Div64 /;"	d
RCC_SYSCLK_Div8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define RCC_SYSCLK_Div8 /;"	d
RCC_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} RCC_TypeDef;$/;"	t	typeref:struct:__anon5babb8181d08
RCC_WaitForHSEStartUp	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^ErrorStatus RCC_WaitForHSEStartUp(void)$/;"	f	typeref:typename:ErrorStatus
RCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t RCR;         \/*!< TIM repetition counter register,     Address offset: 0x30 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
RDHR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t RDHR; \/*!< CAN receive FIFO mailbox data high register *\/$/;"	m	struct:__anon5babb8180708	typeref:typename:__IO uint32_t
RDLR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t RDLR; \/*!< CAN receive FIFO mailbox data low register *\/$/;"	m	struct:__anon5babb8180708	typeref:typename:__IO uint32_t
RDP_KEY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define RDP_KEY /;"	d
RDTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t RDTR; \/*!< CAN receive FIFO mailbox data length control and time stamp register/;"	m	struct:__anon5babb8180708	typeref:typename:__IO uint32_t
READWRITE_CMD	src/utils/stm32f4_discovery_lis302dl.c	/^#define READWRITE_CMD /;"	d	file:
READ_BIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define READ_BIT(/;"	d
READ_REG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define READ_REG(/;"	d
RECALPF_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^#define RECALPF_TIMEOUT /;"	d	file:
RECEIVER_ID	src/elka_comm/common/elka.h	/^#define RECEIVER_ID /;"	d
RECEIVER_PARAMS	src/elka_comm/common/elka.h	/^#define RECEIVER_PARAMS /;"	d
RECENT_ACKS_LEN	src/elka_comm/common/elka.h	/^#define RECENT_ACKS_LEN /;"	d
REG_CONFIG	inc/drivers/nRF24L01reg.h	/^#define REG_CONFIG /;"	d
REG_DYNPD	inc/drivers/nRF24L01reg.h	/^#define REG_DYNPD /;"	d
REG_EN_AA	inc/drivers/nRF24L01reg.h	/^#define REG_EN_AA /;"	d
REG_EN_RXADDR	inc/drivers/nRF24L01reg.h	/^#define REG_EN_RXADDR /;"	d
REG_FEATURE	inc/drivers/nRF24L01reg.h	/^#define REG_FEATURE /;"	d
REG_FIFO_STATUS	inc/drivers/nRF24L01reg.h	/^#define REG_FIFO_STATUS /;"	d
REG_OBSERVE_TX	inc/drivers/nRF24L01reg.h	/^#define REG_OBSERVE_TX /;"	d
REG_RF_CH	inc/drivers/nRF24L01reg.h	/^#define REG_RF_CH /;"	d
REG_RF_SETUP	inc/drivers/nRF24L01reg.h	/^#define REG_RF_SETUP /;"	d
REG_RPD	inc/drivers/nRF24L01reg.h	/^#define REG_RPD /;"	d
REG_RX_ADDR_P0	inc/drivers/nRF24L01reg.h	/^#define REG_RX_ADDR_P0 /;"	d
REG_RX_ADDR_P1	inc/drivers/nRF24L01reg.h	/^#define REG_RX_ADDR_P1 /;"	d
REG_RX_ADDR_P2	inc/drivers/nRF24L01reg.h	/^#define REG_RX_ADDR_P2 /;"	d
REG_RX_ADDR_P3	inc/drivers/nRF24L01reg.h	/^#define REG_RX_ADDR_P3 /;"	d
REG_RX_ADDR_P4	inc/drivers/nRF24L01reg.h	/^#define REG_RX_ADDR_P4 /;"	d
REG_RX_ADDR_P5	inc/drivers/nRF24L01reg.h	/^#define REG_RX_ADDR_P5 /;"	d
REG_RX_PW_P0	inc/drivers/nRF24L01reg.h	/^#define REG_RX_PW_P0 /;"	d
REG_RX_PW_P1	inc/drivers/nRF24L01reg.h	/^#define REG_RX_PW_P1 /;"	d
REG_RX_PW_P2	inc/drivers/nRF24L01reg.h	/^#define REG_RX_PW_P2 /;"	d
REG_RX_PW_P3	inc/drivers/nRF24L01reg.h	/^#define REG_RX_PW_P3 /;"	d
REG_RX_PW_P4	inc/drivers/nRF24L01reg.h	/^#define REG_RX_PW_P4 /;"	d
REG_RX_PW_P5	inc/drivers/nRF24L01reg.h	/^#define REG_RX_PW_P5 /;"	d
REG_SETUP_AW	inc/drivers/nRF24L01reg.h	/^#define REG_SETUP_AW /;"	d
REG_SETUP_RETR	inc/drivers/nRF24L01reg.h	/^#define REG_SETUP_RETR /;"	d
REG_STATUS	inc/drivers/nRF24L01reg.h	/^#define REG_STATUS /;"	d
REG_TX_ADDR	inc/drivers/nRF24L01reg.h	/^#define REG_TX_ADDR /;"	d
RESERVED	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED[2];  \/*!< Reserved, 0x18-0x1C                                         /;"	m	struct:__anon5babb8181908	typeref:typename:uint32_t[2]
RESERVED	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t  RESERVED[52];  \/*!< Reserved, 0x28-0xF4                                         *\/$/;"	m	struct:__anon5babb8182508	typeref:typename:uint32_t[52]
RESERVED0	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon7471197e0b08	typeref:typename:uint32_t[1]
RESERVED0	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon7471197e1008	typeref:typename:uint32_t[1]
RESERVED0	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon7471197e0908	typeref:typename:uint32_t[24]
RESERVED0	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon7471197e0a08	typeref:typename:uint32_t[5]
RESERVED0	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon7471197e0d08	typeref:typename:uint32_t[864]
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED0;   \/*!< Reserved, 0x02                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED0;  \/*!< Reserved, 0x02                                                /;"	m	struct:__anon5babb8182008	typeref:typename:uint16_t
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED0;  \/*!< Reserved, 0x02                                                /;"	m	struct:__anon5babb8182208	typeref:typename:uint16_t
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED0;  \/*!< Reserved, 0x02                                   *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:uint16_t
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t                   RESERVED0[88];       \/*!< Reserved, 0x020 - 0x17F                 /;"	m	struct:__anon5babb8180908	typeref:typename:uint32_t[88]
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED0;     \/*!< Reserved, 0x1C                                             /;"	m	struct:__anon5babb8181d08	typeref:typename:uint32_t
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED0;  \/*!< Reserved, 0x70                                                /;"	m	struct:__anon5babb8181508	typeref:typename:uint32_t
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED0;  \/*!< Reserved, 0x90                                                /;"	m	struct:__anon5babb8181608	typeref:typename:uint32_t
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED0[2];   \/*!< Reserved, 0x40-0x44                                  *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:uint32_t[2]
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED0[2];$/;"	m	struct:__anon5babb8181008	typeref:typename:uint32_t[2]
RESERVED0	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint8_t       RESERVED0;  \/*!< Reserved, 0x05                                      *\/$/;"	m	struct:__anon5babb8180a08	typeref:typename:uint8_t
RESERVED1	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon7471197e0d08	typeref:typename:uint32_t[15]
RESERVED1	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED1;   \/*!< Reserved, 0x06                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED1	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                                /;"	m	struct:__anon5babb8182008	typeref:typename:uint16_t
RESERVED1	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                                /;"	m	struct:__anon5babb8182208	typeref:typename:uint16_t
RESERVED1	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                      *\/$/;"	m	struct:__anon5babb8180a08	typeref:typename:uint16_t
RESERVED1	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                   *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:uint16_t
RESERVED1	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t                   RESERVED1[12];       \/*!< Reserved, 0x1D0 - 0x1FF                 /;"	m	struct:__anon5babb8180908	typeref:typename:uint32_t[12]
RESERVED1	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED1[13];  \/*!< Reserved, 0x4C-0x7C                                  *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:uint32_t[13]
RESERVED1	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED1[2];  \/*!< Reserved, 0x28-0x2C                                        /;"	m	struct:__anon5babb8181d08	typeref:typename:uint32_t[2]
RESERVED1	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED1[2];$/;"	m	struct:__anon5babb8181008	typeref:typename:uint32_t[2]
RESERVED10	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED10;  \/*!< Reserved, 0x32                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED10	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED10[8];$/;"	m	struct:__anon5babb8181008	typeref:typename:uint32_t[8]
RESERVED11	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED11;  \/*!< Reserved, 0x46                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED12	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED12;  \/*!< Reserved, 0x4A                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED13	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED13;  \/*!< Reserved, 0x4E                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED14	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED14;  \/*!< Reserved, 0x52                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED2	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon7471197e0d08	typeref:typename:uint32_t[15]
RESERVED2	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon7471197e0908	typeref:typename:uint32_t[24]
RESERVED2	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED2;   \/*!< Reserved, 0x0A                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED2	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED2;  \/*!< Reserved, 0x0A                                                /;"	m	struct:__anon5babb8182008	typeref:typename:uint16_t
RESERVED2	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED2;  \/*!< Reserved, 0x0A                                                /;"	m	struct:__anon5babb8182208	typeref:typename:uint16_t
RESERVED2	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED2;  \/*!< Reserved, 0x0A                                   *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:uint16_t
RESERVED2	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t                   RESERVED2;           \/*!< Reserved, 0x208                         /;"	m	struct:__anon5babb8180908	typeref:typename:uint32_t
RESERVED2	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED2;     \/*!< Reserved, 0x3C                                             /;"	m	struct:__anon5babb8181d08	typeref:typename:uint32_t
RESERVED2	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED2[40];$/;"	m	struct:__anon5babb8181008	typeref:typename:uint32_t[40]
RESERVED3	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon7471197e0908	typeref:typename:uint32_t[24]
RESERVED3	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED3;   \/*!< Reserved, 0x0E                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED3	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED3;  \/*!< Reserved, 0x0E                                                /;"	m	struct:__anon5babb8182008	typeref:typename:uint16_t
RESERVED3	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED3;  \/*!< Reserved, 0x0E                                                /;"	m	struct:__anon5babb8182208	typeref:typename:uint16_t
RESERVED3	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED3;  \/*!< Reserved, 0x0E                                   *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:uint16_t
RESERVED3	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t                   RESERVED3;           \/*!< Reserved, 0x210                         /;"	m	struct:__anon5babb8180908	typeref:typename:uint32_t
RESERVED3	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED3[14];$/;"	m	struct:__anon5babb8181008	typeref:typename:uint32_t[14]
RESERVED3	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED3[2];  \/*!< Reserved, 0x48-0x4C                                        /;"	m	struct:__anon5babb8181d08	typeref:typename:uint32_t[2]
RESERVED4	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon7471197e0908	typeref:typename:uint32_t[56]
RESERVED4	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED4;   \/*!< Reserved, 0x12                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED4	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED4;  \/*!< Reserved, 0x12                                                /;"	m	struct:__anon5babb8182008	typeref:typename:uint16_t
RESERVED4	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED4;  \/*!< Reserved, 0x12                                                /;"	m	struct:__anon5babb8182208	typeref:typename:uint16_t
RESERVED4	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED4;  \/*!< Reserved, 0x12                                   *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:uint16_t
RESERVED4	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t                   RESERVED4;           \/*!< Reserved, 0x218                         /;"	m	struct:__anon5babb8180908	typeref:typename:uint32_t
RESERVED4	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED4;     \/*!< Reserved, 0x5C                                             /;"	m	struct:__anon5babb8181d08	typeref:typename:uint32_t
RESERVED4	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED4[5];$/;"	m	struct:__anon5babb8181008	typeref:typename:uint32_t[5]
RESERVED5	inc/CMSIS/core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon7471197e0908	typeref:typename:uint32_t[644]
RESERVED5	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED5;   \/*!< Reserved, 0x16                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED5	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED5;  \/*!< Reserved, 0x16                                                /;"	m	struct:__anon5babb8182008	typeref:typename:uint16_t
RESERVED5	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED5;  \/*!< Reserved, 0x16                                                /;"	m	struct:__anon5babb8182208	typeref:typename:uint16_t
RESERVED5	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED5;  \/*!< Reserved, 0x16                                   *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:uint16_t
RESERVED5	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t                   RESERVED5[8];        \/*!< Reserved, 0x220-0x23F                   /;"	m	struct:__anon5babb8180908	typeref:typename:uint32_t[8]
RESERVED5	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED5[10];$/;"	m	struct:__anon5babb8181008	typeref:typename:uint32_t[10]
RESERVED5	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED5[2];  \/*!< Reserved, 0x68-0x6C                                        /;"	m	struct:__anon5babb8181d08	typeref:typename:uint32_t[2]
RESERVED6	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED6;   \/*!< Reserved, 0x1A                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED6	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED6;  \/*!< Reserved, 0x1A                                                /;"	m	struct:__anon5babb8182008	typeref:typename:uint16_t
RESERVED6	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED6;  \/*!< Reserved, 0x1A                                                /;"	m	struct:__anon5babb8182208	typeref:typename:uint16_t
RESERVED6	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED6;  \/*!< Reserved, 0x1A                                   *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:uint16_t
RESERVED6	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED6[10];$/;"	m	struct:__anon5babb8181008	typeref:typename:uint32_t[10]
RESERVED6	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED6[2];  \/*!< Reserved, 0x78-0x7C                                        /;"	m	struct:__anon5babb8181d08	typeref:typename:uint32_t[2]
RESERVED7	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED7;   \/*!< Reserved, 0x1E                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED7	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED7;  \/*!< Reserved, 0x1E                                                /;"	m	struct:__anon5babb8182008	typeref:typename:uint16_t
RESERVED7	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED7;  \/*!< Reserved, 0x1E                                   *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:uint16_t
RESERVED7	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED7[334];$/;"	m	struct:__anon5babb8181008	typeref:typename:uint32_t[334]
RESERVED7	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t RESERVED7;    \/*!< Reserved, 0x4C                                                   /;"	m	struct:__anon5babb8181e08	typeref:typename:uint32_t
RESERVED8	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t RESERVED8;$/;"	m	struct:__anon5babb8181008	typeref:typename:__IO uint32_t
RESERVED8	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED8;   \/*!< Reserved, 0x22                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED8	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED8;  \/*!< Reserved, 0x22                                                /;"	m	struct:__anon5babb8182008	typeref:typename:uint16_t
RESERVED8	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED8;  \/*!< Reserved, 0x22                                   *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:uint16_t
RESERVED9	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint16_t      RESERVED9;   \/*!< Reserved, 0x2A                                            *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:uint16_t
RESERVED9	inc/Device/STM32F4xx/stm32f4xx.h	/^  uint32_t      RESERVED9[565];$/;"	m	struct:__anon5babb8181008	typeref:typename:uint32_t[565]
RESERVED_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define RESERVED_MASK /;"	d	file:
RESET	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	e	enum:__anon5babb8180103
RESOURCE_NAME_LEGAL_CHARS_P	tools/genmsg/src/genmsg/names.py	/^RESOURCE_NAME_LEGAL_CHARS_P = re.compile('^[A-Za-z][\\w_\\\/]*$') $/;"	v
RESP1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __I uint32_t  RESP1;          \/*!< SDIO response 1 register,       Address offset: 0x14 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__I uint32_t
RESP2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __I uint32_t  RESP2;          \/*!< SDIO response 2 register,       Address offset: 0x18 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__I uint32_t
RESP3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __I uint32_t  RESP3;          \/*!< SDIO response 3 register,       Address offset: 0x1C *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__I uint32_t
RESP4	inc/Device/STM32F4xx/stm32f4xx.h	/^  __I uint32_t  RESP4;          \/*!< SDIO response 4 register,       Address offset: 0x20 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__I uint32_t
RESPCMD	inc/Device/STM32F4xx/stm32f4xx.h	/^  __I uint32_t  RESPCMD;        \/*!< SDIO command response register, Address offset: 0x10 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__I uint32_t
RF0R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              RF0R;                \/*!< CAN receive FIFO 0 register,         Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
RF1R	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              RF1R;                \/*!< CAN receive FIFO 1 register,         Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
RIR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t RIR;  \/*!< CAN receive FIFO mailbox identifier register *\/$/;"	m	struct:__anon5babb8180708	typeref:typename:__IO uint32_t
RISR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t RISR;     \/*!< DCMI raw interrupt status register,            Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
RISR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t RISR;   \/*!< CRYP raw interrupt status register,               Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
RLR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t RLR;  \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8181b08	typeref:typename:__IO uint32_t
RM	Debug/makefile	/^RM := rm -rf$/;"	m
RM	build_elka/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	build_elka/src/FreeRTOS/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	build_elka/src/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	build_elka/src/drivers/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	build_elka/src/elka_hal/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	build_elka/src/modules/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	build_elka/src/utils/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	src/FreeRTOS/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	src/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	src/STM32F4xx_StdPeriph_Driver/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	src/drivers/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	src/elka_hal/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	src/modules/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RM	src/utils/Makefile	/^RM = \/opt\/cmake-3.4.3-Linux-x86_64\/bin\/cmake -E remove -f$/;"	m
RNG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RNG /;"	d
RNG_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RNG_BASE /;"	d
RNG_CR_IE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RNG_CR_IE /;"	d
RNG_CR_RNGEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RNG_CR_RNGEN /;"	d
RNG_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.c	/^void RNG_ClearFlag(uint8_t RNG_FLAG)$/;"	f	typeref:typename:void
RNG_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.c	/^void RNG_ClearITPendingBit(uint8_t RNG_IT)$/;"	f	typeref:typename:void
RNG_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.c	/^void RNG_Cmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RNG_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.c	/^void RNG_DeInit(void)$/;"	f	typeref:typename:void
RNG_FLAG_CECS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.h	/^#define RNG_FLAG_CECS /;"	d
RNG_FLAG_DRDY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.h	/^#define RNG_FLAG_DRDY /;"	d
RNG_FLAG_SECS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.h	/^#define RNG_FLAG_SECS /;"	d
RNG_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.c	/^FlagStatus RNG_GetFlagStatus(uint8_t RNG_FLAG)$/;"	f	typeref:typename:FlagStatus
RNG_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.c	/^ITStatus RNG_GetITStatus(uint8_t RNG_IT)$/;"	f	typeref:typename:ITStatus
RNG_GetRandomNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.c	/^uint32_t RNG_GetRandomNumber(void)$/;"	f	typeref:typename:uint32_t
RNG_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.c	/^void RNG_ITConfig(FunctionalState NewState)$/;"	f	typeref:typename:void
RNG_IT_CEI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.h	/^#define RNG_IT_CEI /;"	d
RNG_IT_SEI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.h	/^#define RNG_IT_SEI /;"	d
RNG_SR_CECS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RNG_SR_CECS /;"	d
RNG_SR_CEIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RNG_SR_CEIS /;"	d
RNG_SR_DRDY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RNG_SR_DRDY /;"	d
RNG_SR_SECS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RNG_SR_SECS /;"	d
RNG_SR_SEIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RNG_SR_SEIS /;"	d
RNG_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} RNG_TypeDef;$/;"	t	typeref:struct:__anon5babb8182608
RNR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register /;"	m	struct:__anon7471197e0f08	typeref:typename:__IO uint32_t
ROS_Type	inc/serial_tasks.h	/^typedef struct Pilot_ROS ROS_Type;$/;"	t	typeref:struct:Pilot_ROS
ROS_parser	src/serial_tasks.c	/^int ROS_parser(uint8_t* c, ROS_Type* ROS_state)$/;"	f	typeref:typename:int
RSERVED1	inc/CMSIS/core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon7471197e0908	typeref:typename:uint32_t[24]
RTC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC /;"	d
RTCEN_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.c	/^#define RTCEN_BitNumber /;"	d	file:
RTC_ALRMAR_DT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_DT /;"	d
RTC_ALRMAR_DT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_DT_0 /;"	d
RTC_ALRMAR_DT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_DT_1 /;"	d
RTC_ALRMAR_DU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_DU /;"	d
RTC_ALRMAR_DU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_DU_0 /;"	d
RTC_ALRMAR_DU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_DU_1 /;"	d
RTC_ALRMAR_DU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_DU_2 /;"	d
RTC_ALRMAR_DU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_DU_3 /;"	d
RTC_ALRMAR_HT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_HT /;"	d
RTC_ALRMAR_HT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_HT_0 /;"	d
RTC_ALRMAR_HT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_HT_1 /;"	d
RTC_ALRMAR_HU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_HU /;"	d
RTC_ALRMAR_HU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_HU_0 /;"	d
RTC_ALRMAR_HU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_HU_1 /;"	d
RTC_ALRMAR_HU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_HU_2 /;"	d
RTC_ALRMAR_HU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_HU_3 /;"	d
RTC_ALRMAR_MNT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MNT /;"	d
RTC_ALRMAR_MNT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MNT_0 /;"	d
RTC_ALRMAR_MNT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MNT_1 /;"	d
RTC_ALRMAR_MNT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MNT_2 /;"	d
RTC_ALRMAR_MNU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MNU /;"	d
RTC_ALRMAR_MNU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MNU_0 /;"	d
RTC_ALRMAR_MNU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MNU_1 /;"	d
RTC_ALRMAR_MNU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MNU_2 /;"	d
RTC_ALRMAR_MNU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MNU_3 /;"	d
RTC_ALRMAR_MSK1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MSK1 /;"	d
RTC_ALRMAR_MSK2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MSK2 /;"	d
RTC_ALRMAR_MSK3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MSK3 /;"	d
RTC_ALRMAR_MSK4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_MSK4 /;"	d
RTC_ALRMAR_PM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_PM /;"	d
RTC_ALRMAR_ST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_ST /;"	d
RTC_ALRMAR_ST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_ST_0 /;"	d
RTC_ALRMAR_ST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_ST_1 /;"	d
RTC_ALRMAR_ST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_ST_2 /;"	d
RTC_ALRMAR_SU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_SU /;"	d
RTC_ALRMAR_SU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_SU_0 /;"	d
RTC_ALRMAR_SU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_SU_1 /;"	d
RTC_ALRMAR_SU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_SU_2 /;"	d
RTC_ALRMAR_SU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_SU_3 /;"	d
RTC_ALRMAR_WDSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMAR_WDSEL /;"	d
RTC_ALRMASSR_MASKSS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMASSR_MASKSS /;"	d
RTC_ALRMASSR_MASKSS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMASSR_MASKSS_0 /;"	d
RTC_ALRMASSR_MASKSS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMASSR_MASKSS_1 /;"	d
RTC_ALRMASSR_MASKSS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMASSR_MASKSS_2 /;"	d
RTC_ALRMASSR_MASKSS_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMASSR_MASKSS_3 /;"	d
RTC_ALRMASSR_SS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMASSR_SS /;"	d
RTC_ALRMBR_DT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_DT /;"	d
RTC_ALRMBR_DT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_DT_0 /;"	d
RTC_ALRMBR_DT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_DT_1 /;"	d
RTC_ALRMBR_DU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_DU /;"	d
RTC_ALRMBR_DU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_DU_0 /;"	d
RTC_ALRMBR_DU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_DU_1 /;"	d
RTC_ALRMBR_DU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_DU_2 /;"	d
RTC_ALRMBR_DU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_DU_3 /;"	d
RTC_ALRMBR_HT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_HT /;"	d
RTC_ALRMBR_HT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_HT_0 /;"	d
RTC_ALRMBR_HT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_HT_1 /;"	d
RTC_ALRMBR_HU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_HU /;"	d
RTC_ALRMBR_HU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_HU_0 /;"	d
RTC_ALRMBR_HU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_HU_1 /;"	d
RTC_ALRMBR_HU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_HU_2 /;"	d
RTC_ALRMBR_HU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_HU_3 /;"	d
RTC_ALRMBR_MNT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MNT /;"	d
RTC_ALRMBR_MNT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MNT_0 /;"	d
RTC_ALRMBR_MNT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MNT_1 /;"	d
RTC_ALRMBR_MNT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MNT_2 /;"	d
RTC_ALRMBR_MNU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MNU /;"	d
RTC_ALRMBR_MNU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MNU_0 /;"	d
RTC_ALRMBR_MNU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MNU_1 /;"	d
RTC_ALRMBR_MNU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MNU_2 /;"	d
RTC_ALRMBR_MNU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MNU_3 /;"	d
RTC_ALRMBR_MSK1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MSK1 /;"	d
RTC_ALRMBR_MSK2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MSK2 /;"	d
RTC_ALRMBR_MSK3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MSK3 /;"	d
RTC_ALRMBR_MSK4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_MSK4 /;"	d
RTC_ALRMBR_PM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_PM /;"	d
RTC_ALRMBR_ST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_ST /;"	d
RTC_ALRMBR_ST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_ST_0 /;"	d
RTC_ALRMBR_ST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_ST_1 /;"	d
RTC_ALRMBR_ST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_ST_2 /;"	d
RTC_ALRMBR_SU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_SU /;"	d
RTC_ALRMBR_SU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_SU_0 /;"	d
RTC_ALRMBR_SU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_SU_1 /;"	d
RTC_ALRMBR_SU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_SU_2 /;"	d
RTC_ALRMBR_SU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_SU_3 /;"	d
RTC_ALRMBR_WDSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBR_WDSEL /;"	d
RTC_ALRMBSSR_MASKSS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBSSR_MASKSS /;"	d
RTC_ALRMBSSR_MASKSS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBSSR_MASKSS_0 /;"	d
RTC_ALRMBSSR_MASKSS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBSSR_MASKSS_1 /;"	d
RTC_ALRMBSSR_MASKSS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBSSR_MASKSS_2 /;"	d
RTC_ALRMBSSR_MASKSS_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBSSR_MASKSS_3 /;"	d
RTC_ALRMBSSR_SS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ALRMBSSR_SS /;"	d
RTC_AlarmCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)$/;"	f	typeref:typename:ErrorStatus
RTC_AlarmDateWeekDay	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint8_t RTC_AlarmDateWeekDay;      \/*!< Specifies the RTC Alarm Date\/WeekDay.$/;"	m	struct:__anon93a39c9e0408	typeref:typename:uint8_t
RTC_AlarmDateWeekDaySel	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint32_t RTC_AlarmDateWeekDaySel;  \/*!< Specifies the RTC Alarm is on Date or WeekDay.$/;"	m	struct:__anon93a39c9e0408	typeref:typename:uint32_t
RTC_AlarmDateWeekDaySel_Date	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmDateWeekDaySel_Date /;"	d
RTC_AlarmDateWeekDaySel_WeekDay	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmDateWeekDaySel_WeekDay /;"	d
RTC_AlarmMask	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint32_t RTC_AlarmMask;            \/*!< Specifies the RTC Alarm Masks.$/;"	m	struct:__anon93a39c9e0408	typeref:typename:uint32_t
RTC_AlarmMask_All	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmMask_All /;"	d
RTC_AlarmMask_DateWeekDay	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmMask_DateWeekDay /;"	d
RTC_AlarmMask_Hours	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmMask_Hours /;"	d
RTC_AlarmMask_Minutes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmMask_Minutes /;"	d
RTC_AlarmMask_None	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmMask_None /;"	d
RTC_AlarmMask_Seconds	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmMask_Seconds /;"	d
RTC_AlarmStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f	typeref:typename:void
RTC_AlarmSubSecondConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC/;"	f	typeref:typename:void
RTC_AlarmSubSecondMask_All	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_All /;"	d
RTC_AlarmSubSecondMask_None	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_None /;"	d
RTC_AlarmSubSecondMask_SS14	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14 /;"	d
RTC_AlarmSubSecondMask_SS14_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_1 /;"	d
RTC_AlarmSubSecondMask_SS14_10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_10 /;"	d
RTC_AlarmSubSecondMask_SS14_11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_11 /;"	d
RTC_AlarmSubSecondMask_SS14_12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_12 /;"	d
RTC_AlarmSubSecondMask_SS14_13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_13 /;"	d
RTC_AlarmSubSecondMask_SS14_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_2 /;"	d
RTC_AlarmSubSecondMask_SS14_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_3 /;"	d
RTC_AlarmSubSecondMask_SS14_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_4 /;"	d
RTC_AlarmSubSecondMask_SS14_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_5 /;"	d
RTC_AlarmSubSecondMask_SS14_6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_6 /;"	d
RTC_AlarmSubSecondMask_SS14_7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_7 /;"	d
RTC_AlarmSubSecondMask_SS14_8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_8 /;"	d
RTC_AlarmSubSecondMask_SS14_9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_AlarmSubSecondMask_SS14_9 /;"	d
RTC_AlarmTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  RTC_TimeTypeDef RTC_AlarmTime;     \/*!< Specifies the RTC Alarm Time members. *\/$/;"	m	struct:__anon93a39c9e0408	typeref:typename:RTC_TimeTypeDef
RTC_AlarmTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^}RTC_AlarmTypeDef;$/;"	t	typeref:struct:__anon93a39c9e0408
RTC_Alarm_A	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Alarm_A /;"	d
RTC_Alarm_B	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Alarm_B /;"	d
RTC_Alarm_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  RTC_Alarm_IRQn              = 41,     \/*!< RTC Alarm (A and B) through EXTI Line Interrupt   /;"	e	enum:IRQn
RTC_AsynchPrediv	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint32_t RTC_AsynchPrediv; \/*!< Specifies the RTC Asynchronous Predivider value.$/;"	m	struct:__anon93a39c9e0108	typeref:typename:uint32_t
RTC_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BASE /;"	d
RTC_BKP0R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP0R /;"	d
RTC_BKP10R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP10R /;"	d
RTC_BKP11R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP11R /;"	d
RTC_BKP12R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP12R /;"	d
RTC_BKP13R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP13R /;"	d
RTC_BKP14R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP14R /;"	d
RTC_BKP15R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP15R /;"	d
RTC_BKP16R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP16R /;"	d
RTC_BKP17R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP17R /;"	d
RTC_BKP18R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP18R /;"	d
RTC_BKP19R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP19R /;"	d
RTC_BKP1R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP1R /;"	d
RTC_BKP2R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP2R /;"	d
RTC_BKP3R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP3R /;"	d
RTC_BKP4R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP4R /;"	d
RTC_BKP5R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP5R /;"	d
RTC_BKP6R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP6R /;"	d
RTC_BKP7R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP7R /;"	d
RTC_BKP8R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP8R /;"	d
RTC_BKP9R	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_BKP9R /;"	d
RTC_BKP_DR0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR0 /;"	d
RTC_BKP_DR1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR1 /;"	d
RTC_BKP_DR10	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR10 /;"	d
RTC_BKP_DR11	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR11 /;"	d
RTC_BKP_DR12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR12 /;"	d
RTC_BKP_DR13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR13 /;"	d
RTC_BKP_DR14	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR14 /;"	d
RTC_BKP_DR15	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR15 /;"	d
RTC_BKP_DR16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR16 /;"	d
RTC_BKP_DR17	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR17 /;"	d
RTC_BKP_DR18	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR18 /;"	d
RTC_BKP_DR19	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR19 /;"	d
RTC_BKP_DR2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR2 /;"	d
RTC_BKP_DR3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR3 /;"	d
RTC_BKP_DR4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR4 /;"	d
RTC_BKP_DR5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR5 /;"	d
RTC_BKP_DR6	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR6 /;"	d
RTC_BKP_DR7	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR7 /;"	d
RTC_BKP_DR8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR8 /;"	d
RTC_BKP_DR9	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_BKP_DR9 /;"	d
RTC_Bcd2ToByte	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^static uint8_t RTC_Bcd2ToByte(uint8_t Value)$/;"	f	typeref:typename:uint8_t	file:
RTC_BypassShadowCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_BypassShadowCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_ByteToBcd2	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^static uint8_t RTC_ByteToBcd2(uint8_t Value)$/;"	f	typeref:typename:uint8_t	file:
RTC_CALIBR_DC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALIBR_DC /;"	d
RTC_CALIBR_DCS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALIBR_DCS /;"	d
RTC_CALR_CALM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALM /;"	d
RTC_CALR_CALM_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALM_0 /;"	d
RTC_CALR_CALM_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALM_1 /;"	d
RTC_CALR_CALM_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALM_2 /;"	d
RTC_CALR_CALM_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALM_3 /;"	d
RTC_CALR_CALM_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALM_4 /;"	d
RTC_CALR_CALM_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALM_5 /;"	d
RTC_CALR_CALM_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALM_6 /;"	d
RTC_CALR_CALM_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALM_7 /;"	d
RTC_CALR_CALM_8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALM_8 /;"	d
RTC_CALR_CALP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALP /;"	d
RTC_CALR_CALW16	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALW16 /;"	d
RTC_CALR_CALW8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CALR_CALW8 /;"	d
RTC_CR_ADD1H	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_ADD1H /;"	d
RTC_CR_ALRAE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_ALRAE /;"	d
RTC_CR_ALRAIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_ALRAIE /;"	d
RTC_CR_ALRBE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_ALRBE /;"	d
RTC_CR_ALRBIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_ALRBIE /;"	d
RTC_CR_BCK	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_BCK /;"	d
RTC_CR_BYPSHAD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_BYPSHAD /;"	d
RTC_CR_COE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_COE /;"	d
RTC_CR_COSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_COSEL /;"	d
RTC_CR_DCE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_DCE /;"	d
RTC_CR_FMT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_FMT /;"	d
RTC_CR_OSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_OSEL /;"	d
RTC_CR_OSEL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_OSEL_0 /;"	d
RTC_CR_OSEL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_OSEL_1 /;"	d
RTC_CR_POL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_POL /;"	d
RTC_CR_REFCKON	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_REFCKON /;"	d
RTC_CR_SUB1H	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_SUB1H /;"	d
RTC_CR_TSE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_TSE /;"	d
RTC_CR_TSEDGE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_TSEDGE /;"	d
RTC_CR_TSIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_TSIE /;"	d
RTC_CR_WUCKSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_WUCKSEL /;"	d
RTC_CR_WUCKSEL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_WUCKSEL_0 /;"	d
RTC_CR_WUCKSEL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_WUCKSEL_1 /;"	d
RTC_CR_WUCKSEL_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_WUCKSEL_2 /;"	d
RTC_CR_WUTE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_WUTE /;"	d
RTC_CR_WUTIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_CR_WUTIE /;"	d
RTC_CalibOutputCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_CalibOutputCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_CalibOutputConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput)$/;"	f	typeref:typename:void
RTC_CalibOutput_1Hz	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_CalibOutput_1Hz /;"	d
RTC_CalibOutput_512Hz	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_CalibOutput_512Hz /;"	d
RTC_CalibSign_Negative	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_CalibSign_Negative /;"	d
RTC_CalibSign_Positive	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_CalibSign_Positive /;"	d
RTC_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_ClearFlag(uint32_t RTC_FLAG)$/;"	f	typeref:typename:void
RTC_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_ClearITPendingBit(uint32_t RTC_IT)$/;"	f	typeref:typename:void
RTC_CoarseCalibCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)$/;"	f	typeref:typename:ErrorStatus
RTC_CoarseCalibConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)$/;"	f	typeref:typename:ErrorStatus
RTC_DR_DT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_DT /;"	d
RTC_DR_DT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_DT_0 /;"	d
RTC_DR_DT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_DT_1 /;"	d
RTC_DR_DU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_DU /;"	d
RTC_DR_DU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_DU_0 /;"	d
RTC_DR_DU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_DU_1 /;"	d
RTC_DR_DU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_DU_2 /;"	d
RTC_DR_DU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_DU_3 /;"	d
RTC_DR_MT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_MT /;"	d
RTC_DR_MU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_MU /;"	d
RTC_DR_MU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_MU_0 /;"	d
RTC_DR_MU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_MU_1 /;"	d
RTC_DR_MU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_MU_2 /;"	d
RTC_DR_MU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_MU_3 /;"	d
RTC_DR_RESERVED_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^#define RTC_DR_RESERVED_MASK /;"	d	file:
RTC_DR_WDU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_WDU /;"	d
RTC_DR_WDU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_WDU_0 /;"	d
RTC_DR_WDU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_WDU_1 /;"	d
RTC_DR_WDU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_WDU_2 /;"	d
RTC_DR_YT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_YT /;"	d
RTC_DR_YT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_YT_0 /;"	d
RTC_DR_YT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_YT_1 /;"	d
RTC_DR_YT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_YT_2 /;"	d
RTC_DR_YT_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_YT_3 /;"	d
RTC_DR_YU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_YU /;"	d
RTC_DR_YU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_YU_0 /;"	d
RTC_DR_YU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_YU_1 /;"	d
RTC_DR_YU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_YU_2 /;"	d
RTC_DR_YU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_DR_YU_3 /;"	d
RTC_Date	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint8_t RTC_Date;     \/*!< Specifies the RTC Date.$/;"	m	struct:__anon93a39c9e0308	typeref:typename:uint8_t
RTC_DateStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)$/;"	f	typeref:typename:void
RTC_DateTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^}RTC_DateTypeDef;$/;"	t	typeref:struct:__anon93a39c9e0308
RTC_DayLightSavingConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)$/;"	f	typeref:typename:void
RTC_DayLightSaving_ADD1H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_DayLightSaving_ADD1H /;"	d
RTC_DayLightSaving_SUB1H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_DayLightSaving_SUB1H /;"	d
RTC_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_DeInit(void)$/;"	f	typeref:typename:ErrorStatus
RTC_DigitalCalibCmd	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_DigitalCalibCmd /;"	d
RTC_DigitalCalibConfig	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_DigitalCalibConfig /;"	d
RTC_EnterInitMode	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_EnterInitMode(void)$/;"	f	typeref:typename:ErrorStatus
RTC_ExitInitMode	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_ExitInitMode(void)$/;"	f	typeref:typename:void
RTC_FLAGS_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^#define RTC_FLAGS_MASK /;"	d	file:
RTC_FLAG_ALRAF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_ALRAF /;"	d
RTC_FLAG_ALRAWF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_ALRAWF /;"	d
RTC_FLAG_ALRBF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_ALRBF /;"	d
RTC_FLAG_ALRBWF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_ALRBWF /;"	d
RTC_FLAG_INITF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_INITF /;"	d
RTC_FLAG_INITS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_INITS /;"	d
RTC_FLAG_RECALPF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_RECALPF /;"	d
RTC_FLAG_RSF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_RSF /;"	d
RTC_FLAG_SHPF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_SHPF /;"	d
RTC_FLAG_TAMP1F	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_TAMP1F /;"	d
RTC_FLAG_TSF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_TSF /;"	d
RTC_FLAG_TSOVF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_TSOVF /;"	d
RTC_FLAG_WUTF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_WUTF /;"	d
RTC_FLAG_WUTWF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_FLAG_WUTWF /;"	d
RTC_Format_BCD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Format_BCD /;"	d
RTC_Format_BIN	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Format_BIN /;"	d
RTC_GetAlarm	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f	typeref:typename:void
RTC_GetAlarmSubSecond	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm)$/;"	f	typeref:typename:uint32_t
RTC_GetDate	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)$/;"	f	typeref:typename:void
RTC_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG)$/;"	f	typeref:typename:FlagStatus
RTC_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ITStatus RTC_GetITStatus(uint32_t RTC_IT)$/;"	f	typeref:typename:ITStatus
RTC_GetStoreOperation	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^uint32_t RTC_GetStoreOperation(void)$/;"	f	typeref:typename:uint32_t
RTC_GetSubSecond	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^uint32_t RTC_GetSubSecond(void)$/;"	f	typeref:typename:uint32_t
RTC_GetTime	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f	typeref:typename:void
RTC_GetTimeStamp	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, $/;"	f	typeref:typename:void
RTC_GetTimeStampSubSecond	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^uint32_t RTC_GetTimeStampSubSecond(void)$/;"	f	typeref:typename:uint32_t
RTC_GetWakeUpCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^uint32_t RTC_GetWakeUpCounter(void)$/;"	f	typeref:typename:uint32_t
RTC_H12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint8_t RTC_H12;      \/*!< Specifies the RTC AM\/PM Time.$/;"	m	struct:__anon93a39c9e0208	typeref:typename:uint8_t
RTC_H12_AM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_H12_AM /;"	d
RTC_H12_PM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_H12_PM /;"	d
RTC_HourFormat	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint32_t RTC_HourFormat;   \/*!< Specifies the RTC Hour Format.$/;"	m	struct:__anon93a39c9e0108	typeref:typename:uint32_t
RTC_HourFormat_12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_HourFormat_12 /;"	d
RTC_HourFormat_24	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_HourFormat_24 /;"	d
RTC_Hours	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint8_t RTC_Hours;    \/*!< Specifies the RTC Time Hour.$/;"	m	struct:__anon93a39c9e0208	typeref:typename:uint8_t
RTC_INIT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^#define RTC_INIT_MASK /;"	d	file:
RTC_ISR_ALRAF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_ALRAF /;"	d
RTC_ISR_ALRAWF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_ALRAWF /;"	d
RTC_ISR_ALRBF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_ALRBF /;"	d
RTC_ISR_ALRBWF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_ALRBWF /;"	d
RTC_ISR_INIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_INIT /;"	d
RTC_ISR_INITF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_INITF /;"	d
RTC_ISR_INITS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_INITS /;"	d
RTC_ISR_RECALPF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_RECALPF /;"	d
RTC_ISR_RSF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_RSF /;"	d
RTC_ISR_SHPF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_SHPF /;"	d
RTC_ISR_TAMP1F	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_TAMP1F /;"	d
RTC_ISR_TSF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_TSF /;"	d
RTC_ISR_TSOVF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_TSOVF /;"	d
RTC_ISR_WUTF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_WUTF /;"	d
RTC_ISR_WUTWF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_ISR_WUTWF /;"	d
RTC_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_IT_ALRA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_IT_ALRA /;"	d
RTC_IT_ALRB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_IT_ALRB /;"	d
RTC_IT_TAMP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_IT_TAMP /;"	d
RTC_IT_TAMP1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_IT_TAMP1 /;"	d
RTC_IT_TS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_IT_TS /;"	d
RTC_IT_WUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_IT_WUT /;"	d
RTC_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)$/;"	f	typeref:typename:ErrorStatus
RTC_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^}RTC_InitTypeDef;$/;"	t	typeref:struct:__anon93a39c9e0108
RTC_Minutes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint8_t RTC_Minutes;  \/*!< Specifies the RTC Time Minutes.$/;"	m	struct:__anon93a39c9e0208	typeref:typename:uint8_t
RTC_Month	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint8_t RTC_Month;   \/*!< Specifies the RTC Date Month (in BCD format).$/;"	m	struct:__anon93a39c9e0308	typeref:typename:uint8_t
RTC_Month_April	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_April /;"	d
RTC_Month_August	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_August /;"	d
RTC_Month_December	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_December /;"	d
RTC_Month_February	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_February /;"	d
RTC_Month_January	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_January /;"	d
RTC_Month_July	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_July /;"	d
RTC_Month_June	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_June /;"	d
RTC_Month_March	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_March /;"	d
RTC_Month_May	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_May /;"	d
RTC_Month_November	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_November /;"	d
RTC_Month_October	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_October /;"	d
RTC_Month_September	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Month_September /;"	d
RTC_OutputConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)$/;"	f	typeref:typename:void
RTC_OutputPolarity_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_OutputPolarity_High /;"	d
RTC_OutputPolarity_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_OutputPolarity_Low /;"	d
RTC_OutputTypeConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_OutputTypeConfig(uint32_t RTC_OutputType)$/;"	f	typeref:typename:void
RTC_OutputType_OpenDrain	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_OutputType_OpenDrain /;"	d
RTC_OutputType_PushPull	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_OutputType_PushPull /;"	d
RTC_Output_AlarmA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Output_AlarmA /;"	d
RTC_Output_AlarmB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Output_AlarmB /;"	d
RTC_Output_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Output_Disable /;"	d
RTC_Output_WakeUp	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Output_WakeUp /;"	d
RTC_PRER_PREDIV_A	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_PRER_PREDIV_A /;"	d
RTC_PRER_PREDIV_S	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_PRER_PREDIV_S /;"	d
RTC_RSF_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^#define RTC_RSF_MASK /;"	d	file:
RTC_ReadBackupRegister	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)$/;"	f	typeref:typename:uint32_t
RTC_RefClockCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_RefClockCmd(FunctionalState NewState)$/;"	f	typeref:typename:ErrorStatus
RTC_SHIFTR_ADD1S	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_SHIFTR_ADD1S /;"	d
RTC_SHIFTR_SUBFS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_SHIFTR_SUBFS /;"	d
RTC_SSR_SS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_SSR_SS /;"	d
RTC_Seconds	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint8_t RTC_Seconds;  \/*!< Specifies the RTC Time Seconds.$/;"	m	struct:__anon93a39c9e0208	typeref:typename:uint8_t
RTC_SetAlarm	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f	typeref:typename:void
RTC_SetDate	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)$/;"	f	typeref:typename:ErrorStatus
RTC_SetTime	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f	typeref:typename:ErrorStatus
RTC_SetWakeUpCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)$/;"	f	typeref:typename:void
RTC_ShiftAdd1S_Reset	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_ShiftAdd1S_Reset /;"	d
RTC_ShiftAdd1S_Set	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_ShiftAdd1S_Set /;"	d
RTC_SmoothCalibConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,$/;"	f	typeref:typename:ErrorStatus
RTC_SmoothCalibPeriod_16sec	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_SmoothCalibPeriod_16sec /;"	d
RTC_SmoothCalibPeriod_32sec	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_SmoothCalibPeriod_32sec /;"	d
RTC_SmoothCalibPeriod_8sec	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_SmoothCalibPeriod_8sec /;"	d
RTC_SmoothCalibPlusPulses_Reset	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_SmoothCalibPlusPulses_Reset /;"	d
RTC_SmoothCalibPlusPulses_Set	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_SmoothCalibPlusPulses_Set /;"	d
RTC_StoreOperation_Reset	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_StoreOperation_Reset /;"	d
RTC_StoreOperation_Set	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_StoreOperation_Set /;"	d
RTC_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct)$/;"	f	typeref:typename:void
RTC_SynchPrediv	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint32_t RTC_SynchPrediv;  \/*!< Specifies the RTC Synchronous Predivider value.$/;"	m	struct:__anon93a39c9e0108	typeref:typename:uint32_t
RTC_SynchroShiftConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)$/;"	f	typeref:typename:ErrorStatus
RTC_TAFCR_ALARMOUTTYPE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_ALARMOUTTYPE /;"	d
RTC_TAFCR_TAMP1E	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMP1E /;"	d
RTC_TAFCR_TAMP1TRG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMP1TRG /;"	d
RTC_TAFCR_TAMPFLT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPFLT /;"	d
RTC_TAFCR_TAMPFLT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPFLT_0 /;"	d
RTC_TAFCR_TAMPFLT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPFLT_1 /;"	d
RTC_TAFCR_TAMPFREQ	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPFREQ /;"	d
RTC_TAFCR_TAMPFREQ_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPFREQ_0 /;"	d
RTC_TAFCR_TAMPFREQ_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPFREQ_1 /;"	d
RTC_TAFCR_TAMPFREQ_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPFREQ_2 /;"	d
RTC_TAFCR_TAMPIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPIE /;"	d
RTC_TAFCR_TAMPINSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPINSEL /;"	d
RTC_TAFCR_TAMPPRCH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPPRCH /;"	d
RTC_TAFCR_TAMPPRCH_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPPRCH_0 /;"	d
RTC_TAFCR_TAMPPRCH_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPPRCH_1 /;"	d
RTC_TAFCR_TAMPPUDIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPPUDIS /;"	d
RTC_TAFCR_TAMPTS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TAMPTS /;"	d
RTC_TAFCR_TSINSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TAFCR_TSINSEL /;"	d
RTC_TR_HT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_HT /;"	d
RTC_TR_HT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_HT_0 /;"	d
RTC_TR_HT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_HT_1 /;"	d
RTC_TR_HU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_HU /;"	d
RTC_TR_HU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_HU_0 /;"	d
RTC_TR_HU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_HU_1 /;"	d
RTC_TR_HU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_HU_2 /;"	d
RTC_TR_HU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_HU_3 /;"	d
RTC_TR_MNT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_MNT /;"	d
RTC_TR_MNT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_MNT_0 /;"	d
RTC_TR_MNT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_MNT_1 /;"	d
RTC_TR_MNT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_MNT_2 /;"	d
RTC_TR_MNU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_MNU /;"	d
RTC_TR_MNU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_MNU_0 /;"	d
RTC_TR_MNU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_MNU_1 /;"	d
RTC_TR_MNU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_MNU_2 /;"	d
RTC_TR_MNU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_MNU_3 /;"	d
RTC_TR_PM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_PM /;"	d
RTC_TR_RESERVED_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^#define RTC_TR_RESERVED_MASK /;"	d	file:
RTC_TR_ST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_ST /;"	d
RTC_TR_ST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_ST_0 /;"	d
RTC_TR_ST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_ST_1 /;"	d
RTC_TR_ST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_ST_2 /;"	d
RTC_TR_SU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_SU /;"	d
RTC_TR_SU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_SU_0 /;"	d
RTC_TR_SU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_SU_1 /;"	d
RTC_TR_SU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_SU_2 /;"	d
RTC_TR_SU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TR_SU_3 /;"	d
RTC_TSDR_DT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_DT /;"	d
RTC_TSDR_DT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_DT_0 /;"	d
RTC_TSDR_DT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_DT_1 /;"	d
RTC_TSDR_DU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_DU /;"	d
RTC_TSDR_DU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_DU_0 /;"	d
RTC_TSDR_DU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_DU_1 /;"	d
RTC_TSDR_DU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_DU_2 /;"	d
RTC_TSDR_DU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_DU_3 /;"	d
RTC_TSDR_MT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_MT /;"	d
RTC_TSDR_MU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_MU /;"	d
RTC_TSDR_MU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_MU_0 /;"	d
RTC_TSDR_MU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_MU_1 /;"	d
RTC_TSDR_MU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_MU_2 /;"	d
RTC_TSDR_MU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_MU_3 /;"	d
RTC_TSDR_WDU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_WDU /;"	d
RTC_TSDR_WDU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_WDU_0 /;"	d
RTC_TSDR_WDU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_WDU_1 /;"	d
RTC_TSDR_WDU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSDR_WDU_2 /;"	d
RTC_TSSSR_SS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSSSR_SS /;"	d
RTC_TSTR_HT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_HT /;"	d
RTC_TSTR_HT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_HT_0 /;"	d
RTC_TSTR_HT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_HT_1 /;"	d
RTC_TSTR_HU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_HU /;"	d
RTC_TSTR_HU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_HU_0 /;"	d
RTC_TSTR_HU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_HU_1 /;"	d
RTC_TSTR_HU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_HU_2 /;"	d
RTC_TSTR_HU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_HU_3 /;"	d
RTC_TSTR_MNT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_MNT /;"	d
RTC_TSTR_MNT_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_MNT_0 /;"	d
RTC_TSTR_MNT_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_MNT_1 /;"	d
RTC_TSTR_MNT_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_MNT_2 /;"	d
RTC_TSTR_MNU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_MNU /;"	d
RTC_TSTR_MNU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_MNU_0 /;"	d
RTC_TSTR_MNU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_MNU_1 /;"	d
RTC_TSTR_MNU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_MNU_2 /;"	d
RTC_TSTR_MNU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_MNU_3 /;"	d
RTC_TSTR_PM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_PM /;"	d
RTC_TSTR_ST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_ST /;"	d
RTC_TSTR_ST_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_ST_0 /;"	d
RTC_TSTR_ST_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_ST_1 /;"	d
RTC_TSTR_ST_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_ST_2 /;"	d
RTC_TSTR_SU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_SU /;"	d
RTC_TSTR_SU_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_SU_0 /;"	d
RTC_TSTR_SU_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_SU_1 /;"	d
RTC_TSTR_SU_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_SU_2 /;"	d
RTC_TSTR_SU_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_TSTR_SU_3 /;"	d
RTC_TamperCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_TamperFilterConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter)$/;"	f	typeref:typename:void
RTC_TamperFilter_2Sample	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperFilter_2Sample /;"	d
RTC_TamperFilter_4Sample	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperFilter_4Sample /;"	d
RTC_TamperFilter_8Sample	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperFilter_8Sample /;"	d
RTC_TamperFilter_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperFilter_Disable /;"	d
RTC_TamperPinSelection	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TamperPinSelection(uint32_t RTC_TamperPin)$/;"	f	typeref:typename:void
RTC_TamperPin_PC13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperPin_PC13 /;"	d
RTC_TamperPin_PI8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperPin_PI8 /;"	d
RTC_TamperPinsPrechargeDuration	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration)$/;"	f	typeref:typename:void
RTC_TamperPrechargeDuration_1RTCCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperPrechargeDuration_1RTCCLK /;"	d
RTC_TamperPrechargeDuration_2RTCCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperPrechargeDuration_2RTCCLK /;"	d
RTC_TamperPrechargeDuration_4RTCCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperPrechargeDuration_4RTCCLK /;"	d
RTC_TamperPrechargeDuration_8RTCCLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperPrechargeDuration_8RTCCLK /;"	d
RTC_TamperPullUpCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TamperPullUpCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_TamperSamplingFreqConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq)$/;"	f	typeref:typename:void
RTC_TamperSamplingFreq_RTCCLK_Div1024	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperSamplingFreq_RTCCLK_Div1024 /;"	d
RTC_TamperSamplingFreq_RTCCLK_Div16384	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperSamplingFreq_RTCCLK_Div16384 /;"	d
RTC_TamperSamplingFreq_RTCCLK_Div2048	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperSamplingFreq_RTCCLK_Div2048 /;"	d
RTC_TamperSamplingFreq_RTCCLK_Div256	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperSamplingFreq_RTCCLK_Div256 /;"	d
RTC_TamperSamplingFreq_RTCCLK_Div32768	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperSamplingFreq_RTCCLK_Div32768 /;"	d
RTC_TamperSamplingFreq_RTCCLK_Div4096	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperSamplingFreq_RTCCLK_Div4096 /;"	d
RTC_TamperSamplingFreq_RTCCLK_Div512	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperSamplingFreq_RTCCLK_Div512 /;"	d
RTC_TamperSamplingFreq_RTCCLK_Div8192	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperSamplingFreq_RTCCLK_Div8192 /;"	d
RTC_TamperTriggerConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)$/;"	f	typeref:typename:void
RTC_TamperTrigger_FallingEdge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperTrigger_FallingEdge /;"	d
RTC_TamperTrigger_HighLevel	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperTrigger_HighLevel /;"	d
RTC_TamperTrigger_LowLevel	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperTrigger_LowLevel /;"	d
RTC_TamperTrigger_RisingEdge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TamperTrigger_RisingEdge /;"	d
RTC_Tamper_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Tamper_1 /;"	d
RTC_TimeStampCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_TimeStampEdge_Falling	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TimeStampEdge_Falling /;"	d
RTC_TimeStampEdge_Rising	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TimeStampEdge_Rising /;"	d
RTC_TimeStampOnTamperDetectionCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_TimeStampPinSelection	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TimeStampPinSelection(uint32_t RTC_TimeStampPin)$/;"	f	typeref:typename:void
RTC_TimeStampPin_PC13	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TimeStampPin_PC13 /;"	d
RTC_TimeStampPin_PI8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_TimeStampPin_PI8 /;"	d
RTC_TimeStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f	typeref:typename:void
RTC_TimeTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^}RTC_TimeTypeDef; $/;"	t	typeref:struct:__anon93a39c9e0208
RTC_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} RTC_TypeDef;$/;"	t	typeref:struct:__anon5babb8181e08
RTC_WKUP_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  RTC_WKUP_IRQn               = 3,      \/*!< RTC Wakeup interrupt through the EXTI line        /;"	e	enum:IRQn
RTC_WPR_KEY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_WPR_KEY /;"	d
RTC_WUTR_WUT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define RTC_WUTR_WUT /;"	d
RTC_WaitForSynchro	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_WaitForSynchro(void)$/;"	f	typeref:typename:ErrorStatus
RTC_WakeUpClockConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)$/;"	f	typeref:typename:void
RTC_WakeUpClock_CK_SPRE_16bits	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_WakeUpClock_CK_SPRE_16bits /;"	d
RTC_WakeUpClock_CK_SPRE_17bits	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_WakeUpClock_CK_SPRE_17bits /;"	d
RTC_WakeUpClock_RTCCLK_Div16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_WakeUpClock_RTCCLK_Div16 /;"	d
RTC_WakeUpClock_RTCCLK_Div2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_WakeUpClock_RTCCLK_Div2 /;"	d
RTC_WakeUpClock_RTCCLK_Div4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_WakeUpClock_RTCCLK_Div4 /;"	d
RTC_WakeUpClock_RTCCLK_Div8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_WakeUpClock_RTCCLK_Div8 /;"	d
RTC_WakeUpCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)$/;"	f	typeref:typename:ErrorStatus
RTC_WeekDay	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint8_t RTC_WeekDay; \/*!< Specifies the RTC Date WeekDay.$/;"	m	struct:__anon93a39c9e0308	typeref:typename:uint8_t
RTC_Weekday_Friday	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Weekday_Friday /;"	d
RTC_Weekday_Monday	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Weekday_Monday /;"	d
RTC_Weekday_Saturday	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Weekday_Saturday /;"	d
RTC_Weekday_Sunday	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Weekday_Sunday /;"	d
RTC_Weekday_Thursday	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Weekday_Thursday /;"	d
RTC_Weekday_Tuesday	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Weekday_Tuesday /;"	d
RTC_Weekday_Wednesday	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define RTC_Weekday_Wednesday /;"	d
RTC_WriteBackupRegister	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)$/;"	f	typeref:typename:void
RTC_WriteProtectionCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^void RTC_WriteProtectionCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_Year	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^  uint8_t RTC_Year;     \/*!< Specifies the RTC Date Year.$/;"	m	struct:__anon93a39c9e0308	typeref:typename:uint8_t
RTR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t RTR;     \/*!< Specifies the type of frame for the message that will $/;"	m	struct:__anon9289f0a70308	typeref:typename:uint8_t
RTR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint8_t RTR;     \/*!< Specifies the type of frame for the received message.$/;"	m	struct:__anon9289f0a70408	typeref:typename:uint8_t
RTSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t RTSR;   \/*!< EXTI Rising trigger selection register,  Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8181108	typeref:typename:__IO uint32_t
RWMOD_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define RWMOD_BitNumber /;"	d	file:
RWSTART_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define RWSTART_BitNumber /;"	d	file:
RWSTOP_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define RWSTOP_BitNumber /;"	d	file:
RXCRCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t RXCRCR;     \/*!< SPI RX CRC register (not used in I2S mode),         Address of/;"	m	struct:__anon5babb8182008	typeref:typename:__IO uint16_t
Release Notes for STM32F4xx CMSIS	inc/Device/STM32F4xx/Release_Notes.html	/^Notes for STM32F4xx CMSIS<\/span><span style="font-size: 20pt; font-family: Verdana;"><o:p><\/o:/;"	h
Release Notes for STM32F4xx Standard Peripherals Library Drivers (StdPeriph_Driver)	inc/STM32F4xx_StdPeriph_Driver/Release_Notes.html	/^    Peripherals Library Drivers (StdPeriph_Driver)<\/span><span style="font-size: 20pt; font-fam/;"	h
Reset_Handler	src/startup/startup_stm32f4xx.s	/^Reset_Handler:  $/;"	l
Reset_Handler	startup_stm32f4xx.s	/^Reset_Handler:  $/;"	l
RouteMap	src/elka_comm/common/pyelka_common.cpp	/^					RouteMap;$/;"	t	typeref:typename:std::map<dev_id_t,elka::DeviceRoute,dev_id_tCmp>	file:
RouteMap	src/elka_comm/pyelka_comm.cpp	/^					RouteMap;$/;"	t	typeref:typename:std::map<dev_id_t,elka::DeviceRoute,dev_id_tCmp>	file:
Rx_Idx1	src/drivers/i2croutines.c	/^__IO uint8_t Tx_Idx1 = 0, Rx_Idx1 = 0;$/;"	v	typeref:typename:__IO uint8_t
Rx_Idx2	src/drivers/i2croutines.c	/^__IO uint8_t Tx_Idx2 = 0, Rx_Idx2 = 0;$/;"	v	typeref:typename:__IO uint8_t
SCB	inc/CMSIS/core_cm4.h	/^#define SCB /;"	d
SCB_AIRCR_ENDIANESS_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_PRIGROUP_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEY_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTRESET_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_VECTRESET_Msk /;"	d
SCB_AIRCR_VECTRESET_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_AIRCR_VECTRESET_Pos /;"	d
SCB_BASE	inc/CMSIS/core_cm4.h	/^#define SCB_BASE /;"	d
SCB_CCR_BFHFNMIGN_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_DIV_0_TRP_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_NONBASETHRDENA_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_NONBASETHRDENA_Msk /;"	d
SCB_CCR_NONBASETHRDENA_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_NONBASETHRDENA_Pos /;"	d
SCB_CCR_STKALIGN_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_USERSETMPEND_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_PARTNO_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_REVISION_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_VARIANT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_DFSR_BKPT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_DWTTRAP_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_EXTERNAL_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_HALTED_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_VCATCH_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_HFSR_DEBUGEVT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_FORCED_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_VECTTBL_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_ICSR_ISRPENDING_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_NMIPENDSET_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_PENDSTCLR_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTSET_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSVCLR_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVSET_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_RETTOBASE_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTPENDING_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_SCR_SEVONPEND_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SLEEPDEEP_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MONITORACT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_Type	inc/CMSIS/core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon7471197e0a08
SCB_VTOR_TBLOFF_Msk	inc/CMSIS/core_cm4.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Pos	inc/CMSIS/core_cm4.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register    /;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
SCS_BASE	inc/CMSIS/core_cm4.h	/^#define SCS_BASE /;"	d
SCnSCB	inc/CMSIS/core_cm4.h	/^#define SCnSCB /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Msk /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Pos /;"	d
SCnSCB_ACTLR_DISFOLD_Msk	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk /;"	d
SCnSCB_ACTLR_DISFOLD_Pos	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos /;"	d
SCnSCB_ACTLR_DISFPCA_Msk	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ACTLR_DISFPCA_Msk /;"	d
SCnSCB_ACTLR_DISFPCA_Pos	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ACTLR_DISFPCA_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ACTLR_DISOOFP_Msk	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ACTLR_DISOOFP_Msk /;"	d
SCnSCB_ACTLR_DISOOFP_Pos	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ACTLR_DISOOFP_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	inc/CMSIS/core_cm4.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_Type	inc/CMSIS/core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon7471197e0b08
SDIO	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SDIO /;"	d
SDIOEN_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define SDIOEN_BitNumber /;"	d	file:
SDIOSUSPEND_BitNumber	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define SDIOSUSPEND_BitNumber /;"	d	file:
SDIO_ARG_CMDARG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ARG_CMDARG /;"	d
SDIO_Argument	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_Argument;  \/*!< Specifies the SDIO command argument which is sent$/;"	m	struct:__anon094f28a40208	typeref:typename:uint32_t
SDIO_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SDIO_BASE /;"	d
SDIO_BusWide	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_BusWide;              \/*!< Specifies the SDIO bus width.$/;"	m	struct:__anon094f28a40108	typeref:typename:uint32_t
SDIO_BusWide_1b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_BusWide_1b /;"	d
SDIO_BusWide_4b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_BusWide_4b /;"	d
SDIO_BusWide_8b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_BusWide_8b /;"	d
SDIO_CEATAITCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_CEATAITCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_CLKCR_BYPASS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CLKCR_BYPASS /;"	d
SDIO_CLKCR_CLKDIV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CLKCR_CLKDIV /;"	d
SDIO_CLKCR_CLKEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CLKCR_CLKEN /;"	d
SDIO_CLKCR_HWFC_EN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CLKCR_HWFC_EN /;"	d
SDIO_CLKCR_NEGEDGE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CLKCR_NEGEDGE /;"	d
SDIO_CLKCR_PWRSAV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CLKCR_PWRSAV /;"	d
SDIO_CLKCR_WIDBUS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CLKCR_WIDBUS /;"	d
SDIO_CLKCR_WIDBUS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CLKCR_WIDBUS_0 /;"	d
SDIO_CLKCR_WIDBUS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CLKCR_WIDBUS_1 /;"	d
SDIO_CMD_CEATACMD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_CEATACMD /;"	d
SDIO_CMD_CMDINDEX	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_CMDINDEX /;"	d
SDIO_CMD_CPSMEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_CPSMEN /;"	d
SDIO_CMD_ENCMDCOMPL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_ENCMDCOMPL /;"	d
SDIO_CMD_NIEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_NIEN /;"	d
SDIO_CMD_SDIOSUSPEND	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_SDIOSUSPEND /;"	d
SDIO_CMD_WAITINT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_WAITINT /;"	d
SDIO_CMD_WAITPEND	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_WAITPEND /;"	d
SDIO_CMD_WAITRESP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_WAITRESP /;"	d
SDIO_CMD_WAITRESP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_WAITRESP_0 /;"	d
SDIO_CMD_WAITRESP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_CMD_WAITRESP_1 /;"	d
SDIO_CPSM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_CPSM;      \/*!< Specifies whether SDIO Command path state machine (CPSM)$/;"	m	struct:__anon094f28a40208	typeref:typename:uint32_t
SDIO_CPSM_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_CPSM_Disable /;"	d
SDIO_CPSM_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_CPSM_Enable /;"	d
SDIO_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_ClearFlag(uint32_t SDIO_FLAG)$/;"	f	typeref:typename:void
SDIO_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_ClearITPendingBit(uint32_t SDIO_IT)$/;"	f	typeref:typename:void
SDIO_ClockBypass	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_ClockBypass;          \/*!< Specifies whether the SDIO Clock divider bypass is$/;"	m	struct:__anon094f28a40108	typeref:typename:uint32_t
SDIO_ClockBypass_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_ClockBypass_Disable /;"	d
SDIO_ClockBypass_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_ClockBypass_Enable /;"	d
SDIO_ClockCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_ClockCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_ClockDiv	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint8_t SDIO_ClockDiv;              \/*!< Specifies the clock frequency of the SDIO controller/;"	m	struct:__anon094f28a40108	typeref:typename:uint8_t
SDIO_ClockEdge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_ClockEdge;            \/*!< Specifies the clock transition on which the bit capt/;"	m	struct:__anon094f28a40108	typeref:typename:uint32_t
SDIO_ClockEdge_Falling	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_ClockEdge_Falling /;"	d
SDIO_ClockEdge_Rising	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_ClockEdge_Rising /;"	d
SDIO_ClockPowerSave	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_ClockPowerSave;       \/*!< Specifies whether SDIO Clock output is enabled or$/;"	m	struct:__anon094f28a40108	typeref:typename:uint32_t
SDIO_ClockPowerSave_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_ClockPowerSave_Disable /;"	d
SDIO_ClockPowerSave_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_ClockPowerSave_Enable /;"	d
SDIO_CmdIndex	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_CmdIndex;  \/*!< Specifies the SDIO command index. It must be lower than 0x40. */;"	m	struct:__anon094f28a40208	typeref:typename:uint32_t
SDIO_CmdInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^} SDIO_CmdInitTypeDef;$/;"	t	typeref:struct:__anon094f28a40208
SDIO_CmdStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)$/;"	f	typeref:typename:void
SDIO_CommandCompletionCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_CommandCompletionCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_DCOUNT_DATACOUNT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCOUNT_DATACOUNT /;"	d
SDIO_DCTRL_DBLOCKSIZE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_DBLOCKSIZE /;"	d
SDIO_DCTRL_DBLOCKSIZE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_0 /;"	d
SDIO_DCTRL_DBLOCKSIZE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_1 /;"	d
SDIO_DCTRL_DBLOCKSIZE_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_2 /;"	d
SDIO_DCTRL_DBLOCKSIZE_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_3 /;"	d
SDIO_DCTRL_DMAEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_DMAEN /;"	d
SDIO_DCTRL_DTDIR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_DTDIR /;"	d
SDIO_DCTRL_DTEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_DTEN /;"	d
SDIO_DCTRL_DTMODE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_DTMODE /;"	d
SDIO_DCTRL_RWMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_RWMOD /;"	d
SDIO_DCTRL_RWSTART	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_RWSTART /;"	d
SDIO_DCTRL_RWSTOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_RWSTOP /;"	d
SDIO_DCTRL_SDIOEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DCTRL_SDIOEN /;"	d
SDIO_DLEN_DATALENGTH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DLEN_DATALENGTH /;"	d
SDIO_DMACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_DMACmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_DPSM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_DPSM;           \/*!< Specifies whether SDIO Data path state machine (DPSM)$/;"	m	struct:__anon094f28a40308	typeref:typename:uint32_t
SDIO_DPSM_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DPSM_Disable /;"	d
SDIO_DPSM_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DPSM_Enable /;"	d
SDIO_DTIMER_DATATIME	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_DTIMER_DATATIME /;"	d
SDIO_DataBlockSize	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_DataBlockSize;  \/*!< Specifies the data block size for block transfer.$/;"	m	struct:__anon094f28a40308	typeref:typename:uint32_t
SDIO_DataBlockSize_1024b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_1024b /;"	d
SDIO_DataBlockSize_128b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_128b /;"	d
SDIO_DataBlockSize_16384b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_16384b /;"	d
SDIO_DataBlockSize_16b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_16b /;"	d
SDIO_DataBlockSize_1b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_1b /;"	d
SDIO_DataBlockSize_2048b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_2048b /;"	d
SDIO_DataBlockSize_256b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_256b /;"	d
SDIO_DataBlockSize_2b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_2b /;"	d
SDIO_DataBlockSize_32b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_32b /;"	d
SDIO_DataBlockSize_4096b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_4096b /;"	d
SDIO_DataBlockSize_4b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_4b /;"	d
SDIO_DataBlockSize_512b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_512b /;"	d
SDIO_DataBlockSize_64b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_64b /;"	d
SDIO_DataBlockSize_8192b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_8192b /;"	d
SDIO_DataBlockSize_8b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_DataBlockSize_8b /;"	d
SDIO_DataConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)$/;"	f	typeref:typename:void
SDIO_DataInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^} SDIO_DataInitTypeDef;$/;"	t	typeref:struct:__anon094f28a40308
SDIO_DataLength	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_DataLength;     \/*!< Specifies the number of data bytes to be transferred. *\/$/;"	m	struct:__anon094f28a40308	typeref:typename:uint32_t
SDIO_DataStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)$/;"	f	typeref:typename:void
SDIO_DataTimeOut	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_DataTimeOut;    \/*!< Specifies the data timeout period in card bus clock period/;"	m	struct:__anon094f28a40308	typeref:typename:uint32_t
SDIO_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_DeInit(void)$/;"	f	typeref:typename:void
SDIO_FIFOCNT_FIFOCOUNT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_FIFOCNT_FIFOCOUNT /;"	d
SDIO_FIFO_FIFODATA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_FIFO_FIFODATA /;"	d
SDIO_FLAG_CCRCFAIL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_CCRCFAIL /;"	d
SDIO_FLAG_CEATAEND	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_CEATAEND /;"	d
SDIO_FLAG_CMDACT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_CMDACT /;"	d
SDIO_FLAG_CMDREND	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_CMDREND /;"	d
SDIO_FLAG_CMDSENT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_CMDSENT /;"	d
SDIO_FLAG_CTIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_CTIMEOUT /;"	d
SDIO_FLAG_DATAEND	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_DATAEND /;"	d
SDIO_FLAG_DBCKEND	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_DBCKEND /;"	d
SDIO_FLAG_DCRCFAIL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_DCRCFAIL /;"	d
SDIO_FLAG_DTIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_DTIMEOUT /;"	d
SDIO_FLAG_RXACT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_RXACT /;"	d
SDIO_FLAG_RXDAVL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_RXDAVL /;"	d
SDIO_FLAG_RXFIFOE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_RXFIFOE /;"	d
SDIO_FLAG_RXFIFOF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_RXFIFOF /;"	d
SDIO_FLAG_RXFIFOHF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_RXFIFOHF /;"	d
SDIO_FLAG_RXOVERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_RXOVERR /;"	d
SDIO_FLAG_SDIOIT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_SDIOIT /;"	d
SDIO_FLAG_STBITERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_STBITERR /;"	d
SDIO_FLAG_TXACT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_TXACT /;"	d
SDIO_FLAG_TXDAVL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_TXDAVL /;"	d
SDIO_FLAG_TXFIFOE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_TXFIFOE /;"	d
SDIO_FLAG_TXFIFOF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_TXFIFOF /;"	d
SDIO_FLAG_TXFIFOHE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_TXFIFOHE /;"	d
SDIO_FLAG_TXUNDERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_FLAG_TXUNDERR /;"	d
SDIO_GetCommandResponse	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^uint8_t SDIO_GetCommandResponse(void)$/;"	f	typeref:typename:uint8_t
SDIO_GetDataCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^uint32_t SDIO_GetDataCounter(void)$/;"	f	typeref:typename:uint32_t
SDIO_GetFIFOCount	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^uint32_t SDIO_GetFIFOCount(void)$/;"	f	typeref:typename:uint32_t
SDIO_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG)$/;"	f	typeref:typename:FlagStatus
SDIO_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^ITStatus SDIO_GetITStatus(uint32_t SDIO_IT)$/;"	f	typeref:typename:ITStatus
SDIO_GetPowerState	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^uint32_t SDIO_GetPowerState(void)$/;"	f	typeref:typename:uint32_t
SDIO_GetResponse	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)$/;"	f	typeref:typename:uint32_t
SDIO_HardwareFlowControl	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_HardwareFlowControl;  \/*!< Specifies whether the SDIO hardware flow control is /;"	m	struct:__anon094f28a40108	typeref:typename:uint32_t
SDIO_HardwareFlowControl_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_HardwareFlowControl_Disable /;"	d
SDIO_HardwareFlowControl_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_HardwareFlowControl_Enable /;"	d
SDIO_ICR_CCRCFAILC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_CCRCFAILC /;"	d
SDIO_ICR_CEATAENDC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_CEATAENDC /;"	d
SDIO_ICR_CMDRENDC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_CMDRENDC /;"	d
SDIO_ICR_CMDSENTC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_CMDSENTC /;"	d
SDIO_ICR_CTIMEOUTC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_CTIMEOUTC /;"	d
SDIO_ICR_DATAENDC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_DATAENDC /;"	d
SDIO_ICR_DBCKENDC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_DBCKENDC /;"	d
SDIO_ICR_DCRCFAILC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_DCRCFAILC /;"	d
SDIO_ICR_DTIMEOUTC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_DTIMEOUTC /;"	d
SDIO_ICR_RXOVERRC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_RXOVERRC /;"	d
SDIO_ICR_SDIOITC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_SDIOITC /;"	d
SDIO_ICR_STBITERRC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_STBITERRC /;"	d
SDIO_ICR_TXUNDERRC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_ICR_TXUNDERRC /;"	d
SDIO_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  SDIO_IRQn                   = 49,     \/*!< SDIO global Interrupt                             /;"	e	enum:IRQn
SDIO_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_IT_CCRCFAIL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_CCRCFAIL /;"	d
SDIO_IT_CEATAEND	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_CEATAEND /;"	d
SDIO_IT_CMDACT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_CMDACT /;"	d
SDIO_IT_CMDREND	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_CMDREND /;"	d
SDIO_IT_CMDSENT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_CMDSENT /;"	d
SDIO_IT_CTIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_CTIMEOUT /;"	d
SDIO_IT_DATAEND	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_DATAEND /;"	d
SDIO_IT_DBCKEND	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_DBCKEND /;"	d
SDIO_IT_DCRCFAIL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_DCRCFAIL /;"	d
SDIO_IT_DTIMEOUT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_DTIMEOUT /;"	d
SDIO_IT_RXACT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_RXACT /;"	d
SDIO_IT_RXDAVL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_RXDAVL /;"	d
SDIO_IT_RXFIFOE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_RXFIFOE /;"	d
SDIO_IT_RXFIFOF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_RXFIFOF /;"	d
SDIO_IT_RXFIFOHF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_RXFIFOHF /;"	d
SDIO_IT_RXOVERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_RXOVERR /;"	d
SDIO_IT_SDIOIT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_SDIOIT /;"	d
SDIO_IT_STBITERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_STBITERR /;"	d
SDIO_IT_TXACT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_TXACT /;"	d
SDIO_IT_TXDAVL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_TXDAVL /;"	d
SDIO_IT_TXFIFOE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_TXFIFOE /;"	d
SDIO_IT_TXFIFOF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_TXFIFOF /;"	d
SDIO_IT_TXFIFOHE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_TXFIFOHE /;"	d
SDIO_IT_TXUNDERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_IT_TXUNDERR /;"	d
SDIO_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)$/;"	f	typeref:typename:void
SDIO_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^} SDIO_InitTypeDef;$/;"	t	typeref:struct:__anon094f28a40108
SDIO_MASK_CCRCFAILIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_CCRCFAILIE /;"	d
SDIO_MASK_CEATAENDIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_CEATAENDIE /;"	d
SDIO_MASK_CMDACTIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_CMDACTIE /;"	d
SDIO_MASK_CMDRENDIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_CMDRENDIE /;"	d
SDIO_MASK_CMDSENTIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_CMDSENTIE /;"	d
SDIO_MASK_CTIMEOUTIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_CTIMEOUTIE /;"	d
SDIO_MASK_DATAENDIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_DATAENDIE /;"	d
SDIO_MASK_DBCKENDIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_DBCKENDIE /;"	d
SDIO_MASK_DCRCFAILIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_DCRCFAILIE /;"	d
SDIO_MASK_DTIMEOUTIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_DTIMEOUTIE /;"	d
SDIO_MASK_RXACTIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_RXACTIE /;"	d
SDIO_MASK_RXDAVLIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_RXDAVLIE /;"	d
SDIO_MASK_RXFIFOEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_RXFIFOEIE /;"	d
SDIO_MASK_RXFIFOFIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_RXFIFOFIE /;"	d
SDIO_MASK_RXFIFOHFIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_RXFIFOHFIE /;"	d
SDIO_MASK_RXOVERRIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_RXOVERRIE /;"	d
SDIO_MASK_SDIOITIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_SDIOITIE /;"	d
SDIO_MASK_STBITERRIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_STBITERRIE /;"	d
SDIO_MASK_TXACTIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_TXACTIE /;"	d
SDIO_MASK_TXDAVLIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_TXDAVLIE /;"	d
SDIO_MASK_TXFIFOEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_TXFIFOEIE /;"	d
SDIO_MASK_TXFIFOFIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_TXFIFOFIE /;"	d
SDIO_MASK_TXFIFOHEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_TXFIFOHEIE /;"	d
SDIO_MASK_TXUNDERRIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_MASK_TXUNDERRIE /;"	d
SDIO_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define SDIO_OFFSET /;"	d	file:
SDIO_POWER_PWRCTRL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_POWER_PWRCTRL /;"	d
SDIO_POWER_PWRCTRL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_POWER_PWRCTRL_0 /;"	d
SDIO_POWER_PWRCTRL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_POWER_PWRCTRL_1 /;"	d
SDIO_PowerState_OFF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_PowerState_OFF /;"	d
SDIO_PowerState_ON	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_PowerState_ON /;"	d
SDIO_RESP0_CARDSTATUS0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_RESP0_CARDSTATUS0 /;"	d
SDIO_RESP1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_RESP1 /;"	d
SDIO_RESP1_CARDSTATUS1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_RESP1_CARDSTATUS1 /;"	d
SDIO_RESP2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_RESP2 /;"	d
SDIO_RESP2_CARDSTATUS2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_RESP2_CARDSTATUS2 /;"	d
SDIO_RESP3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_RESP3 /;"	d
SDIO_RESP3_CARDSTATUS3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_RESP3_CARDSTATUS3 /;"	d
SDIO_RESP4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_RESP4 /;"	d
SDIO_RESP4_CARDSTATUS4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_RESP4_CARDSTATUS4 /;"	d
SDIO_RESPCMD_RESPCMD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_RESPCMD_RESPCMD /;"	d
SDIO_RESP_ADDR	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^#define SDIO_RESP_ADDR /;"	d	file:
SDIO_ReadData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^uint32_t SDIO_ReadData(void)$/;"	f	typeref:typename:uint32_t
SDIO_ReadWaitMode_CLK	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_ReadWaitMode_CLK /;"	d
SDIO_ReadWaitMode_DATA2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_ReadWaitMode_DATA2 /;"	d
SDIO_Response	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_Response;  \/*!< Specifies the SDIO response type.$/;"	m	struct:__anon094f28a40208	typeref:typename:uint32_t
SDIO_Response_Long	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_Response_Long /;"	d
SDIO_Response_No	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_Response_No /;"	d
SDIO_Response_Short	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_Response_Short /;"	d
SDIO_STA_CCRCFAIL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_CCRCFAIL /;"	d
SDIO_STA_CEATAEND	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_CEATAEND /;"	d
SDIO_STA_CMDACT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_CMDACT /;"	d
SDIO_STA_CMDREND	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_CMDREND /;"	d
SDIO_STA_CMDSENT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_CMDSENT /;"	d
SDIO_STA_CTIMEOUT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_CTIMEOUT /;"	d
SDIO_STA_DATAEND	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_DATAEND /;"	d
SDIO_STA_DBCKEND	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_DBCKEND /;"	d
SDIO_STA_DCRCFAIL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_DCRCFAIL /;"	d
SDIO_STA_DTIMEOUT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_DTIMEOUT /;"	d
SDIO_STA_RXACT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_RXACT /;"	d
SDIO_STA_RXDAVL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_RXDAVL /;"	d
SDIO_STA_RXFIFOE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_RXFIFOE /;"	d
SDIO_STA_RXFIFOF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_RXFIFOF /;"	d
SDIO_STA_RXFIFOHF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_RXFIFOHF /;"	d
SDIO_STA_RXOVERR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_RXOVERR /;"	d
SDIO_STA_SDIOIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_SDIOIT /;"	d
SDIO_STA_STBITERR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_STBITERR /;"	d
SDIO_STA_TXACT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_TXACT /;"	d
SDIO_STA_TXDAVL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_TXDAVL /;"	d
SDIO_STA_TXFIFOE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_TXFIFOE /;"	d
SDIO_STA_TXFIFOF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_TXFIFOF /;"	d
SDIO_STA_TXFIFOHE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_TXFIFOHE /;"	d
SDIO_STA_TXUNDERR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SDIO_STA_TXUNDERR /;"	d
SDIO_SendCEATACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_SendCEATACmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_SendCommand	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)$/;"	f	typeref:typename:void
SDIO_SendSDIOSuspendCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_SetPowerState	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_SetPowerState(uint32_t SDIO_PowerState)$/;"	f	typeref:typename:void
SDIO_SetSDIOOperation	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_SetSDIOOperation(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_SetSDIOReadWaitMode	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)$/;"	f	typeref:typename:void
SDIO_StartSDIOReadWait	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_StartSDIOReadWait(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_StopSDIOReadWait	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_StopSDIOReadWait(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)$/;"	f	typeref:typename:void
SDIO_TransferDir	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_TransferDir;    \/*!< Specifies the data transfer direction, whether the transfe/;"	m	struct:__anon094f28a40308	typeref:typename:uint32_t
SDIO_TransferDir_ToCard	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_TransferDir_ToCard /;"	d
SDIO_TransferDir_ToSDIO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_TransferDir_ToSDIO /;"	d
SDIO_TransferMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_TransferMode;   \/*!< Specifies whether data transfer is in stream or block mode/;"	m	struct:__anon094f28a40308	typeref:typename:uint32_t
SDIO_TransferMode_Block	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_TransferMode_Block /;"	d
SDIO_TransferMode_Stream	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_TransferMode_Stream /;"	d
SDIO_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} SDIO_TypeDef;$/;"	t	typeref:struct:__anon5babb8181f08
SDIO_Wait	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^  uint32_t SDIO_Wait;      \/*!< Specifies whether SDIO wait-for-interrupt request is enabled or/;"	m	struct:__anon094f28a40208	typeref:typename:uint32_t
SDIO_Wait_IT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_Wait_IT /;"	d
SDIO_Wait_No	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_Wait_No /;"	d
SDIO_Wait_Pend	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define SDIO_Wait_Pend /;"	d
SDIO_WriteData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.c	/^void SDIO_WriteData(uint32_t Data)$/;"	f	typeref:typename:void
SECONDARY_FLASH	Debug/sources.mk	/^SECONDARY_FLASH := $/;"	m
SECONDARY_SIZE	Debug/sources.mk	/^SECONDARY_SIZE := $/;"	m
SECTOR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.c	/^#define SECTOR_MASK /;"	d	file:
SEMAPHORE_H	inc/FreeRTOS/semphr.h	/^#define SEMAPHORE_H$/;"	d
SENDER_ID	src/elka_comm/common/elka.h	/^#define SENDER_ID /;"	d
SENDER_PARAMS	src/elka_comm/common/elka.h	/^#define SENDER_PARAMS /;"	d
SENSITIVITY	src/modules/stabilizer.c	/^#define SENSITIVITY /;"	d	file:
SENSORFUSION6_H_	inc/modules/sensfusion6.h	/^#define SENSORFUSION6_H_$/;"	d
SEP	tools/genmsg/src/genmsg/base.py	/^SEP = '\/'$/;"	v
SERIAL_SIZE_OF_DATA_BUFFER	src/elka_comm/qurt/platform.h	/^#define SERIAL_SIZE_OF_DATA_BUFFER /;"	d
SERIAL_TASKS_H_	inc/serial_tasks.h	/^#define SERIAL_TASKS_H_$/;"	d
SERIAL_WRITE_DELAY_USEC	src/elka_comm/qurt/platform.h	/^#define SERIAL_WRITE_DELAY_USEC /;"	d
SERVER	src/elka_comm/common/inet_comm.h	/^#define SERVER /;"	d
SERVER	src/elka_comm/posix/inet_comm.h	/^#define SERVER /;"	d
SERVER_SIDE	src/elka_comm/common/inet_comm.h	/^#define SERVER_SIDE /;"	d
SERVER_SIDE	src/elka_comm/posix/inet_comm.h	/^#define SERVER_SIDE /;"	d
SET	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	e	enum:__anon5babb8180103
SET_BIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SET_BIT(/;"	d
SHA1BUSY_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash_sha1.c	/^#define SHA1BUSY_TIMEOUT /;"	d	file:
SHCSR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
SHELL	build_elka/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	build_elka/src/FreeRTOS/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	build_elka/src/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	build_elka/src/drivers/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	build_elka/src/elka_hal/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	build_elka/src/modules/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	build_elka/src/utils/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/FreeRTOS/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/STM32F4xx_StdPeriph_Driver/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/drivers/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/elka_hal/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/modules/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/utils/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHIFTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SHIFTR;    \/*!< RTC shift control register,                               Addre/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
SHP	inc/CMSIS/core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint8_t[12]
SHPF_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^#define SHPF_TIMEOUT /;"	d	file:
SLAK_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define SLAK_TIMEOUT /;"	d	file:
SMCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t SMCR;        \/*!< TIM slave mode control register,     Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
SMCR_ETR_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^#define SMCR_ETR_MASK /;"	d	file:
SMPR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SMPR1;  \/*!< ADC sample time register 1,                  Address offset: 0x0C /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
SMPR1_SMP_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define SMPR1_SMP_SET /;"	d	file:
SMPR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SMPR2;  \/*!< ADC sample time register 2,                  Address offset: 0x10 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
SMPR2_SMP_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define SMPR2_SMP_SET /;"	d	file:
SNAPDRAGON_UART_DEVICES_H	src/elka_comm/qurt/snapdragon_uart_devices.h	/^#define SNAPDRAGON_UART_DEVICES_H$/;"	d
SNAPDRAGON_UART_H	src/elka_comm/qurt/snapdragon_uart.h	/^#define SNAPDRAGON_UART_H$/;"	d
SNAPDRAGON_UART_MANAGER_H	src/elka_comm/qurt/snapdragon_uart_manager.h	/^#define SNAPDRAGON_UART_MANAGER_H$/;"	d
SPEKTRUM_STICK_HIGH	src/elka_comm/common/elka.h	/^#define SPEKTRUM_STICK_HIGH /;"	d
SPEKTRUM_STICK_LOW	src/elka_comm/common/elka.h	/^#define SPEKTRUM_STICK_LOW /;"	d
SPEKTRUM_STICK_MID	src/elka_comm/common/elka.h	/^#define SPEKTRUM_STICK_MID /;"	d
SPEKTRUM_STICK_RANGE	src/elka_comm/common/elka.h	/^#define SPEKTRUM_STICK_RANGE /;"	d
SPEKTRUM_SWITCH_HIGH	src/elka_comm/common/elka.h	/^#define SPEKTRUM_SWITCH_HIGH /;"	d
SPEKTRUM_SWITCH_LOW	src/elka_comm/common/elka.h	/^#define SPEKTRUM_SWITCH_LOW /;"	d
SPEKTRUM_SWITCH_MID	src/elka_comm/common/elka.h	/^#define SPEKTRUM_SWITCH_MID /;"	d
SPHINXBUILD	tools/genmsg/doc/Makefile	/^SPHINXBUILD   = sphinx-build$/;"	m
SPHINXOPTS	tools/genmsg/doc/Makefile	/^SPHINXOPTS    =$/;"	m
SPI1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SPI1 /;"	d
SPI1_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SPI1_BASE /;"	d
SPI1_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  SPI1_IRQn                   = 35,     \/*!< SPI1 global Interrupt                             /;"	e	enum:IRQn
SPI2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SPI2 /;"	d
SPI2_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SPI2_BASE /;"	d
SPI2_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  SPI2_IRQn                   = 36,     \/*!< SPI2 global Interrupt                             /;"	e	enum:IRQn
SPI3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SPI3 /;"	d
SPI3_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SPI3_BASE /;"	d
SPI3_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  SPI3_IRQn                   = 51,     \/*!< SPI3 global Interrupt                             /;"	e	enum:IRQn
SPI_BaudRatePrescaler	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t SPI_BaudRatePrescaler;   \/*!< Specifies the Baud Rate prescaler value which will be$/;"	m	struct:__anon93b39d210108	typeref:typename:uint16_t
SPI_BaudRatePrescaler_128	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_BaudRatePrescaler_128 /;"	d
SPI_BaudRatePrescaler_16	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_BaudRatePrescaler_16 /;"	d
SPI_BaudRatePrescaler_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_BaudRatePrescaler_2 /;"	d
SPI_BaudRatePrescaler_256	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_BaudRatePrescaler_256 /;"	d
SPI_BaudRatePrescaler_32	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_BaudRatePrescaler_32 /;"	d
SPI_BaudRatePrescaler_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_BaudRatePrescaler_4 /;"	d
SPI_BaudRatePrescaler_64	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_BaudRatePrescaler_64 /;"	d
SPI_BaudRatePrescaler_8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_BaudRatePrescaler_8 /;"	d
SPI_BiDirectionalLineConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)$/;"	f	typeref:typename:void
SPI_CPHA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t SPI_CPHA;                \/*!< Specifies the clock active edge for the bit capture.$/;"	m	struct:__anon93b39d210108	typeref:typename:uint16_t
SPI_CPHA_1Edge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_CPHA_1Edge /;"	d
SPI_CPHA_2Edge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_CPHA_2Edge /;"	d
SPI_CPOL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t SPI_CPOL;                \/*!< Specifies the serial clock steady state.$/;"	m	struct:__anon93b39d210108	typeref:typename:uint16_t
SPI_CPOL_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_CPOL_High /;"	d
SPI_CPOL_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_CPOL_Low /;"	d
SPI_CR1_BIDIMODE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_BIDIMODE /;"	d
SPI_CR1_BIDIOE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_BIDIOE /;"	d
SPI_CR1_BR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_BR /;"	d
SPI_CR1_BR_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_BR_0 /;"	d
SPI_CR1_BR_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_BR_1 /;"	d
SPI_CR1_BR_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_BR_2 /;"	d
SPI_CR1_CPHA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_CPHA /;"	d
SPI_CR1_CPOL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_CPOL /;"	d
SPI_CR1_CRCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_CRCEN /;"	d
SPI_CR1_CRCNEXT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_CRCNEXT /;"	d
SPI_CR1_DFF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_DFF /;"	d
SPI_CR1_LSBFIRST	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_LSBFIRST /;"	d
SPI_CR1_MSTR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_MSTR /;"	d
SPI_CR1_RXONLY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_RXONLY /;"	d
SPI_CR1_SPE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_SPE /;"	d
SPI_CR1_SSI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_SSI /;"	d
SPI_CR1_SSM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR1_SSM /;"	d
SPI_CR2_ERRIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR2_ERRIE /;"	d
SPI_CR2_FRF	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^#define SPI_CR2_FRF /;"	d	file:
SPI_CR2_RXDMAEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR2_RXDMAEN /;"	d
SPI_CR2_RXNEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR2_RXNEIE /;"	d
SPI_CR2_SSOE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR2_SSOE /;"	d
SPI_CR2_TXDMAEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR2_TXDMAEN /;"	d
SPI_CR2_TXEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CR2_TXEIE /;"	d
SPI_CRCPR_CRCPOLY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_CRCPR_CRCPOLY /;"	d
SPI_CRCPolynomial	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t SPI_CRCPolynomial;       \/*!< Specifies the polynomial used for the CRC calculation./;"	m	struct:__anon93b39d210108	typeref:typename:uint16_t
SPI_CRC_Rx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_CRC_Rx /;"	d
SPI_CRC_Tx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_CRC_Tx /;"	d
SPI_CalculateCRC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_ClearFlag	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_ClearFlag /;"	d
SPI_ClearITPendingBit	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_ClearITPendingBit /;"	d
SPI_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_DMACmd	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_DMACmd /;"	d
SPI_DMAReq_Rx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_DMAReq_Rx /;"	d
SPI_DMAReq_Tx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_DMAReq_Tx /;"	d
SPI_DR_DR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_DR_DR /;"	d
SPI_DataSize	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t SPI_DataSize;            \/*!< Specifies the SPI data size.$/;"	m	struct:__anon93b39d210108	typeref:typename:uint16_t
SPI_DataSizeConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)$/;"	f	typeref:typename:void
SPI_DataSize_16b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_DataSize_16b /;"	d
SPI_DataSize_8b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_DataSize_8b /;"	d
SPI_DeInit	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_DeInit /;"	d
SPI_Direction	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t SPI_Direction;           \/*!< Specifies the SPI unidirectional or bidirectional data/;"	m	struct:__anon93b39d210108	typeref:typename:uint16_t
SPI_Direction_1Line_Rx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_Direction_1Line_Rx /;"	d
SPI_Direction_1Line_Tx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_Direction_1Line_Tx /;"	d
SPI_Direction_2Lines_FullDuplex	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_Direction_2Lines_FullDuplex /;"	d
SPI_Direction_2Lines_RxOnly	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_Direction_2Lines_RxOnly /;"	d
SPI_Direction_Rx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_Direction_Rx /;"	d
SPI_Direction_Tx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_Direction_Tx /;"	d
SPI_FLAG_BSY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_FLAG_BSY /;"	d
SPI_FLAG_CRCERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_FLAG_CRCERR /;"	d
SPI_FLAG_MODF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_FLAG_MODF /;"	d
SPI_FLAG_OVR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_FLAG_OVR /;"	d
SPI_FLAG_RXNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_FLAG_RXNE /;"	d
SPI_FLAG_TXE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_FLAG_TXE /;"	d
SPI_FirstBit	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t SPI_FirstBit;            \/*!< Specifies whether data transfers start from MSB or LSB/;"	m	struct:__anon93b39d210108	typeref:typename:uint16_t
SPI_FirstBit_LSB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_FirstBit_LSB /;"	d
SPI_FirstBit_MSB	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_FirstBit_MSB /;"	d
SPI_GetCRC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)$/;"	f	typeref:typename:uint16_t
SPI_GetCRCPolynomial	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)$/;"	f	typeref:typename:uint16_t
SPI_GetFlagStatus	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_GetFlagStatus /;"	d
SPI_GetITStatus	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_GetITStatus /;"	d
SPI_I2SCFGR_CHLEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_CHLEN /;"	d
SPI_I2SCFGR_CKPOL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_CKPOL /;"	d
SPI_I2SCFGR_DATLEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_DATLEN /;"	d
SPI_I2SCFGR_DATLEN_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_DATLEN_0 /;"	d
SPI_I2SCFGR_DATLEN_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_DATLEN_1 /;"	d
SPI_I2SCFGR_I2SCFG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_I2SCFG /;"	d
SPI_I2SCFGR_I2SCFG_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_I2SCFG_0 /;"	d
SPI_I2SCFGR_I2SCFG_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_I2SCFG_1 /;"	d
SPI_I2SCFGR_I2SE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_I2SE /;"	d
SPI_I2SCFGR_I2SMOD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_I2SMOD /;"	d
SPI_I2SCFGR_I2SSTD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_I2SSTD /;"	d
SPI_I2SCFGR_I2SSTD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_I2SSTD_0 /;"	d
SPI_I2SCFGR_I2SSTD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_I2SSTD_1 /;"	d
SPI_I2SCFGR_PCMSYNC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SCFGR_PCMSYNC /;"	d
SPI_I2SPR_I2SDIV	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SPR_I2SDIV /;"	d
SPI_I2SPR_MCKOE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SPR_MCKOE /;"	d
SPI_I2SPR_ODD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_I2SPR_ODD /;"	d
SPI_I2S_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)$/;"	f	typeref:typename:void
SPI_I2S_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)$/;"	f	typeref:typename:void
SPI_I2S_DMACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_I2S_DMAReq_Rx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_DMAReq_Rx /;"	d
SPI_I2S_DMAReq_Tx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_DMAReq_Tx /;"	d
SPI_I2S_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_I2S_DeInit(SPI_TypeDef* SPIx)$/;"	f	typeref:typename:void
SPI_I2S_FLAG_BSY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_FLAG_BSY /;"	d
SPI_I2S_FLAG_OVR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_FLAG_OVR /;"	d
SPI_I2S_FLAG_RXNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_FLAG_RXNE /;"	d
SPI_I2S_FLAG_TIFRFE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_FLAG_TIFRFE /;"	d
SPI_I2S_FLAG_TXE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_FLAG_TXE /;"	d
SPI_I2S_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)$/;"	f	typeref:typename:FlagStatus
SPI_I2S_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)$/;"	f	typeref:typename:ITStatus
SPI_I2S_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_I2S_IT_ERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_IT_ERR /;"	d
SPI_I2S_IT_OVR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_IT_OVR /;"	d
SPI_I2S_IT_RXNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_IT_RXNE /;"	d
SPI_I2S_IT_TIFRFE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_IT_TIFRFE /;"	d
SPI_I2S_IT_TXE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_I2S_IT_TXE /;"	d
SPI_I2S_ReceiveData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)$/;"	f	typeref:typename:uint16_t
SPI_I2S_SendData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)$/;"	f	typeref:typename:void
SPI_ITConfig	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_ITConfig /;"	d
SPI_IT_CRCERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_IT_CRCERR /;"	d
SPI_IT_ERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_IT_ERR /;"	d
SPI_IT_MODF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_IT_MODF /;"	d
SPI_IT_OVR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_IT_OVR /;"	d
SPI_IT_RXNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_IT_RXNE /;"	d
SPI_IT_TXE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_IT_TXE /;"	d
SPI_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)$/;"	f	typeref:typename:void
SPI_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^}SPI_InitTypeDef;$/;"	t	typeref:struct:__anon93b39d210108
SPI_Mode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t SPI_Mode;                \/*!< Specifies the SPI operating mode.$/;"	m	struct:__anon93b39d210108	typeref:typename:uint16_t
SPI_Mode_Master	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_Mode_Master /;"	d
SPI_Mode_Slave	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_Mode_Slave /;"	d
SPI_NSS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^  uint16_t SPI_NSS;                 \/*!< Specifies whether the NSS signal is managed by$/;"	m	struct:__anon93b39d210108	typeref:typename:uint16_t
SPI_NSSInternalSoft_Reset	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_NSSInternalSoft_Reset /;"	d
SPI_NSSInternalSoft_Set	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_NSSInternalSoft_Set /;"	d
SPI_NSSInternalSoftwareConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)$/;"	f	typeref:typename:void
SPI_NSS_Hard	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_NSS_Hard /;"	d
SPI_NSS_Soft	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_NSS_Soft /;"	d
SPI_RXCRCR_RXCRC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_RXCRCR_RXCRC /;"	d
SPI_ReceiveData	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_ReceiveData /;"	d
SPI_SR_BSY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_SR_BSY /;"	d
SPI_SR_CHSIDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_SR_CHSIDE /;"	d
SPI_SR_CRCERR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_SR_CRCERR /;"	d
SPI_SR_MODF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_SR_MODF /;"	d
SPI_SR_OVR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_SR_OVR /;"	d
SPI_SR_RXNE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_SR_RXNE /;"	d
SPI_SR_TIFRFE	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^#define SPI_SR_TIFRFE /;"	d	file:
SPI_SR_TXE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_SR_TXE /;"	d
SPI_SR_UDR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_SR_UDR /;"	d
SPI_SSOutputCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_SendData	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define SPI_SendData /;"	d
SPI_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)$/;"	f	typeref:typename:void
SPI_TIModeCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_TXCRCR_TXCRC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  SPI_TXCRCR_TXCRC /;"	d
SPI_TransmitCRC	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.c	/^void SPI_TransmitCRC(SPI_TypeDef* SPIx)$/;"	f	typeref:typename:void
SPI_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} SPI_TypeDef;$/;"	t	typeref:struct:__anon5babb8182008
SPSEL	inc/CMSIS/core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   */;"	m	struct:__anon7471197e070a::__anon7471197e0808	typeref:typename:uint32_t:1
SQR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SQR1;   \/*!< ADC regular sequence register 1,             Address offset: 0x2C /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
SQR1_L_RESET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define SQR1_L_RESET /;"	d	file:
SQR1_SQ_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define SQR1_SQ_SET /;"	d	file:
SQR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SQR2;   \/*!< ADC regular sequence register 2,             Address offset: 0x30 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
SQR2_SQ_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define SQR2_SQ_SET /;"	d	file:
SQR3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SQR3;   \/*!< ADC regular sequence register 3,             Address offset: 0x34 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
SQR3_SQ_SET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.c	/^#define SQR3_SQ_SET /;"	d	file:
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t SR;          \/*!< TIM status register,                 Address offset: 0x10 *\/$/;"	m	struct:__anon5babb8182108	typeref:typename:__IO uint16_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t SR;         \/*!< SPI status register,                                Address of/;"	m	struct:__anon5babb8182008	typeref:typename:__IO uint16_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t SR;         \/*!< USART Status register,                   Address offset: 0x00 /;"	m	struct:__anon5babb8182208	typeref:typename:__IO uint16_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR;        \/*!< HASH status register,           Address offset: 0x24        *\/$/;"	m	struct:__anon5babb8182508	typeref:typename:__IO uint32_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR;       \/*!< DAC status register,                                     Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR;       \/*!< DCMI status register,                          Address offset: 0/;"	m	struct:__anon5babb8180d08	typeref:typename:__IO uint32_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR;       \/*!< FLASH status register,         Address offset: 0x0C *\/$/;"	m	struct:__anon5babb8181208	typeref:typename:__IO uint32_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR;     \/*!< ADC status register,                         Address offset: 0x00 /;"	m	struct:__anon5babb8180408	typeref:typename:__IO uint32_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR;     \/*!< CRYP status register,                             Address offset: /;"	m	struct:__anon5babb8182408	typeref:typename:__IO uint32_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR;   \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	m	struct:__anon5babb8181b08	typeref:typename:__IO uint32_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR;   \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon5babb8182308	typeref:typename:__IO uint32_t
SR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR;  \/*!< RNG status register,  Address offset: 0x04 *\/$/;"	m	struct:__anon5babb8182608	typeref:typename:__IO uint32_t
SR1	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t SR1;        \/*!< I2C Status register 1,      Address offset: 0x14 *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:__IO uint16_t
SR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t SR2;        \/*!< I2C Status register 2,      Address offset: 0x18 *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:__IO uint16_t
SR2	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR2;        \/*!< NAND Flash FIFO status and interrupt register 2,     Address o/;"	m	struct:__anon5babb8181508	typeref:typename:__IO uint32_t
SR3	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR3;        \/*!< NAND Flash FIFO status and interrupt register 3,     Address o/;"	m	struct:__anon5babb8181608	typeref:typename:__IO uint32_t
SR4	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SR4;        \/*!< PC Card  FIFO status and interrupt register 4,     Address off/;"	m	struct:__anon5babb8181708	typeref:typename:__IO uint32_t
SRAM_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SRAM_BASE /;"	d
SRAM_BB_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SRAM_BB_BASE /;"	d
SRV_DIR	tools/genmsg/src/genmsg/base.py	/^SRV_DIR = 'srv'$/;"	v
SSCGR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SSCGR;         \/*!< RCC spread spectrum clock generation register,             /;"	m	struct:__anon5babb8181d08	typeref:typename:__IO uint32_t
SSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SSR;       \/*!< RTC sub second register,                                  Addre/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
STA	inc/Device/STM32F4xx/stm32f4xx.h	/^  __I uint32_t  STA;            \/*!< SDIO status register,           Address offset: 0x34 *\/$/;"	m	struct:__anon5babb8181f08	typeref:typename:__I uint32_t
STABILIZER_H_	inc/modules/stabilizer.h	/^#define STABILIZER_H_$/;"	d
STACK_MACROS_H	inc/FreeRTOS/StackMacros.h	/^#define STACK_MACROS_H$/;"	d
STIR	inc/CMSIS/core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anon7471197e0908	typeref:typename:__O uint32_t
STM32F4XX	inc/Device/STM32F4xx/stm32f4xx.h	/^  #define STM32F4XX$/;"	d
STM32F4xx CMSIS update History	inc/Device/STM32F4xx/Release_Notes.html	/^update History<\/span><\/h2><h3 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; /;"	i
STM32F4xx Standard Peripherals Library Drivers&nbsp; update History	inc/STM32F4xx_StdPeriph_Driver/Release_Notes.html	/^    Standard Peripherals Library Drivers&nbsp; update History<\/span><\/h2><h3 style="background/;"	i
STM32F4xx_StdPeriph_Driver	build_elka/Makefile	/^STM32F4xx_StdPeriph_Driver: cmake_check_build_system$/;"	t
STM32F4xx_StdPeriph_Driver	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^STM32F4xx_StdPeriph_Driver: src\/STM32F4xx_StdPeriph_Driver\/CMakeFiles\/STM32F4xx_StdPeriph_Dri/;"	t
STM32F4xx_StdPeriph_Driver/fast	build_elka/Makefile	/^STM32F4xx_StdPeriph_Driver\/fast:$/;"	t
STM32F4xx_StdPeriph_Driver/fast	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^STM32F4xx_StdPeriph_Driver\/fast:$/;"	t
STM_EVAL_LEDInit	src/utils/stm32f4_discovery.c	/^void STM_EVAL_LEDInit(Led_TypeDef Led)$/;"	f	typeref:typename:void
STM_EVAL_LEDOff	src/utils/stm32f4_discovery.c	/^void STM_EVAL_LEDOff(Led_TypeDef Led)$/;"	f	typeref:typename:void
STM_EVAL_LEDOn	src/utils/stm32f4_discovery.c	/^void STM_EVAL_LEDOn(Led_TypeDef Led)$/;"	f	typeref:typename:void
STM_EVAL_LEDToggle	src/utils/stm32f4_discovery.c	/^void STM_EVAL_LEDToggle(Led_TypeDef Led)$/;"	f	typeref:typename:void
STM_EVAL_PBGetState	src/utils/stm32f4_discovery.c	/^uint32_t STM_EVAL_PBGetState(Button_TypeDef Button)$/;"	f	typeref:typename:uint32_t
STM_EVAL_PBInit	src/utils/stm32f4_discovery.c	/^void STM_EVAL_PBInit(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)$/;"	f	typeref:typename:void
STR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t STR;       \/*!< HASH start register,            Address offset: 0x08        *\/$/;"	m	struct:__anon5babb8182508	typeref:typename:__IO uint32_t
SUBDIRS	Debug/sources.mk	/^SUBDIRS := \\$/;"	m
SUCCESS	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	e	enum:__anon5babb8180303
SUCCESS	src/elka_comm/qurt/status.h	/^#define SUCCESS /;"	d
SUFFIXES	build_elka/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	build_elka/src/FreeRTOS/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	build_elka/src/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	build_elka/src/drivers/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	build_elka/src/elka_hal/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	build_elka/src/modules/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	build_elka/src/utils/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/FreeRTOS/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/STM32F4xx_StdPeriph_Driver/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/drivers/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/elka_hal/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/modules/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/utils/Makefile	/^SUFFIXES =$/;"	m
SVC_Handler	src/drivers/nvic.c	/^void SVC_Handler(void)$/;"	f	typeref:typename:void
SVCall_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  SVCall_IRQn                 = -5,     \/*!< 11 Cortex-M4 SV Call Interrupt                    /;"	e	enum:IRQn
SWIER	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SWIER;  \/*!< EXTI Software interrupt event register,  Address offset: 0x10 *\/$/;"	m	struct:__anon5babb8181108	typeref:typename:__IO uint32_t
SWTRIGR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t SWTRIGR;  \/*!< DAC software trigger register,                           Address/;"	m	struct:__anon5babb8180b08	typeref:typename:__IO uint32_t
SW_CTL_AUTOPILOT	src/elka_comm/common/elka.h	/^#define SW_CTL_AUTOPILOT /;"	d
SW_CTL_FAILED	src/elka_comm/common/elka.h	/^#define SW_CTL_FAILED /;"	d
SW_CTL_KILL	src/elka_comm/common/elka.h	/^#define SW_CTL_KILL /;"	d
SW_CTL_NULL	src/elka_comm/common/elka.h	/^#define SW_CTL_NULL /;"	d
SW_CTL_REMOTE	src/elka_comm/common/elka.h	/^#define SW_CTL_REMOTE /;"	d
SW_CTL_SPEKTRUM	src/elka_comm/common/elka.h	/^#define SW_CTL_SPEKTRUM /;"	d
SYNCHRO_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.c	/^#define SYNCHRO_TIMEOUT /;"	d	file:
SYSCFG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG /;"	d
SYSCFG_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_BASE /;"	d
SYSCFG_CMPCR_CMP_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_CMPCR_CMP_PD /;"	d
SYSCFG_CMPCR_READY	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_CMPCR_READY /;"	d
SYSCFG_CompensationCellCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^void SYSCFG_CompensationCellCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SYSCFG_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^void SYSCFG_DeInit(void)$/;"	f	typeref:typename:void
SYSCFG_ETH_MediaInterfaceConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) $/;"	f	typeref:typename:void
SYSCFG_ETH_MediaInterface_MII	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define SYSCFG_ETH_MediaInterface_MII /;"	d
SYSCFG_ETH_MediaInterface_RMII	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define SYSCFG_ETH_MediaInterface_RMII /;"	d
SYSCFG_EXTICR1_EXTI0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI0 /;"	d
SYSCFG_EXTICR1_EXTI0_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PA /;"	d
SYSCFG_EXTICR1_EXTI0_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PB /;"	d
SYSCFG_EXTICR1_EXTI0_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PC /;"	d
SYSCFG_EXTICR1_EXTI0_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PD /;"	d
SYSCFG_EXTICR1_EXTI0_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PE /;"	d
SYSCFG_EXTICR1_EXTI0_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PF /;"	d
SYSCFG_EXTICR1_EXTI0_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PG /;"	d
SYSCFG_EXTICR1_EXTI0_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PH /;"	d
SYSCFG_EXTICR1_EXTI0_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PI /;"	d
SYSCFG_EXTICR1_EXTI1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI1 /;"	d
SYSCFG_EXTICR1_EXTI1_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PA /;"	d
SYSCFG_EXTICR1_EXTI1_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PB /;"	d
SYSCFG_EXTICR1_EXTI1_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PC /;"	d
SYSCFG_EXTICR1_EXTI1_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PD /;"	d
SYSCFG_EXTICR1_EXTI1_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PE /;"	d
SYSCFG_EXTICR1_EXTI1_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PF /;"	d
SYSCFG_EXTICR1_EXTI1_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PG /;"	d
SYSCFG_EXTICR1_EXTI1_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PH /;"	d
SYSCFG_EXTICR1_EXTI1_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PI /;"	d
SYSCFG_EXTICR1_EXTI2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI2 /;"	d
SYSCFG_EXTICR1_EXTI2_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PA /;"	d
SYSCFG_EXTICR1_EXTI2_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PB /;"	d
SYSCFG_EXTICR1_EXTI2_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PC /;"	d
SYSCFG_EXTICR1_EXTI2_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PD /;"	d
SYSCFG_EXTICR1_EXTI2_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PE /;"	d
SYSCFG_EXTICR1_EXTI2_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PF /;"	d
SYSCFG_EXTICR1_EXTI2_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PG /;"	d
SYSCFG_EXTICR1_EXTI2_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PH /;"	d
SYSCFG_EXTICR1_EXTI2_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PI /;"	d
SYSCFG_EXTICR1_EXTI3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI3 /;"	d
SYSCFG_EXTICR1_EXTI3_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PA /;"	d
SYSCFG_EXTICR1_EXTI3_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PB /;"	d
SYSCFG_EXTICR1_EXTI3_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PC /;"	d
SYSCFG_EXTICR1_EXTI3_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PD /;"	d
SYSCFG_EXTICR1_EXTI3_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PE /;"	d
SYSCFG_EXTICR1_EXTI3_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PF /;"	d
SYSCFG_EXTICR1_EXTI3_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PG /;"	d
SYSCFG_EXTICR1_EXTI3_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PH /;"	d
SYSCFG_EXTICR1_EXTI3_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PI /;"	d
SYSCFG_EXTICR2_EXTI4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI4 /;"	d
SYSCFG_EXTICR2_EXTI4_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PA /;"	d
SYSCFG_EXTICR2_EXTI4_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PB /;"	d
SYSCFG_EXTICR2_EXTI4_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PC /;"	d
SYSCFG_EXTICR2_EXTI4_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PD /;"	d
SYSCFG_EXTICR2_EXTI4_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PE /;"	d
SYSCFG_EXTICR2_EXTI4_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PF /;"	d
SYSCFG_EXTICR2_EXTI4_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PG /;"	d
SYSCFG_EXTICR2_EXTI4_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PH /;"	d
SYSCFG_EXTICR2_EXTI4_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PI /;"	d
SYSCFG_EXTICR2_EXTI5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI5 /;"	d
SYSCFG_EXTICR2_EXTI5_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PA /;"	d
SYSCFG_EXTICR2_EXTI5_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PB /;"	d
SYSCFG_EXTICR2_EXTI5_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PC /;"	d
SYSCFG_EXTICR2_EXTI5_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PD /;"	d
SYSCFG_EXTICR2_EXTI5_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PE /;"	d
SYSCFG_EXTICR2_EXTI5_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PF /;"	d
SYSCFG_EXTICR2_EXTI5_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PG /;"	d
SYSCFG_EXTICR2_EXTI5_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PH /;"	d
SYSCFG_EXTICR2_EXTI5_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PI /;"	d
SYSCFG_EXTICR2_EXTI6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI6 /;"	d
SYSCFG_EXTICR2_EXTI6_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PA /;"	d
SYSCFG_EXTICR2_EXTI6_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PB /;"	d
SYSCFG_EXTICR2_EXTI6_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PC /;"	d
SYSCFG_EXTICR2_EXTI6_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PD /;"	d
SYSCFG_EXTICR2_EXTI6_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PE /;"	d
SYSCFG_EXTICR2_EXTI6_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PF /;"	d
SYSCFG_EXTICR2_EXTI6_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PG /;"	d
SYSCFG_EXTICR2_EXTI6_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PH /;"	d
SYSCFG_EXTICR2_EXTI6_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PI /;"	d
SYSCFG_EXTICR2_EXTI7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI7 /;"	d
SYSCFG_EXTICR2_EXTI7_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PA /;"	d
SYSCFG_EXTICR2_EXTI7_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PB /;"	d
SYSCFG_EXTICR2_EXTI7_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PC /;"	d
SYSCFG_EXTICR2_EXTI7_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PD /;"	d
SYSCFG_EXTICR2_EXTI7_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PE /;"	d
SYSCFG_EXTICR2_EXTI7_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PF /;"	d
SYSCFG_EXTICR2_EXTI7_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PG /;"	d
SYSCFG_EXTICR2_EXTI7_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PH /;"	d
SYSCFG_EXTICR2_EXTI7_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PI /;"	d
SYSCFG_EXTICR3_EXTI10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI10 /;"	d
SYSCFG_EXTICR3_EXTI10_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PA /;"	d
SYSCFG_EXTICR3_EXTI10_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PB /;"	d
SYSCFG_EXTICR3_EXTI10_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PC /;"	d
SYSCFG_EXTICR3_EXTI10_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PD /;"	d
SYSCFG_EXTICR3_EXTI10_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PE /;"	d
SYSCFG_EXTICR3_EXTI10_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PF /;"	d
SYSCFG_EXTICR3_EXTI10_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PG /;"	d
SYSCFG_EXTICR3_EXTI10_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PH /;"	d
SYSCFG_EXTICR3_EXTI10_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PI /;"	d
SYSCFG_EXTICR3_EXTI11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI11 /;"	d
SYSCFG_EXTICR3_EXTI11_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PA /;"	d
SYSCFG_EXTICR3_EXTI11_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PB /;"	d
SYSCFG_EXTICR3_EXTI11_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PC /;"	d
SYSCFG_EXTICR3_EXTI11_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PD /;"	d
SYSCFG_EXTICR3_EXTI11_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PE /;"	d
SYSCFG_EXTICR3_EXTI11_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PF /;"	d
SYSCFG_EXTICR3_EXTI11_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PG /;"	d
SYSCFG_EXTICR3_EXTI11_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PH /;"	d
SYSCFG_EXTICR3_EXTI11_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PI /;"	d
SYSCFG_EXTICR3_EXTI12_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI12_PH /;"	d
SYSCFG_EXTICR3_EXTI13_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI13_PH /;"	d
SYSCFG_EXTICR3_EXTI14_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI14_PH /;"	d
SYSCFG_EXTICR3_EXTI15_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI15_PH /;"	d
SYSCFG_EXTICR3_EXTI8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI8 /;"	d
SYSCFG_EXTICR3_EXTI8_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PA /;"	d
SYSCFG_EXTICR3_EXTI8_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PB /;"	d
SYSCFG_EXTICR3_EXTI8_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PC /;"	d
SYSCFG_EXTICR3_EXTI8_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PD /;"	d
SYSCFG_EXTICR3_EXTI8_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PE /;"	d
SYSCFG_EXTICR3_EXTI8_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PF /;"	d
SYSCFG_EXTICR3_EXTI8_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PG /;"	d
SYSCFG_EXTICR3_EXTI8_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PH /;"	d
SYSCFG_EXTICR3_EXTI8_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PI /;"	d
SYSCFG_EXTICR3_EXTI9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI9 /;"	d
SYSCFG_EXTICR3_EXTI9_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PA /;"	d
SYSCFG_EXTICR3_EXTI9_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PB /;"	d
SYSCFG_EXTICR3_EXTI9_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PC /;"	d
SYSCFG_EXTICR3_EXTI9_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PD /;"	d
SYSCFG_EXTICR3_EXTI9_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PE /;"	d
SYSCFG_EXTICR3_EXTI9_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PF /;"	d
SYSCFG_EXTICR3_EXTI9_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PG /;"	d
SYSCFG_EXTICR3_EXTI9_PH	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PH /;"	d
SYSCFG_EXTICR3_EXTI9_PI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PI /;"	d
SYSCFG_EXTICR4_EXTI12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI12 /;"	d
SYSCFG_EXTICR4_EXTI12_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PA /;"	d
SYSCFG_EXTICR4_EXTI12_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PB /;"	d
SYSCFG_EXTICR4_EXTI12_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PC /;"	d
SYSCFG_EXTICR4_EXTI12_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PD /;"	d
SYSCFG_EXTICR4_EXTI12_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PE /;"	d
SYSCFG_EXTICR4_EXTI12_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PF /;"	d
SYSCFG_EXTICR4_EXTI12_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PG /;"	d
SYSCFG_EXTICR4_EXTI13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI13 /;"	d
SYSCFG_EXTICR4_EXTI13_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PA /;"	d
SYSCFG_EXTICR4_EXTI13_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PB /;"	d
SYSCFG_EXTICR4_EXTI13_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PC /;"	d
SYSCFG_EXTICR4_EXTI13_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PD /;"	d
SYSCFG_EXTICR4_EXTI13_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PE /;"	d
SYSCFG_EXTICR4_EXTI13_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PF /;"	d
SYSCFG_EXTICR4_EXTI13_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PG /;"	d
SYSCFG_EXTICR4_EXTI14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI14 /;"	d
SYSCFG_EXTICR4_EXTI14_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PA /;"	d
SYSCFG_EXTICR4_EXTI14_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PB /;"	d
SYSCFG_EXTICR4_EXTI14_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PC /;"	d
SYSCFG_EXTICR4_EXTI14_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PD /;"	d
SYSCFG_EXTICR4_EXTI14_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PE /;"	d
SYSCFG_EXTICR4_EXTI14_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PF /;"	d
SYSCFG_EXTICR4_EXTI14_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PG /;"	d
SYSCFG_EXTICR4_EXTI15	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI15 /;"	d
SYSCFG_EXTICR4_EXTI15_PA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PA /;"	d
SYSCFG_EXTICR4_EXTI15_PB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PB /;"	d
SYSCFG_EXTICR4_EXTI15_PC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PC /;"	d
SYSCFG_EXTICR4_EXTI15_PD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PD /;"	d
SYSCFG_EXTICR4_EXTI15_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PE /;"	d
SYSCFG_EXTICR4_EXTI15_PF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PF /;"	d
SYSCFG_EXTICR4_EXTI15_PG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PG /;"	d
SYSCFG_EXTILineConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)$/;"	f	typeref:typename:void
SYSCFG_GetCompensationCellStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^FlagStatus SYSCFG_GetCompensationCellStatus(void)$/;"	f	typeref:typename:FlagStatus
SYSCFG_MEMRMP_MEM_MODE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_MEMRMP_MEM_MODE /;"	d
SYSCFG_MEMRMP_MEM_MODE_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_MEMRMP_MEM_MODE_0 /;"	d
SYSCFG_MEMRMP_MEM_MODE_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_MEMRMP_MEM_MODE_1 /;"	d
SYSCFG_MemoryRemapConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)$/;"	f	typeref:typename:void
SYSCFG_MemoryRemap_FSMC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define SYSCFG_MemoryRemap_FSMC /;"	d
SYSCFG_MemoryRemap_Flash	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define SYSCFG_MemoryRemap_Flash /;"	d
SYSCFG_MemoryRemap_SRAM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define SYSCFG_MemoryRemap_SRAM /;"	d
SYSCFG_MemoryRemap_SystemFlash	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define SYSCFG_MemoryRemap_SystemFlash /;"	d
SYSCFG_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.c	/^#define SYSCFG_OFFSET /;"	d	file:
SYSCFG_PMC_MII_RMII	inc/Device/STM32F4xx/stm32f4xx.h	/^#define SYSCFG_PMC_MII_RMII /;"	d
SYSCFG_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} SYSCFG_TypeDef;$/;"	t	typeref:struct:__anon5babb8181908
SYSCLK_Frequency	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^  uint32_t SYSCLK_Frequency; \/*!<  SYSCLK clock frequency expressed in Hz *\/$/;"	m	struct:__anon939a4a2d0108	typeref:typename:uint32_t
S_UPPER_DEPS	Debug/sources.mk	/^S_UPPER_DEPS := $/;"	m
S_UPPER_SRCS	Debug/sources.mk	/^S_UPPER_SRCS := $/;"	m
Self_Test	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t Self_Test;                          \/* Self test *\/$/;"	m	struct:__anon556faaba0108	typeref:typename:uint8_t
SerialBuffer	src/elka_comm/common/elka_comm.cpp	/^elka::SerialBuffer::SerialBuffer(dev_id_t port_id,$/;"	f	class:elka::SerialBuffer
SerialBuffer	src/elka_comm/common/elka_comm.h	/^struct elka::SerialBuffer {$/;"	s	class:elka
SerialHandler	src/elka_comm/common/boost_uart.cpp	/^SerialHandler::SerialHandler() : _ser_port(_io), _quit_flag(false){};$/;"	f	class:SerialHandler
SerialHandler	src/elka_comm/common/boost_uart.h	/^class SerialHandler {$/;"	c
SetSysClock	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^static void SetSysClock(void)$/;"	f	typeref:typename:void	file:
SingleClick_Axes	inc/utils/stm32f4_discovery_lis302dl.h	/^  uint8_t SingleClick_Axes;                   \/* Single Click Axes Interrupts *\/$/;"	m	struct:__anon556faaba0308	typeref:typename:uint8_t
SpektrumParser_DSMX	src/main.c	/^int SpektrumParser_DSMX(uint8_t c, SpektrumStateType* spektrum_state)$/;"	f	typeref:typename:int
SpektrumStateStruct	src/main.c	/^struct SpektrumStateStruct$/;"	s	file:
SpektrumStateType	src/main.c	/^typedef struct SpektrumStateStruct SpektrumStateType;$/;"	t	typeref:struct:SpektrumStateStruct	file:
SrvSpec	tools/genmsg/src/genmsg/srvs.py	/^class SrvSpec(object):$/;"	c
StdId	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint32_t StdId;  \/*!< Specifies the standard identifier.$/;"	m	struct:__anon9289f0a70308	typeref:typename:uint32_t
StdId	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^  uint32_t StdId;  \/*!< Specifies the standard identifier.$/;"	m	struct:__anon9289f0a70408	typeref:typename:uint32_t
Sync	inc/serial_tasks.h	/^	uint8_t Sync;$/;"	m	struct:Pilot_ROS	typeref:typename:uint8_t
Sync	src/main.c	/^	uint8_t Sync;$/;"	m	struct:SpektrumStateStruct	typeref:typename:uint8_t	file:
SysTick	inc/CMSIS/core_cm4.h	/^#define SysTick /;"	d
SysTick_BASE	inc/CMSIS/core_cm4.h	/^#define SysTick_BASE /;"	d
SysTick_CALIB_NOREF_Msk	inc/CMSIS/core_cm4.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Pos	inc/CMSIS/core_cm4.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_SKEW_Msk	inc/CMSIS/core_cm4.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Pos	inc/CMSIS/core_cm4.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_TENMS_Msk	inc/CMSIS/core_cm4.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Pos	inc/CMSIS/core_cm4.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CLKSourceConfig	src/STM32F4xx_StdPeriph_Driver/misc.c	/^void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)$/;"	f	typeref:typename:void
SysTick_CLKSource_HCLK	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define SysTick_CLKSource_HCLK /;"	d
SysTick_CLKSource_HCLK_Div8	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define SysTick_CLKSource_HCLK_Div8 /;"	d
SysTick_CTRL_CLKSOURCE_Msk	inc/CMSIS/core_cm4.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Pos	inc/CMSIS/core_cm4.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Msk	inc/CMSIS/core_cm4.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Pos	inc/CMSIS/core_cm4.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_ENABLE_Msk	inc/CMSIS/core_cm4.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Pos	inc/CMSIS/core_cm4.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_TICKINT_Msk	inc/CMSIS/core_cm4.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Pos	inc/CMSIS/core_cm4.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_Config	inc/CMSIS/core_cm4.h	/^static __INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__INLINE uint32_t
SysTick_Handler	src/drivers/nvic.c	/^void SysTick_Handler(void)$/;"	f	typeref:typename:void
SysTick_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  SysTick_IRQn                = -1,     \/*!< 15 Cortex-M4 System Tick Interrupt                /;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	inc/CMSIS/core_cm4.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Pos	inc/CMSIS/core_cm4.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_Type	inc/CMSIS/core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon7471197e0c08
SysTick_VAL_CURRENT_Msk	inc/CMSIS/core_cm4.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Pos	inc/CMSIS/core_cm4.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SystemCoreClock	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^  uint32_t SystemCoreClock = 168000000;$/;"	v	typeref:typename:uint32_t
SystemCoreClockUpdate	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^void SystemCoreClockUpdate(void)$/;"	f	typeref:typename:void
SystemInit	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^void SystemInit(void)$/;"	f	typeref:typename:void
SystemInit_ExtMemCtl	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^void SystemInit_ExtMemCtl(void)$/;"	f	typeref:typename:void
T	inc/CMSIS/core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:1
TAFCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t TAFCR;     \/*!< RTC tamper and alternate function configuration register, Addre/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
TAMP_STAMP_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TAMP_STAMP_IRQn             = 2,      \/*!< Tamper and TimeStamp interrupts through the EXTI l/;"	e	enum:IRQn
TASK_H	inc/FreeRTOS/task.h	/^#define TASK_H$/;"	d
TCR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anon7471197e0d08	typeref:typename:__IO uint32_t
TDESBUSY_TIMEOUT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp_tdes.c	/^#define TDESBUSY_TIMEOUT /;"	d	file:
TDHR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t TDHR; \/*!< CAN mailbox data high register *\/$/;"	m	struct:__anon5babb8180608	typeref:typename:__IO uint32_t
TDLR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t TDLR; \/*!< CAN mailbox data low register *\/$/;"	m	struct:__anon5babb8180608	typeref:typename:__IO uint32_t
TDTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t TDTR; \/*!< CAN mailbox data length control and time stamp register *\/$/;"	m	struct:__anon5babb8180608	typeref:typename:__IO uint32_t
TER	inc/CMSIS/core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register  /;"	m	struct:__anon7471197e0d08	typeref:typename:__IO uint32_t
TEST_CTX	tools/genmsg/test/test_genmsg_gentools.py	/^TEST_CTX = 'rosgraph_msgs'$/;"	v
TI1_Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	typeref:typename:void	file:
TI2_Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	typeref:typename:void	file:
TI3_Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	typeref:typename:void	file:
TI4_Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	typeref:typename:void	file:
TICK_INT_PRIORITY	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define  TICK_INT_PRIORITY /;"	d
TIM1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM1 /;"	d
TIM10	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM10 /;"	d
TIM10_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM10_BASE /;"	d
TIM11	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM11 /;"	d
TIM11_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM11_BASE /;"	d
TIM11_GPIO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM11_GPIO /;"	d
TIM11_HSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM11_HSE /;"	d
TIM12	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM12 /;"	d
TIM12_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM12_BASE /;"	d
TIM13	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM13 /;"	d
TIM13_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM13_BASE /;"	d
TIM14	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM14 /;"	d
TIM14_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM14_BASE /;"	d
TIM1_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM1_BASE /;"	d
TIM1_BRK_TIM9_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM1_BRK_TIM9_IRQn          = 24,     \/*!< TIM1 Break interrupt and TIM9 global interrupt    /;"	e	enum:IRQn
TIM1_CC_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM1_CC_IRQn                = 27,     \/*!< TIM1 Capture Compare Interrupt                    /;"	e	enum:IRQn
TIM1_TRG_COM_TIM11_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM1_TRG_COM_TIM11_IRQn     = 26,     \/*!< TIM1 Trigger and Commutation Interrupt and TIM11 g/;"	e	enum:IRQn
TIM1_UP_IRQHandler	src/drivers/nvic.c	/^void TIM1_UP_IRQHandler(void)$/;"	f	typeref:typename:void
TIM1_UP_TIM10_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM1_UP_TIM10_IRQn          = 25,     \/*!< TIM1 Update Interrupt and TIM10 global interrupt  /;"	e	enum:IRQn
TIM2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM2 /;"	d
TIM2_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM2_BASE /;"	d
TIM2_ETH_PTP	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM2_ETH_PTP /;"	d
TIM2_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM2_IRQn                   = 28,     \/*!< TIM2 global Interrupt                             /;"	e	enum:IRQn
TIM2_TIM8_TRGO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM2_TIM8_TRGO /;"	d
TIM2_USBFS_SOF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM2_USBFS_SOF /;"	d
TIM2_USBHS_SOF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM2_USBHS_SOF /;"	d
TIM3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM3 /;"	d
TIM3_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM3_BASE /;"	d
TIM3_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM3_IRQn                   = 29,     \/*!< TIM3 global Interrupt                             /;"	e	enum:IRQn
TIM4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM4 /;"	d
TIM4_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM4_BASE /;"	d
TIM4_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM4_IRQn                   = 30,     \/*!< TIM4 global Interrupt                             /;"	e	enum:IRQn
TIM5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM5 /;"	d
TIM5_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM5_BASE /;"	d
TIM5_GPIO	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM5_GPIO /;"	d
TIM5_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM5_IRQn                   = 50,     \/*!< TIM5 global Interrupt                             /;"	e	enum:IRQn
TIM5_LSE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM5_LSE /;"	d
TIM5_LSI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM5_LSI /;"	d
TIM5_RTC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM5_RTC /;"	d
TIM6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM6 /;"	d
TIM6_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM6_BASE /;"	d
TIM6_DAC_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM6_DAC_IRQn               = 54,     \/*!< TIM6 global and DAC1&2 underrun error  interrupts /;"	e	enum:IRQn
TIM7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM7 /;"	d
TIM7_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM7_BASE /;"	d
TIM7_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM7_IRQn                   = 55,     \/*!< TIM7 global interrupt                             /;"	e	enum:IRQn
TIM8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM8 /;"	d
TIM8_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM8_BASE /;"	d
TIM8_BRK_TIM12_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM8_BRK_TIM12_IRQn         = 43,     \/*!< TIM8 Break Interrupt and TIM12 global interrupt   /;"	e	enum:IRQn
TIM8_CC_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM8_CC_IRQn                = 46,     \/*!< TIM8 Capture Compare Interrupt                    /;"	e	enum:IRQn
TIM8_TRG_COM_TIM14_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM8_TRG_COM_TIM14_IRQn     = 45,     \/*!< TIM8 Trigger and Commutation Interrupt and TIM14 g/;"	e	enum:IRQn
TIM8_UP_TIM13_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  TIM8_UP_TIM13_IRQn          = 44,     \/*!< TIM8 Update Interrupt and TIM13 global interrupt  /;"	e	enum:IRQn
TIM9	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM9 /;"	d
TIM9_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM9_BASE /;"	d
TIME	tools/genmsg/src/genmsg/msgs.py	/^TIME     = 'time'$/;"	v
TIMER	inc/hw_config.h	/^#define TIMER	/;"	d
TIMERS_H	inc/FreeRTOS/timers.h	/^#define TIMERS_H$/;"	d
TIME_MSG	tools/genmsg/src/genmsg/msgs.py	/^TIME_MSG     = "uint32 secs\\nuint32 nsecs"$/;"	v
TIM_ARR	inc/hw_config.h	/^#define TIM_ARR /;"	d
TIM_ARRPreloadConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_ARR_ARR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_ARR_ARR /;"	d
TIM_AutomaticOutput	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_AutomaticOutput;  \/*!< Specifies whether the TIM Automatic Output feature is ena/;"	m	struct:__anon93c1efff0408	typeref:typename:uint16_t
TIM_AutomaticOutput_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_AutomaticOutput_Disable /;"	d
TIM_AutomaticOutput_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_AutomaticOutput_Enable /;"	d
TIM_BDTRConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)$/;"	f	typeref:typename:void
TIM_BDTRInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^} TIM_BDTRInitTypeDef;$/;"	t	typeref:struct:__anon93c1efff0408
TIM_BDTRStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)$/;"	f	typeref:typename:void
TIM_BDTR_AOE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_AOE /;"	d
TIM_BDTR_BKE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_BKE /;"	d
TIM_BDTR_BKP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_BKP /;"	d
TIM_BDTR_DTG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_DTG /;"	d
TIM_BDTR_DTG_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_DTG_0 /;"	d
TIM_BDTR_DTG_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_DTG_1 /;"	d
TIM_BDTR_DTG_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_DTG_2 /;"	d
TIM_BDTR_DTG_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_DTG_3 /;"	d
TIM_BDTR_DTG_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_DTG_4 /;"	d
TIM_BDTR_DTG_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_DTG_5 /;"	d
TIM_BDTR_DTG_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_DTG_6 /;"	d
TIM_BDTR_DTG_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_DTG_7 /;"	d
TIM_BDTR_LOCK	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_LOCK /;"	d
TIM_BDTR_LOCK_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_LOCK_0 /;"	d
TIM_BDTR_LOCK_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_LOCK_1 /;"	d
TIM_BDTR_MOE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_MOE /;"	d
TIM_BDTR_OSSI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_OSSI /;"	d
TIM_BDTR_OSSR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_BDTR_OSSR /;"	d
TIM_Break	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_Break;            \/*!< Specifies whether the TIM Break input is enabled or not. $/;"	m	struct:__anon93c1efff0408	typeref:typename:uint16_t
TIM_BreakPolarity	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_BreakPolarity;    \/*!< Specifies the TIM Break Input pin polarity.$/;"	m	struct:__anon93c1efff0408	typeref:typename:uint16_t
TIM_BreakPolarity_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_BreakPolarity_High /;"	d
TIM_BreakPolarity_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_BreakPolarity_Low /;"	d
TIM_Break_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_Break_Disable /;"	d
TIM_Break_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_Break_Enable /;"	d
TIM_CCER_CC1E	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC1E /;"	d
TIM_CCER_CC1NE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC1NE /;"	d
TIM_CCER_CC1NP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC1NP /;"	d
TIM_CCER_CC1P	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC1P /;"	d
TIM_CCER_CC2E	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC2E /;"	d
TIM_CCER_CC2NE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC2NE /;"	d
TIM_CCER_CC2NP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC2NP /;"	d
TIM_CCER_CC2P	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC2P /;"	d
TIM_CCER_CC3E	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC3E /;"	d
TIM_CCER_CC3NE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC3NE /;"	d
TIM_CCER_CC3NP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC3NP /;"	d
TIM_CCER_CC3P	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC3P /;"	d
TIM_CCER_CC4E	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC4E /;"	d
TIM_CCER_CC4NP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC4NP /;"	d
TIM_CCER_CC4P	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCER_CC4P /;"	d
TIM_CCMR1_CC1S	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_CC1S /;"	d
TIM_CCMR1_CC1S_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_CC1S_0 /;"	d
TIM_CCMR1_CC1S_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_CC1S_1 /;"	d
TIM_CCMR1_CC2S	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_CC2S /;"	d
TIM_CCMR1_CC2S_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_CC2S_0 /;"	d
TIM_CCMR1_CC2S_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_CC2S_1 /;"	d
TIM_CCMR1_IC1F	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC1F /;"	d
TIM_CCMR1_IC1F_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC1F_0 /;"	d
TIM_CCMR1_IC1F_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC1F_1 /;"	d
TIM_CCMR1_IC1F_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC1F_2 /;"	d
TIM_CCMR1_IC1F_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC1F_3 /;"	d
TIM_CCMR1_IC1PSC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC1PSC /;"	d
TIM_CCMR1_IC1PSC_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC1PSC_0 /;"	d
TIM_CCMR1_IC1PSC_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC1PSC_1 /;"	d
TIM_CCMR1_IC2F	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC2F /;"	d
TIM_CCMR1_IC2F_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC2F_0 /;"	d
TIM_CCMR1_IC2F_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC2F_1 /;"	d
TIM_CCMR1_IC2F_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC2F_2 /;"	d
TIM_CCMR1_IC2F_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC2F_3 /;"	d
TIM_CCMR1_IC2PSC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC2PSC /;"	d
TIM_CCMR1_IC2PSC_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC2PSC_0 /;"	d
TIM_CCMR1_IC2PSC_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_IC2PSC_1 /;"	d
TIM_CCMR1_OC1CE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC1CE /;"	d
TIM_CCMR1_OC1FE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC1FE /;"	d
TIM_CCMR1_OC1M	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC1M /;"	d
TIM_CCMR1_OC1M_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC1M_0 /;"	d
TIM_CCMR1_OC1M_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC1M_1 /;"	d
TIM_CCMR1_OC1M_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC1M_2 /;"	d
TIM_CCMR1_OC1PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC1PE /;"	d
TIM_CCMR1_OC2CE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC2CE /;"	d
TIM_CCMR1_OC2FE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC2FE /;"	d
TIM_CCMR1_OC2M	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC2M /;"	d
TIM_CCMR1_OC2M_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC2M_0 /;"	d
TIM_CCMR1_OC2M_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC2M_1 /;"	d
TIM_CCMR1_OC2M_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC2M_2 /;"	d
TIM_CCMR1_OC2PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR1_OC2PE /;"	d
TIM_CCMR2_CC3S	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_CC3S /;"	d
TIM_CCMR2_CC3S_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_CC3S_0 /;"	d
TIM_CCMR2_CC3S_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_CC3S_1 /;"	d
TIM_CCMR2_CC4S	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_CC4S /;"	d
TIM_CCMR2_CC4S_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_CC4S_0 /;"	d
TIM_CCMR2_CC4S_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_CC4S_1 /;"	d
TIM_CCMR2_IC3F	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC3F /;"	d
TIM_CCMR2_IC3F_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC3F_0 /;"	d
TIM_CCMR2_IC3F_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC3F_1 /;"	d
TIM_CCMR2_IC3F_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC3F_2 /;"	d
TIM_CCMR2_IC3F_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC3F_3 /;"	d
TIM_CCMR2_IC3PSC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC3PSC /;"	d
TIM_CCMR2_IC3PSC_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC3PSC_0 /;"	d
TIM_CCMR2_IC3PSC_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC3PSC_1 /;"	d
TIM_CCMR2_IC4F	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC4F /;"	d
TIM_CCMR2_IC4F_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC4F_0 /;"	d
TIM_CCMR2_IC4F_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC4F_1 /;"	d
TIM_CCMR2_IC4F_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC4F_2 /;"	d
TIM_CCMR2_IC4F_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC4F_3 /;"	d
TIM_CCMR2_IC4PSC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC4PSC /;"	d
TIM_CCMR2_IC4PSC_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC4PSC_0 /;"	d
TIM_CCMR2_IC4PSC_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_IC4PSC_1 /;"	d
TIM_CCMR2_OC3CE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC3CE /;"	d
TIM_CCMR2_OC3FE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC3FE /;"	d
TIM_CCMR2_OC3M	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC3M /;"	d
TIM_CCMR2_OC3M_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC3M_0 /;"	d
TIM_CCMR2_OC3M_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC3M_1 /;"	d
TIM_CCMR2_OC3M_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC3M_2 /;"	d
TIM_CCMR2_OC3PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC3PE /;"	d
TIM_CCMR2_OC4CE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC4CE /;"	d
TIM_CCMR2_OC4FE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC4FE /;"	d
TIM_CCMR2_OC4M	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC4M /;"	d
TIM_CCMR2_OC4M_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC4M_0 /;"	d
TIM_CCMR2_OC4M_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC4M_1 /;"	d
TIM_CCMR2_OC4M_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC4M_2 /;"	d
TIM_CCMR2_OC4PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCMR2_OC4PE /;"	d
TIM_CCPreloadControl	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_CCR	inc/hw_config.h	/^#define TIM_CCR /;"	d
TIM_CCR1_CCR1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCR1_CCR1 /;"	d
TIM_CCR2_CCR2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCR2_CCR2 /;"	d
TIM_CCR3_CCR3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCR3_CCR3 /;"	d
TIM_CCR4_CCR4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CCR4_CCR4 /;"	d
TIM_CCxCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)$/;"	f	typeref:typename:void
TIM_CCxNCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)$/;"	f	typeref:typename:void
TIM_CCxN_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CCxN_Disable /;"	d
TIM_CCxN_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CCxN_Enable /;"	d
TIM_CCx_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CCx_Disable /;"	d
TIM_CCx_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CCx_Enable /;"	d
TIM_CKD_DIV1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CKD_DIV1 /;"	d
TIM_CKD_DIV2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CKD_DIV2 /;"	d
TIM_CKD_DIV4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CKD_DIV4 /;"	d
TIM_CNT_CNT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CNT_CNT /;"	d
TIM_CR1_ARPE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_ARPE /;"	d
TIM_CR1_CEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_CEN /;"	d
TIM_CR1_CKD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_CKD /;"	d
TIM_CR1_CKD_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_CKD_0 /;"	d
TIM_CR1_CKD_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_CKD_1 /;"	d
TIM_CR1_CMS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_CMS /;"	d
TIM_CR1_CMS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_CMS_0 /;"	d
TIM_CR1_CMS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_CMS_1 /;"	d
TIM_CR1_DIR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_DIR /;"	d
TIM_CR1_OPM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_OPM /;"	d
TIM_CR1_UDIS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_UDIS /;"	d
TIM_CR1_URS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR1_URS /;"	d
TIM_CR2_CCDS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_CCDS /;"	d
TIM_CR2_CCPC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_CCPC /;"	d
TIM_CR2_CCUS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_CCUS /;"	d
TIM_CR2_MMS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_MMS /;"	d
TIM_CR2_MMS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_MMS_0 /;"	d
TIM_CR2_MMS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_MMS_1 /;"	d
TIM_CR2_MMS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_MMS_2 /;"	d
TIM_CR2_OIS1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_OIS1 /;"	d
TIM_CR2_OIS1N	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_OIS1N /;"	d
TIM_CR2_OIS2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_OIS2 /;"	d
TIM_CR2_OIS2N	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_OIS2N /;"	d
TIM_CR2_OIS3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_OIS3 /;"	d
TIM_CR2_OIS3N	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_OIS3N /;"	d
TIM_CR2_OIS4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_OIS4 /;"	d
TIM_CR2_TI1S	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_CR2_TI1S /;"	d
TIM_Channel	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_Channel;      \/*!< Specifies the TIM channel.$/;"	m	struct:__anon93c1efff0308	typeref:typename:uint16_t
TIM_Channel_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_Channel_1 /;"	d
TIM_Channel_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_Channel_2 /;"	d
TIM_Channel_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_Channel_3 /;"	d
TIM_Channel_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_Channel_4 /;"	d
TIM_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)$/;"	f	typeref:typename:void
TIM_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)$/;"	f	typeref:typename:void
TIM_ClearOC1Ref	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	typeref:typename:void
TIM_ClearOC2Ref	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	typeref:typename:void
TIM_ClearOC3Ref	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	typeref:typename:void
TIM_ClearOC4Ref	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	typeref:typename:void
TIM_ClockDivision	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_ClockDivision;     \/*!< Specifies the clock division.$/;"	m	struct:__anon93c1efff0108	typeref:typename:uint16_t
TIM_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_CounterMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_CounterMode;       \/*!< Specifies the counter mode.$/;"	m	struct:__anon93c1efff0108	typeref:typename:uint16_t
TIM_CounterModeConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)$/;"	f	typeref:typename:void
TIM_CounterMode_CenterAligned1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CounterMode_CenterAligned1 /;"	d
TIM_CounterMode_CenterAligned2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CounterMode_CenterAligned2 /;"	d
TIM_CounterMode_CenterAligned3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CounterMode_CenterAligned3 /;"	d
TIM_CounterMode_Down	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CounterMode_Down /;"	d
TIM_CounterMode_Up	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_CounterMode_Up /;"	d
TIM_CtrlPWMOutputs	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_DCR_DBA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBA /;"	d
TIM_DCR_DBA_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBA_0 /;"	d
TIM_DCR_DBA_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBA_1 /;"	d
TIM_DCR_DBA_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBA_2 /;"	d
TIM_DCR_DBA_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBA_3 /;"	d
TIM_DCR_DBA_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBA_4 /;"	d
TIM_DCR_DBL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBL /;"	d
TIM_DCR_DBL_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBL_0 /;"	d
TIM_DCR_DBL_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBL_1 /;"	d
TIM_DCR_DBL_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBL_2 /;"	d
TIM_DCR_DBL_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBL_3 /;"	d
TIM_DCR_DBL_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DCR_DBL_4 /;"	d
TIM_DIER_BIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_BIE /;"	d
TIM_DIER_CC1DE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_CC1DE /;"	d
TIM_DIER_CC1IE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_CC1IE /;"	d
TIM_DIER_CC2DE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_CC2DE /;"	d
TIM_DIER_CC2IE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_CC2IE /;"	d
TIM_DIER_CC3DE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_CC3DE /;"	d
TIM_DIER_CC3IE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_CC3IE /;"	d
TIM_DIER_CC4DE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_CC4DE /;"	d
TIM_DIER_CC4IE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_CC4IE /;"	d
TIM_DIER_COMDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_COMDE /;"	d
TIM_DIER_COMIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_COMIE /;"	d
TIM_DIER_TDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_TDE /;"	d
TIM_DIER_TIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_TIE /;"	d
TIM_DIER_UDE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_UDE /;"	d
TIM_DIER_UIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DIER_UIE /;"	d
TIM_DMABase_ARR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_ARR /;"	d
TIM_DMABase_BDTR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_BDTR /;"	d
TIM_DMABase_CCER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_CCER /;"	d
TIM_DMABase_CCMR1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_CCMR1 /;"	d
TIM_DMABase_CCMR2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_CCMR2 /;"	d
TIM_DMABase_CCR1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_CCR1 /;"	d
TIM_DMABase_CCR2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_CCR2 /;"	d
TIM_DMABase_CCR3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_CCR3 /;"	d
TIM_DMABase_CCR4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_CCR4 /;"	d
TIM_DMABase_CNT	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_CNT /;"	d
TIM_DMABase_CR1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_CR1 /;"	d
TIM_DMABase_CR2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_CR2 /;"	d
TIM_DMABase_DCR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_DCR /;"	d
TIM_DMABase_DIER	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_DIER /;"	d
TIM_DMABase_EGR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_EGR /;"	d
TIM_DMABase_OR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_OR /;"	d
TIM_DMABase_PSC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_PSC /;"	d
TIM_DMABase_RCR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_RCR /;"	d
TIM_DMABase_SMCR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_SMCR /;"	d
TIM_DMABase_SR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABase_SR /;"	d
TIM_DMABurstLength_10Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_10Bytes /;"	d
TIM_DMABurstLength_10Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_10Transfers /;"	d
TIM_DMABurstLength_11Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_11Bytes /;"	d
TIM_DMABurstLength_11Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_11Transfers /;"	d
TIM_DMABurstLength_12Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_12Bytes /;"	d
TIM_DMABurstLength_12Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_12Transfers /;"	d
TIM_DMABurstLength_13Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_13Bytes /;"	d
TIM_DMABurstLength_13Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_13Transfers /;"	d
TIM_DMABurstLength_14Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_14Bytes /;"	d
TIM_DMABurstLength_14Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_14Transfers /;"	d
TIM_DMABurstLength_15Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_15Bytes /;"	d
TIM_DMABurstLength_15Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_15Transfers /;"	d
TIM_DMABurstLength_16Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_16Bytes /;"	d
TIM_DMABurstLength_16Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_16Transfers /;"	d
TIM_DMABurstLength_17Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_17Bytes /;"	d
TIM_DMABurstLength_17Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_17Transfers /;"	d
TIM_DMABurstLength_18Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_18Bytes /;"	d
TIM_DMABurstLength_18Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_18Transfers /;"	d
TIM_DMABurstLength_1Byte	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_1Byte /;"	d
TIM_DMABurstLength_1Transfer	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_1Transfer /;"	d
TIM_DMABurstLength_2Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_2Bytes /;"	d
TIM_DMABurstLength_2Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_2Transfers /;"	d
TIM_DMABurstLength_3Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_3Bytes /;"	d
TIM_DMABurstLength_3Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_3Transfers /;"	d
TIM_DMABurstLength_4Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_4Bytes /;"	d
TIM_DMABurstLength_4Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_4Transfers /;"	d
TIM_DMABurstLength_5Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_5Bytes /;"	d
TIM_DMABurstLength_5Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_5Transfers /;"	d
TIM_DMABurstLength_6Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_6Bytes /;"	d
TIM_DMABurstLength_6Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_6Transfers /;"	d
TIM_DMABurstLength_7Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_7Bytes /;"	d
TIM_DMABurstLength_7Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_7Transfers /;"	d
TIM_DMABurstLength_8Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_8Bytes /;"	d
TIM_DMABurstLength_8Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_8Transfers /;"	d
TIM_DMABurstLength_9Bytes	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_9Bytes /;"	d
TIM_DMABurstLength_9Transfers	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMABurstLength_9Transfers /;"	d
TIM_DMACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_DMAConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)$/;"	f	typeref:typename:void
TIM_DMAR_DMAB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_DMAR_DMAB /;"	d
TIM_DMA_CC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMA_CC1 /;"	d
TIM_DMA_CC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMA_CC2 /;"	d
TIM_DMA_CC3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMA_CC3 /;"	d
TIM_DMA_CC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMA_CC4 /;"	d
TIM_DMA_COM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMA_COM /;"	d
TIM_DMA_Trigger	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMA_Trigger /;"	d
TIM_DMA_Update	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_DMA_Update /;"	d
TIM_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_DeInit(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:void
TIM_DeadTime	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_DeadTime;         \/*!< Specifies the delay time between the switching-off and th/;"	m	struct:__anon93c1efff0408	typeref:typename:uint16_t
TIM_EGR_BG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_EGR_BG /;"	d
TIM_EGR_CC1G	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_EGR_CC1G /;"	d
TIM_EGR_CC2G	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_EGR_CC2G /;"	d
TIM_EGR_CC3G	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_EGR_CC3G /;"	d
TIM_EGR_CC4G	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_EGR_CC4G /;"	d
TIM_EGR_COMG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_EGR_COMG /;"	d
TIM_EGR_TG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_EGR_TG /;"	d
TIM_EGR_UG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_EGR_UG /;"	d
TIM_ETRClockMode1Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,$/;"	f	typeref:typename:void
TIM_ETRClockMode2Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, $/;"	f	typeref:typename:void
TIM_ETRConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,$/;"	f	typeref:typename:void
TIM_EncoderInterfaceConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,$/;"	f	typeref:typename:void
TIM_EncoderMode_TI1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EncoderMode_TI1 /;"	d
TIM_EncoderMode_TI12	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EncoderMode_TI12 /;"	d
TIM_EncoderMode_TI2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EncoderMode_TI2 /;"	d
TIM_EventSource_Break	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EventSource_Break /;"	d
TIM_EventSource_CC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EventSource_CC1 /;"	d
TIM_EventSource_CC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EventSource_CC2 /;"	d
TIM_EventSource_CC3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EventSource_CC3 /;"	d
TIM_EventSource_CC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EventSource_CC4 /;"	d
TIM_EventSource_COM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EventSource_COM /;"	d
TIM_EventSource_Trigger	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EventSource_Trigger /;"	d
TIM_EventSource_Update	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_EventSource_Update /;"	d
TIM_ExtTRGPSC_DIV2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ExtTRGPSC_DIV2 /;"	d
TIM_ExtTRGPSC_DIV4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ExtTRGPSC_DIV4 /;"	d
TIM_ExtTRGPSC_DIV8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ExtTRGPSC_DIV8 /;"	d
TIM_ExtTRGPSC_OFF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ExtTRGPSC_OFF /;"	d
TIM_ExtTRGPolarity_Inverted	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ExtTRGPolarity_Inverted /;"	d
TIM_ExtTRGPolarity_NonInverted	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ExtTRGPolarity_NonInverted /;"	d
TIM_FLAG_Break	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_Break /;"	d
TIM_FLAG_CC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_CC1 /;"	d
TIM_FLAG_CC1OF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_CC1OF /;"	d
TIM_FLAG_CC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_CC2 /;"	d
TIM_FLAG_CC2OF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_CC2OF /;"	d
TIM_FLAG_CC3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_CC3 /;"	d
TIM_FLAG_CC3OF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_CC3OF /;"	d
TIM_FLAG_CC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_CC4 /;"	d
TIM_FLAG_CC4OF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_CC4OF /;"	d
TIM_FLAG_COM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_COM /;"	d
TIM_FLAG_Trigger	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_Trigger /;"	d
TIM_FLAG_Update	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_FLAG_Update /;"	d
TIM_ForcedAction_Active	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ForcedAction_Active /;"	d
TIM_ForcedAction_InActive	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ForcedAction_InActive /;"	d
TIM_ForcedOC1Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	typeref:typename:void
TIM_ForcedOC2Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	typeref:typename:void
TIM_ForcedOC3Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	typeref:typename:void
TIM_ForcedOC4Config	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	typeref:typename:void
TIM_GenerateEvent	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)$/;"	f	typeref:typename:void
TIM_GetCapture1	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint32_t
TIM_GetCapture2	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint32_t
TIM_GetCapture3	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint32_t
TIM_GetCapture4	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint32_t
TIM_GetCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint32_t
TIM_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)$/;"	f	typeref:typename:FlagStatus
TIM_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)$/;"	f	typeref:typename:ITStatus
TIM_GetPrescaler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint16_t
TIM_ICFilter	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_ICFilter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon93c1efff0308	typeref:typename:uint16_t
TIM_ICInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f	typeref:typename:void
TIM_ICInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^} TIM_ICInitTypeDef;$/;"	t	typeref:struct:__anon93c1efff0308
TIM_ICPSC_DIV1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ICPSC_DIV1 /;"	d
TIM_ICPSC_DIV2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ICPSC_DIV2 /;"	d
TIM_ICPSC_DIV4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ICPSC_DIV4 /;"	d
TIM_ICPSC_DIV8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ICPSC_DIV8 /;"	d
TIM_ICPolarity	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_ICPolarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon93c1efff0308	typeref:typename:uint16_t
TIM_ICPolarity_BothEdge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define  TIM_ICPolarity_BothEdge /;"	d
TIM_ICPolarity_Falling	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define  TIM_ICPolarity_Falling /;"	d
TIM_ICPolarity_Rising	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define  TIM_ICPolarity_Rising /;"	d
TIM_ICPrescaler	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_ICPrescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon93c1efff0308	typeref:typename:uint16_t
TIM_ICSelection	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_ICSelection;  \/*!< Specifies the input.$/;"	m	struct:__anon93c1efff0308	typeref:typename:uint16_t
TIM_ICSelection_DirectTI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ICSelection_DirectTI /;"	d
TIM_ICSelection_IndirectTI	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ICSelection_IndirectTI /;"	d
TIM_ICSelection_TRC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_ICSelection_TRC /;"	d
TIM_ICStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f	typeref:typename:void
TIM_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_ITRxExternalClockConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)$/;"	f	typeref:typename:void
TIM_IT_Break	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_IT_Break /;"	d
TIM_IT_CC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_IT_CC1 /;"	d
TIM_IT_CC2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_IT_CC2 /;"	d
TIM_IT_CC3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_IT_CC3 /;"	d
TIM_IT_CC4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_IT_CC4 /;"	d
TIM_IT_COM	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_IT_COM /;"	d
TIM_IT_Trigger	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_IT_Trigger /;"	d
TIM_IT_Update	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_IT_Update /;"	d
TIM_InternalClockConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_InternalClockConfig(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:void
TIM_LOCKLevel	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_LOCKLevel;        \/*!< Specifies the LOCK level parameters.$/;"	m	struct:__anon93c1efff0408	typeref:typename:uint16_t
TIM_LOCKLevel_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_LOCKLevel_1 /;"	d
TIM_LOCKLevel_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_LOCKLevel_2 /;"	d
TIM_LOCKLevel_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_LOCKLevel_3 /;"	d
TIM_LOCKLevel_OFF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_LOCKLevel_OFF /;"	d
TIM_MasterSlaveMode_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_MasterSlaveMode_Disable /;"	d
TIM_MasterSlaveMode_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_MasterSlaveMode_Enable /;"	d
TIM_OC1FastConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	typeref:typename:void
TIM_OC1Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	typeref:typename:void
TIM_OC1NPolarityConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f	typeref:typename:void
TIM_OC1PolarityConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	typeref:typename:void
TIM_OC1PreloadConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	typeref:typename:void
TIM_OC2FastConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	typeref:typename:void
TIM_OC2Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	typeref:typename:void
TIM_OC2NPolarityConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f	typeref:typename:void
TIM_OC2PolarityConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	typeref:typename:void
TIM_OC2PreloadConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	typeref:typename:void
TIM_OC3FastConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	typeref:typename:void
TIM_OC3Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	typeref:typename:void
TIM_OC3NPolarityConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f	typeref:typename:void
TIM_OC3PolarityConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	typeref:typename:void
TIM_OC3PreloadConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	typeref:typename:void
TIM_OC4FastConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	typeref:typename:void
TIM_OC4Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	typeref:typename:void
TIM_OC4PolarityConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	typeref:typename:void
TIM_OC4PreloadConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	typeref:typename:void
TIM_OCClear_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCClear_Disable /;"	d
TIM_OCClear_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCClear_Enable /;"	d
TIM_OCFast_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCFast_Disable /;"	d
TIM_OCFast_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCFast_Enable /;"	d
TIM_OCIdleState	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state/;"	m	struct:__anon93c1efff0208	typeref:typename:uint16_t
TIM_OCIdleState_Reset	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCIdleState_Reset /;"	d
TIM_OCIdleState_Set	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCIdleState_Set /;"	d
TIM_OCInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^} TIM_OCInitTypeDef;$/;"	t	typeref:struct:__anon93c1efff0208
TIM_OCMode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_OCMode;        \/*!< Specifies the TIM mode.$/;"	m	struct:__anon93c1efff0208	typeref:typename:uint16_t
TIM_OCMode_Active	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCMode_Active /;"	d
TIM_OCMode_Inactive	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCMode_Inactive /;"	d
TIM_OCMode_PWM1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCMode_PWM1 /;"	d
TIM_OCMode_PWM2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCMode_PWM2 /;"	d
TIM_OCMode_Timing	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCMode_Timing /;"	d
TIM_OCMode_Toggle	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCMode_Toggle /;"	d
TIM_OCNIdleState	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state/;"	m	struct:__anon93c1efff0208	typeref:typename:uint16_t
TIM_OCNIdleState_Reset	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCNIdleState_Reset /;"	d
TIM_OCNIdleState_Set	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCNIdleState_Set /;"	d
TIM_OCNPolarity	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon93c1efff0208	typeref:typename:uint16_t
TIM_OCNPolarity_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCNPolarity_High /;"	d
TIM_OCNPolarity_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCNPolarity_Low /;"	d
TIM_OCPolarity	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon93c1efff0208	typeref:typename:uint16_t
TIM_OCPolarity_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCPolarity_High /;"	d
TIM_OCPolarity_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCPolarity_Low /;"	d
TIM_OCPreload_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCPreload_Disable /;"	d
TIM_OCPreload_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OCPreload_Enable /;"	d
TIM_OCStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	typeref:typename:void
TIM_OPMode_Repetitive	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OPMode_Repetitive /;"	d
TIM_OPMode_Single	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OPMode_Single /;"	d
TIM_OR_ITR1_RMP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM_OR_ITR1_RMP /;"	d
TIM_OR_ITR1_RMP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM_OR_ITR1_RMP_0 /;"	d
TIM_OR_ITR1_RMP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM_OR_ITR1_RMP_1 /;"	d
TIM_OR_TI4_RMP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM_OR_TI4_RMP /;"	d
TIM_OR_TI4_RMP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM_OR_TI4_RMP_0 /;"	d
TIM_OR_TI4_RMP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define TIM_OR_TI4_RMP_1 /;"	d
TIM_OSSIState	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_OSSIState;        \/*!< Specifies the Off-State used in Idle state.$/;"	m	struct:__anon93c1efff0408	typeref:typename:uint16_t
TIM_OSSIState_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OSSIState_Disable /;"	d
TIM_OSSIState_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OSSIState_Enable /;"	d
TIM_OSSRState	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_OSSRState;        \/*!< Specifies the Off-State selection used in Run mode.$/;"	m	struct:__anon93c1efff0408	typeref:typename:uint16_t
TIM_OSSRState_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OSSRState_Disable /;"	d
TIM_OSSRState_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OSSRState_Enable /;"	d
TIM_OutputNState	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_OutputNState;  \/*!< Specifies the TIM complementary Output Compare state.$/;"	m	struct:__anon93c1efff0208	typeref:typename:uint16_t
TIM_OutputNState_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OutputNState_Disable /;"	d
TIM_OutputNState_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OutputNState_Enable /;"	d
TIM_OutputState	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_OutputState;   \/*!< Specifies the TIM Output Compare state.$/;"	m	struct:__anon93c1efff0208	typeref:typename:uint16_t
TIM_OutputState_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OutputState_Disable /;"	d
TIM_OutputState_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_OutputState_Enable /;"	d
TIM_PSCReloadMode_Immediate	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_PSCReloadMode_Immediate /;"	d
TIM_PSCReloadMode_Update	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_PSCReloadMode_Update /;"	d
TIM_PSC_PSC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_PSC_PSC /;"	d
TIM_PWMIConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f	typeref:typename:void
TIM_Period	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint32_t TIM_Period;            \/*!< Specifies the period value to be loaded into the active$/;"	m	struct:__anon93c1efff0108	typeref:typename:uint32_t
TIM_Prescaler	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint16_t TIM_Prescaler;         \/*!< Specifies the prescaler value used to divide the TIM clo/;"	m	struct:__anon93c1efff0108	typeref:typename:uint16_t
TIM_PrescalerConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)$/;"	f	typeref:typename:void
TIM_Pulse	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint32_t TIM_Pulse;         \/*!< Specifies the pulse value to be loaded into the Capture Comp/;"	m	struct:__anon93c1efff0208	typeref:typename:uint32_t
TIM_RCR_REP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_RCR_REP /;"	d
TIM_RemapConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)$/;"	f	typeref:typename:void
TIM_RepetitionCounter	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^  uint8_t TIM_RepetitionCounter;  \/*!< Specifies the repetition counter value. Each time the RC/;"	m	struct:__anon93c1efff0108	typeref:typename:uint8_t
TIM_SMCR_ECE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_ECE /;"	d
TIM_SMCR_ETF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_ETF /;"	d
TIM_SMCR_ETF_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_ETF_0 /;"	d
TIM_SMCR_ETF_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_ETF_1 /;"	d
TIM_SMCR_ETF_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_ETF_2 /;"	d
TIM_SMCR_ETF_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_ETF_3 /;"	d
TIM_SMCR_ETP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_ETP /;"	d
TIM_SMCR_ETPS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_ETPS /;"	d
TIM_SMCR_ETPS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_ETPS_0 /;"	d
TIM_SMCR_ETPS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_ETPS_1 /;"	d
TIM_SMCR_MSM	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_MSM /;"	d
TIM_SMCR_SMS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_SMS /;"	d
TIM_SMCR_SMS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_SMS_0 /;"	d
TIM_SMCR_SMS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_SMS_1 /;"	d
TIM_SMCR_SMS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_SMS_2 /;"	d
TIM_SMCR_TS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_TS /;"	d
TIM_SMCR_TS_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_TS_0 /;"	d
TIM_SMCR_TS_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_TS_1 /;"	d
TIM_SMCR_TS_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SMCR_TS_2 /;"	d
TIM_SR_BIF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_BIF /;"	d
TIM_SR_CC1IF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_CC1IF /;"	d
TIM_SR_CC1OF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_CC1OF /;"	d
TIM_SR_CC2IF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_CC2IF /;"	d
TIM_SR_CC2OF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_CC2OF /;"	d
TIM_SR_CC3IF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_CC3IF /;"	d
TIM_SR_CC3OF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_CC3OF /;"	d
TIM_SR_CC4IF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_CC4IF /;"	d
TIM_SR_CC4OF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_CC4OF /;"	d
TIM_SR_COMIF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_COMIF /;"	d
TIM_SR_TIF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_TIF /;"	d
TIM_SR_UIF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  TIM_SR_UIF /;"	d
TIM_SelectCCDMA	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_SelectCOM	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_SelectHallSensor	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_SelectInputTrigger	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)$/;"	f	typeref:typename:void
TIM_SelectMasterSlaveMode	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)$/;"	f	typeref:typename:void
TIM_SelectOCxM	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)$/;"	f	typeref:typename:void
TIM_SelectOnePulseMode	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)$/;"	f	typeref:typename:void
TIM_SelectOutputTrigger	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)$/;"	f	typeref:typename:void
TIM_SelectSlaveMode	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)$/;"	f	typeref:typename:void
TIM_SetAutoreload	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)$/;"	f	typeref:typename:void
TIM_SetClockDivision	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)$/;"	f	typeref:typename:void
TIM_SetCompare1	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)$/;"	f	typeref:typename:void
TIM_SetCompare2	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)$/;"	f	typeref:typename:void
TIM_SetCompare3	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)$/;"	f	typeref:typename:void
TIM_SetCompare4	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)$/;"	f	typeref:typename:void
TIM_SetCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)$/;"	f	typeref:typename:void
TIM_SetIC1Prescaler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	typeref:typename:void
TIM_SetIC2Prescaler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	typeref:typename:void
TIM_SetIC3Prescaler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	typeref:typename:void
TIM_SetIC4Prescaler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	typeref:typename:void
TIM_SlaveMode_External1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_SlaveMode_External1 /;"	d
TIM_SlaveMode_Gated	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_SlaveMode_Gated /;"	d
TIM_SlaveMode_Reset	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_SlaveMode_Reset /;"	d
TIM_SlaveMode_Trigger	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_SlaveMode_Trigger /;"	d
TIM_TIxExternalCLK1Source_TI1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TIxExternalCLK1Source_TI1 /;"	d
TIM_TIxExternalCLK1Source_TI1ED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TIxExternalCLK1Source_TI1ED /;"	d
TIM_TIxExternalCLK1Source_TI2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TIxExternalCLK1Source_TI2 /;"	d
TIM_TIxExternalClockConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,$/;"	f	typeref:typename:void
TIM_TRGOSource_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TRGOSource_Enable /;"	d
TIM_TRGOSource_OC1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TRGOSource_OC1 /;"	d
TIM_TRGOSource_OC1Ref	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TRGOSource_OC1Ref /;"	d
TIM_TRGOSource_OC2Ref	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TRGOSource_OC2Ref /;"	d
TIM_TRGOSource_OC3Ref	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TRGOSource_OC3Ref /;"	d
TIM_TRGOSource_OC4Ref	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TRGOSource_OC4Ref /;"	d
TIM_TRGOSource_Reset	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TRGOSource_Reset /;"	d
TIM_TRGOSource_Update	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TRGOSource_Update /;"	d
TIM_TS_ETRF	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TS_ETRF /;"	d
TIM_TS_ITR0	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TS_ITR0 /;"	d
TIM_TS_ITR1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TS_ITR1 /;"	d
TIM_TS_ITR2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TS_ITR2 /;"	d
TIM_TS_ITR3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TS_ITR3 /;"	d
TIM_TS_TI1FP1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TS_TI1FP1 /;"	d
TIM_TS_TI1F_ED	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TS_TI1F_ED /;"	d
TIM_TS_TI2FP2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_TS_TI2FP2 /;"	d
TIM_TimeBaseInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)$/;"	f	typeref:typename:void
TIM_TimeBaseInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^} TIM_TimeBaseInitTypeDef; $/;"	t	typeref:struct:__anon93c1efff0108
TIM_TimeBaseStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)$/;"	f	typeref:typename:void
TIM_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} TIM_TypeDef;$/;"	t	typeref:struct:__anon5babb8182108
TIM_UpdateDisableConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_UpdateRequestConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.c	/^void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)$/;"	f	typeref:typename:void
TIM_UpdateSource_Global	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_UpdateSource_Global /;"	d
TIM_UpdateSource_Regular	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define TIM_UpdateSource_Regular /;"	d
TIR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t TIR;  \/*!< CAN TX mailbox identifier register *\/$/;"	m	struct:__anon5babb8180608	typeref:typename:__IO uint32_t
TMIDxR_TXRQ	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.c	/^#define TMIDxR_TXRQ /;"	d	file:
TPR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anon7471197e0d08	typeref:typename:__IO uint32_t
TR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t TR;      \/*!< RTC time register,                                        Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
TRANSFER_IT_ENABLE_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define TRANSFER_IT_ENABLE_MASK /;"	d	file:
TRANSFER_IT_MASK	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.c	/^#define TRANSFER_IT_MASK /;"	d	file:
TRIM	src/modules/stabilizer.c	/^#define TRIM /;"	d	file:
TRISE	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t TRISE;      \/*!< I2C TRISE register,         Address offset: 0x20 *\/$/;"	m	struct:__anon5babb8181a08	typeref:typename:__IO uint16_t
TRUE	inc/stdbool.h	/^#define TRUE /;"	d
TRUE	src/drivers/i2cdev.c	/^#define TRUE /;"	d	file:
TRUE	src/drivers/mpu6050.c	/^#define TRUE /;"	d	file:
TRUE	src/elka_hal/imu.c	/^#define TRUE /;"	d	file:
TSDR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t TSDR;      \/*!< RTC time stamp date register,                             Addre/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
TSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t              TSR;                 \/*!< CAN transmit status register,        Add/;"	m	struct:__anon5babb8180908	typeref:typename:__IO uint32_t
TSSSR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t TSSSR;     \/*!< RTC time-stamp sub second register,                       Addre/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
TSTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t TSTR;      \/*!< RTC time stamp time register,                             Addre/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
TWO_KI_DEF	src/modules/sensfusion6.c	/^    #define TWO_KI_DEF /;"	d	file:
TWO_KP_DEF	src/modules/sensfusion6.c	/^    #define TWO_KP_DEF /;"	d	file:
TXCRCR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint16_t TXCRCR;     \/*!< SPI TX CRC register (not used in I2S mode),         Address of/;"	m	struct:__anon5babb8182008	typeref:typename:__IO uint16_t
TX_PAYLOAD_WIDTH	inc/drivers/nrf24l01.h	/^#define TX_PAYLOAD_WIDTH /;"	d
TYPE	inc/CMSIS/core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register          /;"	m	struct:__anon7471197e0f08	typeref:typename:__I uint32_t
TYPE_EXPECTING_ACK	src/elka_comm/common/elka.h	/^#define TYPE_EXPECTING_ACK /;"	d
Tx_Idx1	src/drivers/i2croutines.c	/^__IO uint8_t Tx_Idx1 = 0, Rx_Idx1 = 0;$/;"	v	typeref:typename:__IO uint8_t
Tx_Idx2	src/drivers/i2croutines.c	/^__IO uint8_t Tx_Idx2 = 0, Rx_Idx2 = 0;$/;"	v	typeref:typename:__IO uint8_t
UART4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define UART4 /;"	d
UART4_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define UART4_BASE /;"	d
UART4_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  UART4_IRQn                  = 52,     \/*!< UART4 global Interrupt                            /;"	e	enum:IRQn
UART5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define UART5 /;"	d
UART5_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define UART5_BASE /;"	d
UART5_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  UART5_IRQn                  = 53,     \/*!< UART5 global Interrupt                            /;"	e	enum:IRQn
UARTPort	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uart::UARTPort::UARTPort(uint8_t port_num, uint8_t buf_t,$/;"	f	class:uart::UARTPort
UARTPort	src/elka_comm/qurt/snapdragon_uart_devices.h	/^class uart::UARTPort : public elka::CommPort {$/;"	c	class:uart
USART1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define USART1 /;"	d
USART1Init	src/hw_config.c	/^void USART1Init(uint32_t baudrate)$/;"	f	typeref:typename:void
USART1_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define USART1_BASE /;"	d
USART1_IRQHandler	src/serial_tasks.c	/^void USART1_IRQHandler(void)$/;"	f	typeref:typename:void
USART1_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  USART1_IRQn                 = 37,     \/*!< USART1 global Interrupt                           /;"	e	enum:IRQn
USART2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define USART2 /;"	d
USART2Init	src/hw_config.c	/^void USART2Init(uint32_t baudrate)$/;"	f	typeref:typename:void
USART2_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define USART2_BASE /;"	d
USART2_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  USART2_IRQn                 = 38,     \/*!< USART2 global Interrupt                           /;"	e	enum:IRQn
USART3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define USART3 /;"	d
USART3Init	src/hw_config.c	/^void USART3Init(uint32_t baudrate)$/;"	f	typeref:typename:void
USART3_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define USART3_BASE /;"	d
USART3_IRQHandler	src/serial_tasks.c	/^void USART3_IRQHandler(void)$/;"	f	typeref:typename:void
USART3_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  USART3_IRQn                 = 39,     \/*!< USART3 global Interrupt                           /;"	e	enum:IRQn
USART6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define USART6 /;"	d
USART6_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define USART6_BASE /;"	d
USART6_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  USART6_IRQn                 = 71,     \/*!< USART6 global interrupt                           /;"	e	enum:IRQn
USART_BRR_DIV_Fraction	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_BRR_DIV_Fraction /;"	d
USART_BRR_DIV_Mantissa	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_BRR_DIV_Mantissa /;"	d
USART_BaudRate	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^  uint32_t USART_BaudRate;            \/*!< This member configures the USART communication baud /;"	m	struct:__anonef981be40108	typeref:typename:uint32_t
USART_CPHA	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^  uint16_t USART_CPHA;    \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anonef981be40208	typeref:typename:uint16_t
USART_CPHA_1Edge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_CPHA_1Edge /;"	d
USART_CPHA_2Edge	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_CPHA_2Edge /;"	d
USART_CPOL	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^  uint16_t USART_CPOL;    \/*!< Specifies the steady state of the serial clock.$/;"	m	struct:__anonef981be40208	typeref:typename:uint16_t
USART_CPOL_High	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_CPOL_High /;"	d
USART_CPOL_Low	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_CPOL_Low /;"	d
USART_CR1_IDLEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_IDLEIE /;"	d
USART_CR1_M	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_M /;"	d
USART_CR1_OVER8	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_OVER8 /;"	d
USART_CR1_PCE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_PCE /;"	d
USART_CR1_PEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_PEIE /;"	d
USART_CR1_PS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_PS /;"	d
USART_CR1_RE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_RE /;"	d
USART_CR1_RWU	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_RWU /;"	d
USART_CR1_RXNEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_RXNEIE /;"	d
USART_CR1_SBK	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_SBK /;"	d
USART_CR1_TCIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_TCIE /;"	d
USART_CR1_TE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_TE /;"	d
USART_CR1_TXEIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_TXEIE /;"	d
USART_CR1_UE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_UE /;"	d
USART_CR1_WAKE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR1_WAKE /;"	d
USART_CR2_ADD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_ADD /;"	d
USART_CR2_CLKEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_CLKEN /;"	d
USART_CR2_CPHA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_CPHA /;"	d
USART_CR2_CPOL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_CPOL /;"	d
USART_CR2_LBCL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_LBCL /;"	d
USART_CR2_LBDIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_LBDIE /;"	d
USART_CR2_LBDL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_LBDL /;"	d
USART_CR2_LINEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_LINEN /;"	d
USART_CR2_STOP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_STOP /;"	d
USART_CR2_STOP_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_STOP_0 /;"	d
USART_CR2_STOP_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR2_STOP_1 /;"	d
USART_CR3_CTSE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_CTSE /;"	d
USART_CR3_CTSIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_CTSIE /;"	d
USART_CR3_DMAR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_DMAR /;"	d
USART_CR3_DMAT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_DMAT /;"	d
USART_CR3_EIE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_EIE /;"	d
USART_CR3_HDSEL	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_HDSEL /;"	d
USART_CR3_IREN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_IREN /;"	d
USART_CR3_IRLP	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_IRLP /;"	d
USART_CR3_NACK	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_NACK /;"	d
USART_CR3_ONEBIT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_ONEBIT /;"	d
USART_CR3_RTSE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_RTSE /;"	d
USART_CR3_SCEN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_CR3_SCEN /;"	d
USART_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)$/;"	f	typeref:typename:void
USART_ClearITPendingBit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)$/;"	f	typeref:typename:void
USART_Clock	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^  uint16_t USART_Clock;   \/*!< Specifies whether the USART clock is enabled or disabled.$/;"	m	struct:__anonef981be40208	typeref:typename:uint16_t
USART_ClockInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)$/;"	f	typeref:typename:void
USART_ClockInitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^} USART_ClockInitTypeDef;$/;"	t	typeref:struct:__anonef981be40208
USART_ClockStructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)$/;"	f	typeref:typename:void
USART_Clock_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_Clock_Disable /;"	d
USART_Clock_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_Clock_Enable /;"	d
USART_Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_DMACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_DMAReq_Rx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_DMAReq_Rx /;"	d
USART_DMAReq_Tx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_DMAReq_Tx /;"	d
USART_DR_DR	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_DR_DR /;"	d
USART_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_DeInit(USART_TypeDef* USARTx)$/;"	f	typeref:typename:void
USART_FLAG_CTS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_FLAG_CTS /;"	d
USART_FLAG_FE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_FLAG_FE /;"	d
USART_FLAG_IDLE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_FLAG_IDLE /;"	d
USART_FLAG_LBD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_FLAG_LBD /;"	d
USART_FLAG_NE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_FLAG_NE /;"	d
USART_FLAG_ORE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_FLAG_ORE /;"	d
USART_FLAG_PE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_FLAG_PE /;"	d
USART_FLAG_RXNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_FLAG_RXNE /;"	d
USART_FLAG_TC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_FLAG_TC /;"	d
USART_FLAG_TXE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_FLAG_TXE /;"	d
USART_GTPR_GT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_GTPR_GT /;"	d
USART_GTPR_PSC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_GTPR_PSC /;"	d
USART_GTPR_PSC_0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_GTPR_PSC_0 /;"	d
USART_GTPR_PSC_1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_GTPR_PSC_1 /;"	d
USART_GTPR_PSC_2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_GTPR_PSC_2 /;"	d
USART_GTPR_PSC_3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_GTPR_PSC_3 /;"	d
USART_GTPR_PSC_4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_GTPR_PSC_4 /;"	d
USART_GTPR_PSC_5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_GTPR_PSC_5 /;"	d
USART_GTPR_PSC_6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_GTPR_PSC_6 /;"	d
USART_GTPR_PSC_7	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_GTPR_PSC_7 /;"	d
USART_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)$/;"	f	typeref:typename:FlagStatus
USART_GetITStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)$/;"	f	typeref:typename:ITStatus
USART_HalfDuplexCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_HardwareFlowControl	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^  uint16_t USART_HardwareFlowControl; \/*!< Specifies wether the hardware flow control mode is e/;"	m	struct:__anonef981be40108	typeref:typename:uint16_t
USART_HardwareFlowControl_CTS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_HardwareFlowControl_CTS /;"	d
USART_HardwareFlowControl_None	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_HardwareFlowControl_None /;"	d
USART_HardwareFlowControl_RTS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_HardwareFlowControl_RTS /;"	d
USART_HardwareFlowControl_RTS_CTS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_HardwareFlowControl_RTS_CTS /;"	d
USART_ITConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_IT_CTS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_CTS /;"	d
USART_IT_ERR	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_ERR /;"	d
USART_IT_FE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_FE /;"	d
USART_IT_IDLE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_IDLE /;"	d
USART_IT_LBD	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_LBD /;"	d
USART_IT_NE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_NE /;"	d
USART_IT_ORE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_ORE /;"	d
USART_IT_PE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_PE /;"	d
USART_IT_RXNE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_RXNE /;"	d
USART_IT_TC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_TC /;"	d
USART_IT_TXE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IT_TXE /;"	d
USART_Init	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)$/;"	f	typeref:typename:void
USART_InitTypeDef	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^} USART_InitTypeDef;$/;"	t	typeref:struct:__anonef981be40108
USART_IrDACmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_IrDAConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)$/;"	f	typeref:typename:void
USART_IrDAMode_LowPower	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IrDAMode_LowPower /;"	d
USART_IrDAMode_Normal	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_IrDAMode_Normal /;"	d
USART_LINBreakDetectLengthConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength/;"	f	typeref:typename:void
USART_LINBreakDetectLength_10b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_LINBreakDetectLength_10b /;"	d
USART_LINBreakDetectLength_11b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_LINBreakDetectLength_11b /;"	d
USART_LINCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_LastBit	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^  uint16_t USART_LastBit; \/*!< Specifies whether the clock pulse corresponding to the last tran/;"	m	struct:__anonef981be40208	typeref:typename:uint16_t
USART_LastBit_Disable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_LastBit_Disable /;"	d
USART_LastBit_Enable	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_LastBit_Enable /;"	d
USART_Mode	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^  uint16_t USART_Mode;                \/*!< Specifies wether the Receive or Transmit mode is ena/;"	m	struct:__anonef981be40108	typeref:typename:uint16_t
USART_Mode_Rx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_Mode_Rx /;"	d
USART_Mode_Tx	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_Mode_Tx /;"	d
USART_OneBitMethodCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_OverSampling8Cmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_Parity	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^  uint16_t USART_Parity;              \/*!< Specifies the parity mode.$/;"	m	struct:__anonef981be40108	typeref:typename:uint16_t
USART_Parity_Even	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_Parity_Even /;"	d
USART_Parity_No	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_Parity_No /;"	d
USART_Parity_Odd	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_Parity_Odd /;"	d
USART_ReceiveData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^uint16_t USART_ReceiveData(USART_TypeDef* USARTx)$/;"	f	typeref:typename:uint16_t
USART_ReceiverWakeUpCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_SR_CTS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_SR_CTS /;"	d
USART_SR_FE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_SR_FE /;"	d
USART_SR_IDLE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_SR_IDLE /;"	d
USART_SR_LBD	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_SR_LBD /;"	d
USART_SR_NE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_SR_NE /;"	d
USART_SR_ORE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_SR_ORE /;"	d
USART_SR_PE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_SR_PE /;"	d
USART_SR_RXNE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_SR_RXNE /;"	d
USART_SR_TC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_SR_TC /;"	d
USART_SR_TXE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  USART_SR_TXE /;"	d
USART_SendBreak	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_SendBreak(USART_TypeDef* USARTx)$/;"	f	typeref:typename:void
USART_SendData	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)$/;"	f	typeref:typename:void
USART_SetAddress	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)$/;"	f	typeref:typename:void
USART_SetGuardTime	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)$/;"	f	typeref:typename:void
USART_SetPrescaler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)$/;"	f	typeref:typename:void
USART_SmartCardCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_SmartCardNACKCmd	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_StopBits	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^  uint16_t USART_StopBits;            \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anonef981be40108	typeref:typename:uint16_t
USART_StopBits_0_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_StopBits_0_5 /;"	d
USART_StopBits_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_StopBits_1 /;"	d
USART_StopBits_1_5	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_StopBits_1_5 /;"	d
USART_StopBits_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_StopBits_2 /;"	d
USART_StructInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_StructInit(USART_InitTypeDef* USART_InitStruct)$/;"	f	typeref:typename:void
USART_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} USART_TypeDef;$/;"	t	typeref:struct:__anon5babb8182208
USART_WakeUpConfig	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.c	/^void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)$/;"	f	typeref:typename:void
USART_WakeUp_AddressMark	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_WakeUp_AddressMark /;"	d
USART_WakeUp_IdleLine	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_WakeUp_IdleLine /;"	d
USART_WordLength	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^  uint16_t USART_WordLength;          \/*!< Specifies the number of data bits transmitted or rec/;"	m	struct:__anonef981be40108	typeref:typename:uint16_t
USART_WordLength_8b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_WordLength_8b /;"	d
USART_WordLength_9b	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define USART_WordLength_9b /;"	d
USART_puts	src/serial_tasks.c	/^void USART_puts(USART_TypeDef* USARTx, volatile char *s){$/;"	f	typeref:typename:void
USART_puts1	src/serial_tasks.c	/^void USART_puts1(USART_TypeDef* USARTx, uint8_t *data, int length){$/;"	f	typeref:typename:void
USER_BUTTON_EXTI_IRQn	inc/utils/stm32f4_discovery.h	/^#define USER_BUTTON_EXTI_IRQn /;"	d
USER_BUTTON_EXTI_LINE	inc/utils/stm32f4_discovery.h	/^#define USER_BUTTON_EXTI_LINE /;"	d
USER_BUTTON_EXTI_PIN_SOURCE	inc/utils/stm32f4_discovery.h	/^#define USER_BUTTON_EXTI_PIN_SOURCE /;"	d
USER_BUTTON_EXTI_PORT_SOURCE	inc/utils/stm32f4_discovery.h	/^#define USER_BUTTON_EXTI_PORT_SOURCE /;"	d
USER_BUTTON_GPIO_CLK	inc/utils/stm32f4_discovery.h	/^#define USER_BUTTON_GPIO_CLK /;"	d
USER_BUTTON_GPIO_PORT	inc/utils/stm32f4_discovery.h	/^#define USER_BUTTON_GPIO_PORT /;"	d
USER_BUTTON_PIN	inc/utils/stm32f4_discovery.h	/^#define USER_BUTTON_PIN /;"	d
USER_OBJS	Debug/objects.mk	/^USER_OBJS :=$/;"	m
USE_RTOS	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define  USE_RTOS /;"	d
USE_SPI_CRC	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define USE_SPI_CRC /;"	d
UsageFault_Handler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_it.c	/^void UsageFault_Handler(void)$/;"	f	typeref:typename:void
UsageFault_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  UsageFault_IRQn             = -10,    \/*!< 6 Cortex-M4 Usage Fault Interrupt                 /;"	e	enum:IRQn
User macro reference	tools/genmsg/doc/usermacros.rst	/^User macro reference$/;"	c
V	inc/CMSIS/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       */;"	m	struct:__anon7471197e010a::__anon7471197e0208	typeref:typename:uint32_t:1
V	inc/CMSIS/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:1
V1.0.0RC1 / 25-August-2011	inc/Device/STM32F4xx/Release_Notes.html	/^update History<\/span><\/h2><h3 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; /;"	j
V1.0.0RC1 / 25-August-2011	inc/STM32F4xx_StdPeriph_Driver/Release_Notes.html	/^    Standard Peripherals Library Drivers&nbsp; update History<\/span><\/h2><h3 style="background/;"	j
VAL	inc/CMSIS/core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon7471197e0c08	typeref:typename:__IO uint32_t
VAL_RF_SETUP_1M	inc/drivers/nRF24L01reg.h	/^#define VAL_RF_SETUP_1M /;"	d
VAL_RF_SETUP_250K	inc/drivers/nRF24L01reg.h	/^#define VAL_RF_SETUP_250K /;"	d
VAL_RF_SETUP_2M	inc/drivers/nRF24L01reg.h	/^#define VAL_RF_SETUP_2M /;"	d
VAL_SETUP_AW_3B	inc/drivers/nRF24L01reg.h	/^#define VAL_SETUP_AW_3B /;"	d
VAL_SETUP_AW_4B	inc/drivers/nRF24L01reg.h	/^#define VAL_SETUP_AW_4B /;"	d
VAL_SETUP_AW_5B	inc/drivers/nRF24L01reg.h	/^#define VAL_SETUP_AW_5B /;"	d
VDD_VALUE	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define  VDD_VALUE /;"	d
VECT_TAB_OFFSET	src/STM32F4xx_StdPeriph_Driver/system_stm32f4xx.c	/^#define VECT_TAB_OFFSET /;"	d	file:
VTOR	inc/CMSIS/core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon7471197e0a08	typeref:typename:__IO uint32_t
VoltageRange_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define VoltageRange_1 /;"	d
VoltageRange_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define VoltageRange_2 /;"	d
VoltageRange_3	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define VoltageRange_3 /;"	d
VoltageRange_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define VoltageRange_4 /;"	d
WPR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t WPR;     \/*!< RTC write protection register,                            Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
WRITE_REG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define WRITE_REG(/;"	d
WUTR	inc/Device/STM32F4xx/stm32f4xx.h	/^  __IO uint32_t WUTR;    \/*!< RTC wakeup timer register,                                Address/;"	m	struct:__anon5babb8181e08	typeref:typename:__IO uint32_t
WWDG	inc/Device/STM32F4xx/stm32f4xx.h	/^#define WWDG /;"	d
WWDG_BASE	inc/Device/STM32F4xx/stm32f4xx.h	/^#define WWDG_BASE /;"	d
WWDG_CFR_EWI	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_EWI /;"	d
WWDG_CFR_W	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_W /;"	d
WWDG_CFR_W0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_W0 /;"	d
WWDG_CFR_W1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_W1 /;"	d
WWDG_CFR_W2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_W2 /;"	d
WWDG_CFR_W3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_W3 /;"	d
WWDG_CFR_W4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_W4 /;"	d
WWDG_CFR_W5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_W5 /;"	d
WWDG_CFR_W6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_W6 /;"	d
WWDG_CFR_WDGTB	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_WDGTB /;"	d
WWDG_CFR_WDGTB0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_WDGTB0 /;"	d
WWDG_CFR_WDGTB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CFR_WDGTB1 /;"	d
WWDG_CR_T	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CR_T /;"	d
WWDG_CR_T0	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CR_T0 /;"	d
WWDG_CR_T1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CR_T1 /;"	d
WWDG_CR_T2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CR_T2 /;"	d
WWDG_CR_T3	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CR_T3 /;"	d
WWDG_CR_T4	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CR_T4 /;"	d
WWDG_CR_T5	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CR_T5 /;"	d
WWDG_CR_T6	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CR_T6 /;"	d
WWDG_CR_WDGA	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_CR_WDGA /;"	d
WWDG_ClearFlag	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^void WWDG_ClearFlag(void)$/;"	f	typeref:typename:void
WWDG_DeInit	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^void WWDG_DeInit(void)$/;"	f	typeref:typename:void
WWDG_Enable	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^void WWDG_Enable(uint8_t Counter)$/;"	f	typeref:typename:void
WWDG_EnableIT	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^void WWDG_EnableIT(void)$/;"	f	typeref:typename:void
WWDG_GetFlagStatus	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^FlagStatus WWDG_GetFlagStatus(void)$/;"	f	typeref:typename:FlagStatus
WWDG_IRQn	inc/Device/STM32F4xx/stm32f4xx.h	/^  WWDG_IRQn                   = 0,      \/*!< Window WatchDog Interrupt                         /;"	e	enum:IRQn
WWDG_OFFSET	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^#define WWDG_OFFSET /;"	d	file:
WWDG_Prescaler_1	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.h	/^#define WWDG_Prescaler_1 /;"	d
WWDG_Prescaler_2	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.h	/^#define WWDG_Prescaler_2 /;"	d
WWDG_Prescaler_4	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.h	/^#define WWDG_Prescaler_4 /;"	d
WWDG_Prescaler_8	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.h	/^#define WWDG_Prescaler_8 /;"	d
WWDG_SR_EWIF	inc/Device/STM32F4xx/stm32f4xx.h	/^#define  WWDG_SR_EWIF /;"	d
WWDG_SetCounter	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^void WWDG_SetCounter(uint8_t Counter)$/;"	f	typeref:typename:void
WWDG_SetPrescaler	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^void WWDG_SetPrescaler(uint32_t WWDG_Prescaler)$/;"	f	typeref:typename:void
WWDG_SetWindowValue	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.c	/^void WWDG_SetWindowValue(uint8_t WindowValue)$/;"	f	typeref:typename:void
WWDG_TypeDef	inc/Device/STM32F4xx/stm32f4xx.h	/^} WWDG_TypeDef;$/;"	t	typeref:struct:__anon5babb8182308
Z	inc/CMSIS/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           */;"	m	struct:__anon7471197e010a::__anon7471197e0208	typeref:typename:uint32_t:1
Z	inc/CMSIS/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:1
_Bool	inc/stdbool.h	/^#define _Bool	/;"	d
_MPU6050_H_	inc/drivers/mpu6050.h	/^#define _MPU6050_H_$/;"	d
_STDBOOL_H	inc/stdbool.h	/^#define _STDBOOL_H$/;"	d
__ASM	inc/CMSIS/core_cm4.h	/^  #define __ASM /;"	d
__CFASSERT_H__	inc/utils/cfassert.h	/^#define __CFASSERT_H__$/;"	d
__CLREX	inc/CMSIS/core_cmInstr.h	/^#define __CLREX /;"	d
__CLREX	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __CLREX(void)$/;"	f	typeref:typename:__INLINE void
__CLZ	inc/CMSIS/core_cmInstr.h	/^#define __CLZ /;"	d
__CLZ	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint8_t __CLZ(uint32_t value)$/;"	f	typeref:typename:__INLINE uint8_t
__CM4_CMSIS_VERSION	inc/CMSIS/core_cm4.h	/^#define __CM4_CMSIS_VERSION /;"	d
__CM4_CMSIS_VERSION_MAIN	inc/CMSIS/core_cm4.h	/^#define __CM4_CMSIS_VERSION_MAIN /;"	d
__CM4_CMSIS_VERSION_SUB	inc/CMSIS/core_cm4.h	/^#define __CM4_CMSIS_VERSION_SUB /;"	d
__CM4_REV	inc/CMSIS/core_cm4.h	/^    #define __CM4_REV /;"	d
__CORE_CM4_H_DEPENDANT	inc/CMSIS/core_cm4.h	/^#define __CORE_CM4_H_DEPENDANT$/;"	d
__CORE_CM4_H_GENERIC	inc/CMSIS/core_cm4.h	/^#define __CORE_CM4_H_GENERIC$/;"	d
__CORE_CM4_SIMD_H	inc/CMSIS/core_cm4_simd.h	/^#define __CORE_CM4_SIMD_H$/;"	d
__CORE_CMFUNC_H	inc/CMSIS/core_cmFunc.h	/^#define __CORE_CMFUNC_H$/;"	d
__CORE_CMINSTR_H	inc/CMSIS/core_cmInstr.h	/^#define __CORE_CMINSTR_H$/;"	d
__CORTEX_M	inc/CMSIS/core_cm4.h	/^#define __CORTEX_M /;"	d
__DMB	inc/CMSIS/core_cmInstr.h	/^#define __DMB(/;"	d
__DMB	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __DMB(void)$/;"	f	typeref:typename:__INLINE void
__DSB	inc/CMSIS/core_cmInstr.h	/^#define __DSB(/;"	d
__DSB	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __DSB(void)$/;"	f	typeref:typename:__INLINE void
__EXTI_H__	inc/drivers/exti.h	/^#define __EXTI_H__$/;"	d
__FPU_PRESENT	inc/CMSIS/core_cm4.h	/^    #define __FPU_PRESENT /;"	d
__FPU_PRESENT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define __FPU_PRESENT /;"	d
__FPU_USED	inc/CMSIS/core_cm4.h	/^      #define __FPU_USED /;"	d
__I	inc/CMSIS/core_cm4.h	/^  #define   __I /;"	d
__I2CDEV_H__	inc/drivers/i2cdev.h	/^#define __I2CDEV_H__$/;"	d
__I2CROUTINES_H	inc/drivers/i2croutines.h	/^#define __I2CROUTINES_H$/;"	d
__INLINE	inc/CMSIS/core_cm4.h	/^  #define __INLINE /;"	d
__IO	inc/CMSIS/core_cm4.h	/^#define     __IO /;"	d
__ISB	inc/CMSIS/core_cmInstr.h	/^#define __ISB(/;"	d
__ISB	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __ISB(void)$/;"	f	typeref:typename:__INLINE void
__LDREXB	inc/CMSIS/core_cmInstr.h	/^#define __LDREXB(/;"	d
__LDREXB	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f	typeref:typename:__INLINE uint8_t
__LDREXH	inc/CMSIS/core_cmInstr.h	/^#define __LDREXH(/;"	d
__LDREXH	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f	typeref:typename:__INLINE uint16_t
__LDREXW	inc/CMSIS/core_cmInstr.h	/^#define __LDREXW(/;"	d
__LDREXW	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f	typeref:typename:__INLINE uint32_t
__MISC_H	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^#define __MISC_H$/;"	d
__MOTORS_H__	inc/drivers/motors.h	/^#define __MOTORS_H__$/;"	d
__MPU_PRESENT	inc/CMSIS/core_cm4.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	inc/Device/STM32F4xx/stm32f4xx.h	/^#define __MPU_PRESENT /;"	d
__NOP	inc/CMSIS/core_cmInstr.h	/^#define __NOP /;"	d
__NOP	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)$/;"	f	typeref:typename:__INLINE void
__NRF24L01REG_H__	inc/drivers/nRF24L01reg.h	/^#define __NRF24L01REG_H__$/;"	d
__NRF24L01_H__	inc/drivers/nrf24l01.h	/^#define __NRF24L01_H__$/;"	d
__NVIC_PRIO_BITS	inc/CMSIS/core_cm4.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	inc/Device/STM32F4xx/stm32f4xx.h	/^#define __NVIC_PRIO_BITS /;"	d
__O	inc/CMSIS/core_cm4.h	/^#define     __O /;"	d
__PKHBT	inc/CMSIS/core_cm4_simd.h	/^#define __PKHBT(/;"	d
__PKHTB	inc/CMSIS/core_cm4_simd.h	/^#define __PKHTB(/;"	d
__QADD	inc/CMSIS/core_cm4_simd.h	/^#define __QADD /;"	d
__QADD16	inc/CMSIS/core_cm4_simd.h	/^#define __QADD16 /;"	d
__QADD8	inc/CMSIS/core_cm4_simd.h	/^#define __QADD8 /;"	d
__QASX	inc/CMSIS/core_cm4_simd.h	/^#define __QASX /;"	d
__QSAX	inc/CMSIS/core_cm4_simd.h	/^#define __QSAX /;"	d
__QSUB	inc/CMSIS/core_cm4_simd.h	/^#define __QSUB /;"	d
__QSUB16	inc/CMSIS/core_cm4_simd.h	/^#define __QSUB16 /;"	d
__QSUB8	inc/CMSIS/core_cm4_simd.h	/^#define __QSUB8 /;"	d
__RBIT	inc/CMSIS/core_cmInstr.h	/^#define __RBIT /;"	d
__RBIT	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __RBIT(uint32_t value)$/;"	f	typeref:typename:__INLINE uint32_t
__REV	inc/CMSIS/core_cmInstr.h	/^#define __REV /;"	d
__REV	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)$/;"	f	typeref:typename:__INLINE uint32_t
__REV16	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV16(uint32_t value)$/;"	f	typeref:typename:__INLINE uint32_t
__REV16	inc/CMSIS/core_cmInstr.h	/^static __INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f	typeref:typename:__INLINE __ASM uint32_t
__REVSH	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE int32_t __REVSH(int32_t value)$/;"	f	typeref:typename:__INLINE int32_t
__REVSH	inc/CMSIS/core_cmInstr.h	/^static __INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f	typeref:typename:__INLINE __ASM int32_t
__SADD16	inc/CMSIS/core_cm4_simd.h	/^#define __SADD16 /;"	d
__SADD8	inc/CMSIS/core_cm4_simd.h	/^#define __SADD8 /;"	d
__SASX	inc/CMSIS/core_cm4_simd.h	/^#define __SASX /;"	d
__SEL	inc/CMSIS/core_cm4_simd.h	/^#define __SEL /;"	d
__SEV	inc/CMSIS/core_cmInstr.h	/^#define __SEV /;"	d
__SEV	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __SEV(void)$/;"	f	typeref:typename:__INLINE void
__SHADD16	inc/CMSIS/core_cm4_simd.h	/^#define __SHADD16 /;"	d
__SHADD8	inc/CMSIS/core_cm4_simd.h	/^#define __SHADD8 /;"	d
__SHASX	inc/CMSIS/core_cm4_simd.h	/^#define __SHASX /;"	d
__SHSAX	inc/CMSIS/core_cm4_simd.h	/^#define __SHSAX /;"	d
__SHSUB16	inc/CMSIS/core_cm4_simd.h	/^#define __SHSUB16 /;"	d
__SHSUB8	inc/CMSIS/core_cm4_simd.h	/^#define __SHSUB8 /;"	d
__SMLAD	inc/CMSIS/core_cm4_simd.h	/^#define __SMLAD /;"	d
__SMLADX	inc/CMSIS/core_cm4_simd.h	/^#define __SMLADX /;"	d
__SMLALD	inc/CMSIS/core_cm4_simd.h	/^#define __SMLALD /;"	d
__SMLALDX	inc/CMSIS/core_cm4_simd.h	/^#define __SMLALDX /;"	d
__SMLSD	inc/CMSIS/core_cm4_simd.h	/^#define __SMLSD /;"	d
__SMLSDX	inc/CMSIS/core_cm4_simd.h	/^#define __SMLSDX /;"	d
__SMLSLD	inc/CMSIS/core_cm4_simd.h	/^#define __SMLSLD /;"	d
__SMLSLDX	inc/CMSIS/core_cm4_simd.h	/^#define __SMLSLDX /;"	d
__SMUAD	inc/CMSIS/core_cm4_simd.h	/^#define __SMUAD /;"	d
__SMUADX	inc/CMSIS/core_cm4_simd.h	/^#define __SMUADX /;"	d
__SMUSD	inc/CMSIS/core_cm4_simd.h	/^#define __SMUSD /;"	d
__SMUSDX	inc/CMSIS/core_cm4_simd.h	/^#define __SMUSDX /;"	d
__SSAT	inc/CMSIS/core_cmInstr.h	/^#define __SSAT /;"	d
__SSAT	inc/CMSIS/core_cmInstr.h	/^#define __SSAT(/;"	d
__SSAT16	inc/CMSIS/core_cm4_simd.h	/^#define __SSAT16 /;"	d
__SSAX	inc/CMSIS/core_cm4_simd.h	/^#define __SSAX /;"	d
__SSUB16	inc/CMSIS/core_cm4_simd.h	/^#define __SSUB16 /;"	d
__SSUB8	inc/CMSIS/core_cm4_simd.h	/^#define __SSUB8 /;"	d
__STDC_FORMAT_MACROS	src/elka_comm/common/elka.h	/^#define __STDC_FORMAT_MACROS$/;"	d
__STM32F4XX_STDPERIPH_VERSION	inc/Device/STM32F4xx/stm32f4xx.h	/^#define __STM32F4XX_STDPERIPH_VERSION /;"	d
__STM32F4XX_STDPERIPH_VERSION_MAIN	inc/Device/STM32F4xx/stm32f4xx.h	/^#define __STM32F4XX_STDPERIPH_VERSION_MAIN /;"	d
__STM32F4XX_STDPERIPH_VERSION_RC	inc/Device/STM32F4xx/stm32f4xx.h	/^#define __STM32F4XX_STDPERIPH_VERSION_RC /;"	d
__STM32F4XX_STDPERIPH_VERSION_SUB1	inc/Device/STM32F4xx/stm32f4xx.h	/^#define __STM32F4XX_STDPERIPH_VERSION_SUB1 /;"	d
__STM32F4XX_STDPERIPH_VERSION_SUB2	inc/Device/STM32F4xx/stm32f4xx.h	/^#define __STM32F4XX_STDPERIPH_VERSION_SUB2 /;"	d
__STM32F4_DISCOVERY_H	inc/utils/stm32f4_discovery.h	/^#define __STM32F4_DISCOVERY_H$/;"	d
__STM32F4_DISCOVERY_LIS302DL_H	inc/utils/stm32f4_discovery_lis302dl.h	/^#define __STM32F4_DISCOVERY_LIS302DL_H$/;"	d
__STM32F4xx_ADC_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^#define __STM32F4xx_ADC_H$/;"	d
__STM32F4xx_CAN_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^#define __STM32F4xx_CAN_H$/;"	d
__STM32F4xx_CONF_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_conf.h	/^#define __STM32F4xx_CONF_H$/;"	d
__STM32F4xx_CRC_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_crc.h	/^#define __STM32F4xx_CRC_H$/;"	d
__STM32F4xx_CRYP_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^#define __STM32F4xx_CRYP_H$/;"	d
__STM32F4xx_DAC_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^#define __STM32F4xx_DAC_H$/;"	d
__STM32F4xx_DBGMCU_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dbgmcu.h	/^#define __STM32F4xx_DBGMCU_H$/;"	d
__STM32F4xx_DCMI_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^#define __STM32F4xx_DCMI_H$/;"	d
__STM32F4xx_DMA_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^#define __STM32F4xx_DMA_H$/;"	d
__STM32F4xx_EXTI_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^#define __STM32F4xx_EXTI_H$/;"	d
__STM32F4xx_FLASH_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^#define __STM32F4xx_FLASH_H$/;"	d
__STM32F4xx_FSMC_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^#define __STM32F4xx_FSMC_H$/;"	d
__STM32F4xx_GPIO_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^#define __STM32F4xx_GPIO_H$/;"	d
__STM32F4xx_H	inc/Device/STM32F4xx/stm32f4xx.h	/^#define __STM32F4xx_H$/;"	d
__STM32F4xx_HAL_CONF_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^#define __STM32F4xx_HAL_CONF_H$/;"	d
__STM32F4xx_HASH_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^#define __STM32F4xx_HASH_H$/;"	d
__STM32F4xx_I2C_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^#define __STM32F4xx_I2C_H$/;"	d
__STM32F4xx_IT_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_it.h	/^#define __STM32F4xx_IT_H$/;"	d
__STM32F4xx_IWDG_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_iwdg.h	/^#define __STM32F4xx_IWDG_H$/;"	d
__STM32F4xx_PWR_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_pwr.h	/^#define __STM32F4xx_PWR_H$/;"	d
__STM32F4xx_RCC_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^#define __STM32F4xx_RCC_H$/;"	d
__STM32F4xx_RNG_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rng.h	/^#define __STM32F4xx_RNG_H$/;"	d
__STM32F4xx_RTC_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^#define __STM32F4xx_RTC_H$/;"	d
__STM32F4xx_SDIO_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^#define __STM32F4xx_SDIO_H$/;"	d
__STM32F4xx_SPI_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^#define __STM32F4xx_SPI_H$/;"	d
__STM32F4xx_SYSCFG_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_syscfg.h	/^#define __STM32F4xx_SYSCFG_H$/;"	d
__STM32F4xx_TIM_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^#define __STM32F4xx_TIM_H$/;"	d
__STM32F4xx_USART_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^#define __STM32F4xx_USART_H$/;"	d
__STM32F4xx_WWDG_H	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_wwdg.h	/^#define __STM32F4xx_WWDG_H$/;"	d
__STREXB	inc/CMSIS/core_cmInstr.h	/^#define __STREXB(/;"	d
__STREXB	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXB(uint8_t value, volatile uin/;"	f	typeref:typename:__INLINE uint32_t
__STREXH	inc/CMSIS/core_cmInstr.h	/^#define __STREXH(/;"	d
__STREXH	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXH(uint16_t value, volatile ui/;"	f	typeref:typename:__INLINE uint32_t
__STREXW	inc/CMSIS/core_cmInstr.h	/^#define __STREXW(/;"	d
__STREXW	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXW(uint32_t value, volatile ui/;"	f	typeref:typename:__INLINE uint32_t
__SXTAB16	inc/CMSIS/core_cm4_simd.h	/^#define __SXTAB16 /;"	d
__SXTB16	inc/CMSIS/core_cm4_simd.h	/^#define __SXTB16 /;"	d
__SYSTEM_STM32F4XX_H	inc/Device/STM32F4xx/system_stm32f4xx.h	/^#define __SYSTEM_STM32F4XX_H$/;"	d
__UADD16	inc/CMSIS/core_cm4_simd.h	/^#define __UADD16 /;"	d
__UADD8	inc/CMSIS/core_cm4_simd.h	/^#define __UADD8 /;"	d
__UASX	inc/CMSIS/core_cm4_simd.h	/^#define __UASX /;"	d
__UHADD16	inc/CMSIS/core_cm4_simd.h	/^#define __UHADD16 /;"	d
__UHADD8	inc/CMSIS/core_cm4_simd.h	/^#define __UHADD8 /;"	d
__UHASX	inc/CMSIS/core_cm4_simd.h	/^#define __UHASX /;"	d
__UHSAX	inc/CMSIS/core_cm4_simd.h	/^#define __UHSAX /;"	d
__UHSUB16	inc/CMSIS/core_cm4_simd.h	/^#define __UHSUB16 /;"	d
__UHSUB8	inc/CMSIS/core_cm4_simd.h	/^#define __UHSUB8 /;"	d
__UQADD16	inc/CMSIS/core_cm4_simd.h	/^#define __UQADD16 /;"	d
__UQADD8	inc/CMSIS/core_cm4_simd.h	/^#define __UQADD8 /;"	d
__UQASX	inc/CMSIS/core_cm4_simd.h	/^#define __UQASX /;"	d
__UQSAX	inc/CMSIS/core_cm4_simd.h	/^#define __UQSAX /;"	d
__UQSUB16	inc/CMSIS/core_cm4_simd.h	/^#define __UQSUB16 /;"	d
__UQSUB8	inc/CMSIS/core_cm4_simd.h	/^#define __UQSUB8 /;"	d
__USAD8	inc/CMSIS/core_cm4_simd.h	/^#define __USAD8 /;"	d
__USADA8	inc/CMSIS/core_cm4_simd.h	/^#define __USADA8 /;"	d
__USAT	inc/CMSIS/core_cmInstr.h	/^#define __USAT /;"	d
__USAT	inc/CMSIS/core_cmInstr.h	/^#define __USAT(/;"	d
__USAT16	inc/CMSIS/core_cm4_simd.h	/^#define __USAT16 /;"	d
__USAX	inc/CMSIS/core_cm4_simd.h	/^#define __USAX /;"	d
__USUB16	inc/CMSIS/core_cm4_simd.h	/^#define __USUB16 /;"	d
__USUB8	inc/CMSIS/core_cm4_simd.h	/^#define __USUB8 /;"	d
__UXTAB16	inc/CMSIS/core_cm4_simd.h	/^#define __UXTAB16 /;"	d
__UXTB16	inc/CMSIS/core_cm4_simd.h	/^#define __UXTB16 /;"	d
__VERSION_H__	inc/utils/version.h	/^#define __VERSION_H__$/;"	d
__Vendor_SysTickConfig	inc/CMSIS/core_cm4.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	inc/Device/STM32F4xx/stm32f4xx.h	/^#define __Vendor_SysTickConfig /;"	d
__WFE	inc/CMSIS/core_cmInstr.h	/^#define __WFE /;"	d
__WFE	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __WFE(void)$/;"	f	typeref:typename:__INLINE void
__WFI	inc/CMSIS/core_cmInstr.h	/^#define __WFI /;"	d
__WFI	inc/CMSIS/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)$/;"	f	typeref:typename:__INLINE void
__anon0844b5e90103	inc/drivers/i2croutines.h	/^{$/;"	g
__anon094f28a40108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^{$/;"	s
__anon094f28a40208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^{$/;"	s
__anon094f28a40308	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_sdio.h	/^{$/;"	s
__anon2a3a80ea0102	src/elka_comm/common/pyelka_common.cpp	/^				 [](DevIdVector &v, const DevIdVector &c) {$/;"	f	function:PYBIND11_MODULE	file:
__anon2a3a80ea0202	src/elka_comm/common/pyelka_common.cpp	/^				 [](DevIdVector &v) {$/;"	f	function:PYBIND11_MODULE	file:
__anon2a3a80ea0302	src/elka_comm/common/pyelka_common.cpp	/^											{return v.size(); })$/;"	f	function:PYBIND11_MODULE	file:
__anon2a3a80ea0402	src/elka_comm/common/pyelka_common.cpp	/^				 [](DevPropVector &v, const DevPropVector &c) {$/;"	f	function:PYBIND11_MODULE	file:
__anon2a3a80ea0502	src/elka_comm/common/pyelka_common.cpp	/^				 [](DevPropVector &v) {$/;"	f	function:PYBIND11_MODULE	file:
__anon2a3a80ea0602	src/elka_comm/common/pyelka_common.cpp	/^											{return v.size(); })$/;"	f	function:PYBIND11_MODULE	file:
__anon2a3a80ea0702	src/elka_comm/common/pyelka_common.cpp	/^				 [](RouteMap &v, const RouteMap &c) {$/;"	f	function:PYBIND11_MODULE	file:
__anon2a3a80ea0802	src/elka_comm/common/pyelka_common.cpp	/^					  elka::DeviceRoute v) {$/;"	f	function:PYBIND11_MODULE	file:
__anon2a3a80ea0902	src/elka_comm/common/pyelka_common.cpp	/^				 [](RouteMap &m) {$/;"	f	function:PYBIND11_MODULE	file:
__anon2a3a80ea0a02	src/elka_comm/common/pyelka_common.cpp	/^						DevPropVector *p) {$/;"	f	function:PYBIND11_MODULE	file:
__anon2a3a80ea0b02	src/elka_comm/common/pyelka_common.cpp	/^						elka::DeviceRoute *d2) {$/;"	f	function:PYBIND11_MODULE	file:
__anon46650cff0108	inc/STM32F4xx_StdPeriph_Driver/misc.h	/^{$/;"	s
__anon4f0c328c0102	src/elka_comm/gnd_station/pyelka_gnd_station.cpp	/^						uint8_t buf_type, uint8_t size, char *dev_name) {$/;"	f	function:PYBIND11_MODULE	file:
__anon556faaba0108	inc/utils/stm32f4_discovery_lis302dl.h	/^{$/;"	s
__anon556faaba0208	inc/utils/stm32f4_discovery_lis302dl.h	/^{$/;"	s
__anon556faaba0308	inc/utils/stm32f4_discovery_lis302dl.h	/^{$/;"	s
__anon5babb8180103	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	g
__anon5babb8180203	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	g
__anon5babb8180303	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	g
__anon5babb8180408	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180508	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180608	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180708	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180808	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180908	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180a08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180b08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180c08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180d08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180e08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8180f08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181008	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181108	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181208	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181308	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181408	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181508	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181608	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181708	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181808	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181908	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181a08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181b08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181c08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181d08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181e08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8181f08	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8182008	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8182108	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8182208	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8182308	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8182408	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8182508	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5babb8182608	inc/Device/STM32F4xx/stm32f4xx.h	/^{$/;"	s
__anon5c9ac9830103	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_flash.h	/^{ $/;"	g
__anon64b800a90108	inc/serial_tasks.h	/^{$/;"	s
__anon64b800a90208	inc/serial_tasks.h	/^{$/;"	s
__anon7471197e010a	inc/CMSIS/core_cm4.h	/^{$/;"	u
__anon7471197e0208	inc/CMSIS/core_cm4.h	/^  {$/;"	s	union:__anon7471197e010a
__anon7471197e030a	inc/CMSIS/core_cm4.h	/^{$/;"	u
__anon7471197e0408	inc/CMSIS/core_cm4.h	/^  {$/;"	s	union:__anon7471197e030a
__anon7471197e050a	inc/CMSIS/core_cm4.h	/^{$/;"	u
__anon7471197e0608	inc/CMSIS/core_cm4.h	/^  {$/;"	s	union:__anon7471197e050a
__anon7471197e070a	inc/CMSIS/core_cm4.h	/^{$/;"	u
__anon7471197e0808	inc/CMSIS/core_cm4.h	/^  {$/;"	s	union:__anon7471197e070a
__anon7471197e0908	inc/CMSIS/core_cm4.h	/^{$/;"	s
__anon7471197e0a08	inc/CMSIS/core_cm4.h	/^{$/;"	s
__anon7471197e0b08	inc/CMSIS/core_cm4.h	/^{$/;"	s
__anon7471197e0c08	inc/CMSIS/core_cm4.h	/^{$/;"	s
__anon7471197e0d08	inc/CMSIS/core_cm4.h	/^{$/;"	s
__anon7471197e0e0a	inc/CMSIS/core_cm4.h	/^  {$/;"	u	struct:__anon7471197e0d08
__anon7471197e0f08	inc/CMSIS/core_cm4.h	/^{$/;"	s
__anon7471197e1008	inc/CMSIS/core_cm4.h	/^{$/;"	s
__anon7471197e1108	inc/CMSIS/core_cm4.h	/^{$/;"	s
__anon7f81810e0103	inc/utils/stm32f4_discovery.h	/^{$/;"	g
__anon7f81810e0203	inc/utils/stm32f4_discovery.h	/^{  $/;"	g
__anon7f81810e0303	inc/utils/stm32f4_discovery.h	/^{  $/;"	g
__anon87c6d37a0108	inc/drivers/adc.h	/^{$/;"	s
__anon8adadc380108	src/elka_hal/imu.c	/^{$/;"	s	file:
__anon926735fd0108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^{$/;"	s
__anon926735fd0208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_adc.h	/^{$/;"	s
__anon9289f0a70108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^{$/;"	s
__anon9289f0a70208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^{$/;"	s
__anon9289f0a70308	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^{$/;"	s
__anon9289f0a70408	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_can.h	/^{$/;"	s
__anon929bda5d0108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dac.h	/^{$/;"	s
__anon92a266670108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dma.h	/^{$/;"	s
__anon92dc8f130108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_i2c.h	/^{$/;"	s
__anon939a4a2d0108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rcc.h	/^{$/;"	s
__anon93a39c9e0108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^{$/;"	s
__anon93a39c9e0208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^{$/;"	s
__anon93a39c9e0308	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^{$/;"	s
__anon93a39c9e0408	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_rtc.h	/^{$/;"	s
__anon93b39d210108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^{$/;"	s
__anon93b39d210208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_spi.h	/^{$/;"	s
__anon93c1efff0108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^{$/;"	s
__anon93c1efff0208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^{$/;"	s
__anon93c1efff0308	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^{$/;"	s
__anon93c1efff0408	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_tim.h	/^{$/;"	s
__anondeeb10c50108	inc/modules/stabilizer.h	/^{$/;"	s
__anondeeb10c50208	inc/modules/stabilizer.h	/^{$/;"	s
__anone502bff30108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^{$/;"	s
__anone502bff30208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^{$/;"	s
__anone502bff30308	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^{$/;"	s
__anone502bff30408	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_cryp.h	/^{$/;"	s
__anone641c6b20108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^{$/;"	s
__anone641c6b20208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^{$/;"	s
__anone641c6b20308	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_dcmi.h	/^{$/;"	s
__anonea16c88f0103	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^{$/;"	g
__anonea16c88f0203	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^{$/;"	g
__anonea16c88f0308	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_exti.h	/^{$/;"	s
__anonec0d867e0108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^{$/;"	s
__anonec0d867e0208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^{$/;"	s
__anonec0d867e0308	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^{$/;"	s
__anonec0d867e0408	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^{$/;"	s
__anonec0d867e0508	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_fsmc.h	/^{$/;"	s
__anonee2a67240103	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^{ $/;"	g
__anonee2a67240203	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^{ $/;"	g
__anonee2a67240303	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^{ $/;"	g
__anonee2a67240403	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^{ $/;"	g
__anonee2a67240503	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^{ $/;"	g
__anonee2a67240608	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_gpio.h	/^{$/;"	s
__anonef757e390108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^{$/;"	s
__anonef757e390208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^{$/;"	s
__anonef757e390308	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hash.h	/^{$/;"	s
__anonef981be40108	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^{$/;"	s
__anonef981be40208	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_usart.h	/^{$/;"	s
__anonf295feef0108	inc/elka_hal/imu.h	/^{$/;"	s
__anonf295feef0208	inc/elka_hal/imu.h	/^{$/;"	s
__anonf295feef0308	inc/elka_hal/imu.h	/^{$/;"	s
__anonf2da47d50102	src/elka_comm/pyelka_comm.cpp	/^				 [](DevIdVector &v, const DevIdVector &c) {$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50202	src/elka_comm/pyelka_comm.cpp	/^				 [](DevIdVector &v) {$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50302	src/elka_comm/pyelka_comm.cpp	/^											{return v.size(); })$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50402	src/elka_comm/pyelka_comm.cpp	/^				 [](DevPropVector &v, const DevPropVector &c) {$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50502	src/elka_comm/pyelka_comm.cpp	/^				 [](DevPropVector &v) {$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50602	src/elka_comm/pyelka_comm.cpp	/^											{return v.size(); })$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50702	src/elka_comm/pyelka_comm.cpp	/^				 [](RouteMap &v, const RouteMap &c) {$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50802	src/elka_comm/pyelka_comm.cpp	/^					  elka::DeviceRoute v) {$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50902	src/elka_comm/pyelka_comm.cpp	/^				 [](RouteMap &m) {$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50a02	src/elka_comm/pyelka_comm.cpp	/^						DevPropVector *p) {$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50b02	src/elka_comm/pyelka_comm.cpp	/^						elka::DeviceRoute *d2) {$/;"	f	function:PYBIND11_MODULE	file:
__anonf2da47d50c02	src/elka_comm/pyelka_comm.cpp	/^						uint8_t buf_type, uint8_t size, char *dev_name) {$/;"	f	function:PYBIND11_MODULE	file:
__bool_true_false_are_defined	inc/stdbool.h	/^#define __bool_true_false_are_defined	/;"	d
__disable_fault_irq	inc/CMSIS/core_cmFunc.h	/^#define __disable_fault_irq /;"	d
__disable_fault_irq	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __disable_fault_irq(void)$/;"	f	typeref:typename:__INLINE void
__disable_irq	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)$/;"	f	typeref:typename:__INLINE void
__enable_fault_irq	inc/CMSIS/core_cmFunc.h	/^#define __enable_fault_irq /;"	d
__enable_fault_irq	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __enable_fault_irq(void)$/;"	f	typeref:typename:__INLINE void
__enable_irq	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)$/;"	f	typeref:typename:__INLINE void
__eq__	tools/genmsg/src/genmsg/msgs.py	/^    def __eq__(self, other):$/;"	m	class:Constant
__eq__	tools/genmsg/src/genmsg/msgs.py	/^    def __eq__(self, other):$/;"	m	class:Field
__eq__	tools/genmsg/src/genmsg/msgs.py	/^    def __eq__(self, other):$/;"	m	class:MsgSpec
__eq__	tools/genmsg/src/genmsg/srvs.py	/^    def __eq__(self, other):$/;"	m	class:SrvSpec
__errno	src/elka_hal/imu.c	/^int __errno;$/;"	v	typeref:typename:int
__get_APSR	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_APSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_APSR	inc/CMSIS/core_cmFunc.h	/^static __INLINE uint32_t __get_APSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_BASEPRI	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_BASEPRI(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_BASEPRI	inc/CMSIS/core_cmFunc.h	/^static __INLINE uint32_t  __get_BASEPRI(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_CONTROL	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_CONTROL(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_CONTROL	inc/CMSIS/core_cmFunc.h	/^static __INLINE uint32_t __get_CONTROL(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_FAULTMASK	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FAULTMASK(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_FAULTMASK	inc/CMSIS/core_cmFunc.h	/^static __INLINE uint32_t __get_FAULTMASK(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_FPSCR	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FPSCR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_FPSCR	inc/CMSIS/core_cmFunc.h	/^static __INLINE uint32_t __get_FPSCR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_IPSR	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_IPSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_IPSR	inc/CMSIS/core_cmFunc.h	/^static __INLINE uint32_t __get_IPSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_MSP	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_MSP	inc/CMSIS/core_cmFunc.h	/^static __INLINE uint32_t __get_MSP(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_PRIMASK	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PRIMASK(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_PRIMASK	inc/CMSIS/core_cmFunc.h	/^static __INLINE uint32_t __get_PRIMASK(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_PSP	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PSP(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_PSP	inc/CMSIS/core_cmFunc.h	/^static __INLINE uint32_t __get_PSP(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_xPSR	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_xPSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_xPSR	inc/CMSIS/core_cmFunc.h	/^static __INLINE uint32_t __get_xPSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__init__	tools/genmsg/src/genmsg/msg_loader.py	/^    def __init__(self):$/;"	m	class:MsgContext
__init__	tools/genmsg/src/genmsg/msg_loader.py	/^    def __init__(self, message, base_type=None, package=None, search_path=None):$/;"	m	class:MsgNotFound
__init__	tools/genmsg/src/genmsg/msgs.py	/^    def __init__(self, name, type):$/;"	m	class:Field
__init__	tools/genmsg/src/genmsg/msgs.py	/^    def __init__(self, type_, name, val, val_text):$/;"	m	class:Constant
__init__	tools/genmsg/src/genmsg/msgs.py	/^    def __init__(self, types, names, constants, text, full_name, package = '', short_name = ''):$/;"	m	class:MsgSpec
__init__	tools/genmsg/src/genmsg/srvs.py	/^    def __init__(self, request, response, text, full_name = '', short_name = '', package = ''):$/;"	m	class:SrvSpec
__interrupt	inc/FreeRTOS/portable.h	/^	typedef void ( __interrupt __far *pxISR )();$/;"	t	typeref:typename:void (__far * pxISR)()
__interrupt	inc/FreeRTOS/portable.h	/^    typedef void ( __interrupt __far *pxISR )();$/;"	t	typeref:typename:void (__far * pxISR)()
__ne__	tools/genmsg/src/genmsg/msgs.py	/^    def __ne__(self, other):$/;"	m	class:MsgSpec
__ne__	tools/genmsg/src/genmsg/srvs.py	/^    def __ne__(self, other):$/;"	m	class:SrvSpec
__repr__	tools/genmsg/src/genmsg/msgs.py	/^    def __repr__(self):$/;"	m	class:Constant
__repr__	tools/genmsg/src/genmsg/msgs.py	/^    def __repr__(self):$/;"	m	class:Field
__repr__	tools/genmsg/src/genmsg/msgs.py	/^    def __repr__(self):$/;"	m	class:MsgSpec
__repr__	tools/genmsg/src/genmsg/srvs.py	/^    def __repr__(self):$/;"	m	class:SrvSpec
__set_BASEPRI	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_BASEPRI(uint32_t value)$/;"	f	typeref:typename:__INLINE void
__set_BASEPRI	inc/CMSIS/core_cmFunc.h	/^static __INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f	typeref:typename:__INLINE void
__set_CONTROL	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_CONTROL(uint32_t control)$/;"	f	typeref:typename:__INLINE void
__set_CONTROL	inc/CMSIS/core_cmFunc.h	/^static __INLINE void __set_CONTROL(uint32_t control)$/;"	f	typeref:typename:__INLINE void
__set_FAULTMASK	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f	typeref:typename:__INLINE void
__set_FAULTMASK	inc/CMSIS/core_cmFunc.h	/^static __INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f	typeref:typename:__INLINE void
__set_FPSCR	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f	typeref:typename:__INLINE void
__set_FPSCR	inc/CMSIS/core_cmFunc.h	/^static __INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f	typeref:typename:__INLINE void
__set_MSP	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f	typeref:typename:__INLINE void
__set_MSP	inc/CMSIS/core_cmFunc.h	/^static __INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f	typeref:typename:__INLINE void
__set_PRIMASK	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f	typeref:typename:__INLINE void
__set_PRIMASK	inc/CMSIS/core_cmFunc.h	/^static __INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f	typeref:typename:__INLINE void
__set_PSP	inc/CMSIS/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f	typeref:typename:__INLINE void
__set_PSP	inc/CMSIS/core_cmFunc.h	/^static __INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f	typeref:typename:__INLINE void
__slots__	tools/genmsg/src/genmsg/msgs.py	/^    __slots__ = ['type', 'name', 'val', 'val_text']$/;"	v	class:Constant	file:
__str__	tools/genmsg/src/genmsg/msg_loader.py	/^    def __str__(self):$/;"	m	class:MsgContext
__str__	tools/genmsg/src/genmsg/msgs.py	/^    def __str__(self):$/;"	m	class:Constant
__str__	tools/genmsg/src/genmsg/msgs.py	/^    def __str__(self):$/;"	m	class:MsgSpec
_buf	src/elka_comm/common/boost_uart.h	/^	uint8_t _buf[MAX_ELKA_MSG_LEN];$/;"	m	class:SerialHandler	typeref:typename:uint8_t[]
_buf_mutex	src/elka_comm/common/elka_comm.h	/^  pthread_mutex_t _buf_mutex;$/;"	m	struct:elka::SerialBuffer	typeref:typename:pthread_mutex_t
_buffer	src/elka_comm/common/elka_comm.h	/^  std::vector<ElkaBufferMsg> _buffer;$/;"	m	struct:elka::SerialBuffer	typeref:typename:std::vector<ElkaBufferMsg>
_cli_addr	src/elka_comm/common/inet_comm.cpp	/^struct sockaddr_in _serv_addr[2], _cli_addr;$/;"	v	typeref:struct:sockaddr_in[2]
_cli_addr	src/elka_comm/posix/inet_comm.cpp	/^struct sockaddr_in _serv_addr[2], _cli_addr;$/;"	v	typeref:struct:sockaddr_in[2]
_clilen	src/elka_comm/common/inet_comm.cpp	/^socklen_t _clilen;$/;"	v	typeref:typename:socklen_t
_clilen	src/elka_comm/posix/inet_comm.cpp	/^socklen_t _clilen;$/;"	v	typeref:typename:socklen_t
_comp	src/elka_comm/common/elka_comm.h	/^  Compare _comp;$/;"	m	struct:elka::SerialBuffer	typeref:typename:Compare
_compute_hash	tools/genmsg/src/genmsg/gentools.py	/^def _compute_hash(msg_context, spec, hash):$/;"	f
_compute_md5	tools/genmsg/test/test_genmsg_gentools.py	/^def _compute_md5(msg_context, f):$/;"	f
_compute_md5_text	tools/genmsg/test/test_genmsg_gentools.py	/^def _compute_md5_text(msg_context, f):$/;"	f
_data	src/elka_comm/common/elka_comm.h	/^  uint8_t _data[MAX_MSG_LEN];$/;"	m	struct:elka::ElkaBufferMsg	typeref:typename:uint8_t[]
_dev_name	src/elka_comm/free_rtos/elka_devices.h	/^  char _dev_name[MAX_NAME_LEN];$/;"	m	class:elka::ELKAPort	typeref:typename:char[]
_dev_name	src/elka_comm/gnd_station/elka_devices.h	/^  char _dev_name[MAX_NAME_LEN];$/;"	m	class:elka::GroundPort	typeref:typename:char[]
_dev_name	src/elka_comm/posix/elka_devices.h	/^  char _dev_name[MAX_NAME_LEN];$/;"	m	class:elka::PX4Port	typeref:typename:char[]
_dev_name	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  char _dev_name[MAX_NAME_LEN];$/;"	m	class:uart::UARTPort	typeref:typename:char[]
_elka_ack_pub	src/elka_comm/posix/elka_devices.h	/^  orb_advert_t _elka_ack_pub;$/;"	m	class:elka::PX4Port	typeref:typename:orb_advert_t
_elka_ack_pub	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  orb_advert_t _elka_ack_pub;$/;"	m	class:uart::UARTPort	typeref:typename:orb_advert_t
_elka_ack_rcv	src/elka_comm/free_rtos/elka_devices.h	/^  struct elka_msg_ack_s _elka_ack_rcv,$/;"	m	class:elka::ELKAPort	typeref:struct:elka_msg_ack_s
_elka_ack_rcv	src/elka_comm/gnd_station/elka_devices.h	/^  struct elka_msg_ack_s _elka_ack_rcv,$/;"	m	class:elka::GroundPort	typeref:struct:elka_msg_ack_s
_elka_ack_rcv	src/elka_comm/posix/elka_devices.h	/^  struct elka_msg_ack_s _elka_ack_rcv,$/;"	m	class:elka::PX4Port	typeref:struct:elka_msg_ack_s
_elka_ack_rcv	src/elka_comm/qurt/snapdragon_uart_devices.h	/^                 _elka_ack_rcv,$/;"	m	class:uart::UARTPort	typeref:typename:elka_msg_ack_s
_elka_ack_rcv_cmd	src/elka_comm/free_rtos/elka_devices.h	/^                        _elka_ack_rcv_cmd;$/;"	m	class:elka::ELKAPort	typeref:struct:elka_msg_ack_s
_elka_ack_rcv_cmd	src/elka_comm/gnd_station/elka_devices.h	/^                        _elka_ack_rcv_cmd;$/;"	m	class:elka::GroundPort	typeref:struct:elka_msg_ack_s
_elka_ack_rcv_cmd	src/elka_comm/posix/elka_devices.h	/^                        _elka_ack_rcv_cmd;$/;"	m	class:elka::PX4Port	typeref:struct:elka_msg_ack_s
_elka_ack_rcv_cmd	src/elka_comm/qurt/snapdragon_uart_devices.h	/^                 _elka_ack_rcv_cmd;$/;"	m	class:uart::UARTPort	typeref:typename:elka_msg_ack_s
_elka_ack_snd	src/elka_comm/free_rtos/elka_devices.h	/^                        _elka_ack_snd,$/;"	m	class:elka::ELKAPort	typeref:struct:elka_msg_ack_s
_elka_ack_snd	src/elka_comm/gnd_station/elka_devices.h	/^                        _elka_ack_snd,$/;"	m	class:elka::GroundPort	typeref:struct:elka_msg_ack_s
_elka_ack_snd	src/elka_comm/posix/elka_devices.h	/^                        _elka_ack_snd,$/;"	m	class:elka::PX4Port	typeref:struct:elka_msg_ack_s
_elka_ack_snd	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  elka_msg_ack_s _elka_ack_snd,$/;"	m	class:uart::UARTPort	typeref:typename:elka_msg_ack_s
_elka_devs	src/elka_comm/posix/elka_manager.h	/^  PX4Port *_elka_devs[MAX_ELKA_DEVS]; \/\/ Allow at most MAX_ELKA_DEVS devices$/;"	m	class:elka::Manager	typeref:typename:PX4Port * []
_elka_msg_pub	src/elka_comm/posix/elka_devices.h	/^  orb_advert_t _elka_msg_pub;$/;"	m	class:elka::PX4Port	typeref:typename:orb_advert_t
_elka_msg_pub	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  orb_advert_t _elka_msg_pub;$/;"	m	class:uart::UARTPort	typeref:typename:orb_advert_t
_elka_rcv	src/elka_comm/free_rtos/elka_devices.h	/^                    _elka_rcv,$/;"	m	class:elka::ELKAPort	typeref:struct:elka_msg_s
_elka_rcv	src/elka_comm/gnd_station/elka_devices.h	/^                    _elka_rcv,$/;"	m	class:elka::GroundPort	typeref:struct:elka_msg_s
_elka_rcv	src/elka_comm/posix/elka_devices.h	/^                    _elka_rcv,$/;"	m	class:elka::PX4Port	typeref:struct:elka_msg_s
_elka_rcv	src/elka_comm/qurt/snapdragon_uart_devices.h	/^             _elka_rcv,$/;"	m	class:uart::UARTPort	typeref:typename:elka_msg_s
_elka_rcv_cmd	src/elka_comm/free_rtos/elka_devices.h	/^                    _elka_rcv_cmd;$/;"	m	class:elka::ELKAPort	typeref:struct:elka_msg_s
_elka_rcv_cmd	src/elka_comm/gnd_station/elka_devices.h	/^                    _elka_rcv_cmd;$/;"	m	class:elka::GroundPort	typeref:struct:elka_msg_s
_elka_rcv_cmd	src/elka_comm/posix/elka_devices.h	/^                    _elka_rcv_cmd;$/;"	m	class:elka::PX4Port	typeref:struct:elka_msg_s
_elka_rcv_cmd	src/elka_comm/qurt/snapdragon_uart_devices.h	/^             _elka_rcv_cmd;$/;"	m	class:uart::UARTPort	typeref:typename:elka_msg_s
_elka_snd	src/elka_comm/free_rtos/elka_devices.h	/^  struct elka_msg_s _elka_snd,$/;"	m	class:elka::ELKAPort	typeref:struct:elka_msg_s
_elka_snd	src/elka_comm/gnd_station/elka_devices.h	/^  struct elka_msg_s _elka_snd,$/;"	m	class:elka::GroundPort	typeref:struct:elka_msg_s
_elka_snd	src/elka_comm/posix/elka_devices.h	/^  struct elka_msg_s _elka_snd,$/;"	m	class:elka::PX4Port	typeref:struct:elka_msg_s
_elka_snd	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  elka_msg_s _elka_snd,$/;"	m	class:uart::UARTPort	typeref:typename:elka_msg_s
_exit	src/_write.c	/^void _exit(int status) {$/;"	f	typeref:typename:void
_expecting_ack	src/elka_comm/common/elka_comm.h	/^  bool _expecting_ack;$/;"	m	struct:elka::ElkaBufferMsg	typeref:typename:bool
_generate_from_spec	tools/genmsg/src/genmsg/template_tools.py	/^def _generate_from_spec(input_file, output_dir, template_dir, msg_context, spec, template_map, s/;"	f
_generate_msg_from_file	tools/genmsg/src/genmsg/template_tools.py	/^def _generate_msg_from_file(input_file, output_dir, template_dir, search_path, package_name, msg/;"	f
_generate_srv_from_file	tools/genmsg/src/genmsg/template_tools.py	/^def _generate_srv_from_file(input_file, output_dir, template_dir, search_path, package_name, srv/;"	f
_heartbeat	src/elka_comm/common/elka_comm.h	/^  bool _heartbeat; \/\/ true if alive, false if not$/;"	m	struct:elka::DeviceRoute	typeref:typename:bool
_hw_state	src/elka_comm/common/elka_comm.h	/^  uint8_t _hw_state, _sw_state, _prev_hw_state, _prev_sw_state;$/;"	m	struct:elka::CommPort	typeref:typename:uint8_t
_id	src/elka_comm/common/elka_comm.h	/^  dev_id_t _id;$/;"	m	struct:elka::CommPort	typeref:typename:dev_id_t
_inet_proc	src/elka_comm/gnd_station/elka_devices.h	/^  Child _inet_proc;$/;"	m	class:elka::GroundPort	typeref:typename:Child
_inet_proc	src/elka_comm/posix/elka_devices.h	/^  Child _inet_proc;$/;"	m	class:elka::PX4Port	typeref:typename:Child
_inet_role	src/elka_comm/gnd_station/elka_devices.h	/^  uint8_t _inet_role;$/;"	m	class:elka::GroundPort	typeref:typename:uint8_t
_inet_role	src/elka_comm/posix/elka_devices.h	/^  uint8_t _inet_role;$/;"	m	class:elka::PX4Port	typeref:typename:uint8_t
_input_rc	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  input_rc_s _input_rc;$/;"	m	class:uart::UARTPort	typeref:typename:input_rc_s
_instance	src/elka_comm/free_rtos/elka_devices.h	/^  static ELKAPort *_instance; \/\/ Singleton port instance$/;"	m	class:elka::ELKAPort	typeref:typename:ELKAPort *
_instance	src/elka_comm/gnd_station/elka_devices.cpp	/^elka::GroundPort *elka::GroundPort::_instance = nullptr;$/;"	m	class:elka::GroundPort	typeref:typename:elka::GroundPort *
_instance	src/elka_comm/gnd_station/elka_devices.h	/^  static GroundPort *_instance; \/\/ Singleton port instance$/;"	m	class:elka::GroundPort	typeref:typename:GroundPort *
_instance	src/elka_comm/posix/elka_devices.cpp	/^elka::PX4Port *elka::PX4Port::_instance = nullptr;$/;"	m	class:elka::PX4Port	typeref:typename:elka::PX4Port *
_instance	src/elka_comm/posix/elka_devices.h	/^  static PX4Port *_instance; \/\/ Singleton port instance$/;"	m	class:elka::PX4Port	typeref:typename:PX4Port *
_instance	src/elka_comm/posix/elka_manager.cpp	/^elka::Manager *elka::Manager::_instance = nullptr;$/;"	m	class:elka::Manager	typeref:typename:elka::Manager *
_instance	src/elka_comm/posix/elka_manager.h	/^  static Manager *_instance;$/;"	m	class:elka::Manager	typeref:typename:Manager *
_instance	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uart::UARTPort *uart::UARTPort::_instance = nullptr;$/;"	m	class:uart::UARTPort	typeref:typename:uart::UARTPort *
_instance	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  static UARTPort *_instance; \/\/ Singleton port instance$/;"	m	class:uart::UARTPort	typeref:typename:UARTPort *
_instance	src/elka_comm/qurt/snapdragon_uart_manager.cpp	/^uart::Manager *uart::Manager::_instance = nullptr;$/;"	m	class:uart::Manager	typeref:typename:uart::Manager *
_instance	src/elka_comm/qurt/snapdragon_uart_manager.h	/^  static Manager *_instance;$/;"	m	class:uart::Manager	typeref:typename:Manager *
_io	src/elka_comm/common/boost_uart.h	/^  boost::asio::io_service _io;$/;"	m	class:SerialHandler	typeref:typename:boost::asio::io_service
_ipaddr	src/elka_comm/common/inet_comm.cpp	/^struct in_addr _ipaddr;$/;"	v	typeref:struct:in_addr
_ipaddr	src/elka_comm/posix/inet_comm.cpp	/^struct in_addr _ipaddr;$/;"	v	typeref:struct:in_addr
_kill	src/_write.c	/^void _kill(int pid, int sig) {$/;"	f	typeref:typename:void
_load_constant_line	tools/genmsg/src/genmsg/msg_loader.py	/^def _load_constant_line(orig_line):$/;"	f
_load_field_line	tools/genmsg/src/genmsg/msg_loader.py	/^def _load_field_line(orig_line, package_context):$/;"	f
_load_md5_tests	tools/genmsg/test/test_genmsg_gentools.py	/^def _load_md5_tests(dir_name):$/;"	f
_max_size	src/elka_comm/common/elka_comm.h	/^  uint16_t _max_size;$/;"	m	struct:elka::SerialBuffer	typeref:typename:uint16_t
_msg_id	src/elka_comm/common/elka_comm.h	/^  msg_id_t _msg_id;$/;"	m	struct:elka::ElkaBufferMsg	typeref:typename:msg_id_t
_new_dev	src/elka_comm/common/elka_comm.h	/^  bool _new_dev; \/\/ true if haven't received routing table$/;"	m	struct:elka::DeviceRoute	typeref:typename:bool
_newsockfd	src/elka_comm/common/inet_comm.cpp	/^int _sockfd[2], _newsockfd, _portno[2];$/;"	v	typeref:typename:int[2]
_newsockfd	src/elka_comm/posix/inet_comm.cpp	/^int _sockfd[2], _newsockfd, _portno[2];$/;"	v	typeref:typename:int[2]
_now	src/elka_comm/posix/elka_devices.h	/^  hrt_abstime _now;$/;"	m	class:elka::PX4Port	typeref:typename:hrt_abstime
_now	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  hrt_abstime _now; $/;"	m	class:uart::UARTPort	typeref:typename:hrt_abstime
_num_bytes	src/elka_comm/common/inet_comm.cpp	/^int _num_bytes;$/;"	v	typeref:typename:int
_num_bytes	src/elka_comm/posix/inet_comm.cpp	/^int _num_bytes;$/;"	v	typeref:typename:int
_num_retries	src/elka_comm/common/elka_comm.h	/^  uint8_t _num_retries;$/;"	m	struct:elka::ElkaBufferMsg	typeref:typename:uint8_t
_port_id	src/elka_comm/common/elka_comm.h	/^  dev_id_t _port_id;$/;"	m	struct:elka::SerialBuffer	typeref:typename:dev_id_t
_port_num	src/elka_comm/common/elka_comm.h	/^  uint8_t _port_num;$/;"	m	struct:elka::CommPort	typeref:typename:uint8_t
_portno	src/elka_comm/common/inet_comm.cpp	/^int _sockfd[2], _newsockfd, _portno[2];$/;"	v	typeref:typename:int[2][2]
_portno	src/elka_comm/posix/inet_comm.cpp	/^int _sockfd[2], _newsockfd, _portno[2];$/;"	v	typeref:typename:int[2][2]
_prev_hw_state	src/elka_comm/common/elka_comm.h	/^  uint8_t _hw_state, _sw_state, _prev_hw_state, _prev_sw_state;$/;"	m	struct:elka::CommPort	typeref:typename:uint8_t
_prev_sw_state	src/elka_comm/common/elka_comm.h	/^  uint8_t _hw_state, _sw_state, _prev_hw_state, _prev_sw_state;$/;"	m	struct:elka::CommPort	typeref:typename:uint8_t
_props	src/elka_comm/common/elka_comm.h	/^  std::vector<dev_prop_t> _props;$/;"	m	struct:elka::DeviceRoute	typeref:typename:std::vector<dev_prop_t>
_push_msg_num	src/elka_comm/common/elka_comm.h	/^  uint16_t _push_msg_num; $/;"	m	struct:elka::ElkaBufferMsg	typeref:typename:uint16_t
_push_msg_num	src/elka_comm/common/elka_comm.h	/^  uint16_t _push_msg_num;$/;"	m	struct:elka::SerialBuffer	typeref:typename:uint16_t
_quit_flag	src/elka_comm/common/boost_uart.h	/^  bool _quit_flag;$/;"	m	class:SerialHandler	typeref:typename:bool
_recent_acks	src/elka_comm/common/elka_comm.h	/^  uint16_t _recent_acks[RECENT_ACKS_LEN];$/;"	m	struct:elka::SerialBuffer	typeref:typename:uint16_t[]
_recent_acks_end	src/elka_comm/common/elka_comm.h	/^  uint16_t _recent_acks_end;$/;"	m	struct:elka::SerialBuffer	typeref:typename:uint16_t
_recent_acks_len	src/elka_comm/common/elka_comm.h	/^  uint16_t _recent_acks_len;$/;"	m	struct:elka::SerialBuffer	typeref:typename:uint16_t
_reserved0	inc/CMSIS/core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:15
_reserved0	inc/CMSIS/core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           */;"	m	struct:__anon7471197e030a::__anon7471197e0408	typeref:typename:uint32_t:23
_reserved0	inc/CMSIS/core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           */;"	m	struct:__anon7471197e010a::__anon7471197e0208	typeref:typename:uint32_t:27
_reserved0	inc/CMSIS/core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           */;"	m	struct:__anon7471197e070a::__anon7471197e0808	typeref:typename:uint32_t:29
_reserved0	inc/CMSIS/core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:7
_reserved1	inc/CMSIS/core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           */;"	m	struct:__anon7471197e050a::__anon7471197e0608	typeref:typename:uint32_t:4
_rmv_msg_num	src/elka_comm/common/elka_comm.h	/^  uint16_t _rmv_msg_num; $/;"	m	struct:elka::ElkaBufferMsg	typeref:typename:uint16_t
_rmv_msg_num	src/elka_comm/common/elka_comm.h	/^  uint16_t _rmv_msg_num; \/\/ Should never be 0$/;"	m	struct:elka::SerialBuffer	typeref:typename:uint16_t
_route	src/elka_comm/common/elka_comm.h	/^  std::vector<dev_id_t> _route;$/;"	m	struct:elka::DeviceRoute	typeref:typename:std::vector<dev_id_t>
_routing_table	src/elka_comm/common/elka_comm.h	/^  std::map<dev_id_t, DeviceRoute, dev_id_tCmp> _routing_table;$/;"	m	struct:elka::CommPort	typeref:typename:std::map<dev_id_t,DeviceRoute,dev_id_tCmp>
_rx_buf	src/elka_comm/common/elka_comm.h	/^  struct elka::SerialBuffer *_rx_buf;$/;"	m	struct:elka::CommPort	typeref:struct:elka::SerialBuffer *
_rx_buffer	src/elka_comm/common/inet_comm.cpp	/^uint8_t _tx_buffer[2][MAX_MSG_LEN], _rx_buffer[2][MAX_MSG_LEN];$/;"	v	typeref:typename:uint8_t[2][][2][]
_rx_buffer	src/elka_comm/posix/inet_comm.cpp	/^uint8_t _tx_buffer[2][MAX_MSG_LEN], _rx_buffer[2][MAX_MSG_LEN];$/;"	v	typeref:typename:uint8_t[2][][2][]
_rx_sb	src/elka_comm/common/basic_uart.cpp	/^static elka::SerialBuffer *_rx_sb[MAX_UART_DEV_NUM];$/;"	v	typeref:typename:elka::SerialBuffer * []	file:
_rx_sb	src/elka_comm/common/inet_comm.cpp	/^static elka::SerialBuffer *_rx_sb;$/;"	v	typeref:typename:elka::SerialBuffer *	file:
_rx_sb	src/elka_comm/posix/inet_comm.cpp	/^elka::SerialBuffer *_rx_sb;$/;"	v	typeref:typename:elka::SerialBuffer *
_rx_sb	src/elka_comm/qurt/basic_uart.cpp	/^elka::SerialBuffer *_rx_sb[MAX_UART_PORTS];$/;"	v	typeref:typename:elka::SerialBuffer * []
_ser_port	src/elka_comm/common/boost_uart.h	/^  boost::asio::serial_port _ser_port;$/;"	m	class:SerialHandler	typeref:typename:boost::asio::serial_port
_serial	src/elka_comm/gnd_station/elka_devices.h	/^	SerialHandler _serial;$/;"	m	class:elka::GroundPort	typeref:typename:SerialHandler
_serial_fd	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  int _serial_fd;$/;"	m	class:uart::UARTPort	typeref:typename:int
_serial_port_state	src/elka_comm/free_rtos/elka_devices.h	/^  int8_t _serial_port_state;$/;"	m	class:elka::ELKAPort	typeref:typename:int8_t
_serial_port_state	src/elka_comm/gnd_station/elka_devices.h	/^  int8_t _serial_port_state;$/;"	m	class:elka::GroundPort	typeref:typename:int8_t
_serv_addr	src/elka_comm/common/inet_comm.cpp	/^struct sockaddr_in _serv_addr[2], _cli_addr;$/;"	v	typeref:struct:sockaddr_in[2]
_serv_addr	src/elka_comm/posix/inet_comm.cpp	/^struct sockaddr_in _serv_addr[2], _cli_addr;$/;"	v	typeref:struct:sockaddr_in[2]
_server	src/elka_comm/common/inet_comm.cpp	/^struct hostent *_server;$/;"	v	typeref:struct:hostent *
_server	src/elka_comm/posix/inet_comm.cpp	/^struct hostent *_server;$/;"	v	typeref:struct:hostent *
_snd_params	src/elka_comm/common/elka_comm.h	/^  uint8_t _snd_params;$/;"	m	struct:elka::CommPort	typeref:typename:uint8_t
_socket_state	src/elka_comm/gnd_station/elka_devices.h	/^  int8_t _socket_state;$/;"	m	class:elka::GroundPort	typeref:typename:int8_t
_socket_state	src/elka_comm/posix/elka_devices.h	/^  int8_t _socket_state;$/;"	m	class:elka::PX4Port	typeref:typename:int8_t
_sockfd	src/elka_comm/common/inet_comm.cpp	/^int _sockfd[2], _newsockfd, _portno[2];$/;"	v	typeref:typename:int[2]
_sockfd	src/elka_comm/posix/inet_comm.cpp	/^int _sockfd[2], _newsockfd, _portno[2];$/;"	v	typeref:typename:int[2]
_spektrum_channel_kill	src/elka_comm/common/elka_comm.h	/^  uint8_t _spektrum_channel_kill; $/;"	m	struct:elka::CommPort	typeref:typename:uint8_t
_spektrum_channel_switch	src/elka_comm/common/elka_comm.h	/^  uint8_t _spektrum_channel_switch; $/;"	m	struct:elka::CommPort	typeref:typename:uint8_t
_state	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  uint8_t _state; \/\/ state of Snapdragon UART$/;"	m	class:uart::UARTPort	typeref:typename:uint8_t
_strip_comments	tools/genmsg/src/genmsg/msg_loader.py	/^def _strip_comments(line):$/;"	f
_sw_state	src/elka_comm/common/elka_comm.h	/^  uint8_t _hw_state, _sw_state, _prev_hw_state, _prev_sw_state;$/;"	m	struct:elka::CommPort	typeref:typename:uint8_t
_t	src/elka_comm/common/boost_uart.h	/^  boost::thread _t;$/;"	m	class:SerialHandler	typeref:typename:boost::thread
_tx_buf	src/elka_comm/common/elka_comm.h	/^  struct elka::SerialBuffer *_tx_buf;$/;"	m	struct:elka::CommPort	typeref:struct:elka::SerialBuffer *
_tx_buffer	src/elka_comm/common/inet_comm.cpp	/^uint8_t _tx_buffer[2][MAX_MSG_LEN], _rx_buffer[2][MAX_MSG_LEN];$/;"	v	typeref:typename:uint8_t[2][]
_tx_buffer	src/elka_comm/posix/inet_comm.cpp	/^uint8_t _tx_buffer[2][MAX_MSG_LEN], _rx_buffer[2][MAX_MSG_LEN];$/;"	v	typeref:typename:uint8_t[2][]
_tx_sb	src/elka_comm/common/basic_uart.cpp	/^static elka::SerialBuffer *_tx_sb[MAX_UART_DEV_NUM];$/;"	v	typeref:typename:elka::SerialBuffer * []	file:
_tx_sb	src/elka_comm/common/inet_comm.cpp	/^static elka::SerialBuffer *_tx_sb;$/;"	v	typeref:typename:elka::SerialBuffer *	file:
_tx_sb	src/elka_comm/posix/inet_comm.cpp	/^elka::SerialBuffer *_tx_sb;$/;"	v	typeref:typename:elka::SerialBuffer *
_tx_sb	src/elka_comm/qurt/basic_uart.cpp	/^elka::SerialBuffer *_tx_sb[MAX_UART_PORTS];$/;"	v	typeref:typename:elka::SerialBuffer * []
_type	src/elka_comm/common/elka_comm.h	/^  uint8_t _type;$/;"	m	struct:elka::SerialBuffer	typeref:typename:uint8_t
_uart_devs	src/elka_comm/qurt/snapdragon_uart_manager.h	/^  UARTPort *_uart_devs[MAX_UART_PORTS]; \/\/ Allow at most MAX_UART_PORTS devices$/;"	m	class:uart::Manager	typeref:typename:UARTPort * []
_unique_deps	tools/genmsg/src/genmsg/gentools.py	/^def _unique_deps(dep_list):$/;"	f
_validate_TestString	tools/genmsg/test/test_genmsg_msg_loader.py	/^def _validate_TestString(msgspec):$/;"	f
_write	src/_write.c	/^_write (int fd __attribute__((unused)), const char* buf __attribute__((unused)),$/;"	f	typeref:typename:ssize_t
acc	src/main.c	/^Axis3f acc;  \/\/ Accelerometer axis data in mG$/;"	v	typeref:typename:Axis3f
acc	src/modules/stabilizer.c	/^Axis3f acc;  \/\/ Accelerometer axis data in mG$/;"	v	typeref:typename:Axis3f
accelBias	src/elka_hal/imu.c	/^BiasObj    accelBias;$/;"	v	typeref:typename:BiasObj
accelLPF	src/elka_hal/imu.c	/^Axis3i16   accelLPF;$/;"	v	typeref:typename:Axis3i16
accelLPFAligned	src/elka_hal/imu.c	/^Axis3i16   accelLPFAligned;$/;"	v	typeref:typename:Axis3i16
accelMpu	src/elka_hal/imu.c	/^Axis3i16   accelMpu;$/;"	v	typeref:typename:Axis3i16
accelMpu	src/main.c	/^Axis3i16   accelMpu;$/;"	v	typeref:typename:Axis3i16
accelMpu	src/modules/stabilizer.c	/^Axis3i16   accelMpu;$/;"	v	typeref:typename:Axis3i16
accelStoredFilterValues	src/elka_hal/imu.c	/^Axis3i32   accelStoredFilterValues;$/;"	v	typeref:typename:Axis3i32
actuatorLeftServo	src/modules/stabilizer.c	/^int16_t actuatorLeftServo = 1500;$/;"	v	typeref:typename:int16_t
actuatorPitch	src/modules/stabilizer.c	/^int16_t  actuatorPitch = 0;$/;"	v	typeref:typename:int16_t
actuatorRightServo	src/modules/stabilizer.c	/^int16_t actuatorRightServo = 1500;$/;"	v	typeref:typename:int16_t
actuatorRoll	src/modules/stabilizer.c	/^int16_t  actuatorRoll = 0;$/;"	v	typeref:typename:int16_t
actuatorThrust	src/modules/stabilizer.c	/^int16_t actuatorThrust = 1000;$/;"	v	typeref:typename:int16_t
actuatorYaw	src/modules/stabilizer.c	/^int16_t  actuatorYaw =0;$/;"	v	typeref:typename:int16_t
adc.c.i	build_elka/src/drivers/Makefile	/^adc.c.i:$/;"	t
adc.c.obj	build_elka/src/drivers/Makefile	/^adc.c.obj:$/;"	t
adc.c.s	build_elka/src/drivers/Makefile	/^adc.c.s:$/;"	t
adc.i	build_elka/src/drivers/Makefile	/^adc.i: adc.c.i$/;"	t
adc.obj	build_elka/src/drivers/Makefile	/^adc.obj: adc.c.obj$/;"	t
adc.s	build_elka/src/drivers/Makefile	/^adc.s: adc.c.s$/;"	t
adcQueue	src/drivers/adc.c	/^xQueueHandle      adcQueue, adctransferQueue;$/;"	v	typeref:typename:xQueueHandle
adcTask	src/drivers/adc.c	/^void adcTask(void *param)$/;"	f	typeref:typename:void
adc_init	src/drivers/adc.c	/^void adc_init()$/;"	f	typeref:typename:void
adc_init_multi	src/drivers/adc.c	/^void adc_init_multi()$/;"	f	typeref:typename:void
adcstruct	inc/drivers/adc.h	/^} adcstruct;$/;"	t	typeref:struct:__anon87c6d37a0108
adctransferQueue	src/drivers/adc.c	/^xQueueHandle      adcQueue, adctransferQueue;$/;"	v	typeref:typename:xQueueHandle
adctransferQueue	src/main.c	/^xQueueHandle xDebugQueue, uartData, adctransferQueue;$/;"	v	typeref:typename:xQueueHandle
add_msg	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::add_msg($/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
add_msg	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::add_msg($/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
add_msg	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::add_msg($/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
add_msg	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::add_msg($/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
add_prop	src/elka_comm/common/elka_comm.cpp	/^void elka::DeviceRoute::add_prop(dev_prop_t prop) {$/;"	f	class:elka::DeviceRoute	typeref:typename:void
all	Debug/makefile	/^all: elka_stm32f4_makefile.elf secondary-outputs$/;"	t
all	Makefile	/^.PHONY all:$/;"	t
all	Makefile	/^all: elka$/;"	t
all	build_elka/Makefile	/^all: cmake_check_build_system$/;"	t
all	build_elka/src/FreeRTOS/Makefile	/^all: cmake_check_build_system$/;"	t
all	build_elka/src/Makefile	/^all: cmake_check_build_system$/;"	t
all	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^all: cmake_check_build_system$/;"	t
all	build_elka/src/drivers/Makefile	/^all: cmake_check_build_system$/;"	t
all	build_elka/src/elka_hal/Makefile	/^all: cmake_check_build_system$/;"	t
all	build_elka/src/modules/Makefile	/^all: cmake_check_build_system$/;"	t
all	build_elka/src/utils/Makefile	/^all: cmake_check_build_system$/;"	t
all	src/FreeRTOS/Makefile	/^all: cmake_check_build_system$/;"	t
all	src/Makefile	/^all: cmake_check_build_system$/;"	t
all	src/STM32F4xx_StdPeriph_Driver/Makefile	/^all: cmake_check_build_system$/;"	t
all	src/drivers/Makefile	/^all: cmake_check_build_system$/;"	t
all	src/elka_hal/Makefile	/^all: cmake_check_build_system$/;"	t
all	src/modules/Makefile	/^all: cmake_check_build_system$/;"	t
all	src/utils/Makefile	/^all: cmake_check_build_system$/;"	t
assertFail	src/utils/cfassert.c	/^void assertFail(char *exp, char *file, int line)$/;"	f	typeref:typename:void
assert_failed	src/main.c	/^void assert_failed(uint8_t* file, uint32_t line)$/;"	f	typeref:typename:void
assert_param	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_conf.h	/^  #define assert_param(/;"	d
assert_param	inc/STM32F4xx_StdPeriph_Driver/stm32f4xx_hal_conf.h	/^  #define assert_param(/;"	d
assign_read_callback	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^int uart::UARTPort::assign_read_callback() {$/;"	f	class:uart::UARTPort	typeref:typename:int
assign_serial_read_callback	src/elka_comm/common/basic_uart.cpp	/^int assign_serial_read_callback(int fd, int port_num) {$/;"	f	typeref:typename:int
assign_serial_read_callback	src/elka_comm/qurt/basic_uart.cpp	/^int assign_serial_read_callback(int fd, int port_num) {$/;"	f	typeref:typename:int
autopilot_ctl_port	src/elka_comm/common/pyelka_common.h	/^  uint8_t autopilot_ctl_port() override {$/;"	f	struct:elka::PyCommPort	typeref:typename:uint8_t
autopilot_ctl_port	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::autopilot_ctl_port() {$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
autopilot_ctl_port	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::autopilot_ctl_port() {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
autopilot_ctl_port	src/elka_comm/gnd_station/pyelka_gnd_station.h	/^  uint8_t autopilot_ctl_port() override {$/;"	f	struct:elka::PyGroundPort	typeref:typename:uint8_t
autopilot_ctl_port	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::autopilot_ctl_port() {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
autopilot_ctl_port	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::autopilot_ctl_port() {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
axi16	src/main.c	/^int16_t axi16, ayi16, azi16;$/;"	v	typeref:typename:int16_t
ayi16	src/main.c	/^int16_t axi16, ayi16, azi16;$/;"	v	typeref:typename:int16_t
azi16	src/main.c	/^int16_t axi16, ayi16, azi16;$/;"	v	typeref:typename:int16_t
b	inc/CMSIS/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon7471197e010a	typeref:struct:__anon7471197e010a::__anon7471197e0208
b	inc/CMSIS/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon7471197e030a	typeref:struct:__anon7471197e030a::__anon7471197e0408
b	inc/CMSIS/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon7471197e050a	typeref:struct:__anon7471197e050a::__anon7471197e0608
b	inc/CMSIS/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon7471197e070a	typeref:struct:__anon7471197e070a::__anon7471197e0808
bare_msg_type	tools/genmsg/src/genmsg/msgs.py	/^def bare_msg_type(msg_type):$/;"	f
bare_type	tools/genmsg/scripts/genmsg_check_deps.py	/^    bare_type = bare_msg_type(unresolved_type)$/;"	v
baseline	src/modules/stabilizer.c	/^int16_t baseline = 0;\/\/1000;$/;"	v	typeref:typename:int16_t
beta	src/modules/sensfusion6.c	/^  float beta = BETA_DEF;     \/\/ 2 * proportional gain (Kp)$/;"	v	typeref:typename:float
bias	src/elka_hal/imu.c	/^  Axis3i16   bias;$/;"	m	struct:__anon8adadc380108	typeref:typename:Axis3i16	file:
bool	inc/stdbool.h	/^#define bool	/;"	d
broadcast_msg	src/elka_comm/common/elka.h	/^inline bool broadcast_msg(dev_id_t &rcv_id) {$/;"	f	typeref:typename:bool
broadcast_msg	src/elka_comm/common/elka.h	/^inline bool broadcast_msg(msg_id_t &msg_id) {$/;"	f	typeref:typename:bool
bufHead	src/elka_hal/imu.c	/^  Axis3i16*  bufHead;$/;"	m	struct:__anon8adadc380108	typeref:typename:Axis3i16 *	file:
buffer	src/drivers/mpu6050.c	/^static uint8_t buffer[14];$/;"	v	typeref:typename:uint8_t[14]	file:
buffer	src/elka_hal/imu.c	/^  Axis3i16   buffer[IMU_NBR_OF_BIAS_SAMPLES];$/;"	m	struct:__anon8adadc380108	typeref:typename:Axis3i16[]	file:
buffer_front_type	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::SerialBuffer::buffer_front_type() {$/;"	f	class:elka::SerialBuffer	typeref:typename:uint8_t
cast	src/elka_comm/common/pyelka_common.cpp	/^		static handle cast(dev_id_t src, return_value_policy \/* policy *\/, handle \/* parent *\/) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:handle	file:
cast	src/elka_comm/common/pyelka_common.cpp	/^		static handle cast(msg_id_t src, return_value_policy \/* policy *\/, handle \/* parent *\/) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:handle	file:
cast	src/elka_comm/gnd_station/pyelka_gnd_station.cpp	/^		static handle cast(dev_id_t src, return_value_policy \/* policy *\/, handle \/* parent *\/) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:handle	file:
cast	src/elka_comm/gnd_station/pyelka_gnd_station.cpp	/^		static handle cast(msg_id_t src, return_value_policy \/* policy *\/, handle \/* parent *\/) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:handle	file:
cast	src/elka_comm/pyelka_comm.cpp	/^		static handle cast(dev_id_t src, return_value_policy \/* policy *\/, handle \/* parent *\/) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:handle	file:
cast	src/elka_comm/pyelka_comm.cpp	/^		static handle cast(msg_id_t src, return_value_policy \/* policy *\/, handle \/* parent *\/) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:handle	file:
cb_bin_search	src/elka_comm/common/elka.cpp	/^int cb_bin_search(uint16_t el, uint16_t *cb,$/;"	f	typeref:typename:int
cb_insertion_sort	src/elka_comm/common/elka.cpp	/^void cb_insertion_sort(uint16_t *cb, uint16_t cb_end,$/;"	f	typeref:typename:void
cb_push	src/elka_comm/common/elka.cpp	/^void cb_push(uint16_t el, uint16_t *cb,$/;"	f	typeref:typename:void
cfassert.c.i	build_elka/src/utils/Makefile	/^cfassert.c.i:$/;"	t
cfassert.c.obj	build_elka/src/utils/Makefile	/^cfassert.c.obj:$/;"	t
cfassert.c.s	build_elka/src/utils/Makefile	/^cfassert.c.s:$/;"	t
cfassert.i	build_elka/src/utils/Makefile	/^cfassert.i: cfassert.c.i$/;"	t
cfassert.obj	build_elka/src/utils/Makefile	/^cfassert.obj: cfassert.c.obj$/;"	t
cfassert.s	build_elka/src/utils/Makefile	/^cfassert.s: cfassert.c.s$/;"	t
change_route	src/elka_comm/common/elka_comm.cpp	/^void elka::CommPort::change_route($/;"	f	class:elka::CommPort	typeref:typename:void
change_route	src/elka_comm/common/elka_comm.cpp	/^void elka::CommPort::change_route(dev_id_t &dev,$/;"	f	class:elka::CommPort	typeref:typename:void
changes	tools/genmsg/doc/Makefile	/^changes:$/;"	t
channeldata	src/main.c	/^int channeldata[7];$/;"	v	typeref:typename:int[7]
channelnum	src/main.c	/^int channelnum;$/;"	v	typeref:typename:int
check_ack	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::check_ack(struct elka_msg_ack_s &elka_ack) {$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
check_ack	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::check_ack(struct elka_msg_ack_s &elka_ack) {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
check_ack	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::check_ack(struct elka_msg_ack_s &elka_ack) {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
check_ack	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::check_ack(struct elka_msg_ack_s &elka_ack) {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
check_alive	src/elka_comm/common/elka_comm.cpp	/^bool elka::DeviceRoute::check_alive() {$/;"	f	class:elka::DeviceRoute	typeref:typename:bool
check_dev_compatible	src/elka_comm/common/elka_comm.cpp	/^bool elka::CommPort::check_dev_compatible($/;"	f	class:elka::CommPort	typeref:typename:bool
check_elka_ack	src/elka_comm/common/elka.cpp	/^uint8_t check_elka_ack(struct elka_msg_ack_s &elka_msg_ack,$/;"	f	typeref:typename:uint8_t
check_elka_dev	src/elka_comm/posix/elka_manager.cpp	/^bool elka::Manager::check_elka_dev(int dev_num) {$/;"	f	class:elka::Manager	typeref:typename:bool
check_prop	src/elka_comm/common/elka_comm.cpp	/^bool elka::DeviceRoute::check_prop(dev_prop_t prop) {$/;"	f	class:elka::DeviceRoute	typeref:typename:bool
check_recent_acks	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::SerialBuffer::check_recent_acks(uint16_t msg_num) {$/;"	f	class:elka::SerialBuffer	typeref:typename:uint8_t
check_route	src/elka_comm/common/elka_comm.cpp	/^bool elka::CommPort::check_route(dev_id_t &d) {$/;"	f	class:elka::CommPort	typeref:typename:bool
check_route_contains	src/elka_comm/common/elka_comm.cpp	/^bool elka::CommPort::check_route_contains(dev_id_t &dst, dev_id_t &el) {$/;"	f	class:elka::CommPort	typeref:typename:bool
check_uart_dev	src/elka_comm/qurt/snapdragon_uart_manager.cpp	/^bool uart::Manager::check_uart_dev(uint8_t port_num) {$/;"	f	class:uart::Manager	typeref:typename:bool
clean	Debug/makefile	/^clean:$/;"	t
clean	Makefile	/^clean:$/;"	t
clean	build_elka/Makefile	/^clean:$/;"	t
clean	build_elka/src/FreeRTOS/Makefile	/^clean:$/;"	t
clean	build_elka/src/Makefile	/^clean:$/;"	t
clean	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^clean:$/;"	t
clean	build_elka/src/drivers/Makefile	/^clean:$/;"	t
clean	build_elka/src/elka_hal/Makefile	/^clean:$/;"	t
clean	build_elka/src/modules/Makefile	/^clean:$/;"	t
clean	build_elka/src/utils/Makefile	/^clean:$/;"	t
clean	src/FreeRTOS/Makefile	/^clean:$/;"	t
clean	src/Makefile	/^clean:$/;"	t
clean	src/STM32F4xx_StdPeriph_Driver/Makefile	/^clean:$/;"	t
clean	src/drivers/Makefile	/^clean:$/;"	t
clean	src/elka_hal/Makefile	/^clean:$/;"	t
clean	src/modules/Makefile	/^clean:$/;"	t
clean	src/utils/Makefile	/^clean:$/;"	t
clean	tools/genmsg/doc/Makefile	/^clean:$/;"	t
clean/fast	build_elka/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	build_elka/src/FreeRTOS/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	build_elka/src/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	build_elka/src/drivers/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	build_elka/src/elka_hal/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	build_elka/src/modules/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	build_elka/src/utils/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	src/FreeRTOS/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	src/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	src/STM32F4xx_StdPeriph_Driver/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	src/drivers/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	src/elka_hal/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	src/modules/Makefile	/^clean\/fast: clean$/;"	t
clean/fast	src/utils/Makefile	/^clean\/fast: clean$/;"	t
clear_contents	src/elka_comm/common/elka_comm.cpp	/^void elka::ElkaBufferMsg::clear_contents() {$/;"	f	class:elka::ElkaBufferMsg	typeref:typename:void
close	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^int uart::UARTPort::close() {$/;"	f	class:uart::UARTPort	typeref:typename:int
cmake_check_build_system	build_elka/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	build_elka/src/FreeRTOS/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	build_elka/src/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	build_elka/src/drivers/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	build_elka/src/elka_hal/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	build_elka/src/modules/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	build_elka/src/utils/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	src/FreeRTOS/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	src/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	src/STM32F4xx_StdPeriph_Driver/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	src/drivers/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	src/elka_hal/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	src/modules/Makefile	/^cmake_check_build_system:$/;"	t
cmake_check_build_system	src/utils/Makefile	/^cmake_check_build_system:$/;"	t
cmake_force	build_elka/Makefile	/^cmake_force:$/;"	t
cmake_force	build_elka/src/FreeRTOS/Makefile	/^cmake_force:$/;"	t
cmake_force	build_elka/src/Makefile	/^cmake_force:$/;"	t
cmake_force	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^cmake_force:$/;"	t
cmake_force	build_elka/src/drivers/Makefile	/^cmake_force:$/;"	t
cmake_force	build_elka/src/elka_hal/Makefile	/^cmake_force:$/;"	t
cmake_force	build_elka/src/modules/Makefile	/^cmake_force:$/;"	t
cmake_force	build_elka/src/utils/Makefile	/^cmake_force:$/;"	t
cmake_force	src/FreeRTOS/Makefile	/^cmake_force:$/;"	t
cmake_force	src/Makefile	/^cmake_force:$/;"	t
cmake_force	src/STM32F4xx_StdPeriph_Driver/Makefile	/^cmake_force:$/;"	t
cmake_force	src/drivers/Makefile	/^cmake_force:$/;"	t
cmake_force	src/elka_hal/Makefile	/^cmake_force:$/;"	t
cmake_force	src/modules/Makefile	/^cmake_force:$/;"	t
cmake_force	src/utils/Makefile	/^cmake_force:$/;"	t
cmp_dev_id_t	src/elka_comm/common/elka.h	/^inline int8_t cmp_dev_id_t(dev_id_t d1, dev_id_t d2) {$/;"	f	typeref:typename:int8_t
cmp_dev_prop_t	src/elka_comm/common/elka.h	/^inline int8_t cmp_dev_prop_t(dev_prop_t d1, dev_prop_t d2) {$/;"	f	typeref:typename:int8_t
cmp_msg_id_t	src/elka_comm/common/elka.h	/^inline int8_t cmp_msg_id_t(msg_id_t m1, msg_id_t m2) {$/;"	f	typeref:typename:int8_t
commanded	inc/serial_tasks.h	/^	uint8_t commanded[24];$/;"	m	struct:__anon64b800a90108	typeref:typename:uint8_t[24]
compute_full_text	tools/genmsg/src/genmsg/gentools.py	/^def compute_full_text(msg_context, spec):$/;"	f
compute_full_type_name	tools/genmsg/src/genmsg/gentools.py	/^def compute_full_type_name(package_name, file_name):$/;"	f
compute_md5	tools/genmsg/src/genmsg/gentools.py	/^def compute_md5(msg_context, spec):$/;"	f
compute_md5_text	tools/genmsg/src/genmsg/gentools.py	/^def compute_md5_text(msg_context, spec):$/;"	f
compute_md5_v2	tools/genmsg/src/genmsg/gentools.py	/^compute_md5_v2 = compute_md5$/;"	v
configASSERT	inc/FreeRTOS/FreeRTOS.h	/^	#define configASSERT(/;"	d
configASSERT	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configASSERT(/;"	d
configCHECK_FOR_STACK_OVERFLOW	inc/FreeRTOS/FreeRTOS.h	/^	#define configCHECK_FOR_STACK_OVERFLOW /;"	d
configCHECK_FOR_STACK_OVERFLOW	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configCHECK_FOR_STACK_OVERFLOW	/;"	d
configCPU_CLOCK_HZ	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configCPU_CLOCK_HZ	/;"	d
configGENERATE_RUN_TIME_STATS	inc/FreeRTOS/FreeRTOS.h	/^	#define configGENERATE_RUN_TIME_STATS /;"	d
configGENERATE_RUN_TIME_STATS	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configGENERATE_RUN_TIME_STATS	/;"	d
configIDLE_SHOULD_YIELD	inc/FreeRTOS/FreeRTOS.h	/^	#define configIDLE_SHOULD_YIELD	/;"	d
configIDLE_SHOULD_YIELD	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configIDLE_SHOULD_YIELD	/;"	d
configKERNEL_INTERRUPT_PRIORITY	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configKERNEL_INTERRUPT_PRIORITY /;"	d
configKERNEL_INTERRUPT_PRIORITY	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^	#define configKERNEL_INTERRUPT_PRIORITY /;"	d	file:
configLIBRARY_LOWEST_INTERRUPT_PRIORITY	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configLIBRARY_LOWEST_INTERRUPT_PRIORITY	/;"	d
configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY	/;"	d
configMAX_CO_ROUTINE_PRIORITIES	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configMAX_CO_ROUTINE_PRIORITIES /;"	d
configMAX_PRIORITIES	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configMAX_PRIORITIES	/;"	d
configMAX_SYSCALL_INTERRUPT_PRIORITY	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configMAX_SYSCALL_INTERRUPT_PRIORITY /;"	d
configMAX_TASK_NAME_LEN	inc/FreeRTOS/FreeRTOS.h	/^	#define configMAX_TASK_NAME_LEN /;"	d
configMAX_TASK_NAME_LEN	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configMAX_TASK_NAME_LEN	/;"	d
configMINIMAL_STACK_SIZE	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configMINIMAL_STACK_SIZE	/;"	d
configPRIO_BITS	inc/FreeRTOS/FreeRTOSConfig.h	/^	#define configPRIO_BITS /;"	d
configQUEUE_REGISTRY_SIZE	inc/FreeRTOS/FreeRTOS.h	/^	#define configQUEUE_REGISTRY_SIZE /;"	d
configQUEUE_REGISTRY_SIZE	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configQUEUE_REGISTRY_SIZE	/;"	d
configTICK_RATE_HZ	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configTICK_RATE_HZ	/;"	d
configTIMER_QUEUE_LENGTH	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configTIMER_QUEUE_LENGTH	/;"	d
configTIMER_TASK_PRIORITY	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configTIMER_TASK_PRIORITY	/;"	d
configTIMER_TASK_STACK_DEPTH	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configTIMER_TASK_STACK_DEPTH	/;"	d
configTOTAL_HEAP_SIZE	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configTOTAL_HEAP_SIZE	/;"	d
configUSE_16_BIT_TICKS	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_16_BIT_TICKS	/;"	d
configUSE_ALTERNATIVE_API	inc/FreeRTOS/FreeRTOS.h	/^	#define configUSE_ALTERNATIVE_API /;"	d
configUSE_APPLICATION_TASK_TAG	inc/FreeRTOS/FreeRTOS.h	/^	#define configUSE_APPLICATION_TASK_TAG /;"	d
configUSE_APPLICATION_TASK_TAG	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_APPLICATION_TASK_TAG	/;"	d
configUSE_COUNTING_SEMAPHORES	inc/FreeRTOS/FreeRTOS.h	/^	#define configUSE_COUNTING_SEMAPHORES /;"	d
configUSE_COUNTING_SEMAPHORES	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_COUNTING_SEMAPHORES	/;"	d
configUSE_CO_ROUTINES	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_CO_ROUTINES /;"	d
configUSE_IDLE_HOOK	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_IDLE_HOOK	/;"	d
configUSE_MALLOC_FAILED_HOOK	inc/FreeRTOS/FreeRTOS.h	/^	#define configUSE_MALLOC_FAILED_HOOK /;"	d
configUSE_MALLOC_FAILED_HOOK	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_MALLOC_FAILED_HOOK	/;"	d
configUSE_MUTEXES	inc/FreeRTOS/FreeRTOS.h	/^	#define configUSE_MUTEXES /;"	d
configUSE_MUTEXES	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_MUTEXES	/;"	d
configUSE_PREEMPTION	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_PREEMPTION	/;"	d
configUSE_RECURSIVE_MUTEXES	inc/FreeRTOS/FreeRTOS.h	/^	#define configUSE_RECURSIVE_MUTEXES /;"	d
configUSE_RECURSIVE_MUTEXES	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_RECURSIVE_MUTEXES	/;"	d
configUSE_TICK_HOOK	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_TICK_HOOK	/;"	d
configUSE_TIMERS	inc/FreeRTOS/FreeRTOS.h	/^	#define configUSE_TIMERS /;"	d
configUSE_TIMERS	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_TIMERS	/;"	d
configUSE_TRACE_FACILITY	inc/FreeRTOS/FreeRTOSConfig.h	/^#define configUSE_TRACE_FACILITY	/;"	d
connect	src/elka_comm/common/boost_uart.cpp	/^bool SerialHandler::connect($/;"	f	class:SerialHandler	typeref:typename:bool
convert_constant_value	tools/genmsg/src/genmsg/msg_loader.py	/^def convert_constant_value(field_type, val):$/;"	f
copyright	tools/genmsg/doc/conf.py	/^copyright = u'2011, Willow Garage'$/;"	v
corCRCB	inc/FreeRTOS/croutine.h	/^} corCRCB; \/* Co-routine control block.  Note must be identical in size down to uxPriority with/;"	t	typeref:struct:corCoRoutineControlBlock
corCoRoutineControlBlock	inc/FreeRTOS/croutine.h	/^typedef struct corCoRoutineControlBlock$/;"	s
corINITIAL_STATE	src/FreeRTOS/croutine.c	/^#define corINITIAL_STATE	/;"	d	file:
crCOROUTINE_CODE	inc/FreeRTOS/croutine.h	/^typedef void (*crCOROUTINE_CODE)( xCoRoutineHandle, unsigned portBASE_TYPE );$/;"	t	typeref:typename:void (*)(xCoRoutineHandle,unsigned portBASE_TYPE)
crDELAY	inc/FreeRTOS/croutine.h	/^#define crDELAY(/;"	d
crEND	inc/FreeRTOS/croutine.h	/^#define crEND(/;"	d
crQUEUE_RECEIVE	inc/FreeRTOS/croutine.h	/^#define crQUEUE_RECEIVE(/;"	d
crQUEUE_RECEIVE_FROM_ISR	inc/FreeRTOS/croutine.h	/^#define crQUEUE_RECEIVE_FROM_ISR(/;"	d
crQUEUE_SEND	inc/FreeRTOS/croutine.h	/^#define crQUEUE_SEND(/;"	d
crQUEUE_SEND_FROM_ISR	inc/FreeRTOS/croutine.h	/^#define crQUEUE_SEND_FROM_ISR(/;"	d
crSET_STATE0	inc/FreeRTOS/croutine.h	/^#define crSET_STATE0(/;"	d
crSET_STATE1	inc/FreeRTOS/croutine.h	/^#define crSET_STATE1(/;"	d
crSTART	inc/FreeRTOS/croutine.h	/^#define crSTART(/;"	d
create_default	tools/genmsg/src/genmsg/msg_loader.py	/^    def create_default():$/;"	m	class:MsgContext
croutine.c.i	build_elka/src/FreeRTOS/Makefile	/^croutine.c.i:$/;"	t
croutine.c.obj	build_elka/src/FreeRTOS/Makefile	/^croutine.c.obj:$/;"	t
croutine.c.s	build_elka/src/FreeRTOS/Makefile	/^croutine.c.s:$/;"	t
croutine.i	build_elka/src/FreeRTOS/Makefile	/^croutine.i: croutine.c.i$/;"	t
croutine.obj	build_elka/src/FreeRTOS/Makefile	/^croutine.obj: croutine.c.obj$/;"	t
croutine.s	build_elka/src/FreeRTOS/Makefile	/^croutine.s: croutine.c.s$/;"	t
d	tools/genmsg/setup.py	/^d = generate_distutils_setup($/;"	v
dDummy	src/FreeRTOS/MemMang/heap_1.c	/^		volatile portDOUBLE dDummy;$/;"	m	union:xRTOS_HEAP	typeref:typename:volatile portDOUBLE	file:
daemon_task	src/elka_comm/posix/elka_posix.cpp	/^static int daemon_task[2];$/;"	v	typeref:typename:int[2]	file:
daemon_task	src/elka_comm/qurt/snapdragon_uart.cpp	/^static int daemon_task[2];$/;"	v	typeref:typename:int[2]	file:
data	inc/drivers/adc.h	/^	uint16_t data[NBR_OF_ADC_CHANNELS];$/;"	m	struct:__anon87c6d37a0108	typeref:typename:uint16_t[]
data	inc/modules/stabilizer.h	/^	int16_t data[11];$/;"	m	struct:__anondeeb10c50208	typeref:typename:int16_t[11]
data	inc/modules/stabilizer.h	/^    uint8_t data[24];$/;"	m	struct:__anondeeb10c50108	typeref:typename:uint8_t[24]
data	inc/serial_tasks.h	/^	uint8_t data[32];$/;"	m	struct:__anon64b800a90208	typeref:typename:uint8_t[32]
dataRdy	src/main.c	/^xSemaphoreHandle dataRdy, queuewritten;$/;"	v	typeref:typename:xSemaphoreHandle
data_cb	src/elka_comm/common/boost_uart.cpp	/^void SerialHandler::data_cb(const boost::system::error_code& e,$/;"	f	class:SerialHandler	typeref:typename:void
default_target	build_elka/Makefile	/^default_target: all$/;"	t
default_target	build_elka/src/FreeRTOS/Makefile	/^default_target: all$/;"	t
default_target	build_elka/src/Makefile	/^default_target: all$/;"	t
default_target	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^default_target: all$/;"	t
default_target	build_elka/src/drivers/Makefile	/^default_target: all$/;"	t
default_target	build_elka/src/elka_hal/Makefile	/^default_target: all$/;"	t
default_target	build_elka/src/modules/Makefile	/^default_target: all$/;"	t
default_target	build_elka/src/utils/Makefile	/^default_target: all$/;"	t
default_target	src/FreeRTOS/Makefile	/^default_target: all$/;"	t
default_target	src/Makefile	/^default_target: all$/;"	t
default_target	src/STM32F4xx_StdPeriph_Driver/Makefile	/^default_target: all$/;"	t
default_target	src/drivers/Makefile	/^default_target: all$/;"	t
default_target	src/elka_hal/Makefile	/^default_target: all$/;"	t
default_target	src/modules/Makefile	/^default_target: all$/;"	t
default_target	src/utils/Makefile	/^default_target: all$/;"	t
deinitialize	src/elka_comm/free_rtos/elka_devices.cpp	/^int elka::ELKAPort::deinitialize() {$/;"	f	class:elka::ELKAPort	typeref:typename:int
deinitialize	src/elka_comm/gnd_station/elka_devices.cpp	/^int elka::GroundPort::deinitialize() {$/;"	f	class:elka::GroundPort	typeref:typename:int
deinitialize	src/elka_comm/posix/elka_devices.cpp	/^int elka::PX4Port::deinitialize() {$/;"	f	class:elka::PX4Port	typeref:typename:int
deinitialize	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^int uart::UARTPort::deinitialize() {$/;"	f	class:uart::UARTPort	typeref:typename:int
depend	build_elka/Makefile	/^depend:$/;"	t
depend	build_elka/src/FreeRTOS/Makefile	/^depend:$/;"	t
depend	build_elka/src/Makefile	/^depend:$/;"	t
depend	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^depend:$/;"	t
depend	build_elka/src/drivers/Makefile	/^depend:$/;"	t
depend	build_elka/src/elka_hal/Makefile	/^depend:$/;"	t
depend	build_elka/src/modules/Makefile	/^depend:$/;"	t
depend	build_elka/src/utils/Makefile	/^depend:$/;"	t
depend	src/FreeRTOS/Makefile	/^depend:$/;"	t
depend	src/Makefile	/^depend:$/;"	t
depend	src/STM32F4xx_StdPeriph_Driver/Makefile	/^depend:$/;"	t
depend	src/drivers/Makefile	/^depend:$/;"	t
depend	src/elka_hal/Makefile	/^depend:$/;"	t
depend	src/modules/Makefile	/^depend:$/;"	t
depend	src/utils/Makefile	/^depend:$/;"	t
deps	tools/genmsg/scripts/genmsg_check_deps.py	/^deps = sys.argv[3].split(':') if len(sys.argv) > 3 else []$/;"	v
deserialize_elka_msg	src/elka_comm/common/elka.h	/^inline bool deserialize_elka_msg($/;"	f	typeref:typename:bool
detail	src/elka_comm/common/pyelka_common.cpp	/^namespace pybind11 { namespace detail {$/;"	n	namespace:pybind11	file:
detail	src/elka_comm/gnd_station/pyelka_gnd_station.cpp	/^namespace pybind11 { namespace detail {$/;"	n	namespace:pybind11	file:
detail	src/elka_comm/pyelka_comm.cpp	/^namespace pybind11 { namespace detail {$/;"	n	namespace:pybind11	file:
devAddr	src/drivers/mpu6050.c	/^static uint8_t devAddr;$/;"	v	typeref:typename:uint8_t	file:
dev_id_t	src/elka_comm/common/elka.h	/^typedef uint16_t dev_id_t;$/;"	t	typeref:typename:uint16_t
dev_id_tCmp	src/elka_comm/common/elka.h	/^struct dev_id_tCmp {$/;"	s
dev_prop_t	src/elka_comm/common/elka.h	/^typedef uint8_t dev_prop_t;$/;"	t	typeref:typename:uint8_t
dev_prop_tCmp	src/elka_comm/common/elka.h	/^struct dev_prop_tCmp {$/;"	s
dev_props_cmp	src/elka_comm/common/elka_comm.cpp	/^bool elka::CommPort::dev_props_cmp($/;"	f	class:elka::CommPort	typeref:typename:bool
dev_props_cmp	src/elka_comm/common/elka_comm.cpp	/^bool elka::DeviceRoute::dev_props_cmp($/;"	f	class:elka::DeviceRoute	typeref:typename:bool
devhelp	tools/genmsg/doc/Makefile	/^devhelp:$/;"	t
dirhtml	tools/genmsg/doc/Makefile	/^dirhtml:$/;"	t
distributePower	src/modules/stabilizer.c	/^static void distributePower(const uint16_t thrust, const int16_t roll,$/;"	f	typeref:typename:void	file:
doctest	tools/genmsg/doc/Makefile	/^doctest:$/;"	t
edit_cache	build_elka/Makefile	/^edit_cache:$/;"	t
edit_cache	build_elka/src/FreeRTOS/Makefile	/^edit_cache:$/;"	t
edit_cache	build_elka/src/Makefile	/^edit_cache:$/;"	t
edit_cache	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^edit_cache:$/;"	t
edit_cache	build_elka/src/drivers/Makefile	/^edit_cache:$/;"	t
edit_cache	build_elka/src/elka_hal/Makefile	/^edit_cache:$/;"	t
edit_cache	build_elka/src/modules/Makefile	/^edit_cache:$/;"	t
edit_cache	build_elka/src/utils/Makefile	/^edit_cache:$/;"	t
edit_cache	src/FreeRTOS/Makefile	/^edit_cache:$/;"	t
edit_cache	src/Makefile	/^edit_cache:$/;"	t
edit_cache	src/STM32F4xx_StdPeriph_Driver/Makefile	/^edit_cache:$/;"	t
edit_cache	src/drivers/Makefile	/^edit_cache:$/;"	t
edit_cache	src/elka_hal/Makefile	/^edit_cache:$/;"	t
edit_cache	src/modules/Makefile	/^edit_cache:$/;"	t
edit_cache	src/utils/Makefile	/^edit_cache:$/;"	t
edit_cache/fast	build_elka/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	build_elka/src/FreeRTOS/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	build_elka/src/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	build_elka/src/drivers/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	build_elka/src/elka_hal/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	build_elka/src/modules/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	build_elka/src/utils/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	src/FreeRTOS/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	src/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	src/STM32F4xx_StdPeriph_Driver/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	src/drivers/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	src/elka_hal/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	src/modules/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
edit_cache/fast	src/utils/Makefile	/^edit_cache\/fast: edit_cache$/;"	t
elka	Makefile	/^.PHONY elka:$/;"	t
elka	Makefile	/^elka:$/;"	t
elka	build_elka/Makefile	/^elka: cmake_check_build_system$/;"	t
elka	src/elka_comm/common/elka_comm.h	/^namespace elka {$/;"	n
elka	src/elka_comm/common/pyelka_common.h	/^namespace elka {$/;"	n
elka	src/elka_comm/free_rtos/elka_devices.h	/^namespace elka {$/;"	n
elka	src/elka_comm/gnd_station/elka_devices.h	/^namespace elka {$/;"	n
elka	src/elka_comm/gnd_station/pyelka_gnd_station.h	/^namespace elka {$/;"	n
elka	src/elka_comm/posix/elka_devices.h	/^namespace elka {$/;"	n
elka	src/elka_comm/posix/elka_manager.h	/^namespace elka {$/;"	n
elka-debug	Makefile	/^.PHONY elka-debug:$/;"	t
elka-debug	Makefile	/^elka-debug:$/;"	t
elka/fast	build_elka/Makefile	/^elka\/fast:$/;"	t
elka_bin	build_elka/Makefile	/^elka_bin: cmake_check_build_system$/;"	t
elka_bin/fast	build_elka/Makefile	/^elka_bin\/fast:$/;"	t
elka_dev	src/elka_comm/posix/elka_posix.cpp	/^static elka::PX4Port *elka_dev = nullptr;$/;"	v	typeref:typename:elka::PX4Port *	file:
elka_dev	src/elka_comm/qurt/snapdragon_uart.cpp	/^static uart::UARTPort *elka_dev = nullptr;$/;"	v	typeref:typename:uart::UARTPort *	file:
elka_drivers	build_elka/Makefile	/^elka_drivers: cmake_check_build_system$/;"	t
elka_drivers	build_elka/src/drivers/Makefile	/^elka_drivers: src\/drivers\/CMakeFiles\/elka_drivers.dir\/rule$/;"	t
elka_drivers/fast	build_elka/Makefile	/^elka_drivers\/fast:$/;"	t
elka_drivers/fast	build_elka/src/drivers/Makefile	/^elka_drivers\/fast:$/;"	t
elka_hal	build_elka/Makefile	/^elka_hal: cmake_check_build_system$/;"	t
elka_hal	build_elka/src/elka_hal/Makefile	/^elka_hal: src\/elka_hal\/CMakeFiles\/elka_hal.dir\/rule$/;"	t
elka_hal/fast	build_elka/Makefile	/^elka_hal\/fast:$/;"	t
elka_hal/fast	build_elka/src/elka_hal/Makefile	/^elka_hal\/fast:$/;"	t
elka_hex	build_elka/Makefile	/^elka_hex: cmake_check_build_system$/;"	t
elka_hex/fast	build_elka/Makefile	/^elka_hex\/fast:$/;"	t
elka_main	src/elka_comm/posix/elka_posix.cpp	/^int elka_main(int argc, char *argv[]) {$/;"	f	typeref:typename:int
elka_modules	build_elka/Makefile	/^elka_modules: cmake_check_build_system$/;"	t
elka_modules	build_elka/src/modules/Makefile	/^elka_modules: src\/modules\/CMakeFiles\/elka_modules.dir\/rule$/;"	t
elka_modules/fast	build_elka/Makefile	/^elka_modules\/fast:$/;"	t
elka_modules/fast	build_elka/src/modules/Makefile	/^elka_modules\/fast:$/;"	t
elka_msg_id_s	src/elka_comm/common/elka.h	/^struct elka_msg_id_s {$/;"	s
elka_parse_loop	src/elka_comm/posix/elka_posix.cpp	/^int elka_parse_loop(int argc, char **argv) {$/;"	f	typeref:typename:int
elka_parse_loop	src/elka_comm/qurt/snapdragon_uart.cpp	/^int elka_parse_loop(int argc, char **argv) {$/;"	f	typeref:typename:int
elka_read_callback	src/elka_comm/common/basic_uart.cpp	/^void elka_read_callback(void *context, $/;"	f	typeref:typename:void
elka_read_callback	src/elka_comm/qurt/basic_uart.cpp	/^void elka_read_callback(void *context, $/;"	f	typeref:typename:void
elka_rx_loop	src/elka_comm/posix/elka_posix.cpp	/^int elka_rx_loop(int argc, char **argv) {$/;"	f	typeref:typename:int
elka_rx_loop	src/elka_comm/qurt/snapdragon_uart.cpp	/^int elka_rx_loop(int argc, char **argv) {$/;"	f	typeref:typename:int
elka_stm32f4_makefile.elf	Debug/makefile	/^elka_stm32f4_makefile.elf: $(OBJS) $(USER_OBJS)$/;"	t
elka_stm32f4_makefile.hex	Debug/makefile	/^elka_stm32f4_makefile.hex: elka_stm32f4_makefile.elf$/;"	t
elka_stm32f4_makefile.siz	Debug/makefile	/^elka_stm32f4_makefile.siz: elka_stm32f4_makefile.elf$/;"	t
elka_utils	build_elka/Makefile	/^elka_utils: cmake_check_build_system$/;"	t
elka_utils	build_elka/src/utils/Makefile	/^elka_utils: src\/utils\/CMakeFiles\/elka_utils.dir\/rule$/;"	t
elka_utils/fast	build_elka/Makefile	/^elka_utils\/fast:$/;"	t
elka_utils/fast	build_elka/src/utils/Makefile	/^elka_utils\/fast:$/;"	t
epub	tools/genmsg/doc/Makefile	/^epub:$/;"	t
erase_msg	src/elka_comm/common/elka_comm.cpp	/^void elka::CommPort::erase_msg($/;"	f	class:elka::CommPort	typeref:typename:void
erase_msg	src/elka_comm/common/elka_comm.cpp	/^void elka::SerialBuffer::erase_msg($/;"	f	class:elka::SerialBuffer	typeref:typename:void
errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY	inc/FreeRTOS/projdefs.h	/^#define errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY	/;"	d
errNO_TASK_TO_RUN	inc/FreeRTOS/projdefs.h	/^#define errNO_TASK_TO_RUN	/;"	d
errQUEUE_BLOCKED	inc/FreeRTOS/projdefs.h	/^#define errQUEUE_BLOCKED	/;"	d
errQUEUE_EMPTY	inc/FreeRTOS/projdefs.h	/^#define errQUEUE_EMPTY	/;"	d
errQUEUE_FULL	inc/FreeRTOS/projdefs.h	/^#define errQUEUE_FULL	/;"	d
errQUEUE_YIELD	inc/FreeRTOS/projdefs.h	/^#define errQUEUE_YIELD	/;"	d
eulerPitchActual	src/modules/stabilizer.c	/^PRIVATE float eulerPitchActual;$/;"	v	typeref:typename:PRIVATE float
eulerPitchDesired	src/modules/stabilizer.c	/^PRIVATE float eulerPitchDesired;$/;"	v	typeref:typename:PRIVATE float
eulerPitchDesired	src/modules/stabilizer.c	/^float eulerPitchDesired = 0.0;$/;"	v	typeref:typename:float
eulerRollActual	src/modules/stabilizer.c	/^PRIVATE float eulerRollActual;$/;"	v	typeref:typename:PRIVATE float
eulerRollDesired	src/modules/stabilizer.c	/^PRIVATE float eulerRollDesired;$/;"	v	typeref:typename:PRIVATE float
eulerYawActual	src/modules/stabilizer.c	/^PRIVATE float eulerYawActual;$/;"	v	typeref:typename:PRIVATE float
eulerYawDesired	src/modules/stabilizer.c	/^PRIVATE float eulerYawDesired;$/;"	v	typeref:typename:PRIVATE float
eulerangles	inc/serial_tasks.h	/^	uint8_t eulerangles[4];$/;"	m	struct:__anon64b800a90108	typeref:typename:uint8_t[4]
eulerqueue	src/main.c	/^xQueueHandle  tx1Queue,eulerqueue,spektrumqueue;$/;"	v	typeref:typename:xQueueHandle
eulerqueue	src/modules/stabilizer.c	/^xQueueHandle  tx1Queue, eulerqueue,spektrumqueue;$/;"	v	typeref:typename:xQueueHandle
eulerstruct	inc/modules/stabilizer.h	/^} eulerstruct;$/;"	t	typeref:struct:__anondeeb10c50208
exclude_patterns	tools/genmsg/doc/conf.py	/^exclude_patterns = ['_build']$/;"	v
extensions	tools/genmsg/doc/conf.py	/^extensions = ['sphinx.ext.autodoc', 'sphinx.ext.intersphinx', 'sphinx.ext.todo', 'sphinx.ext.vie/;"	v
exti.c.i	build_elka/src/drivers/Makefile	/^exti.c.i:$/;"	t
exti.c.obj	build_elka/src/drivers/Makefile	/^exti.c.obj:$/;"	t
exti.c.s	build_elka/src/drivers/Makefile	/^exti.c.s:$/;"	t
exti.i	build_elka/src/drivers/Makefile	/^exti.i: exti.c.i$/;"	t
exti.obj	build_elka/src/drivers/Makefile	/^exti.obj: exti.c.obj$/;"	t
exti.s	build_elka/src/drivers/Makefile	/^exti.s: exti.c.s$/;"	t
extiInit	src/drivers/exti.c	/^void extiInit()$/;"	f	typeref:typename:void
extiInterruptHandler	src/drivers/exti.c	/^void extiInterruptHandler(void)$/;"	f	typeref:typename:void
extiTest	src/drivers/exti.c	/^bool extiTest(void)$/;"	f	typeref:typename:bool
f_actuatorPitch	src/modules/stabilizer.c	/^float f_actuatorThrust, f_actuatorRoll, f_actuatorPitch, f_actuatorYaw;$/;"	v	typeref:typename:float
f_actuatorRoll	src/modules/stabilizer.c	/^float f_actuatorThrust, f_actuatorRoll, f_actuatorPitch, f_actuatorYaw;$/;"	v	typeref:typename:float
f_actuatorThrust	src/modules/stabilizer.c	/^float f_actuatorThrust, f_actuatorRoll, f_actuatorPitch, f_actuatorYaw;$/;"	v	typeref:typename:float
f_actuatorYaw	src/modules/stabilizer.c	/^float f_actuatorThrust, f_actuatorRoll, f_actuatorPitch, f_actuatorYaw;$/;"	v	typeref:typename:float
false	inc/stdbool.h	/^#define false	/;"	d
fields	tools/genmsg/src/genmsg/msgs.py	/^    def fields(self):$/;"	m	class:MsgSpec
filter.c.i	build_elka/src/utils/Makefile	/^filter.c.i:$/;"	t
filter.c.obj	build_elka/src/utils/Makefile	/^filter.c.obj:$/;"	t
filter.c.s	build_elka/src/utils/Makefile	/^filter.c.s:$/;"	t
filter.i	build_elka/src/utils/Makefile	/^filter.i: filter.c.i$/;"	t
filter.obj	build_elka/src/utils/Makefile	/^filter.obj: filter.c.obj$/;"	t
filter.s	build_elka/src/utils/Makefile	/^filter.s: filter.c.s$/;"	t
find_msg_dependencies	tools/genmsg/src/genmsg/deps.py	/^def find_msg_dependencies(pkg_name, msg_file, search_paths):$/;"	f
find_msg_dependencies_with_type	tools/genmsg/src/genmsg/deps.py	/^def find_msg_dependencies_with_type(pkg_name, msg_file, search_paths):$/;"	f
find_srv_dependencies	tools/genmsg/src/genmsg/deps.py	/^def find_srv_dependencies(pkg_name, msg_file, search_paths):$/;"	f
find_srv_dependencies_with_type	tools/genmsg/src/genmsg/deps.py	/^def find_srv_dependencies_with_type(pkg_name, msg_file, search_paths):$/;"	f
flow_comp_m_x	inc/drivers/px4flow.h	/^    int16_t flow_comp_m_x;\/\/ x velocity*1000 [meters\/sec]$/;"	m	struct:i2c_frame	typeref:typename:int16_t
flow_comp_m_y	inc/drivers/px4flow.h	/^    int16_t flow_comp_m_y;\/\/ y velocity*1000 [meters\/sec]$/;"	m	struct:i2c_frame	typeref:typename:int16_t
format_uint_array	src/serial_tasks.c	/^char* format_uint_array(char *b, uint8_t* data, int length, char* delim, char* fmt)$/;"	f	typeref:typename:char *
fp_from	src/elka_comm/common/inet_comm.h	/^	FILE *fp_from;$/;"	m	struct:Child	typeref:typename:FILE *
fp_from	src/elka_comm/posix/inet_comm.h	/^	FILE *fp_from;$/;"	m	struct:Child	typeref:typename:FILE *
fp_to	src/elka_comm/common/inet_comm.h	/^	FILE *fp_to;$/;"	m	struct:Child	typeref:typename:FILE *
fp_to	src/elka_comm/posix/inet_comm.h	/^	FILE *fp_to;$/;"	m	struct:Child	typeref:typename:FILE *
frame_count	inc/drivers/px4flow.h	/^    uint16_t frame_count;\/\/ counts created I2C frames [#frames]$/;"	m	struct:i2c_frame	typeref:typename:uint16_t
frame_count_since_last_readout	inc/drivers/px4flow.h	/^    uint16_t frame_count_since_last_readout;\/\/number of flow measurements since last I2C reado/;"	m	struct:i2c_integral_frame	typeref:typename:uint16_t
full_type_name	tools/genmsg/scripts/genmsg_check_deps.py	/^full_type_name = compute_full_type_name(pkg_name, os.path.basename(msg_file))$/;"	v
fusionDt	src/modules/stabilizer.c	/^PRIVATE float fusionDt;$/;"	v	typeref:typename:PRIVATE float
g_pfnVectors	src/startup/startup_stm32f4xx.s	/^g_pfnVectors:$/;"	l
g_pfnVectors	startup_stm32f4xx.s	/^g_pfnVectors:$/;"	l
generate_from_command_line_options	tools/genmsg/src/genmsg/template_tools.py	/^def generate_from_command_line_options(argv, msg_template_dict, srv_template_dict, module_templa/;"	f
generate_from_file	tools/genmsg/src/genmsg/template_tools.py	/^def generate_from_file(input_file, package_name, output_dir, template_dir, include_path, msg_tem/;"	f
generate_module	tools/genmsg/src/genmsg/template_tools.py	/^def generate_module(package_name, output_dir, template_dir, template_dict):$/;"	f
genmsg Python API	tools/genmsg/doc/python_api.rst	/^genmsg Python API$/;"	c
genmsg:  generating code from ros .msg format	tools/genmsg/doc/index.rst	/^genmsg:  generating code from ros .msg format$/;"	c
get_all_depends	tools/genmsg/src/genmsg/msg_loader.py	/^    def get_all_depends(self, full_msg_type):$/;"	m	class:MsgContext
get_buffer_msg	src/elka_comm/common/elka_comm.cpp	/^elka::ElkaBufferMsg *elka::SerialBuffer::get_buffer_msg($/;"	f	class:elka::SerialBuffer	typeref:typename:elka::ElkaBufferMsg *
get_depends	tools/genmsg/src/genmsg/msg_loader.py	/^    def get_depends(self, full_msg_type):$/;"	m	class:MsgContext
get_dev_id_t	src/elka_comm/common/elka.cpp	/^void get_dev_id_t(dev_id_t *d) {$/;"	f	typeref:typename:void
get_elka_dev	src/elka_comm/posix/elka_manager.cpp	/^elka::PX4Port *elka::Manager::get_elka_dev($/;"	f	class:elka::Manager	typeref:typename:elka::PX4Port *
get_elka_msg_data	src/elka_comm/common/pyelka_common.cpp	/^uint8_t *get_elka_msg_data(elka_msg_s &elka_msg) {$/;"	f	typeref:typename:uint8_t *
get_elka_msg_data	src/elka_comm/pyelka_comm.cpp	/^uint8_t *get_elka_msg_data(elka_msg_s &elka_msg) {$/;"	f	typeref:typename:uint8_t *
get_elka_msg_id	src/elka_comm/common/elka.cpp	/^void get_elka_msg_id(msg_id_t *msg_id, struct elka_msg_id_s &msg_id_struct) {$/;"	f	typeref:typename:void
get_elka_msg_id	src/elka_comm/common/elka.cpp	/^void get_elka_msg_id(msg_id_t *msg_id,$/;"	f	typeref:typename:void
get_elka_msg_id_attr	src/elka_comm/common/elka.cpp	/^void get_elka_msg_id_attr($/;"	f	typeref:typename:void
get_file	tools/genmsg/src/genmsg/msg_loader.py	/^    def get_file(self, full_msg_type):$/;"	m	class:MsgContext
get_instance	src/elka_comm/free_rtos/elka_devices.h	/^  static elka::ELKAPort *get_instance() {$/;"	f	class:elka::ELKAPort	typeref:typename:elka::ELKAPort *
get_instance	src/elka_comm/gnd_station/elka_devices.h	/^  static elka::GroundPort *get_instance() {$/;"	f	class:elka::GroundPort	typeref:typename:elka::GroundPort *
get_instance	src/elka_comm/posix/elka_devices.h	/^  static elka::PX4Port *get_instance() {$/;"	f	class:elka::PX4Port	typeref:typename:elka::PX4Port *
get_instance	src/elka_comm/posix/elka_manager.h	/^  static elka::Manager *get_instance() {$/;"	f	class:elka::Manager	typeref:typename:elka::Manager *
get_instance	src/elka_comm/qurt/snapdragon_uart_devices.h	/^  static uart::UARTPort *get_instance() {$/;"	f	class:uart::UARTPort	typeref:typename:uart::UARTPort *
get_instance	src/elka_comm/qurt/snapdragon_uart_manager.h	/^  static uart::Manager *get_instance() {$/;"	f	class:uart::Manager	typeref:typename:uart::Manager *
get_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::CommPort::get_msg($/;"	f	class:elka::CommPort	typeref:typename:uint8_t
get_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::SerialBuffer::get_msg($/;"	f	class:elka::SerialBuffer	typeref:typename:uint8_t
get_msg_file	tools/genmsg/src/genmsg/msg_loader.py	/^def get_msg_file(package, base_type, search_path, ext=EXT_MSG):$/;"	f
get_next_dev	src/elka_comm/common/elka_comm.cpp	/^bool elka::CommPort::get_next_dev(dev_id_t &end, dev_id_t *nxt) {$/;"	f	class:elka::CommPort	typeref:typename:bool
get_nxt_idx	src/elka_comm/common/elka.cpp	/^uint16_t get_nxt_idx(uint16_t cb_end,$/;"	f	typeref:typename:uint16_t
get_nxt_msg_num	src/elka_comm/common/elka_comm.h	/^  inline uint16_t get_nxt_msg_num() {$/;"	f	struct:elka::SerialBuffer	typeref:typename:uint16_t
get_registered	tools/genmsg/src/genmsg/msg_loader.py	/^    def get_registered(self, full_msg_type):$/;"	m	class:MsgContext
get_result	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::ElkaBufferMsg::get_result() {$/;"	f	class:elka::ElkaBufferMsg	typeref:typename:uint8_t
get_search_path	tools/genmsg/test/test_genmsg_gentools.py	/^def get_search_path():$/;"	f
get_snd_params	src/elka_comm/common/elka.cpp	/^void get_snd_params(uint8_t *snd_params, $/;"	f	typeref:typename:void
get_snd_params	src/elka_comm/common/elka.cpp	/^void get_snd_params(uint8_t *snd_params,$/;"	f	typeref:typename:void
get_snd_params_attr	src/elka_comm/common/elka.cpp	/^void get_snd_params_attr($/;"	f	typeref:typename:void
get_srv_file	tools/genmsg/src/genmsg/msg_loader.py	/^def get_srv_file(package, base_type, search_path):$/;"	f
get_state	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::CommPort::get_state(bool hw) {$/;"	f	class:elka::CommPort	typeref:typename:uint8_t
get_test_dir	tools/genmsg/test/test_genmsg_gentools.py	/^def get_test_dir():$/;"	f
get_test_dir	tools/genmsg/test/test_genmsg_msg_loader.py	/^def get_test_dir():$/;"	f
get_test_dir	tools/genmsg/test/test_genmsg_srvs.py	/^def get_test_dir():$/;"	f
get_test_msg_dir	tools/genmsg/test/test_genmsg_gentools.py	/^def get_test_msg_dir():$/;"	f
get_uart_dev	src/elka_comm/qurt/snapdragon_uart_manager.cpp	/^uart::UARTPort *uart::Manager::get_uart_dev($/;"	f	class:uart::Manager	typeref:typename:uart::UARTPort *
ground_distance	inc/drivers/px4flow.h	/^    int16_t ground_distance;\/\/ Ground distance in meters*1000 [meters*1000]$/;"	m	struct:i2c_integral_frame	typeref:typename:int16_t
ground_distance	inc/drivers/px4flow.h	/^    int16_t ground_distance;\/\/ Ground distance in meters*1000 [meters]. Positive value: distan/;"	m	struct:i2c_frame	typeref:typename:int16_t
gxi16	src/main.c	/^int16_t gxi16, gyi16, gzi16;$/;"	v	typeref:typename:int16_t
gyi16	src/main.c	/^int16_t gxi16, gyi16, gzi16;$/;"	v	typeref:typename:int16_t
gyro	src/main.c	/^Axis3f gyro; \/\/ Gyro axis data in deg\/s$/;"	v	typeref:typename:Axis3f
gyro	src/modules/stabilizer.c	/^Axis3f gyro; \/\/ Gyro axis data in deg\/s$/;"	v	typeref:typename:Axis3f
gyroBias	src/elka_hal/imu.c	/^BiasObj    gyroBias;$/;"	v	typeref:typename:BiasObj
gyroMpu	src/elka_hal/imu.c	/^Axis3i16   gyroMpu;$/;"	v	typeref:typename:Axis3i16
gyroMpu	src/main.c	/^Axis3i16   gyroMpu;$/;"	v	typeref:typename:Axis3i16
gyroMpu	src/modules/stabilizer.c	/^Axis3i16   gyroMpu;$/;"	v	typeref:typename:Axis3i16
gyro_range	inc/drivers/px4flow.h	/^    uint8_t gyro_range; \/\/ gyro range [0 .. 7] equals [50 deg\/sec .. 2000 deg\/sec]$/;"	m	struct:i2c_frame	typeref:typename:uint8_t
gyro_temperature	inc/drivers/px4flow.h	/^    int16_t gyro_temperature;\/\/ Temperature * 100 in centi-degrees Celsius [degcelsius*100]$/;"	m	struct:i2c_integral_frame	typeref:typename:int16_t
gyro_x_rate	inc/drivers/px4flow.h	/^    int16_t gyro_x_rate; \/\/ latest gyro x rate [rad\/sec]$/;"	m	struct:i2c_frame	typeref:typename:int16_t
gyro_x_rate_integral	inc/drivers/px4flow.h	/^    int16_t gyro_x_rate_integral;\/\/accumulated gyro x rates in radians*10000 since last I2C re/;"	m	struct:i2c_integral_frame	typeref:typename:int16_t
gyro_y_rate	inc/drivers/px4flow.h	/^    int16_t gyro_y_rate; \/\/ latest gyro y rate [rad\/sec]$/;"	m	struct:i2c_frame	typeref:typename:int16_t
gyro_y_rate_integral	inc/drivers/px4flow.h	/^    int16_t gyro_y_rate_integral;\/\/accumulated gyro y rates in radians*10000 since last I2C re/;"	m	struct:i2c_integral_frame	typeref:typename:int16_t
gyro_z_rate	inc/drivers/px4flow.h	/^    int16_t gyro_z_rate; \/\/ latest gyro z rate [rad\/sec]$/;"	m	struct:i2c_frame	typeref:typename:int16_t
gyro_z_rate_integral	inc/drivers/px4flow.h	/^    int16_t gyro_z_rate_integral;\/\/accumulated gyro z rates in radians*10000 since last I2C re/;"	m	struct:i2c_integral_frame	typeref:typename:int16_t
gyrobytes	inc/serial_tasks.h	/^	uint8_t gyrobytes[6];$/;"	m	struct:__anon64b800a90108	typeref:typename:uint8_t[6]
gzi16	src/main.c	/^int16_t gxi16, gyi16, gzi16;$/;"	v	typeref:typename:int16_t
has_header	tools/genmsg/src/genmsg/msgs.py	/^    def has_header(self):$/;"	m	class:MsgSpec
help	build_elka/Makefile	/^help:$/;"	t
help	build_elka/src/FreeRTOS/Makefile	/^help:$/;"	t
help	build_elka/src/Makefile	/^help:$/;"	t
help	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^help:$/;"	t
help	build_elka/src/drivers/Makefile	/^help:$/;"	t
help	build_elka/src/elka_hal/Makefile	/^help:$/;"	t
help	build_elka/src/modules/Makefile	/^help:$/;"	t
help	build_elka/src/utils/Makefile	/^help:$/;"	t
help	src/FreeRTOS/Makefile	/^help:$/;"	t
help	src/Makefile	/^help:$/;"	t
help	src/STM32F4xx_StdPeriph_Driver/Makefile	/^help:$/;"	t
help	src/drivers/Makefile	/^help:$/;"	t
help	src/elka_hal/Makefile	/^help:$/;"	t
help	src/modules/Makefile	/^help:$/;"	t
help	src/utils/Makefile	/^help:$/;"	t
help	tools/genmsg/doc/Makefile	/^help:$/;"	t
html	tools/genmsg/doc/Makefile	/^html:$/;"	t
html_logo	tools/genmsg/doc/conf.py	/^html_logo = 'ros.png'$/;"	v
html_static_path	tools/genmsg/doc/conf.py	/^html_static_path = []$/;"	v
html_theme	tools/genmsg/doc/conf.py	/^html_theme = 'ros-theme'$/;"	v
html_theme_path	tools/genmsg/doc/conf.py	/^html_theme_path = [os.path.join(os.path.dirname(catkin_sphinx.__file__),$/;"	v
htmlhelp	tools/genmsg/doc/Makefile	/^htmlhelp:$/;"	t
htmlhelp_basename	tools/genmsg/doc/conf.py	/^htmlhelp_basename = 'genmsgdoc'$/;"	v
i2cDmaInterruptHandlerI2c1	src/drivers/i2cdev.c	/^void i2cDmaInterruptHandlerI2c1(void)$/;"	f	typeref:typename:void
i2cDmaInterruptHandlerI2c2	src/drivers/i2cdev.c	/^void i2cDmaInterruptHandlerI2c2(void)$/;"	f	typeref:typename:void
i2cErrorInterruptHandlerI2c1	src/drivers/i2croutines.c	/^void i2cErrorInterruptHandlerI2c1(void)$/;"	f	typeref:typename:void
i2cInterruptHandlerI2c1	src/drivers/i2croutines.c	/^void i2cInterruptHandlerI2c1(void)$/;"	f	typeref:typename:void
i2c_frame	inc/drivers/px4flow.h	/^typedef struct i2c_frame$/;"	s
i2c_frame	inc/drivers/px4flow.h	/^} i2c_frame;$/;"	t	typeref:struct:i2c_frame
i2c_integral_frame	inc/drivers/px4flow.h	/^typedef struct i2c_integral_frame$/;"	s
i2c_integral_frame	inc/drivers/px4flow.h	/^} __attribute__((packed)) i2c_integral_frame;$/;"	t	typeref:struct:i2c_integral_frame
i2cdev.c.i	build_elka/src/drivers/Makefile	/^i2cdev.c.i:$/;"	t
i2cdev.c.obj	build_elka/src/drivers/Makefile	/^i2cdev.c.obj:$/;"	t
i2cdev.c.s	build_elka/src/drivers/Makefile	/^i2cdev.c.s:$/;"	t
i2cdev.i	build_elka/src/drivers/Makefile	/^i2cdev.i: i2cdev.c.i$/;"	t
i2cdev.obj	build_elka/src/drivers/Makefile	/^i2cdev.obj: i2cdev.c.obj$/;"	t
i2cdev.s	build_elka/src/drivers/Makefile	/^i2cdev.s: i2cdev.c.s$/;"	t
i2cdevDmaEventI2c1	src/drivers/i2cdev.c	/^xSemaphoreHandle i2cdevDmaEventI2c1;$/;"	v	typeref:typename:xSemaphoreHandle
i2cdevDmaEventI2c2	src/drivers/i2cdev.c	/^xSemaphoreHandle i2cdevDmaEventI2c2;$/;"	v	typeref:typename:xSemaphoreHandle
i2cdevInit	src/drivers/i2cdev.c	/^int i2cdevInit(I2C_TypeDef *I2Cx)$/;"	f	typeref:typename:int
i2cdevRead	src/drivers/i2cdev.c	/^bool i2cdevRead(I2C_TypeDef *I2Cx, uint8_t devAddress, uint8_t memAddress,$/;"	f	typeref:typename:bool
i2cdevReadBit	src/drivers/i2cdev.c	/^bool i2cdevReadBit(I2C_TypeDef *I2Cx, uint8_t devAddress, uint8_t memAddress,$/;"	f	typeref:typename:bool
i2cdevReadBits	src/drivers/i2cdev.c	/^bool i2cdevReadBits(I2C_TypeDef *I2Cx, uint8_t devAddress, uint8_t memAddress,$/;"	f	typeref:typename:bool
i2cdevReadByte	src/drivers/i2cdev.c	/^bool i2cdevReadByte(I2C_TypeDef *I2Cx, uint8_t devAddress, uint8_t memAddress,$/;"	f	typeref:typename:bool
i2cdevResetBusI2c1	src/drivers/i2cdev.c	/^static void i2cdevResetBusI2c1(void)$/;"	f	typeref:typename:void	file:
i2cdevRuffLoopDelay	src/drivers/i2cdev.c	/^static inline void i2cdevRuffLoopDelay(uint32_t us)$/;"	f	typeref:typename:void	file:
i2cdevWrite	src/drivers/i2cdev.c	/^bool i2cdevWrite(I2C_TypeDef *I2Cx, uint8_t devAddress, uint8_t memAddress,$/;"	f	typeref:typename:bool
i2cdevWriteBit	src/drivers/i2cdev.c	/^bool i2cdevWriteBit(I2C_TypeDef *I2Cx, uint8_t devAddress, uint8_t memAddress,$/;"	f	typeref:typename:bool
i2cdevWriteBits	src/drivers/i2cdev.c	/^bool i2cdevWriteBits(I2C_TypeDef *I2Cx, uint8_t devAddress, uint8_t memAddress,$/;"	f	typeref:typename:bool
i2cdevWriteByte	src/drivers/i2cdev.c	/^bool i2cdevWriteByte(I2C_TypeDef *I2Cx, uint8_t devAddress, uint8_t memAddress,$/;"	f	typeref:typename:bool
i2croutines.c.i	build_elka/src/drivers/Makefile	/^i2croutines.c.i:$/;"	t
i2croutines.c.obj	build_elka/src/drivers/Makefile	/^i2croutines.c.obj:$/;"	t
i2croutines.c.s	build_elka/src/drivers/Makefile	/^i2croutines.c.s:$/;"	t
i2croutines.i	build_elka/src/drivers/Makefile	/^i2croutines.i: i2croutines.c.i$/;"	t
i2croutines.obj	build_elka/src/drivers/Makefile	/^i2croutines.obj: i2croutines.c.obj$/;"	t
i2croutines.s	build_elka/src/drivers/Makefile	/^i2croutines.s: i2croutines.c.s$/;"	t
iirLPFilterSingle	src/utils/filter.c	/^int16_t iirLPFilterSingle(int32_t in, int32_t attenuation,  int32_t* filt)$/;"	f	typeref:typename:int16_t
imu.c.i	build_elka/src/elka_hal/Makefile	/^imu.c.i:$/;"	t
imu.c.obj	build_elka/src/elka_hal/Makefile	/^imu.c.obj:$/;"	t
imu.c.s	build_elka/src/elka_hal/Makefile	/^imu.c.s:$/;"	t
imu.i	build_elka/src/elka_hal/Makefile	/^imu.i: imu.c.i$/;"	t
imu.obj	build_elka/src/elka_hal/Makefile	/^imu.obj: imu.c.obj$/;"	t
imu.s	build_elka/src/elka_hal/Makefile	/^imu.s: imu.c.s$/;"	t
imu6Init	src/elka_hal/imu.c	/^void imu6Init(void)$/;"	f	typeref:typename:void
imu6IsCalibrated	src/elka_hal/imu.c	/^bool imu6IsCalibrated(void)$/;"	f	typeref:typename:bool
imu6Read	src/elka_hal/imu.c	/^void imu6Read(Axis3f* gyroOut, Axis3f* accOut)$/;"	f	typeref:typename:void
imuAccIIRLPFilter	src/elka_hal/imu.c	/^static void imuAccIIRLPFilter(Axis3i16* in, Axis3i16* out, Axis3i32* storedValues, int32_t atten/;"	f	typeref:typename:void	file:
imuAccLpfAttFactor	src/elka_hal/imu.c	/^uint8_t    imuAccLpfAttFactor;$/;"	v	typeref:typename:uint8_t
imuAddBiasValue	src/elka_hal/imu.c	/^static void imuAddBiasValue(BiasObj* bias, Axis3i16* dVal)$/;"	f	typeref:typename:void	file:
imuBiasInit	src/elka_hal/imu.c	/^static void imuBiasInit(BiasObj* bias)$/;"	f	typeref:typename:void	file:
imuCalculateBiasMean	src/elka_hal/imu.c	/^static void __attribute__((used)) imuCalculateBiasMean(BiasObj* bias, Axis3i32* meanOut)$/;"	f	typeref:typename:void	file:
imuCalculateVarianceAndMean	src/elka_hal/imu.c	/^static void imuCalculateVarianceAndMean(BiasObj* bias, Axis3i32* varOut, Axis3i32* meanOut)$/;"	f	typeref:typename:void	file:
imuFindBiasValue	src/elka_hal/imu.c	/^static bool imuFindBiasValue(BiasObj* bias)$/;"	f	typeref:typename:bool	file:
imubytes	inc/serial_tasks.h	/^}imubytes;$/;"	t	typeref:struct:__anon64b800a90108
imudata	inc/serial_tasks.h	/^imubytes imudata;$/;"	v	typeref:typename:imubytes
imudata	src/main.c	/^imubytes imudata;$/;"	v	typeref:typename:imubytes
imuinit	src/modules/stabilizer.c	/^void imuinit(void)$/;"	f	typeref:typename:void
includepath_to_dict	tools/genmsg/src/genmsg/command_line.py	/^def includepath_to_dict(includepath):$/;"	f
init_I2C1	src/drivers/px4flow.c	/^void init_I2C1(void){$/;"	f	typeref:typename:void
init_I2C1_new	src/drivers/px4flow.c	/^void init_I2C1_new()$/;"	f	typeref:typename:void
init_I2C2	src/drivers/px4flow.c	/^void init_I2C2()$/;"	f	typeref:typename:void
init_I2C2_new	src/drivers/px4flow.c	/^void init_I2C2_new()$/;"	f	typeref:typename:void
init_tim	src/hw_config.c	/^void init_tim()$/;"	f	typeref:typename:void
initial_msg	src/elka_comm/common/elka.h	/^inline bool initial_msg(msg_id_t &msg_id,$/;"	f	typeref:typename:bool
initialize	src/elka_comm/free_rtos/elka_devices.cpp	/^int elka::ELKAPort::initialize($/;"	f	class:elka::ELKAPort	typeref:typename:int
initialize	src/elka_comm/gnd_station/elka_devices.cpp	/^int elka::GroundPort::initialize($/;"	f	class:elka::GroundPort	typeref:typename:int
initialize	src/elka_comm/posix/elka_devices.cpp	/^int elka::PX4Port::initialize($/;"	f	class:elka::PX4Port	typeref:typename:int
initialize	src/elka_comm/posix/elka_manager.cpp	/^bool elka::Manager::initialize() {$/;"	f	class:elka::Manager	typeref:typename:bool
initialize	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^int uart::UARTPort::initialize($/;"	f	class:uart::UARTPort	typeref:typename:int
initialize	src/elka_comm/qurt/snapdragon_uart_manager.cpp	/^bool uart::Manager::initialize() {$/;"	f	class:uart::Manager	typeref:typename:bool
integralFBx	src/modules/sensfusion6.c	/^  float integralFBx = 0.0f;$/;"	v	typeref:typename:float
integralFBy	src/modules/sensfusion6.c	/^  float integralFBy = 0.0f;$/;"	v	typeref:typename:float
integralFBz	src/modules/sensfusion6.c	/^  float integralFBz = 0.0f;  \/\/ integral error terms scaled by Ki$/;"	v	typeref:typename:float
integration_timespan	inc/drivers/px4flow.h	/^    uint32_t integration_timespan;\/\/accumulation timespan in microseconds since last I2C reado/;"	m	struct:i2c_integral_frame	typeref:typename:uint32_t
interruptCallback	src/main.c	/^static void interruptCallback()$/;"	f	typeref:typename:void	file:
interruptCb	src/drivers/nrf24l01.c	/^static void (*interruptCb)(void) = NULL;$/;"	v	typeref:typename:void (*)(void)	file:
intersphinx_mapping	tools/genmsg/doc/conf.py	/^intersphinx_mapping = {$/;"	v
invSqrt	src/modules/sensfusion6.c	/^float invSqrt(float x)$/;"	f	typeref:typename:float
isBiasValueFound	src/elka_hal/imu.c	/^  bool       isBiasValueFound;$/;"	m	struct:__anon8adadc380108	typeref:typename:bool	file:
isBufferFilled	src/elka_hal/imu.c	/^  bool       isBufferFilled;$/;"	m	struct:__anon8adadc380108	typeref:typename:bool	file:
isHmc5883lPresent	src/elka_hal/imu.c	/^static bool isHmc5883lPresent;$/;"	v	typeref:typename:bool	file:
isInit	src/drivers/exti.c	/^static bool isInit;$/;"	v	typeref:typename:bool	file:
isInit	src/drivers/motors.c	/^static bool isInit=false;$/;"	v	typeref:typename:bool	file:
isInit	src/drivers/mpu6050.c	/^static bool isInit;$/;"	v	typeref:typename:bool	file:
isInit	src/drivers/nrf24l01.c	/^static bool isInit;$/;"	v	typeref:typename:bool	file:
isInit	src/elka_hal/imu.c	/^static bool isInit;$/;"	v	typeref:typename:bool	file:
isInit	src/modules/sensfusion6.c	/^static bool isInit;$/;"	v	typeref:typename:bool	file:
isInit	src/modules/stabilizer.c	/^static bool isInit;$/;"	v	typeref:typename:bool	file:
isMs5611Present	src/elka_hal/imu.c	/^static bool isMs5611Present;$/;"	v	typeref:typename:bool	file:
is_builtin	tools/genmsg/src/genmsg/msgs.py	/^def is_builtin(msg_type_name):$/;"	f
is_header_type	tools/genmsg/src/genmsg/msgs.py	/^def is_header_type(msg_type):$/;"	f
is_legal_resource_base_name	tools/genmsg/src/genmsg/names.py	/^def is_legal_resource_base_name(name):$/;"	f
is_legal_resource_name	tools/genmsg/src/genmsg/names.py	/^def is_legal_resource_name(name):$/;"	f
is_registered	tools/genmsg/src/genmsg/msg_loader.py	/^    def is_registered(self, full_msg_type):$/;"	m	class:MsgContext
is_valid_constant_type	tools/genmsg/src/genmsg/msgs.py	/^def is_valid_constant_type(x):$/;"	f
is_valid_msg_field_name	tools/genmsg/src/genmsg/msgs.py	/^def is_valid_msg_field_name(x):$/;"	f
is_valid_msg_type	tools/genmsg/src/genmsg/msgs.py	/^def is_valid_msg_type(x):$/;"	f
json	tools/genmsg/doc/Makefile	/^json:$/;"	t
k	src/drivers/adc.c	/^int k = 1;$/;"	v	typeref:typename:int
latex	tools/genmsg/doc/Makefile	/^latex:$/;"	t
latex_documents	tools/genmsg/doc/conf.py	/^latex_documents = [$/;"	v
latex_elements	tools/genmsg/doc/conf.py	/^latex_elements = {$/;"	v
latexpdf	tools/genmsg/doc/Makefile	/^latexpdf:$/;"	t
leftmotor	src/modules/stabilizer.c	/^uint32_t leftmotor;$/;"	v	typeref:typename:uint32_t
length	src/elka_comm/common/elka.h	/^  uint8_t snd_params, type, length;$/;"	m	struct:elka_msg_id_s	typeref:typename:uint8_t
limitThrust	src/modules/stabilizer.c	/^static uint16_t limitThrust(int32_t value)$/;"	f	typeref:typename:uint16_t	file:
linkcheck	tools/genmsg/doc/Makefile	/^linkcheck:$/;"	t
list.c.i	build_elka/src/FreeRTOS/Makefile	/^list.c.i:$/;"	t
list.c.obj	build_elka/src/FreeRTOS/Makefile	/^list.c.obj:$/;"	t
list.c.s	build_elka/src/FreeRTOS/Makefile	/^list.c.s:$/;"	t
list.i	build_elka/src/FreeRTOS/Makefile	/^list.i: list.c.i$/;"	t
list.obj	build_elka/src/FreeRTOS/Makefile	/^list.obj: list.c.obj$/;"	t
list.s	build_elka/src/FreeRTOS/Makefile	/^list.s: list.c.s$/;"	t
listCURRENT_LIST_LENGTH	inc/FreeRTOS/list.h	/^#define listCURRENT_LIST_LENGTH(/;"	d
listGET_ITEM_VALUE_OF_HEAD_ENTRY	inc/FreeRTOS/list.h	/^#define listGET_ITEM_VALUE_OF_HEAD_ENTRY(/;"	d
listGET_LIST_ITEM_VALUE	inc/FreeRTOS/list.h	/^#define listGET_LIST_ITEM_VALUE(/;"	d
listGET_OWNER_OF_HEAD_ENTRY	inc/FreeRTOS/list.h	/^#define listGET_OWNER_OF_HEAD_ENTRY(/;"	d
listGET_OWNER_OF_NEXT_ENTRY	inc/FreeRTOS/list.h	/^#define listGET_OWNER_OF_NEXT_ENTRY(/;"	d
listIS_CONTAINED_WITHIN	inc/FreeRTOS/list.h	/^#define listIS_CONTAINED_WITHIN(/;"	d
listLIST_IS_EMPTY	inc/FreeRTOS/list.h	/^#define listLIST_IS_EMPTY(/;"	d
listSET_LIST_ITEM_OWNER	inc/FreeRTOS/list.h	/^#define listSET_LIST_ITEM_OWNER(/;"	d
listSET_LIST_ITEM_VALUE	inc/FreeRTOS/list.h	/^#define listSET_LIST_ITEM_VALUE(/;"	d
load	src/elka_comm/common/pyelka_common.cpp	/^		bool load(handle src, bool convert) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:bool	file:
load	src/elka_comm/common/pyelka_common.cpp	/^		bool load(handle src, bool) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:bool	file:
load	src/elka_comm/gnd_station/pyelka_gnd_station.cpp	/^		bool load(handle src, bool convert) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:bool	file:
load	src/elka_comm/gnd_station/pyelka_gnd_station.cpp	/^		bool load(handle src, bool) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:bool	file:
load	src/elka_comm/pyelka_comm.cpp	/^		bool load(handle src, bool convert) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:bool	file:
load	src/elka_comm/pyelka_comm.cpp	/^		bool load(handle src, bool) {$/;"	f	struct:pybind11::detail::type_caster	typeref:typename:bool	file:
load_depends	tools/genmsg/src/genmsg/msg_loader.py	/^def load_depends(msg_context, spec, msg_search_path):$/;"	f
load_msg_by_type	tools/genmsg/src/genmsg/msg_loader.py	/^def load_msg_by_type(msg_context, msg_type, search_path):$/;"	f
load_msg_depends	tools/genmsg/src/genmsg/msg_loader.py	/^def load_msg_depends(msg_context, spec, search_path):$/;"	f
load_msg_from_file	tools/genmsg/src/genmsg/msg_loader.py	/^def load_msg_from_file(msg_context, file_path, full_name):$/;"	f
load_msg_from_string	tools/genmsg/src/genmsg/msg_loader.py	/^def load_msg_from_string(msg_context, text, full_name):$/;"	f
load_srv_by_type	tools/genmsg/src/genmsg/msg_loader.py	/^def load_srv_by_type(msg_context, srv_type, search_path):$/;"	f
load_srv_from_file	tools/genmsg/src/genmsg/msg_loader.py	/^def load_srv_from_file(msg_context, file_path, full_name):$/;"	f
load_srv_from_string	tools/genmsg/src/genmsg/msg_loader.py	/^def load_srv_from_string(msg_context, text, full_name):$/;"	f
log	tools/genmsg/src/genmsg/base.py	/^def log(*args):$/;"	f
log_full_text	tools/genmsg/test/test_genmsg_gentools.py	/^log_full_text = """##$/;"	v
log_verbose	tools/genmsg/src/genmsg/base.py	/^def log_verbose(value):$/;"	f
ls	src/modules/stabilizer.c	/^uint32_t ls;$/;"	v	typeref:typename:uint32_t
mag	src/elka_hal/imu.c	/^Axis3i16   mag;$/;"	v	typeref:typename:Axis3i16
main	src/dummy.c	/^int main(int argc, char **argv) {$/;"	f	typeref:typename:int
main	src/main.c	/^int main(void)$/;"	f	typeref:typename:int
main	src/test.c	/^int main(void) {$/;"	f	typeref:typename:int
man	tools/genmsg/doc/Makefile	/^man:$/;"	t
man_pages	tools/genmsg/doc/conf.py	/^man_pages = [$/;"	v
master_doc	tools/genmsg/doc/conf.py	/^master_doc = 'index'$/;"	v
misc.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^misc.c.i:$/;"	t
misc.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^misc.c.obj:$/;"	t
misc.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^misc.c.s:$/;"	t
misc.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^misc.i: misc.c.i$/;"	t
misc.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^misc.obj: misc.c.obj$/;"	t
misc.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^misc.s: misc.c.s$/;"	t
motorPowerLeftfront	src/modules/stabilizer.c	/^int32_t motorPowerLeftfront;$/;"	v	typeref:typename:int32_t
motorPowerLeftrear	src/modules/stabilizer.c	/^int32_t motorPowerLeftrear;$/;"	v	typeref:typename:int32_t
motorPowerRightfront	src/modules/stabilizer.c	/^int32_t motorPowerRightfront;$/;"	v	typeref:typename:int32_t
motorPowerRightrear	src/modules/stabilizer.c	/^int32_t motorPowerRightrear;$/;"	v	typeref:typename:int32_t
motors.c.i	build_elka/src/drivers/Makefile	/^motors.c.i:$/;"	t
motors.c.obj	build_elka/src/drivers/Makefile	/^motors.c.obj:$/;"	t
motors.c.s	build_elka/src/drivers/Makefile	/^motors.c.s:$/;"	t
motors.i	build_elka/src/drivers/Makefile	/^motors.i: motors.c.i$/;"	t
motors.obj	build_elka/src/drivers/Makefile	/^motors.obj: motors.c.obj$/;"	t
motors.s	build_elka/src/drivers/Makefile	/^motors.s: motors.c.s$/;"	t
motorsInit	src/drivers/motors.c	/^void motorsInit()$/;"	f	typeref:typename:void
motorsSetRatio	src/drivers/motors.c	/^void motorsSetRatio(int id, uint16_t ratio)$/;"	f	typeref:typename:void
motorsTestTask	src/drivers/motors.c	/^void motorsTestTask(void* params)$/;"	f	typeref:typename:void
mpu6050.c.i	build_elka/src/drivers/Makefile	/^mpu6050.c.i:$/;"	t
mpu6050.c.obj	build_elka/src/drivers/Makefile	/^mpu6050.c.obj:$/;"	t
mpu6050.c.s	build_elka/src/drivers/Makefile	/^mpu6050.c.s:$/;"	t
mpu6050.i	build_elka/src/drivers/Makefile	/^mpu6050.i: mpu6050.c.i$/;"	t
mpu6050.obj	build_elka/src/drivers/Makefile	/^mpu6050.obj: mpu6050.c.obj$/;"	t
mpu6050.s	build_elka/src/drivers/Makefile	/^mpu6050.s: mpu6050.c.s$/;"	t
mpu6050EvaluateSelfTest	src/drivers/mpu6050.c	/^bool mpu6050EvaluateSelfTest(float low, float high, float value, char* string)$/;"	f	typeref:typename:bool
mpu6050GetAccelFIFOEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetAccelFIFOEnabled()$/;"	f	typeref:typename:bool
mpu6050GetAccelXSelfTest	src/drivers/mpu6050.c	/^bool mpu6050GetAccelXSelfTest()$/;"	f	typeref:typename:bool
mpu6050GetAccelYSelfTest	src/drivers/mpu6050.c	/^bool mpu6050GetAccelYSelfTest()$/;"	f	typeref:typename:bool
mpu6050GetAccelZSelfTest	src/drivers/mpu6050.c	/^bool mpu6050GetAccelZSelfTest()$/;"	f	typeref:typename:bool
mpu6050GetAcceleration	src/drivers/mpu6050.c	/^void mpu6050GetAcceleration(int16_t* x, int16_t* y, int16_t* z)$/;"	f	typeref:typename:void
mpu6050GetAccelerationX	src/drivers/mpu6050.c	/^int16_t mpu6050GetAccelerationX()$/;"	f	typeref:typename:int16_t
mpu6050GetAccelerationY	src/drivers/mpu6050.c	/^int16_t mpu6050GetAccelerationY()$/;"	f	typeref:typename:int16_t
mpu6050GetAccelerationZ	src/drivers/mpu6050.c	/^int16_t mpu6050GetAccelerationZ()$/;"	f	typeref:typename:int16_t
mpu6050GetAccelerometerPowerOnDelay	src/drivers/mpu6050.c	/^uint8_t mpu6050GetAccelerometerPowerOnDelay()$/;"	f	typeref:typename:uint8_t
mpu6050GetAuxVDDIOLevel	src/drivers/mpu6050.c	/^uint8_t mpu6050GetAuxVDDIOLevel()$/;"	f	typeref:typename:uint8_t
mpu6050GetClockOutputEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetClockOutputEnabled()$/;"	f	typeref:typename:bool
mpu6050GetClockSource	src/drivers/mpu6050.c	/^uint8_t mpu6050GetClockSource()$/;"	f	typeref:typename:uint8_t
mpu6050GetDHPFMode	src/drivers/mpu6050.c	/^uint8_t mpu6050GetDHPFMode()$/;"	f	typeref:typename:uint8_t
mpu6050GetDLPFMode	src/drivers/mpu6050.c	/^uint8_t mpu6050GetDLPFMode()$/;"	f	typeref:typename:uint8_t
mpu6050GetDMPConfig1	src/drivers/mpu6050.c	/^uint8_t mpu6050GetDMPConfig1()$/;"	f	typeref:typename:uint8_t
mpu6050GetDMPConfig2	src/drivers/mpu6050.c	/^uint8_t mpu6050GetDMPConfig2()$/;"	f	typeref:typename:uint8_t
mpu6050GetDMPEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetDMPEnabled()$/;"	f	typeref:typename:bool
mpu6050GetDMPInt0Status	src/drivers/mpu6050.c	/^bool mpu6050GetDMPInt0Status()$/;"	f	typeref:typename:bool
mpu6050GetDMPInt1Status	src/drivers/mpu6050.c	/^bool mpu6050GetDMPInt1Status()$/;"	f	typeref:typename:bool
mpu6050GetDMPInt2Status	src/drivers/mpu6050.c	/^bool mpu6050GetDMPInt2Status()$/;"	f	typeref:typename:bool
mpu6050GetDMPInt3Status	src/drivers/mpu6050.c	/^bool mpu6050GetDMPInt3Status()$/;"	f	typeref:typename:bool
mpu6050GetDMPInt4Status	src/drivers/mpu6050.c	/^bool mpu6050GetDMPInt4Status()$/;"	f	typeref:typename:bool
mpu6050GetDMPInt5Status	src/drivers/mpu6050.c	/^bool mpu6050GetDMPInt5Status()$/;"	f	typeref:typename:bool
mpu6050GetDeviceID	src/drivers/mpu6050.c	/^uint8_t mpu6050GetDeviceID()$/;"	f	typeref:typename:uint8_t
mpu6050GetExternalFrameSync	src/drivers/mpu6050.c	/^uint8_t mpu6050GetExternalFrameSync()$/;"	f	typeref:typename:uint8_t
mpu6050GetExternalSensorByte	src/drivers/mpu6050.c	/^uint8_t mpu6050GetExternalSensorByte(int position)$/;"	f	typeref:typename:uint8_t
mpu6050GetExternalSensorDWord	src/drivers/mpu6050.c	/^uint32_t mpu6050GetExternalSensorDWord(int position)$/;"	f	typeref:typename:uint32_t
mpu6050GetExternalSensorWord	src/drivers/mpu6050.c	/^uint16_t mpu6050GetExternalSensorWord(int position)$/;"	f	typeref:typename:uint16_t
mpu6050GetExternalShadowDelayEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetExternalShadowDelayEnabled()$/;"	f	typeref:typename:bool
mpu6050GetFIFOByte	src/drivers/mpu6050.c	/^uint8_t mpu6050GetFIFOByte()$/;"	f	typeref:typename:uint8_t
mpu6050GetFIFOBytes	src/drivers/mpu6050.c	/^void mpu6050GetFIFOBytes(uint8_t *data, uint8_t length)$/;"	f	typeref:typename:void
mpu6050GetFIFOCount	src/drivers/mpu6050.c	/^uint16_t mpu6050GetFIFOCount()$/;"	f	typeref:typename:uint16_t
mpu6050GetFIFOEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetFIFOEnabled()$/;"	f	typeref:typename:bool
mpu6050GetFSyncInterruptEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetFSyncInterruptEnabled()$/;"	f	typeref:typename:bool
mpu6050GetFSyncInterruptLevel	src/drivers/mpu6050.c	/^bool mpu6050GetFSyncInterruptLevel()$/;"	f	typeref:typename:bool
mpu6050GetFreefallDetectionCounterDecrement	src/drivers/mpu6050.c	/^uint8_t mpu6050GetFreefallDetectionCounterDecrement()$/;"	f	typeref:typename:uint8_t
mpu6050GetFreefallDetectionDuration	src/drivers/mpu6050.c	/^uint8_t mpu6050GetFreefallDetectionDuration()$/;"	f	typeref:typename:uint8_t
mpu6050GetFreefallDetectionThreshold	src/drivers/mpu6050.c	/^uint8_t mpu6050GetFreefallDetectionThreshold()$/;"	f	typeref:typename:uint8_t
mpu6050GetFullScaleAccelGPL	src/drivers/mpu6050.c	/^float mpu6050GetFullScaleAccelGPL()$/;"	f	typeref:typename:float
mpu6050GetFullScaleAccelRangeId	src/drivers/mpu6050.c	/^uint8_t mpu6050GetFullScaleAccelRangeId()$/;"	f	typeref:typename:uint8_t
mpu6050GetFullScaleGyroDPL	src/drivers/mpu6050.c	/^float mpu6050GetFullScaleGyroDPL()$/;"	f	typeref:typename:float
mpu6050GetFullScaleGyroRangeId	src/drivers/mpu6050.c	/^uint8_t mpu6050GetFullScaleGyroRangeId()$/;"	f	typeref:typename:uint8_t
mpu6050GetI2CBypassEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetI2CBypassEnabled()$/;"	f	typeref:typename:bool
mpu6050GetI2CMasterModeEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetI2CMasterModeEnabled()$/;"	f	typeref:typename:bool
mpu6050GetIntDMPEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetIntDMPEnabled()$/;"	f	typeref:typename:bool
mpu6050GetIntDMPStatus	src/drivers/mpu6050.c	/^bool mpu6050GetIntDMPStatus()$/;"	f	typeref:typename:bool
mpu6050GetIntDataReadyEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetIntDataReadyEnabled()$/;"	f	typeref:typename:bool
mpu6050GetIntDataReadyStatus	src/drivers/mpu6050.c	/^bool mpu6050GetIntDataReadyStatus()$/;"	f	typeref:typename:bool
mpu6050GetIntEnabled	src/drivers/mpu6050.c	/^uint8_t mpu6050GetIntEnabled()$/;"	f	typeref:typename:uint8_t
mpu6050GetIntFIFOBufferOverflowEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetIntFIFOBufferOverflowEnabled()$/;"	f	typeref:typename:bool
mpu6050GetIntFIFOBufferOverflowStatus	src/drivers/mpu6050.c	/^bool mpu6050GetIntFIFOBufferOverflowStatus()$/;"	f	typeref:typename:bool
mpu6050GetIntFreefallEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetIntFreefallEnabled()$/;"	f	typeref:typename:bool
mpu6050GetIntFreefallStatus	src/drivers/mpu6050.c	/^bool mpu6050GetIntFreefallStatus()$/;"	f	typeref:typename:bool
mpu6050GetIntI2CMasterEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetIntI2CMasterEnabled()$/;"	f	typeref:typename:bool
mpu6050GetIntI2CMasterStatus	src/drivers/mpu6050.c	/^bool mpu6050GetIntI2CMasterStatus()$/;"	f	typeref:typename:bool
mpu6050GetIntMotionEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetIntMotionEnabled()$/;"	f	typeref:typename:bool
mpu6050GetIntMotionStatus	src/drivers/mpu6050.c	/^bool mpu6050GetIntMotionStatus()$/;"	f	typeref:typename:bool
mpu6050GetIntPLLReadyEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetIntPLLReadyEnabled()$/;"	f	typeref:typename:bool
mpu6050GetIntPLLReadyStatus	src/drivers/mpu6050.c	/^bool mpu6050GetIntPLLReadyStatus()$/;"	f	typeref:typename:bool
mpu6050GetIntStatus	src/drivers/mpu6050.c	/^uint8_t mpu6050GetIntStatus()$/;"	f	typeref:typename:uint8_t
mpu6050GetIntZeroMotionEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetIntZeroMotionEnabled()$/;"	f	typeref:typename:bool
mpu6050GetIntZeroMotionStatus	src/drivers/mpu6050.c	/^bool mpu6050GetIntZeroMotionStatus()$/;"	f	typeref:typename:bool
mpu6050GetInterruptDrive	src/drivers/mpu6050.c	/^bool mpu6050GetInterruptDrive()$/;"	f	typeref:typename:bool
mpu6050GetInterruptLatch	src/drivers/mpu6050.c	/^bool mpu6050GetInterruptLatch()$/;"	f	typeref:typename:bool
mpu6050GetInterruptLatchClear	src/drivers/mpu6050.c	/^bool mpu6050GetInterruptLatchClear()$/;"	f	typeref:typename:bool
mpu6050GetInterruptMode	src/drivers/mpu6050.c	/^bool mpu6050GetInterruptMode()$/;"	f	typeref:typename:bool
mpu6050GetLostArbitration	src/drivers/mpu6050.c	/^bool mpu6050GetLostArbitration()$/;"	f	typeref:typename:bool
mpu6050GetMasterClockSpeed	src/drivers/mpu6050.c	/^uint8_t mpu6050GetMasterClockSpeed()$/;"	f	typeref:typename:uint8_t
mpu6050GetMotion6	src/drivers/mpu6050.c	/^void mpu6050GetMotion6(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t*/;"	f	typeref:typename:void
mpu6050GetMotion9	src/drivers/mpu6050.c	/^void mpu6050GetMotion9(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t*/;"	f	typeref:typename:void
mpu6050GetMotionDetectionCounterDecrement	src/drivers/mpu6050.c	/^uint8_t mpu6050GetMotionDetectionCounterDecrement()$/;"	f	typeref:typename:uint8_t
mpu6050GetMotionDetectionDuration	src/drivers/mpu6050.c	/^uint8_t mpu6050GetMotionDetectionDuration()$/;"	f	typeref:typename:uint8_t
mpu6050GetMotionDetectionThreshold	src/drivers/mpu6050.c	/^uint8_t mpu6050GetMotionDetectionThreshold()$/;"	f	typeref:typename:uint8_t
mpu6050GetMultiMasterEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetMultiMasterEnabled()$/;"	f	typeref:typename:bool
mpu6050GetOTPBankValid	src/drivers/mpu6050.c	/^uint8_t mpu6050GetOTPBankValid()$/;"	f	typeref:typename:uint8_t
mpu6050GetPassthroughStatus	src/drivers/mpu6050.c	/^bool mpu6050GetPassthroughStatus()$/;"	f	typeref:typename:bool
mpu6050GetRate	src/drivers/mpu6050.c	/^uint8_t mpu6050GetRate()$/;"	f	typeref:typename:uint8_t
mpu6050GetRotation	src/drivers/mpu6050.c	/^void mpu6050GetRotation(int16_t* x, int16_t* y, int16_t* z)$/;"	f	typeref:typename:void
mpu6050GetRotationX	src/drivers/mpu6050.c	/^int16_t mpu6050GetRotationX()$/;"	f	typeref:typename:int16_t
mpu6050GetRotationY	src/drivers/mpu6050.c	/^int16_t mpu6050GetRotationY()$/;"	f	typeref:typename:int16_t
mpu6050GetRotationZ	src/drivers/mpu6050.c	/^int16_t mpu6050GetRotationZ()$/;"	f	typeref:typename:int16_t
mpu6050GetSlate4InputByte	src/drivers/mpu6050.c	/^uint8_t mpu6050GetSlate4InputByte()$/;"	f	typeref:typename:uint8_t
mpu6050GetSlave0FIFOEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetSlave0FIFOEnabled()$/;"	f	typeref:typename:bool
mpu6050GetSlave0Nack	src/drivers/mpu6050.c	/^bool mpu6050GetSlave0Nack()$/;"	f	typeref:typename:bool
mpu6050GetSlave1FIFOEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetSlave1FIFOEnabled()$/;"	f	typeref:typename:bool
mpu6050GetSlave1Nack	src/drivers/mpu6050.c	/^bool mpu6050GetSlave1Nack()$/;"	f	typeref:typename:bool
mpu6050GetSlave2FIFOEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetSlave2FIFOEnabled()$/;"	f	typeref:typename:bool
mpu6050GetSlave2Nack	src/drivers/mpu6050.c	/^bool mpu6050GetSlave2Nack()$/;"	f	typeref:typename:bool
mpu6050GetSlave3FIFOEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetSlave3FIFOEnabled()$/;"	f	typeref:typename:bool
mpu6050GetSlave3Nack	src/drivers/mpu6050.c	/^bool mpu6050GetSlave3Nack()$/;"	f	typeref:typename:bool
mpu6050GetSlave4Address	src/drivers/mpu6050.c	/^uint8_t mpu6050GetSlave4Address()$/;"	f	typeref:typename:uint8_t
mpu6050GetSlave4Enabled	src/drivers/mpu6050.c	/^bool mpu6050GetSlave4Enabled()$/;"	f	typeref:typename:bool
mpu6050GetSlave4InterruptEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetSlave4InterruptEnabled()$/;"	f	typeref:typename:bool
mpu6050GetSlave4IsDone	src/drivers/mpu6050.c	/^bool mpu6050GetSlave4IsDone()$/;"	f	typeref:typename:bool
mpu6050GetSlave4MasterDelay	src/drivers/mpu6050.c	/^uint8_t mpu6050GetSlave4MasterDelay()$/;"	f	typeref:typename:uint8_t
mpu6050GetSlave4Nack	src/drivers/mpu6050.c	/^bool mpu6050GetSlave4Nack()$/;"	f	typeref:typename:bool
mpu6050GetSlave4Register	src/drivers/mpu6050.c	/^uint8_t mpu6050GetSlave4Register()$/;"	f	typeref:typename:uint8_t
mpu6050GetSlave4WriteMode	src/drivers/mpu6050.c	/^bool mpu6050GetSlave4WriteMode()$/;"	f	typeref:typename:bool
mpu6050GetSlaveAddress	src/drivers/mpu6050.c	/^uint8_t mpu6050GetSlaveAddress(uint8_t num)$/;"	f	typeref:typename:uint8_t
mpu6050GetSlaveDataLength	src/drivers/mpu6050.c	/^uint8_t mpu6050GetSlaveDataLength(uint8_t num)$/;"	f	typeref:typename:uint8_t
mpu6050GetSlaveDelayEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetSlaveDelayEnabled(uint8_t num)$/;"	f	typeref:typename:bool
mpu6050GetSlaveEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetSlaveEnabled(uint8_t num)$/;"	f	typeref:typename:bool
mpu6050GetSlaveReadWriteTransitionEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetSlaveReadWriteTransitionEnabled()$/;"	f	typeref:typename:bool
mpu6050GetSlaveRegister	src/drivers/mpu6050.c	/^uint8_t mpu6050GetSlaveRegister(uint8_t num)$/;"	f	typeref:typename:uint8_t
mpu6050GetSlaveWordByteSwap	src/drivers/mpu6050.c	/^bool mpu6050GetSlaveWordByteSwap(uint8_t num)$/;"	f	typeref:typename:bool
mpu6050GetSlaveWordGroupOffset	src/drivers/mpu6050.c	/^bool mpu6050GetSlaveWordGroupOffset(uint8_t num)$/;"	f	typeref:typename:bool
mpu6050GetSlaveWriteMode	src/drivers/mpu6050.c	/^bool mpu6050GetSlaveWriteMode(uint8_t num)$/;"	f	typeref:typename:bool
mpu6050GetSleepEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetSleepEnabled()$/;"	f	typeref:typename:bool
mpu6050GetStandbyXAccelEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetStandbyXAccelEnabled()$/;"	f	typeref:typename:bool
mpu6050GetStandbyXGyroEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetStandbyXGyroEnabled()$/;"	f	typeref:typename:bool
mpu6050GetStandbyYAccelEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetStandbyYAccelEnabled()$/;"	f	typeref:typename:bool
mpu6050GetStandbyYGyroEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetStandbyYGyroEnabled()$/;"	f	typeref:typename:bool
mpu6050GetStandbyZAccelEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetStandbyZAccelEnabled()$/;"	f	typeref:typename:bool
mpu6050GetStandbyZGyroEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetStandbyZGyroEnabled()$/;"	f	typeref:typename:bool
mpu6050GetTempFIFOEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetTempFIFOEnabled()$/;"	f	typeref:typename:bool
mpu6050GetTempSensorEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetTempSensorEnabled()$/;"	f	typeref:typename:bool
mpu6050GetTemperature	src/drivers/mpu6050.c	/^int16_t mpu6050GetTemperature()$/;"	f	typeref:typename:int16_t
mpu6050GetWaitForExternalSensorEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetWaitForExternalSensorEnabled()$/;"	f	typeref:typename:bool
mpu6050GetWakeCycleEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetWakeCycleEnabled()$/;"	f	typeref:typename:bool
mpu6050GetWakeFrequency	src/drivers/mpu6050.c	/^uint8_t mpu6050GetWakeFrequency()$/;"	f	typeref:typename:uint8_t
mpu6050GetXAccelOffset	src/drivers/mpu6050.c	/^int16_t mpu6050GetXAccelOffset()$/;"	f	typeref:typename:int16_t
mpu6050GetXFineGain	src/drivers/mpu6050.c	/^int8_t mpu6050GetXFineGain()$/;"	f	typeref:typename:int8_t
mpu6050GetXGyroFIFOEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetXGyroFIFOEnabled()$/;"	f	typeref:typename:bool
mpu6050GetXGyroOffset	src/drivers/mpu6050.c	/^int8_t mpu6050GetXGyroOffset()$/;"	f	typeref:typename:int8_t
mpu6050GetXGyroOffsetUser	src/drivers/mpu6050.c	/^int16_t mpu6050GetXGyroOffsetUser()$/;"	f	typeref:typename:int16_t
mpu6050GetXNegMotionDetected	src/drivers/mpu6050.c	/^bool mpu6050GetXNegMotionDetected()$/;"	f	typeref:typename:bool
mpu6050GetXPosMotionDetected	src/drivers/mpu6050.c	/^bool mpu6050GetXPosMotionDetected()$/;"	f	typeref:typename:bool
mpu6050GetYAccelOffset	src/drivers/mpu6050.c	/^int16_t mpu6050GetYAccelOffset()$/;"	f	typeref:typename:int16_t
mpu6050GetYFineGain	src/drivers/mpu6050.c	/^int8_t mpu6050GetYFineGain()$/;"	f	typeref:typename:int8_t
mpu6050GetYGyroFIFOEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetYGyroFIFOEnabled()$/;"	f	typeref:typename:bool
mpu6050GetYGyroOffset	src/drivers/mpu6050.c	/^int8_t mpu6050GetYGyroOffset()$/;"	f	typeref:typename:int8_t
mpu6050GetYGyroOffsetUser	src/drivers/mpu6050.c	/^int16_t mpu6050GetYGyroOffsetUser()$/;"	f	typeref:typename:int16_t
mpu6050GetYNegMotionDetected	src/drivers/mpu6050.c	/^bool mpu6050GetYNegMotionDetected()$/;"	f	typeref:typename:bool
mpu6050GetYPosMotionDetected	src/drivers/mpu6050.c	/^bool mpu6050GetYPosMotionDetected()$/;"	f	typeref:typename:bool
mpu6050GetZAccelOffset	src/drivers/mpu6050.c	/^int16_t mpu6050GetZAccelOffset()$/;"	f	typeref:typename:int16_t
mpu6050GetZFineGain	src/drivers/mpu6050.c	/^int8_t mpu6050GetZFineGain()$/;"	f	typeref:typename:int8_t
mpu6050GetZGyroFIFOEnabled	src/drivers/mpu6050.c	/^bool mpu6050GetZGyroFIFOEnabled()$/;"	f	typeref:typename:bool
mpu6050GetZGyroOffset	src/drivers/mpu6050.c	/^int8_t mpu6050GetZGyroOffset()$/;"	f	typeref:typename:int8_t
mpu6050GetZGyroOffsetUser	src/drivers/mpu6050.c	/^int16_t mpu6050GetZGyroOffsetUser()$/;"	f	typeref:typename:int16_t
mpu6050GetZNegMotionDetected	src/drivers/mpu6050.c	/^bool mpu6050GetZNegMotionDetected()$/;"	f	typeref:typename:bool
mpu6050GetZPosMotionDetected	src/drivers/mpu6050.c	/^bool mpu6050GetZPosMotionDetected()$/;"	f	typeref:typename:bool
mpu6050GetZeroMotionDetected	src/drivers/mpu6050.c	/^bool mpu6050GetZeroMotionDetected()$/;"	f	typeref:typename:bool
mpu6050GetZeroMotionDetectionDuration	src/drivers/mpu6050.c	/^uint8_t mpu6050GetZeroMotionDetectionDuration()$/;"	f	typeref:typename:uint8_t
mpu6050GetZeroMotionDetectionThreshold	src/drivers/mpu6050.c	/^uint8_t mpu6050GetZeroMotionDetectionThreshold()$/;"	f	typeref:typename:uint8_t
mpu6050Init	src/drivers/mpu6050.c	/^void mpu6050Init(I2C_TypeDef *i2cPort)$/;"	f	typeref:typename:void
mpu6050ReadMemoryBlock	src/drivers/mpu6050.c	/^void mpu6050ReadMemoryBlock(uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address)$/;"	f	typeref:typename:void
mpu6050ReadMemoryByte	src/drivers/mpu6050.c	/^uint8_t mpu6050ReadMemoryByte()$/;"	f	typeref:typename:uint8_t
mpu6050Reset	src/drivers/mpu6050.c	/^void mpu6050Reset()$/;"	f	typeref:typename:void
mpu6050ResetAccelerometerPath	src/drivers/mpu6050.c	/^void mpu6050ResetAccelerometerPath()$/;"	f	typeref:typename:void
mpu6050ResetDMP	src/drivers/mpu6050.c	/^void mpu6050ResetDMP()$/;"	f	typeref:typename:void
mpu6050ResetFIFO	src/drivers/mpu6050.c	/^void mpu6050ResetFIFO()$/;"	f	typeref:typename:void
mpu6050ResetGyroscopePath	src/drivers/mpu6050.c	/^void mpu6050ResetGyroscopePath()$/;"	f	typeref:typename:void
mpu6050ResetI2CMaster	src/drivers/mpu6050.c	/^void mpu6050ResetI2CMaster()$/;"	f	typeref:typename:void
mpu6050ResetSensors	src/drivers/mpu6050.c	/^void mpu6050ResetSensors()$/;"	f	typeref:typename:void
mpu6050ResetTemperaturePath	src/drivers/mpu6050.c	/^void mpu6050ResetTemperaturePath()$/;"	f	typeref:typename:void
mpu6050SelfTest	src/drivers/mpu6050.c	/^bool mpu6050SelfTest()$/;"	f	typeref:typename:bool
mpu6050SetAccelFIFOEnabled	src/drivers/mpu6050.c	/^void mpu6050SetAccelFIFOEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetAccelXSelfTest	src/drivers/mpu6050.c	/^void mpu6050SetAccelXSelfTest(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetAccelYSelfTest	src/drivers/mpu6050.c	/^void mpu6050SetAccelYSelfTest(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetAccelZSelfTest	src/drivers/mpu6050.c	/^void mpu6050SetAccelZSelfTest(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetAccelerometerPowerOnDelay	src/drivers/mpu6050.c	/^void mpu6050SetAccelerometerPowerOnDelay(uint8_t delay)$/;"	f	typeref:typename:void
mpu6050SetAuxVDDIOLevel	src/drivers/mpu6050.c	/^void mpu6050SetAuxVDDIOLevel(uint8_t level)$/;"	f	typeref:typename:void
mpu6050SetClockOutputEnabled	src/drivers/mpu6050.c	/^void mpu6050SetClockOutputEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetClockSource	src/drivers/mpu6050.c	/^void mpu6050SetClockSource(uint8_t source)$/;"	f	typeref:typename:void
mpu6050SetDHPFMode	src/drivers/mpu6050.c	/^void mpu6050SetDHPFMode(uint8_t bandwidth)$/;"	f	typeref:typename:void
mpu6050SetDLPFMode	src/drivers/mpu6050.c	/^void mpu6050SetDLPFMode(uint8_t mode)$/;"	f	typeref:typename:void
mpu6050SetDMPConfig1	src/drivers/mpu6050.c	/^void mpu6050SetDMPConfig1(uint8_t config)$/;"	f	typeref:typename:void
mpu6050SetDMPConfig2	src/drivers/mpu6050.c	/^void mpu6050SetDMPConfig2(uint8_t config)$/;"	f	typeref:typename:void
mpu6050SetDMPEnabled	src/drivers/mpu6050.c	/^void mpu6050SetDMPEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetDeviceID	src/drivers/mpu6050.c	/^void mpu6050SetDeviceID(uint8_t id)$/;"	f	typeref:typename:void
mpu6050SetExternalFrameSync	src/drivers/mpu6050.c	/^void mpu6050SetExternalFrameSync(uint8_t sync)$/;"	f	typeref:typename:void
mpu6050SetExternalShadowDelayEnabled	src/drivers/mpu6050.c	/^void mpu6050SetExternalShadowDelayEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetFIFOByte	src/drivers/mpu6050.c	/^void mpu6050SetFIFOByte(uint8_t data)$/;"	f	typeref:typename:void
mpu6050SetFIFOEnabled	src/drivers/mpu6050.c	/^void mpu6050SetFIFOEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetFSyncInterruptEnabled	src/drivers/mpu6050.c	/^void mpu6050SetFSyncInterruptEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetFSyncInterruptLevel	src/drivers/mpu6050.c	/^void mpu6050SetFSyncInterruptLevel(bool level)$/;"	f	typeref:typename:void
mpu6050SetFreefallDetectionCounterDecrement	src/drivers/mpu6050.c	/^void mpu6050SetFreefallDetectionCounterDecrement(uint8_t decrement)$/;"	f	typeref:typename:void
mpu6050SetFreefallDetectionDuration	src/drivers/mpu6050.c	/^void mpu6050SetFreefallDetectionDuration(uint8_t duration)$/;"	f	typeref:typename:void
mpu6050SetFreefallDetectionThreshold	src/drivers/mpu6050.c	/^void mpu6050SetFreefallDetectionThreshold(uint8_t threshold)$/;"	f	typeref:typename:void
mpu6050SetFullScaleAccelRange	src/drivers/mpu6050.c	/^void mpu6050SetFullScaleAccelRange(uint8_t range)$/;"	f	typeref:typename:void
mpu6050SetFullScaleGyroRange	src/drivers/mpu6050.c	/^void mpu6050SetFullScaleGyroRange(uint8_t range)$/;"	f	typeref:typename:void
mpu6050SetGyroXSelfTest	src/drivers/mpu6050.c	/^void mpu6050SetGyroXSelfTest(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetGyroYSelfTest	src/drivers/mpu6050.c	/^void mpu6050SetGyroYSelfTest(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetGyroZSelfTest	src/drivers/mpu6050.c	/^void mpu6050SetGyroZSelfTest(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetI2CBypassEnabled	src/drivers/mpu6050.c	/^void mpu6050SetI2CBypassEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetI2CMasterModeEnabled	src/drivers/mpu6050.c	/^void mpu6050SetI2CMasterModeEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetIntDMPEnabled	src/drivers/mpu6050.c	/^void mpu6050SetIntDMPEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetIntDataReadyEnabled	src/drivers/mpu6050.c	/^void mpu6050SetIntDataReadyEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetIntEnabled	src/drivers/mpu6050.c	/^void mpu6050SetIntEnabled(uint8_t enabled)$/;"	f	typeref:typename:void
mpu6050SetIntFIFOBufferOverflowEnabled	src/drivers/mpu6050.c	/^void mpu6050SetIntFIFOBufferOverflowEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetIntFreefallEnabled	src/drivers/mpu6050.c	/^void mpu6050SetIntFreefallEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetIntI2CMasterEnabled	src/drivers/mpu6050.c	/^void mpu6050SetIntI2CMasterEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetIntMotionEnabled	src/drivers/mpu6050.c	/^void mpu6050SetIntMotionEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetIntPLLReadyEnabled	src/drivers/mpu6050.c	/^void mpu6050SetIntPLLReadyEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetIntZeroMotionEnabled	src/drivers/mpu6050.c	/^void mpu6050SetIntZeroMotionEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetInterruptDrive	src/drivers/mpu6050.c	/^void mpu6050SetInterruptDrive(bool drive)$/;"	f	typeref:typename:void
mpu6050SetInterruptLatch	src/drivers/mpu6050.c	/^void mpu6050SetInterruptLatch(bool latch)$/;"	f	typeref:typename:void
mpu6050SetInterruptLatchClear	src/drivers/mpu6050.c	/^void mpu6050SetInterruptLatchClear(bool clear)$/;"	f	typeref:typename:void
mpu6050SetInterruptMode	src/drivers/mpu6050.c	/^void mpu6050SetInterruptMode(bool mode)$/;"	f	typeref:typename:void
mpu6050SetMasterClockSpeed	src/drivers/mpu6050.c	/^void mpu6050SetMasterClockSpeed(uint8_t speed)$/;"	f	typeref:typename:void
mpu6050SetMemoryBank	src/drivers/mpu6050.c	/^void mpu6050SetMemoryBank(uint8_t bank, bool prefetchEnabled, bool userBank)$/;"	f	typeref:typename:void
mpu6050SetMemoryStartAddress	src/drivers/mpu6050.c	/^void mpu6050SetMemoryStartAddress(uint8_t address)$/;"	f	typeref:typename:void
mpu6050SetMotionDetectionCounterDecrement	src/drivers/mpu6050.c	/^void mpu6050SetMotionDetectionCounterDecrement(uint8_t decrement)$/;"	f	typeref:typename:void
mpu6050SetMotionDetectionDuration	src/drivers/mpu6050.c	/^void mpu6050SetMotionDetectionDuration(uint8_t duration)$/;"	f	typeref:typename:void
mpu6050SetMotionDetectionThreshold	src/drivers/mpu6050.c	/^void mpu6050SetMotionDetectionThreshold(uint8_t threshold)$/;"	f	typeref:typename:void
mpu6050SetMultiMasterEnabled	src/drivers/mpu6050.c	/^void mpu6050SetMultiMasterEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetOTPBankValid	src/drivers/mpu6050.c	/^void mpu6050SetOTPBankValid(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetRate	src/drivers/mpu6050.c	/^void mpu6050SetRate(uint8_t rate)$/;"	f	typeref:typename:void
mpu6050SetSlave0FIFOEnabled	src/drivers/mpu6050.c	/^void mpu6050SetSlave0FIFOEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlave1FIFOEnabled	src/drivers/mpu6050.c	/^void mpu6050SetSlave1FIFOEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlave2FIFOEnabled	src/drivers/mpu6050.c	/^void mpu6050SetSlave2FIFOEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlave3FIFOEnabled	src/drivers/mpu6050.c	/^void mpu6050SetSlave3FIFOEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlave4Address	src/drivers/mpu6050.c	/^void mpu6050SetSlave4Address(uint8_t address)$/;"	f	typeref:typename:void
mpu6050SetSlave4Enabled	src/drivers/mpu6050.c	/^void mpu6050SetSlave4Enabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlave4InterruptEnabled	src/drivers/mpu6050.c	/^void mpu6050SetSlave4InterruptEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlave4MasterDelay	src/drivers/mpu6050.c	/^void mpu6050SetSlave4MasterDelay(uint8_t delay)$/;"	f	typeref:typename:void
mpu6050SetSlave4OutputByte	src/drivers/mpu6050.c	/^void mpu6050SetSlave4OutputByte(uint8_t data)$/;"	f	typeref:typename:void
mpu6050SetSlave4Register	src/drivers/mpu6050.c	/^void mpu6050SetSlave4Register(uint8_t reg)$/;"	f	typeref:typename:void
mpu6050SetSlave4WriteMode	src/drivers/mpu6050.c	/^void mpu6050SetSlave4WriteMode(bool mode)$/;"	f	typeref:typename:void
mpu6050SetSlaveAddress	src/drivers/mpu6050.c	/^void mpu6050SetSlaveAddress(uint8_t num, uint8_t address)$/;"	f	typeref:typename:void
mpu6050SetSlaveDataLength	src/drivers/mpu6050.c	/^void mpu6050SetSlaveDataLength(uint8_t num, uint8_t length)$/;"	f	typeref:typename:void
mpu6050SetSlaveDelayEnabled	src/drivers/mpu6050.c	/^void mpu6050SetSlaveDelayEnabled(uint8_t num, bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlaveEnabled	src/drivers/mpu6050.c	/^void mpu6050SetSlaveEnabled(uint8_t num, bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlaveOutputByte	src/drivers/mpu6050.c	/^void mpu6050SetSlaveOutputByte(uint8_t num, uint8_t data)$/;"	f	typeref:typename:void
mpu6050SetSlaveReadWriteTransitionEnabled	src/drivers/mpu6050.c	/^void mpu6050SetSlaveReadWriteTransitionEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlaveRegister	src/drivers/mpu6050.c	/^void mpu6050SetSlaveRegister(uint8_t num, uint8_t reg)$/;"	f	typeref:typename:void
mpu6050SetSlaveWordByteSwap	src/drivers/mpu6050.c	/^void mpu6050SetSlaveWordByteSwap(uint8_t num, bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlaveWordGroupOffset	src/drivers/mpu6050.c	/^void mpu6050SetSlaveWordGroupOffset(uint8_t num, bool enabled)$/;"	f	typeref:typename:void
mpu6050SetSlaveWriteMode	src/drivers/mpu6050.c	/^void mpu6050SetSlaveWriteMode(uint8_t num, bool mode)$/;"	f	typeref:typename:void
mpu6050SetSleepEnabled	src/drivers/mpu6050.c	/^void mpu6050SetSleepEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetStandbyXAccelEnabled	src/drivers/mpu6050.c	/^void mpu6050SetStandbyXAccelEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetStandbyXGyroEnabled	src/drivers/mpu6050.c	/^void mpu6050SetStandbyXGyroEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetStandbyYAccelEnabled	src/drivers/mpu6050.c	/^void mpu6050SetStandbyYAccelEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetStandbyYGyroEnabled	src/drivers/mpu6050.c	/^void mpu6050SetStandbyYGyroEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetStandbyZAccelEnabled	src/drivers/mpu6050.c	/^void mpu6050SetStandbyZAccelEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetStandbyZGyroEnabled	src/drivers/mpu6050.c	/^void mpu6050SetStandbyZGyroEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetTempFIFOEnabled	src/drivers/mpu6050.c	/^void mpu6050SetTempFIFOEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetTempSensorEnabled	src/drivers/mpu6050.c	/^void mpu6050SetTempSensorEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetWaitForExternalSensorEnabled	src/drivers/mpu6050.c	/^void mpu6050SetWaitForExternalSensorEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetWakeCycleEnabled	src/drivers/mpu6050.c	/^void mpu6050SetWakeCycleEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetWakeFrequency	src/drivers/mpu6050.c	/^void mpu6050SetWakeFrequency(uint8_t frequency)$/;"	f	typeref:typename:void
mpu6050SetXAccelOffset	src/drivers/mpu6050.c	/^void mpu6050SetXAccelOffset(int16_t offset)$/;"	f	typeref:typename:void
mpu6050SetXFineGain	src/drivers/mpu6050.c	/^void mpu6050SetXFineGain(int8_t gain)$/;"	f	typeref:typename:void
mpu6050SetXGyroFIFOEnabled	src/drivers/mpu6050.c	/^void mpu6050SetXGyroFIFOEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetXGyroOffset	src/drivers/mpu6050.c	/^void mpu6050SetXGyroOffset(int8_t offset)$/;"	f	typeref:typename:void
mpu6050SetXGyroOffsetUser	src/drivers/mpu6050.c	/^void mpu6050SetXGyroOffsetUser(int16_t offset)$/;"	f	typeref:typename:void
mpu6050SetYAccelOffset	src/drivers/mpu6050.c	/^void mpu6050SetYAccelOffset(int16_t offset)$/;"	f	typeref:typename:void
mpu6050SetYFineGain	src/drivers/mpu6050.c	/^void mpu6050SetYFineGain(int8_t gain)$/;"	f	typeref:typename:void
mpu6050SetYGyroFIFOEnabled	src/drivers/mpu6050.c	/^void mpu6050SetYGyroFIFOEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetYGyroOffset	src/drivers/mpu6050.c	/^void mpu6050SetYGyroOffset(int8_t offset)$/;"	f	typeref:typename:void
mpu6050SetYGyroOffsetUser	src/drivers/mpu6050.c	/^void mpu6050SetYGyroOffsetUser(int16_t offset)$/;"	f	typeref:typename:void
mpu6050SetZAccelOffset	src/drivers/mpu6050.c	/^void mpu6050SetZAccelOffset(int16_t offset)$/;"	f	typeref:typename:void
mpu6050SetZFineGain	src/drivers/mpu6050.c	/^void mpu6050SetZFineGain(int8_t gain)$/;"	f	typeref:typename:void
mpu6050SetZGyroFIFOEnabled	src/drivers/mpu6050.c	/^void mpu6050SetZGyroFIFOEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050SetZGyroOffset	src/drivers/mpu6050.c	/^void mpu6050SetZGyroOffset(int8_t offset)$/;"	f	typeref:typename:void
mpu6050SetZGyroOffsetUser	src/drivers/mpu6050.c	/^void mpu6050SetZGyroOffsetUser(int16_t offset)$/;"	f	typeref:typename:void
mpu6050SetZeroMotionDetectionDuration	src/drivers/mpu6050.c	/^void mpu6050SetZeroMotionDetectionDuration(uint8_t duration)$/;"	f	typeref:typename:void
mpu6050SetZeroMotionDetectionThreshold	src/drivers/mpu6050.c	/^void mpu6050SetZeroMotionDetectionThreshold(uint8_t threshold)$/;"	f	typeref:typename:void
mpu6050SwitchSPIEnabled	src/drivers/mpu6050.c	/^void mpu6050SwitchSPIEnabled(bool enabled)$/;"	f	typeref:typename:void
mpu6050Test	src/drivers/mpu6050.c	/^bool mpu6050Test(void)$/;"	f	typeref:typename:bool
mpu6050TestConnection	src/drivers/mpu6050.c	/^bool mpu6050TestConnection()$/;"	f	typeref:typename:bool
mpu6050WriteDMPConfigurationSet	src/drivers/mpu6050.c	/^bool mpu6050WriteDMPConfigurationSet(const uint8_t *data, uint16_t dataSize)$/;"	f	typeref:typename:bool
mpu6050WriteMemoryBlock	src/drivers/mpu6050.c	/^bool mpu6050WriteMemoryBlock(const uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t addre/;"	f	typeref:typename:bool
mpu6050WriteMemoryByte	src/drivers/mpu6050.c	/^void mpu6050WriteMemoryByte(uint8_t data)$/;"	f	typeref:typename:void
mpu6050WriteProgDMPConfigurationSet	src/drivers/mpu6050.c	/^bool mpu6050WriteProgDMPConfigurationSet(const uint8_t *data, uint16_t dataSize)$/;"	f	typeref:typename:bool
mpu6050WriteProgMemoryBlock	src/drivers/mpu6050.c	/^bool mpu6050WriteProgMemoryBlock(const uint8_t *data, uint16_t dataSize, uint8_t bank,$/;"	f	typeref:typename:bool
msg_context	tools/genmsg/scripts/genmsg_check_deps.py	/^msg_context = MsgContext.create_default()$/;"	v
msg_file	tools/genmsg/scripts/genmsg_check_deps.py	/^msg_file = sys.argv[2]$/;"	v
msg_id_t	src/elka_comm/common/elka.h	/^typedef uint64_t msg_id_t;$/;"	t	typeref:typename:uint64_t
msg_priority	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::SerialBuffer::Compare::msg_priority($/;"	f	class:elka::SerialBuffer::Compare	typeref:typename:uint8_t
msg_threshold	src/elka_comm/common/elka.cpp	/^const hrt_abstime msg_threshold = 500000;$/;"	v	typeref:typename:const hrt_abstime
nPRIV	inc/CMSIS/core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon7471197e070a::__anon7471197e0808	typeref:typename:uint32_t:1
normalize_package_context	tools/genmsg/src/genmsg/names.py	/^def normalize_package_context(package_context):$/;"	f
nrf24l01.c.i	build_elka/src/drivers/Makefile	/^nrf24l01.c.i:$/;"	t
nrf24l01.c.obj	build_elka/src/drivers/Makefile	/^nrf24l01.c.obj:$/;"	t
nrf24l01.c.s	build_elka/src/drivers/Makefile	/^nrf24l01.c.s:$/;"	t
nrf24l01.i	build_elka/src/drivers/Makefile	/^nrf24l01.i: nrf24l01.c.i$/;"	t
nrf24l01.obj	build_elka/src/drivers/Makefile	/^nrf24l01.obj: nrf24l01.c.obj$/;"	t
nrf24l01.s	build_elka/src/drivers/Makefile	/^nrf24l01.s: nrf24l01.c.s$/;"	t
nrfActivate	src/drivers/nrf24l01.c	/^unsigned char nrfActivate()$/;"	f	typeref:typename:unsigned char
nrfFlushRx	src/drivers/nrf24l01.c	/^unsigned char nrfFlushRx()$/;"	f	typeref:typename:unsigned char
nrfFlushTx	src/drivers/nrf24l01.c	/^unsigned char nrfFlushTx()$/;"	f	typeref:typename:unsigned char
nrfGetStatus	src/drivers/nrf24l01.c	/^unsigned char nrfGetStatus()$/;"	f	typeref:typename:unsigned char
nrfInit	src/drivers/nrf24l01.c	/^void nrfInit(void)$/;"	f	typeref:typename:void
nrfInitRxAck	src/main.c	/^void nrfInitRxAck()$/;"	f	typeref:typename:void
nrfIsr	src/drivers/nrf24l01.c	/^void nrfIsr()$/;"	f	typeref:typename:void
nrfNop	src/drivers/nrf24l01.c	/^unsigned char nrfNop()$/;"	f	typeref:typename:unsigned char
nrfRead1Reg	src/drivers/nrf24l01.c	/^unsigned char nrfRead1Reg(unsigned char address) {$/;"	f	typeref:typename:unsigned char
nrfReadRX	src/drivers/nrf24l01.c	/^unsigned char nrfReadRX(char *buffer, int len)$/;"	f	typeref:typename:unsigned char
nrfReadReg	src/drivers/nrf24l01.c	/^unsigned char nrfReadReg(unsigned char address, char *buffer, int len)$/;"	f	typeref:typename:unsigned char
nrfRxLength	src/drivers/nrf24l01.c	/^unsigned char nrfRxLength(unsigned int pipe)$/;"	f	typeref:typename:unsigned char
nrfSetAddress	src/drivers/nrf24l01.c	/^void nrfSetAddress(unsigned int pipe, char* address)$/;"	f	typeref:typename:void
nrfSetChannel	src/drivers/nrf24l01.c	/^void nrfSetChannel(unsigned int channel)$/;"	f	typeref:typename:void
nrfSetDatarate	src/drivers/nrf24l01.c	/^void nrfSetDatarate(int datarate)$/;"	f	typeref:typename:void
nrfSetEnable	src/drivers/nrf24l01.c	/^void nrfSetEnable(bool enable)$/;"	f	typeref:typename:void
nrfSetInterruptCallback	src/drivers/nrf24l01.c	/^void nrfSetInterruptCallback(void (*cb)(void))$/;"	f	typeref:typename:void
nrfTest	src/drivers/nrf24l01.c	/^bool nrfTest(void)$/;"	f	typeref:typename:bool
nrfWrite1Reg	src/drivers/nrf24l01.c	/^unsigned char nrfWrite1Reg(unsigned char address, char byte)$/;"	f	typeref:typename:unsigned char
nrfWriteAck	src/drivers/nrf24l01.c	/^unsigned char nrfWriteAck(unsigned int pipe, char *buffer, int len)$/;"	f	typeref:typename:unsigned char
nrfWriteReg	src/drivers/nrf24l01.c	/^unsigned char nrfWriteReg(unsigned char address, char *buffer, int len)$/;"	f	typeref:typename:unsigned char
nvic.c.i	build_elka/src/drivers/Makefile	/^nvic.c.i:$/;"	t
nvic.c.obj	build_elka/src/drivers/Makefile	/^nvic.c.obj:$/;"	t
nvic.c.s	build_elka/src/drivers/Makefile	/^nvic.c.s:$/;"	t
nvic.i	build_elka/src/drivers/Makefile	/^nvic.i: nvic.c.i$/;"	t
nvic.obj	build_elka/src/drivers/Makefile	/^nvic.obj: nvic.c.obj$/;"	t
nvic.s	build_elka/src/drivers/Makefile	/^nvic.s: nvic.c.s$/;"	t
nvicInit	src/drivers/nvic.c	/^void nvicInit(void)$/;"	f	typeref:typename:void
oldtio	src/elka_comm/common/basic_uart.cpp	/^struct termios oldtio;$/;"	v	typeref:struct:termios
oldtio	src/elka_comm/qurt/basic_uart.cpp	/^struct termios oldtio;$/;"	v	typeref:struct:termios
open	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^int uart::UARTPort::open() {$/;"	f	class:uart::UARTPort	typeref:typename:int
operator ()	src/elka_comm/common/elka.h	/^  bool operator()(const dev_id_t &d1,$/;"	f	struct:dev_id_tCmp	typeref:typename:bool
operator ()	src/elka_comm/common/elka.h	/^  bool operator()(const dev_prop_t &d1, const dev_prop_t &d2) {$/;"	f	struct:dev_prop_tCmp	typeref:typename:bool
operator () 	src/elka_comm/common/elka_comm.cpp	/^bool elka::SerialBuffer::Compare::operator()$/;"	f	class:elka::SerialBuffer::Compare	typeref:typename:bool
operator <	src/elka_comm/common/elka_comm.h	/^  bool operator <(const DeviceRoute &rhs) const {$/;"	f	struct:elka::DeviceRoute	typeref:typename:bool
p_sens	src/modules/stabilizer.c	/^int8_t p_sens = 1;\/\/3$/;"	v	typeref:typename:int8_t
package_context	tools/genmsg/scripts/genmsg_check_deps.py	/^package_context = spec.package$/;"	v
package_resource_name	tools/genmsg/src/genmsg/names.py	/^def package_resource_name(name):$/;"	f
parse_dev_props	src/elka_comm/common/elka_comm.cpp	/^int16_t elka::CommPort::parse_dev_props($/;"	f	class:elka::CommPort	typeref:typename:int16_t
parse_dev_route	src/elka_comm/common/elka_comm.cpp	/^int16_t elka::CommPort::parse_dev_route($/;"	f	class:elka::CommPort	typeref:typename:int16_t
parse_elka_ctl	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::parse_elka_ctl(elka_msg_s &elka_msg,$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
parse_elka_ctl	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::parse_elka_ctl(elka_msg_s &elka_msg,$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
parse_elka_ctl	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::parse_elka_ctl(elka_msg_s &elka_msg,$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
parse_elka_ctl	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::parse_elka_ctl(elka_msg_s &elka_msg,$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
parse_elka_msg	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::parse_elka_msg(elka_msg_s &elka_msg) {$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
parse_elka_msg	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::parse_elka_msg(elka_msg_ack_s &elka_msg) {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
parse_elka_msg	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::parse_elka_msg(elka_msg_s &elka_msg) {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
parse_elka_msg	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::parse_elka_msg(elka_msg_ack_s &elka_msg) {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
parse_elka_msg	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::parse_elka_msg(elka_msg_s &elka_msg) {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
parse_elka_msg	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::parse_elka_msg(elka_msg_ack_s &elka_msg) {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
parse_elka_msg	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::parse_elka_msg(elka_msg_s &elka_msg) {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
parse_motor_cmd	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::parse_motor_cmd(elka_msg_s &elka_msg,$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
parse_motor_cmd	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::parse_motor_cmd(elka_msg_s &elka_msg,$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
parse_motor_cmd	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::parse_motor_cmd(elka_msg_s &elka_msg,$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
parse_motor_cmd	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::parse_motor_cmd(elka_msg_s &elka_msg,$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
parse_port_ctl	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::parse_port_ctl(elka_msg_s &elka_msg,$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
parse_port_ctl	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::parse_port_ctl(elka_msg_s &elka_msg,$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
parse_port_ctl	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::parse_port_ctl(elka_msg_s &elka_msg,$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
parse_port_ctl	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::parse_port_ctl(elka_msg_s &elka_msg,$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
parse_route_table	src/elka_comm/common/elka_comm.cpp	/^int16_t elka::CommPort::parse_route_table($/;"	f	class:elka::CommPort	typeref:typename:int16_t
parse_routing_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::CommPort::parse_routing_msg($/;"	f	class:elka::CommPort	typeref:typename:uint8_t
parse_spektrum_msg	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::parse_spektrum_msg(input_rc_s input_rc) {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
parse_type	tools/genmsg/src/genmsg/msgs.py	/^def parse_type(msg_type):$/;"	f
parsed_fields	tools/genmsg/src/genmsg/msgs.py	/^    def parsed_fields(self):$/;"	m	class:MsgSpec
pause_port	src/elka_comm/common/pyelka_common.h	/^  uint8_t pause_port() override {$/;"	f	struct:elka::PyCommPort	typeref:typename:uint8_t
pause_port	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::pause_port() {$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
pause_port	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::pause_port() {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
pause_port	src/elka_comm/gnd_station/pyelka_gnd_station.h	/^  uint8_t pause_port() override {$/;"	f	struct:elka::PyGroundPort	typeref:typename:uint8_t
pause_port	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::pause_port() {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
pause_port	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::pause_port() {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
pcHead	src/FreeRTOS/queue.c	/^	signed char *pcHead;				\/*< Points to the beginning of the queue storage area. *\/$/;"	m	struct:QueueDefinition	typeref:typename:signed char *	file:
pcName	inc/FreeRTOS/task.h	/^	const signed char * const pcName;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:const signed char * const
pcQueueName	src/FreeRTOS/queue.c	/^		signed char *pcQueueName;$/;"	m	struct:QUEUE_REGISTRY_ITEM	typeref:typename:signed char *	file:
pcReadFrom	src/FreeRTOS/queue.c	/^	signed char *pcReadFrom;			\/*< Points to the last place that a queued item was read from. *\/$/;"	m	struct:QueueDefinition	typeref:typename:signed char *	file:
pcStatsString	src/FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static char pcStatsString[ 50 ] ;$/;"	v	typeref:typename:PRIVILEGED_DATA char[50]	file:
pcTail	src/FreeRTOS/queue.c	/^	signed char *pcTail;				\/*< Points to the byte at the end of the queue storage area.  Once mor/;"	m	struct:QueueDefinition	typeref:typename:signed char *	file:
pcTaskGetTaskName	src/FreeRTOS/tasks.c	/^	signed char *pcTaskGetTaskName( xTaskHandle xTaskToQuery )$/;"	f	typeref:typename:signed char *
pcTaskName	src/FreeRTOS/tasks.c	/^	signed char				pcTaskName[ configMAX_TASK_NAME_LEN ];\/*< Descriptive name given to the task wh/;"	m	struct:tskTaskControlBlock	typeref:typename:signed char[]	file:
pcTimerName	src/FreeRTOS/timers.c	/^	const signed char		*pcTimerName;		\/*<< Text name.  This is not used by the kernel, it is inclu/;"	m	struct:tmrTimerControl	typeref:typename:const signed char *	file:
pcWriteTo	src/FreeRTOS/queue.c	/^	signed char *pcWriteTo;				\/*< Points to the free next place in the storage area. *\/$/;"	m	struct:QueueDefinition	typeref:typename:signed char *	file:
pdFAIL	inc/FreeRTOS/projdefs.h	/^#define pdFAIL	/;"	d
pdFALSE	inc/FreeRTOS/projdefs.h	/^#define pdFALSE	/;"	d
pdPASS	inc/FreeRTOS/projdefs.h	/^#define pdPASS	/;"	d
pdTASK_CODE	inc/FreeRTOS/projdefs.h	/^typedef void (*pdTASK_CODE)( void * );$/;"	t	typeref:typename:void (*)(void *)
pdTASK_HOOK_CODE	inc/FreeRTOS/FreeRTOS.h	/^typedef portBASE_TYPE (*pdTASK_HOOK_CODE)( void * );$/;"	t	typeref:typename:portBASE_TYPE (*)(void *)
pdTRUE	inc/FreeRTOS/projdefs.h	/^#define pdTRUE	/;"	d
pickle	tools/genmsg/doc/Makefile	/^pickle:$/;"	t
pid	src/elka_comm/common/inet_comm.h	/^	pid_t pid;$/;"	m	struct:Child	typeref:typename:pid_t
pid	src/elka_comm/posix/inet_comm.h	/^	pid_t pid;$/;"	m	struct:Child	typeref:typename:pid_t
pitchRateDesired	src/modules/stabilizer.c	/^PRIVATE float pitchRateDesired;$/;"	v	typeref:typename:PRIVATE float
pitch_sens	src/modules/stabilizer.c	/^float pitch_sens = 1.0;$/;"	v	typeref:typename:float
pitchkd	src/modules/stabilizer.c	/^int8_t pitchkd = 80;$/;"	v	typeref:typename:int8_t
pitchki	src/modules/stabilizer.c	/^int8_t pitchki, rollki;$/;"	v	typeref:typename:int8_t
pitchkp	src/modules/stabilizer.c	/^int8_t pitchkp = 4;$/;"	v	typeref:typename:int8_t
pixel_flow_x_integral	inc/drivers/px4flow.h	/^    int16_t pixel_flow_x_integral;\/\/accumulated flow in radians*10000 around x axis since last/;"	m	struct:i2c_integral_frame	typeref:typename:int16_t
pixel_flow_x_sum	inc/drivers/px4flow.h	/^    int16_t pixel_flow_x_sum;\/\/ latest x flow measurement in pixels*10 [pixels]$/;"	m	struct:i2c_frame	typeref:typename:int16_t
pixel_flow_y_integral	inc/drivers/px4flow.h	/^    int16_t pixel_flow_y_integral;\/\/accumulated flow in radians*10000 around y axis since last/;"	m	struct:i2c_integral_frame	typeref:typename:int16_t
pixel_flow_y_sum	inc/drivers/px4flow.h	/^    int16_t pixel_flow_y_sum;\/\/ latest y flow measurement in pixels*10 [pixels]$/;"	m	struct:i2c_frame	typeref:typename:int16_t
pkg_name	tools/genmsg/scripts/genmsg_check_deps.py	/^pkg_name = sys.argv[1]$/;"	v
plog	tools/genmsg/src/genmsg/base.py	/^def plog(msg, obj):$/;"	f
pop_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::CommPort::pop_msg(bool tx) {$/;"	f	class:elka::CommPort	typeref:typename:uint8_t
pop_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::SerialBuffer::pop_msg() {$/;"	f	class:elka::SerialBuffer	typeref:typename:uint8_t
portALIGNMENT_ASSERT_pxCurrentTCB	inc/FreeRTOS/FreeRTOS.h	/^	#define portALIGNMENT_ASSERT_pxCurrentTCB /;"	d
portALIGNMENT_ASSERT_pxCurrentTCB	inc/FreeRTOS/FreeRTOSConfig.h	/^#define portALIGNMENT_ASSERT_pxCurrentTCB$/;"	d
portBASE_TYPE	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBYTE_ALIGNMENT	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT_MASK	inc/FreeRTOS/portable.h	/^	#define portBYTE_ALIGNMENT_MASK	/;"	d
portBYTE_ALIGNMENT_MASK	inc/FreeRTOS/portable.h	/^	#define portBYTE_ALIGNMENT_MASK /;"	d
portCHAR	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portCHAR	/;"	d
portCLEAN_UP_TCB	inc/FreeRTOS/FreeRTOS.h	/^	#define portCLEAN_UP_TCB(/;"	d
portCLEAR_INTERRUPT_MASK	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	inc/FreeRTOS/FreeRTOS.h	/^	#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCONFIGURE_TIMER_FOR_RUN_TIME_STATS	inc/FreeRTOS/FreeRTOS.h	/^	#define portCONFIGURE_TIMER_FOR_RUN_TIME_STATS(/;"	d
portCRITICAL_NESTING_IN_TCB	inc/FreeRTOS/FreeRTOS.h	/^	#define portCRITICAL_NESTING_IN_TCB /;"	d
portDISABLE_INTERRUPTS	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDOUBLE	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portDOUBLE	/;"	d
portENABLE_INTERRUPTS	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portEND_SWITCHING_ISR	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portENTER_CRITICAL	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portEXIT_CRITICAL	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portFLOAT	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portFLOAT	/;"	d
portINITIAL_EXC_RETURN	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portINITIAL_EXC_RETURN	/;"	d	file:
portINITIAL_XPSR	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portLONG	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portLONG	/;"	d
portMAX_DELAY	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^	#define portMAX_DELAY /;"	d
portNOP	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portNOP(/;"	d
portNUM_CONFIGURABLE_REGIONS	inc/FreeRTOS/portable.h	/^	#define portNUM_CONFIGURABLE_REGIONS /;"	d
portNVIC_INT_CTRL	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portNVIC_INT_CTRL	/;"	d	file:
portNVIC_PENDSVSET	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portNVIC_PENDSVSET	/;"	d	file:
portNVIC_PENDSV_PRI	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_SYSPRI2	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSTICK_CLK	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CTRL	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_ENABLE	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_INT	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_LOAD	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_PRI	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portPOINTER_SIZE_TYPE	inc/FreeRTOS/FreeRTOS.h	/^	#define portPOINTER_SIZE_TYPE /;"	d
portPRIVILEGE_BIT	inc/FreeRTOS/FreeRTOS.h	/^	#define portPRIVILEGE_BIT /;"	d
portSET_INTERRUPT_MASK	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portSET_INTERRUPT_MASK(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	inc/FreeRTOS/FreeRTOS.h	/^	#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSHORT	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portSHORT	/;"	d
portSTACK_GROWTH	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_TYPE	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portTASK_FUNCTION	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	src/FreeRTOS/tasks.c	/^static portTASK_FUNCTION( prvIdleTask, pvParameters )$/;"	f	file:
portTASK_FUNCTION	src/debug.c	/^portTASK_FUNCTION( vDebugTask, pvParameters ) {$/;"	f
portTASK_FUNCTION	src/main.c	/^portTASK_FUNCTION (vElkaRXAck, pvParameters)$/;"	f
portTASK_FUNCTION	src/main.c	/^portTASK_FUNCTION (vGetData, pvParameters)$/;"	f
portTASK_FUNCTION	src/main.c	/^portTASK_FUNCTION (vSpektrumchannel_DSMX, pvParameters)$/;"	f
portTASK_FUNCTION_PROTO	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTickType	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portUSING_MPU_WRAPPERS	inc/FreeRTOS/mpu_wrappers.h	/^	#define portUSING_MPU_WRAPPERS /;"	d
portYIELD	inc/FreeRTOS/GCC/ARM_CM4F/portmacro.h	/^#define portYIELD(/;"	d
portYIELD_WITHIN_API	inc/FreeRTOS/FreeRTOS.h	/^	#define portYIELD_WITHIN_API /;"	d
port_num	src/elka_comm/common/elka.h	/^  uint8_t port_num, port_type, proc_side;$/;"	m	struct:snd_params_s	typeref:typename:uint8_t
port_type	src/elka_comm/common/elka.h	/^  uint8_t port_num, port_type, proc_side;$/;"	m	struct:snd_params_s	typeref:typename:uint8_t
preinstall	build_elka/Makefile	/^preinstall: all$/;"	t
preinstall	build_elka/src/FreeRTOS/Makefile	/^preinstall: all$/;"	t
preinstall	build_elka/src/Makefile	/^preinstall: all$/;"	t
preinstall	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^preinstall: all$/;"	t
preinstall	build_elka/src/drivers/Makefile	/^preinstall: all$/;"	t
preinstall	build_elka/src/elka_hal/Makefile	/^preinstall: all$/;"	t
preinstall	build_elka/src/modules/Makefile	/^preinstall: all$/;"	t
preinstall	build_elka/src/utils/Makefile	/^preinstall: all$/;"	t
preinstall	src/FreeRTOS/Makefile	/^preinstall: all$/;"	t
preinstall	src/Makefile	/^preinstall: all$/;"	t
preinstall	src/STM32F4xx_StdPeriph_Driver/Makefile	/^preinstall: all$/;"	t
preinstall	src/drivers/Makefile	/^preinstall: all$/;"	t
preinstall	src/elka_hal/Makefile	/^preinstall: all$/;"	t
preinstall	src/modules/Makefile	/^preinstall: all$/;"	t
preinstall	src/utils/Makefile	/^preinstall: all$/;"	t
preinstall/fast	build_elka/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	build_elka/src/FreeRTOS/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	build_elka/src/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	build_elka/src/drivers/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	build_elka/src/elka_hal/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	build_elka/src/modules/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	build_elka/src/utils/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	src/FreeRTOS/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	src/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	src/STM32F4xx_StdPeriph_Driver/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	src/drivers/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	src/elka_hal/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	src/modules/Makefile	/^preinstall\/fast:$/;"	t
preinstall/fast	src/utils/Makefile	/^preinstall\/fast:$/;"	t
print_array	src/elka_comm/common/elka.cpp	/^void print_array(uint8_t *buf, uint16_t len) {$/;"	f	typeref:typename:void
print_cb	src/elka_comm/common/elka.cpp	/^void print_cb(uint16_t *cb, uint16_t cb_end, uint16_t cb_len,$/;"	f	typeref:typename:void
print_char_array	src/elka_comm/common/elka.cpp	/^void print_char_array(char *buf, uint16_t len) {$/;"	f	typeref:typename:void
print_dev_props	src/elka_comm/common/elka_comm.cpp	/^void elka::DeviceRoute::print_dev_props($/;"	f	class:elka::DeviceRoute	typeref:typename:void
print_dev_route	src/elka_comm/common/elka_comm.cpp	/^void elka::DeviceRoute::print_dev_route($/;"	f	class:elka::DeviceRoute	typeref:typename:void
print_elka_ctl_msg	src/elka_comm/common/elka_comm.cpp	/^void elka::CommPort::print_elka_ctl_msg(elka_msg_s &elka_msg) {$/;"	f	class:elka::CommPort	typeref:typename:void
print_elka_msg	src/elka_comm/common/elka.cpp	/^void print_elka_msg(elka_msg_ack_s &elka_msg) {$/;"	f	typeref:typename:void
print_elka_msg	src/elka_comm/common/elka.cpp	/^void print_elka_msg(elka_msg_s &elka_msg) {$/;"	f	typeref:typename:void
print_elka_msg_id	src/elka_comm/common/elka.cpp	/^void print_elka_msg_id(msg_id_t &msg_id) {$/;"	f	typeref:typename:void
print_elka_route_msg	src/elka_comm/common/elka_comm.cpp	/^void elka::CommPort::print_elka_route_msg(elka_msg_s &elka_msg) {$/;"	f	class:elka::CommPort	typeref:typename:void
print_elka_serial_array	src/elka_comm/common/elka.cpp	/^void print_elka_serial_array(uint8_t *buf) {$/;"	f	typeref:typename:void
print_elka_state	src/elka_comm/common/elka_comm.cpp	/^void elka::CommPort::print_elka_state() {$/;"	f	class:elka::CommPort	typeref:typename:void
print_routing_table	src/elka_comm/common/elka_comm.cpp	/^void elka::CommPort::print_routing_table($/;"	f	class:elka::CommPort	typeref:typename:void
print_statistics	src/elka_comm/free_rtos/elka_devices.cpp	/^bool elka::ELKAPort::print_statistics(bool reset) {$/;"	f	class:elka::ELKAPort	typeref:typename:bool
print_statistics	src/elka_comm/gnd_station/elka_devices.cpp	/^bool elka::GroundPort::print_statistics(bool reset) {$/;"	f	class:elka::GroundPort	typeref:typename:bool
print_statistics	src/elka_comm/posix/elka_devices.cpp	/^bool elka::PX4Port::print_statistics(bool reset) {$/;"	f	class:elka::PX4Port	typeref:typename:bool
print_statistics	src/elka_comm/posix/elka_manager.cpp	/^bool elka::Manager::print_statistics(bool reset) {$/;"	f	class:elka::Manager	typeref:typename:bool
print_statistics	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^bool uart::UARTPort::print_statistics(bool reset) {$/;"	f	class:uart::UARTPort	typeref:typename:bool
print_statistics	src/elka_comm/qurt/snapdragon_uart_manager.cpp	/^bool uart::Manager::print_statistics(bool reset) {$/;"	f	class:uart::Manager	typeref:typename:bool
print_uint8_array	src/elka_comm/common/elka.cpp	/^void print_uint8_array(uint8_t *buf, uint16_t len) {$/;"	f	typeref:typename:void
proc_side	src/elka_comm/common/elka.h	/^  uint8_t port_num, port_type, proc_side;$/;"	m	struct:snd_params_s	typeref:typename:uint8_t
project	tools/genmsg/doc/conf.py	/^project = u'genmsg'$/;"	v
prvAddCoRoutineToReadyQueue	src/FreeRTOS/croutine.c	/^#define prvAddCoRoutineToReadyQueue(/;"	d	file:
prvAddCurrentTaskToDelayedList	src/FreeRTOS/tasks.c	/^static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )$/;"	f	typeref:typename:void	file:
prvAddTaskToReadyQueue	src/FreeRTOS/tasks.c	/^#define prvAddTaskToReadyQueue(/;"	d	file:
prvAllocateTCBAndStack	src/FreeRTOS/tasks.c	/^static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuff/;"	f	typeref:typename:tskTCB *	file:
prvCheckDelayedList	src/FreeRTOS/croutine.c	/^static void prvCheckDelayedList( void )$/;"	f	typeref:typename:void	file:
prvCheckDelayedTasks	src/FreeRTOS/tasks.c	/^#define prvCheckDelayedTasks(/;"	d	file:
prvCheckForValidListAndQueue	src/FreeRTOS/timers.c	/^static void prvCheckForValidListAndQueue( void )$/;"	f	typeref:typename:void	file:
prvCheckPendingReadyList	src/FreeRTOS/croutine.c	/^static void prvCheckPendingReadyList( void )$/;"	f	typeref:typename:void	file:
prvCheckTasksWaitingTermination	src/FreeRTOS/tasks.c	/^static void prvCheckTasksWaitingTermination( void )$/;"	f	typeref:typename:void	file:
prvCopyDataFromQueue	src/FreeRTOS/queue.c	/^static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )$/;"	f	typeref:typename:void	file:
prvCopyDataToQueue	src/FreeRTOS/queue.c	/^static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosit/;"	f	typeref:typename:void	file:
prvDeleteTCB	src/FreeRTOS/tasks.c	/^	static void prvDeleteTCB( tskTCB *pxTCB )$/;"	f	typeref:typename:void	file:
prvGenerateRunTimeStatsForTasksInList	src/FreeRTOS/tasks.c	/^	static void prvGenerateRunTimeStatsForTasksInList( const signed char *pcWriteBuffer, xList *pxL/;"	f	typeref:typename:void	file:
prvGetNextExpireTime	src/FreeRTOS/timers.c	/^static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )$/;"	f	typeref:typename:portTickType	file:
prvGetTCBFromHandle	src/FreeRTOS/tasks.c	/^#define prvGetTCBFromHandle(/;"	d	file:
prvInitialiseCoRoutineLists	src/FreeRTOS/croutine.c	/^static void prvInitialiseCoRoutineLists( void )$/;"	f	typeref:typename:void	file:
prvInitialiseTCBVariables	src/FreeRTOS/tasks.c	/^static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned/;"	f	typeref:typename:void	file:
prvInitialiseTaskLists	src/FreeRTOS/tasks.c	/^static void prvInitialiseTaskLists( void )$/;"	f	typeref:typename:void	file:
prvInsertTimerInActiveList	src/FreeRTOS/timers.c	/^static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, /;"	f	typeref:typename:portBASE_TYPE	file:
prvIsQueueEmpty	src/FreeRTOS/queue.c	/^static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )$/;"	f	typeref:typename:signed portBASE_TYPE	file:
prvIsQueueFull	src/FreeRTOS/queue.c	/^static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )$/;"	f	typeref:typename:signed portBASE_TYPE	file:
prvLED_Config	src/hw_config.c	/^void prvLED_Config(char state)$/;"	f	typeref:typename:void
prvListTaskWithinSingleList	src/FreeRTOS/tasks.c	/^	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signe/;"	f	typeref:typename:void	file:
prvLockQueue	src/FreeRTOS/queue.c	/^#define prvLockQueue(/;"	d	file:
prvMEMS_Config	src/hw_config.c	/^void prvMEMS_Config(void)$/;"	f	typeref:typename:void
prvProcessExpiredTimer	src/FreeRTOS/timers.c	/^static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )$/;"	f	typeref:typename:void	file:
prvProcessReceivedCommands	src/FreeRTOS/timers.c	/^static void	prvProcessReceivedCommands( void )$/;"	f	typeref:typename:void	file:
prvProcessTimerOrBlockTask	src/FreeRTOS/timers.c	/^static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpt/;"	f	typeref:typename:void	file:
prvSampleTimeNow	src/FreeRTOS/timers.c	/^static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )$/;"	f	typeref:typename:portTickType	file:
prvSetupHardware	src/hw_config.c	/^void prvSetupHardware( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSwitchTimerLists	src/FreeRTOS/timers.c	/^static void prvSwitchTimerLists( portTickType xLastTime )$/;"	f	typeref:typename:void	file:
prvTIM4_Config	src/hw_config.c	/^void prvTIM4_Config(void)$/;"	f	typeref:typename:void
prvTimerTask	src/FreeRTOS/timers.c	/^static void prvTimerTask( void *pvParameters )$/;"	f	typeref:typename:void	file:
prvUnlockQueue	src/FreeRTOS/queue.c	/^static void prvUnlockQueue( xQueueHandle pxQueue )$/;"	f	typeref:typename:void	file:
push_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::CommPort::push_msg($/;"	f	class:elka::CommPort	typeref:typename:uint8_t
push_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::SerialBuffer::push_msg($/;"	f	class:elka::SerialBuffer	typeref:typename:uint8_t
push_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::SerialBuffer::push_msg(elka_msg_ack_s &msg) {$/;"	f	class:elka::SerialBuffer	typeref:typename:uint8_t
push_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::SerialBuffer::push_msg(elka_msg_s &msg) {$/;"	f	class:elka::SerialBuffer	typeref:typename:uint8_t
push_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::SerialBuffer::push_msg(msg_id_t msg_id,$/;"	f	class:elka::SerialBuffer	typeref:typename:uint8_t
push_recent_acks	src/elka_comm/common/elka_comm.cpp	/^void elka::SerialBuffer::push_recent_acks(uint16_t msg_num) {$/;"	f	class:elka::SerialBuffer	typeref:typename:void
puxStackBuffer	inc/FreeRTOS/task.h	/^	portSTACK_TYPE *puxStackBuffer;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:portSTACK_TYPE *
pvBaseAddress	inc/FreeRTOS/task.h	/^	void *pvBaseAddress;$/;"	m	struct:xMEMORY_REGION	typeref:typename:void *
pvContainer	inc/FreeRTOS/list.h	/^	void * pvContainer;						\/*< Pointer to the list in which this list item is placed (if any). */;"	m	struct:xLIST_ITEM	typeref:typename:void *
pvOwner	inc/FreeRTOS/list.h	/^	void * pvOwner;							\/*< Pointer to the object (normally a TCB) that contains the list item. /;"	m	struct:xLIST_ITEM	typeref:typename:void *
pvParameters	inc/FreeRTOS/task.h	/^	void *pvParameters;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:void *
pvPortMalloc	inc/FreeRTOS/mpu_wrappers.h	/^		#define pvPortMalloc	/;"	d
pvPortMalloc	src/FreeRTOS/MemMang/heap_1.c	/^void *pvPortMalloc( size_t xWantedSize )$/;"	f	typeref:typename:void *
pvPortMallocAligned	inc/FreeRTOS/FreeRTOS.h	/^	#define pvPortMallocAligned(/;"	d
pvTaskCode	inc/FreeRTOS/task.h	/^	pdTASK_CODE pvTaskCode;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:pdTASK_CODE
pvTimerGetTimerID	src/FreeRTOS/timers.c	/^void *pvTimerGetTimerID( xTimerHandle xTimer )$/;"	f	typeref:typename:void *
pvTimerID	src/FreeRTOS/timers.c	/^	void 					*pvTimerID;			\/*<< An ID to identify the timer.  This allows the timer to be identif/;"	m	struct:tmrTimerControl	typeref:typename:void *	file:
px4_test	src/main.c	/^i2c_frame px4_test;$/;"	v	typeref:typename:i2c_frame
px4flow.c.i	build_elka/src/drivers/Makefile	/^px4flow.c.i:$/;"	t
px4flow.c.obj	build_elka/src/drivers/Makefile	/^px4flow.c.obj:$/;"	t
px4flow.c.s	build_elka/src/drivers/Makefile	/^px4flow.c.s:$/;"	t
px4flow.i	build_elka/src/drivers/Makefile	/^px4flow.i: px4flow.c.i$/;"	t
px4flow.obj	build_elka/src/drivers/Makefile	/^px4flow.obj: px4flow.c.obj$/;"	t
px4flow.s	build_elka/src/drivers/Makefile	/^px4flow.s: px4flow.c.s$/;"	t
pxCallbackFunction	src/FreeRTOS/timers.c	/^	tmrTIMER_CALLBACK		pxCallbackFunction;	\/*<< The function that will be called when the timer ex/;"	m	struct:tmrTimerControl	typeref:typename:tmrTIMER_CALLBACK	file:
pxCoRoutineFunction	inc/FreeRTOS/croutine.h	/^	crCOROUTINE_CODE 		pxCoRoutineFunction;$/;"	m	struct:corCoRoutineControlBlock	typeref:typename:crCOROUTINE_CODE
pxCurrentCoRoutine	src/FreeRTOS/croutine.c	/^corCRCB * pxCurrentCoRoutine = NULL;$/;"	v	typeref:typename:corCRCB *
pxCurrentTCB	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA tskTCB * volatile pxCurrentTCB = NULL;$/;"	v	typeref:typename:PRIVILEGED_DATA tskTCB * volatile
pxCurrentTimerList	src/FreeRTOS/timers.c	/^PRIVILEGED_DATA static xList *pxCurrentTimerList;$/;"	v	typeref:typename:PRIVILEGED_DATA xList *	file:
pxDelayedCoRoutineList	src/FreeRTOS/croutine.c	/^static xList * pxDelayedCoRoutineList;									\/*< Points to the delayed co-routine list curren/;"	v	typeref:typename:xList *	file:
pxDelayedTaskList	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList * volatile pxDelayedTaskList ;				\/*< Points to the delayed task l/;"	v	typeref:typename:PRIVILEGED_DATA xList * volatile	file:
pxEndOfStack	src/FreeRTOS/tasks.c	/^		portSTACK_TYPE *pxEndOfStack;			\/*< Used for stack overflow checking on architectures where t/;"	m	struct:tskTaskControlBlock	typeref:typename:portSTACK_TYPE *	file:
pxIndex	inc/FreeRTOS/list.h	/^	volatile xListItem * pxIndex;			\/*< Used to walk through the list.  Points to the last item re/;"	m	struct:xLIST	typeref:typename:volatile xListItem *
pxMutexHolder	src/FreeRTOS/queue.c	/^#define pxMutexHolder	/;"	d	file:
pxNext	inc/FreeRTOS/list.h	/^	volatile struct xLIST_ITEM * pxNext;	\/*< Pointer to the next xListItem in the list. *\/$/;"	m	struct:xLIST_ITEM	typeref:typename:volatile struct xLIST_ITEM *
pxNext	inc/FreeRTOS/list.h	/^	volatile struct xLIST_ITEM *pxNext;$/;"	m	struct:xMINI_LIST_ITEM	typeref:typename:volatile struct xLIST_ITEM *
pxOverflowDelayedCoRoutineList	src/FreeRTOS/croutine.c	/^static xList * pxOverflowDelayedCoRoutineList;							\/*< Points to the delayed co-routine list /;"	v	typeref:typename:xList *	file:
pxOverflowDelayedTaskList	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList * volatile pxOverflowDelayedTaskList;		\/*< Points to the delayed t/;"	v	typeref:typename:PRIVILEGED_DATA xList * volatile	file:
pxOverflowTimerList	src/FreeRTOS/timers.c	/^PRIVILEGED_DATA static xList *pxOverflowTimerList;$/;"	v	typeref:typename:PRIVILEGED_DATA xList *	file:
pxPortInitialiseStack	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPrevious	inc/FreeRTOS/list.h	/^	volatile struct xLIST_ITEM * pxPrevious;\/*< Pointer to the previous xListItem in the list. *\/$/;"	m	struct:xLIST_ITEM	typeref:typename:volatile struct xLIST_ITEM *
pxPrevious	inc/FreeRTOS/list.h	/^	volatile struct xLIST_ITEM *pxPrevious;$/;"	m	struct:xMINI_LIST_ITEM	typeref:typename:volatile struct xLIST_ITEM *
pxReadyCoRoutineLists	src/FreeRTOS/croutine.c	/^static xList pxReadyCoRoutineLists[ configMAX_CO_ROUTINE_PRIORITIES ];	\/*< Prioritised ready co/;"	v	typeref:typename:xList[]	file:
pxReadyTasksLists	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList pxReadyTasksLists[ configMAX_PRIORITIES ];	\/*< Prioritised ready t/;"	v	typeref:typename:PRIVILEGED_DATA xList[]	file:
pxStack	src/FreeRTOS/tasks.c	/^	portSTACK_TYPE			*pxStack;			\/*< Points to the start of the stack. *\/$/;"	m	struct:tskTaskControlBlock	typeref:typename:portSTACK_TYPE *	file:
pxTaskTag	src/FreeRTOS/tasks.c	/^		pdTASK_HOOK_CODE pxTaskTag;$/;"	m	struct:tskTaskControlBlock	typeref:typename:pdTASK_HOOK_CODE	file:
pxTimer	src/FreeRTOS/timers.c	/^	xTIMER *				pxTimer;			\/*<< The timer to which the command will be applied. *\/$/;"	m	struct:tmrTimerQueueMessage	typeref:typename:xTIMER *	file:
pxTopOfStack	src/FreeRTOS/tasks.c	/^	volatile portSTACK_TYPE	*pxTopOfStack;		\/*< Points to the location of the last item placed on /;"	m	struct:tskTaskControlBlock	typeref:typename:volatile portSTACK_TYPE *	file:
pybind11	src/elka_comm/common/pyelka_common.cpp	/^namespace pybind11 { namespace detail {$/;"	n	file:
pybind11	src/elka_comm/gnd_station/pyelka_gnd_station.cpp	/^namespace pybind11 { namespace detail {$/;"	n	file:
pybind11	src/elka_comm/pyelka_comm.cpp	/^namespace pybind11 { namespace detail {$/;"	n	file:
pygments_style	tools/genmsg/doc/conf.py	/^pygments_style = 'sphinx'$/;"	v
q0	src/modules/sensfusion6.c	/^float q0 = 1.0f;$/;"	v	typeref:typename:float
q1	src/modules/sensfusion6.c	/^float q1 = 0.0f;$/;"	v	typeref:typename:float
q2	src/modules/sensfusion6.c	/^float q2 = 0.0f;$/;"	v	typeref:typename:float
q3	src/modules/sensfusion6.c	/^float q3 = 0.0f;  \/\/ quaternion of sensor frame relative to auxiliary frame$/;"	v	typeref:typename:float
qthelp	tools/genmsg/doc/Makefile	/^qthelp:$/;"	t
qual	inc/drivers/px4flow.h	/^    int16_t qual;\/\/ Optical flow quality \/ confidence [0: bad, 255: maximum quality]$/;"	m	struct:i2c_frame	typeref:typename:int16_t
quality	inc/drivers/px4flow.h	/^    uint8_t quality;\/\/ averaged quality of accumulated flow values [0:bad quality;255: max qua/;"	m	struct:i2c_integral_frame	typeref:typename:uint8_t
queue.c.i	build_elka/src/FreeRTOS/Makefile	/^queue.c.i:$/;"	t
queue.c.obj	build_elka/src/FreeRTOS/Makefile	/^queue.c.obj:$/;"	t
queue.c.s	build_elka/src/FreeRTOS/Makefile	/^queue.c.s:$/;"	t
queue.i	build_elka/src/FreeRTOS/Makefile	/^queue.i: queue.c.i$/;"	t
queue.obj	build_elka/src/FreeRTOS/Makefile	/^queue.obj: queue.c.obj$/;"	t
queue.s	build_elka/src/FreeRTOS/Makefile	/^queue.s: queue.c.s$/;"	t
queueDONT_BLOCK	src/FreeRTOS/queue.c	/^#define queueDONT_BLOCK	/;"	d	file:
queueERRONEOUS_UNBLOCK	src/FreeRTOS/queue.c	/^#define queueERRONEOUS_UNBLOCK	/;"	d	file:
queueLOCKED_UNMODIFIED	src/FreeRTOS/queue.c	/^#define queueLOCKED_UNMODIFIED	/;"	d	file:
queueMUTEX_GIVE_BLOCK_TIME	src/FreeRTOS/queue.c	/^#define queueMUTEX_GIVE_BLOCK_TIME	/;"	d	file:
queueQUEUE_IS_MUTEX	src/FreeRTOS/queue.c	/^#define queueQUEUE_IS_MUTEX	/;"	d	file:
queueQUEUE_TYPE_BASE	inc/FreeRTOS/queue.h	/^#define queueQUEUE_TYPE_BASE	/;"	d
queueQUEUE_TYPE_BASE	src/FreeRTOS/queue.c	/^#define queueQUEUE_TYPE_BASE	/;"	d	file:
queueQUEUE_TYPE_BINARY_SEMAPHORE	inc/FreeRTOS/queue.h	/^#define queueQUEUE_TYPE_BINARY_SEMAPHORE	/;"	d
queueQUEUE_TYPE_BINARY_SEMAPHORE	src/FreeRTOS/queue.c	/^#define queueQUEUE_TYPE_BINARY_SEMAPHORE	/;"	d	file:
queueQUEUE_TYPE_COUNTING_SEMAPHORE	inc/FreeRTOS/queue.h	/^#define queueQUEUE_TYPE_COUNTING_SEMAPHORE	/;"	d
queueQUEUE_TYPE_COUNTING_SEMAPHORE	src/FreeRTOS/queue.c	/^#define queueQUEUE_TYPE_COUNTING_SEMAPHORE	/;"	d	file:
queueQUEUE_TYPE_MUTEX	inc/FreeRTOS/queue.h	/^#define queueQUEUE_TYPE_MUTEX /;"	d
queueQUEUE_TYPE_MUTEX	src/FreeRTOS/queue.c	/^#define queueQUEUE_TYPE_MUTEX /;"	d	file:
queueQUEUE_TYPE_RECURSIVE_MUTEX	inc/FreeRTOS/queue.h	/^#define queueQUEUE_TYPE_RECURSIVE_MUTEX	/;"	d
queueQUEUE_TYPE_RECURSIVE_MUTEX	src/FreeRTOS/queue.c	/^#define queueQUEUE_TYPE_RECURSIVE_MUTEX	/;"	d	file:
queueSEMAPHORE_QUEUE_ITEM_LENGTH	src/FreeRTOS/queue.c	/^#define queueSEMAPHORE_QUEUE_ITEM_LENGTH /;"	d	file:
queueSEND_TO_BACK	inc/FreeRTOS/queue.h	/^#define	queueSEND_TO_BACK	/;"	d
queueSEND_TO_BACK	src/FreeRTOS/queue.c	/^#define	queueSEND_TO_BACK	/;"	d	file:
queueSEND_TO_FRONT	inc/FreeRTOS/queue.h	/^#define	queueSEND_TO_FRONT	/;"	d
queueSEND_TO_FRONT	src/FreeRTOS/queue.c	/^#define	queueSEND_TO_FRONT	/;"	d	file:
queueSIZE	src/main.c	/^#define queueSIZE	/;"	d	file:
queueUNLOCKED	src/FreeRTOS/queue.c	/^#define queueUNLOCKED	/;"	d	file:
queuewritten	src/main.c	/^xSemaphoreHandle dataRdy, queuewritten;$/;"	v	typeref:typename:xSemaphoreHandle
queuewritten	src/modules/stabilizer.c	/^xSemaphoreHandle queuewritten;$/;"	v	typeref:typename:xSemaphoreHandle
quit	src/elka_comm/common/boost_uart.h	/^  inline bool quit() {return _quit_flag;}$/;"	f	class:SerialHandler	typeref:typename:bool
r_sens	src/modules/stabilizer.c	/^int8_t r_sens = 1;\/\/3$/;"	v	typeref:typename:int8_t
rcv_id	src/elka_comm/common/elka.h	/^  dev_id_t snd_id, rcv_id;$/;"	m	struct:elka_msg_id_s	typeref:typename:dev_id_t
readx	src/drivers/px4flow.c	/^void readx(I2C_TypeDef* I2Cx, i2c_frame* px4data, uint8_t address)$/;"	f	typeref:typename:void
readx1	src/drivers/px4flow.c	/^void readx1(I2C_TypeDef* I2Cx, i2c_frame* px4data, uint8_t address,uint8_t status)$/;"	f	typeref:typename:void
rebuild_cache	build_elka/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	build_elka/src/FreeRTOS/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	build_elka/src/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	build_elka/src/drivers/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	build_elka/src/elka_hal/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	build_elka/src/modules/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	build_elka/src/utils/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	src/FreeRTOS/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	src/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	src/STM32F4xx_StdPeriph_Driver/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	src/drivers/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	src/elka_hal/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	src/modules/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache	src/utils/Makefile	/^rebuild_cache:$/;"	t
rebuild_cache/fast	build_elka/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	build_elka/src/FreeRTOS/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	build_elka/src/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	build_elka/src/drivers/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	build_elka/src/elka_hal/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	build_elka/src/modules/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	build_elka/src/utils/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	src/FreeRTOS/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	src/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	src/STM32F4xx_StdPeriph_Driver/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	src/drivers/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	src/elka_hal/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	src/modules/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
rebuild_cache/fast	src/utils/Makefile	/^rebuild_cache\/fast: rebuild_cache$/;"	t
register	tools/genmsg/src/genmsg/msg_loader.py	/^    def register(self, full_msg_type, msgspec):$/;"	m	class:MsgContext
release	tools/genmsg/doc/conf.py	/^release = version$/;"	v
remote_ctl_port	src/elka_comm/common/pyelka_common.h	/^  uint8_t remote_ctl_port() override {$/;"	f	struct:elka::PyCommPort	typeref:typename:uint8_t
remote_ctl_port	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::remote_ctl_port() {$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
remote_ctl_port	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::remote_ctl_port() {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
remote_ctl_port	src/elka_comm/gnd_station/pyelka_gnd_station.h	/^  uint8_t remote_ctl_port() override {$/;"	f	struct:elka::PyGroundPort	typeref:typename:uint8_t
remote_ctl_port	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::remote_ctl_port() {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
remote_ctl_port	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::remote_ctl_port() {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
remove_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::CommPort::remove_msg($/;"	f	class:elka::CommPort	typeref:typename:uint8_t
remove_msg	src/elka_comm/common/elka_comm.cpp	/^uint8_t elka::SerialBuffer::remove_msg($/;"	f	class:elka::SerialBuffer	typeref:typename:uint8_t
remove_prop	src/elka_comm/common/elka_comm.cpp	/^void elka::DeviceRoute::remove_prop(dev_prop_t prop) {$/;"	f	class:elka::DeviceRoute	typeref:typename:void
resolve_type	tools/genmsg/src/genmsg/msgs.py	/^def resolve_type(msg_type, package_context):$/;"	f
resolved_type	tools/genmsg/scripts/genmsg_check_deps.py	/^    resolved_type = resolve_type(bare_type, package_context)$/;"	v
resource_name	tools/genmsg/src/genmsg/names.py	/^def resource_name(res_pkg_name, name, my_pkg=None):$/;"	f
resource_name_base	tools/genmsg/src/genmsg/names.py	/^def resource_name_base(name):$/;"	f
resource_name_package	tools/genmsg/src/genmsg/names.py	/^def resource_name_package(name):$/;"	f
resume_port	src/elka_comm/common/pyelka_common.h	/^  uint8_t resume_port() override {$/;"	f	struct:elka::PyCommPort	typeref:typename:uint8_t
resume_port	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::resume_port() {$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
resume_port	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::resume_port() {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
resume_port	src/elka_comm/gnd_station/pyelka_gnd_station.h	/^  uint8_t resume_port() override {$/;"	f	struct:elka::PyGroundPort	typeref:typename:uint8_t
resume_port	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::resume_port() {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
resume_port	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::resume_port() {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
rightmotor	src/modules/stabilizer.c	/^uint32_t rightmotor;$/;"	v	typeref:typename:uint32_t
rollRateDesired	src/modules/stabilizer.c	/^PRIVATE float rollRateDesired;$/;"	v	typeref:typename:PRIVATE float
roll_sens	src/modules/stabilizer.c	/^float roll_sens = 1.0;$/;"	v	typeref:typename:float
rollkd	src/modules/stabilizer.c	/^int8_t rollkd = 80;$/;"	v	typeref:typename:int8_t
rollki	src/modules/stabilizer.c	/^int8_t pitchki, rollki;$/;"	v	typeref:typename:int8_t
rollkp	src/modules/stabilizer.c	/^int8_t rollkp = -4;$/;"	v	typeref:typename:int8_t
root	tools/genmsg/doc/conf.py	/^    root = ElementTree(None, os.path.join('..', 'package.xml'))$/;"	v
rosSerialInit	src/serial_tasks.c	/^void rosSerialInit()$/;"	f	typeref:typename:void
roschannel	inc/serial_tasks.h	/^uint16_t roschannel[4];$/;"	v	typeref:typename:uint16_t[4]
route_cmp	src/elka_comm/common/elka_comm.cpp	/^int8_t elka::CommPort::route_cmp($/;"	f	class:elka::CommPort	typeref:typename:int8_t
route_cmp	src/elka_comm/common/elka_comm.cpp	/^int8_t elka::DeviceRoute::route_cmp(std::vector<dev_id_t> *r1,$/;"	f	class:elka::DeviceRoute	typeref:typename:int8_t
route_map_getitem	src/elka_comm/common/pyelka_common.cpp	/^elka::DeviceRoute &route_map_getitem(RouteMap &m, dev_id_t k) {$/;"	f	typeref:typename:elka::DeviceRoute &
route_map_getitem	src/elka_comm/pyelka_comm.cpp	/^elka::DeviceRoute &route_map_getitem(RouteMap &m, dev_id_t k) {$/;"	f	typeref:typename:elka::DeviceRoute &
rs	src/modules/stabilizer.c	/^uint32_t rs;$/;"	v	typeref:typename:uint32_t
rseed	src/elka_comm/common/elka.cpp	/^static uint32_t rseed;$/;"	v	typeref:typename:uint32_t	file:
rx_buf	inc/serial_tasks.h	/^rx_xbee rx_buf;$/;"	v	typeref:typename:rx_xbee
rx_xbee	inc/serial_tasks.h	/^}rx_xbee;$/;"	t	typeref:struct:__anon64b800a90208
rxpacket	inc/modules/stabilizer.h	/^  } rxpacket;$/;"	t	typeref:struct:__anondeeb10c50108
s16	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef int16_t s16;$/;"	t	typeref:typename:int16_t
s32	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef int32_t  s32;$/;"	t	typeref:typename:int32_t
s8	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef int8_t  s8;$/;"	t	typeref:typename:int8_t
sFIFOMailBox	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];     \/*!< CAN FIFO MailBox,                    Add/;"	m	struct:__anon5babb8180908	typeref:typename:CAN_FIFOMailBox_TypeDef[2]
sFilterRegister	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN_FilterRegister_TypeDef sFilterRegister[28]; \/*!< CAN Filter Register,                 Add/;"	m	struct:__anon5babb8180908	typeref:typename:CAN_FilterRegister_TypeDef[28]
sTxMailBox	inc/Device/STM32F4xx/stm32f4xx.h	/^  CAN_TxMailBox_TypeDef      sTxMailBox[3];       \/*!< CAN Tx MailBox,                      Add/;"	m	struct:__anon5babb8180908	typeref:typename:CAN_TxMailBox_TypeDef[3]
sc16	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef const int16_t sc16;  \/*!< Read Only *\/$/;"	t	typeref:typename:const int16_t
sc32	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef const int32_t sc32;  \/*!< Read Only *\/$/;"	t	typeref:typename:const int32_t
sc8	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef const int8_t sc8;   \/*!< Read Only *\/$/;"	t	typeref:typename:const int8_t
secondary-outputs	Debug/makefile	/^secondary-outputs: $(SECONDARY_FLASH) $(SECONDARY_SIZE)$/;"	t
semBINARY_SEMAPHORE_QUEUE_LENGTH	inc/FreeRTOS/semphr.h	/^#define semBINARY_SEMAPHORE_QUEUE_LENGTH	/;"	d
semGIVE_BLOCK_TIME	inc/FreeRTOS/semphr.h	/^#define semGIVE_BLOCK_TIME	/;"	d
semSEMAPHORE_QUEUE_ITEM_LENGTH	inc/FreeRTOS/semphr.h	/^#define semSEMAPHORE_QUEUE_ITEM_LENGTH	/;"	d
send	src/elka_comm/common/boost_uart.cpp	/^void SerialHandler::send(uint8_t *tx_buffer, uint8_t len) {$/;"	f	class:SerialHandler	typeref:typename:void
send_msg	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::send_msg(elka_msg_ack_s &elka_msg) {$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
send_msg	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::send_msg(elka_msg_s &elka_msg) {$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
send_msg	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::send_msg(elka_msg_ack_s &elka_msg) {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
send_msg	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::send_msg(elka_msg_s &elka_msg) {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
send_msg	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::send_msg(elka_msg_ack_s &elka_msg) {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
send_msg	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::send_msg(elka_msg_s &elka_msg) {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
send_msg	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::send_msg(elka_msg_ack_s &elka_msg) {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
send_msg	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::send_msg(elka_msg_s &elka_msg) {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
sensfusion6.c.i	build_elka/src/modules/Makefile	/^sensfusion6.c.i:$/;"	t
sensfusion6.c.obj	build_elka/src/modules/Makefile	/^sensfusion6.c.obj:$/;"	t
sensfusion6.c.s	build_elka/src/modules/Makefile	/^sensfusion6.c.s:$/;"	t
sensfusion6.i	build_elka/src/modules/Makefile	/^sensfusion6.i: sensfusion6.c.i$/;"	t
sensfusion6.obj	build_elka/src/modules/Makefile	/^sensfusion6.obj: sensfusion6.c.obj$/;"	t
sensfusion6.s	build_elka/src/modules/Makefile	/^sensfusion6.s: sensfusion6.c.s$/;"	t
sensfusion6GetEulerRPY	src/modules/sensfusion6.c	/^void sensfusion6GetEulerRPY(float* roll, float* pitch, float* yaw)$/;"	f	typeref:typename:void
sensfusion6Init	src/modules/sensfusion6.c	/^void sensfusion6Init()$/;"	f	typeref:typename:void
sensfusion6Test	src/modules/sensfusion6.c	/^bool sensfusion6Test(void)$/;"	f	typeref:typename:bool
sensfusion6UpdateQ	src/modules/sensfusion6.c	/^void sensfusion6UpdateQ(float gx, float gy, float gz, float ax, float ay, float az, float dt)$/;"	f	typeref:typename:void
serial_close	src/elka_comm/common/basic_uart.cpp	/^int serial_close(int fd, int port_num) {$/;"	f	typeref:typename:int
serial_close	src/elka_comm/qurt/basic_uart.cpp	/^int serial_close(int fd, int port_num) {$/;"	f	typeref:typename:int
serial_open	src/elka_comm/common/basic_uart.cpp	/^int serial_open(int port_num, elka::SerialBuffer *tx_sb,$/;"	f	typeref:typename:int
serial_open	src/elka_comm/qurt/basic_uart.cpp	/^int serial_open(int port_num, elka::SerialBuffer *tx_sb,$/;"	f	typeref:typename:int
serial_path	src/elka_comm/common/basic_uart.cpp	/^const char *serial_path[MAX_UART_DEV_NUM] = {$/;"	v	typeref:typename:const char * []
serial_path	src/elka_comm/qurt/basic_uart.cpp	/^const char *serial_path[MAX_UART_DEV_NUM] = {$/;"	v	typeref:typename:const char * []
serial_read	src/elka_comm/common/basic_uart.cpp	/^int serial_read(int fd, int port_num, uint8_t *rx_buffer) {$/;"	f	typeref:typename:int
serial_read	src/elka_comm/qurt/basic_uart.cpp	/^int serial_read(int fd, int port_num, uint8_t *rx_buffer) {$/;"	f	typeref:typename:int
serial_read_write	src/elka_comm/common/basic_uart.cpp	/^int serial_read_write(int fd, int port_num,$/;"	f	typeref:typename:int
serial_read_write	src/elka_comm/qurt/basic_uart.cpp	/^int serial_read_write(int fd, int port_num,$/;"	f	typeref:typename:int
serial_write	src/elka_comm/common/basic_uart.cpp	/^int serial_write(int fd, int port_num,$/;"	f	typeref:typename:int
serial_write	src/elka_comm/qurt/basic_uart.cpp	/^int serial_write(int fd, int port_num,$/;"	f	typeref:typename:int
serialize_elka_msg	src/elka_comm/common/elka.cpp	/^void serialize_elka_msg(uint8_t *ret, elka_msg_s &elka_msg) {$/;"	f	typeref:typename:void
serialize_elka_msg_ack	src/elka_comm/common/elka.cpp	/^void serialize_elka_msg_ack(uint8_t *ret, elka_msg_ack_s &elka_msg) {$/;"	f	typeref:typename:void
set_blocking	src/elka_comm/common/basic_uart.cpp	/^void set_blocking(int fd, int should_block) {$/;"	f	typeref:typename:void
set_blocking	src/elka_comm/qurt/basic_uart.cpp	/^void set_blocking(int fd, int should_block) {$/;"	f	typeref:typename:void
set_depends	tools/genmsg/src/genmsg/msg_loader.py	/^    def set_depends(self, full_msg_type, dependencies):$/;"	m	class:MsgContext
set_dev_msg_part	src/elka_comm/common/elka_comm.cpp	/^uint16_t elka::CommPort::set_dev_msg_part($/;"	f	class:elka::CommPort	typeref:typename:uint16_t
set_dev_props_msg	src/elka_comm/common/elka_comm.cpp	/^void elka::CommPort::set_dev_props_msg($/;"	f	class:elka::CommPort	typeref:typename:void
set_dev_state_msg	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::set_dev_state_msg($/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
set_dev_state_msg	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::set_dev_state_msg($/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
set_dev_state_msg	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::set_dev_state_msg($/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
set_dev_state_msg	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::set_dev_state_msg($/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
set_file	tools/genmsg/src/genmsg/msg_loader.py	/^    def set_file(self, full_msg_type, file_path):$/;"	m	class:MsgContext
set_interface_attribs	src/elka_comm/common/basic_uart.cpp	/^int set_interface_attribs(int fd, int baud, int parity) {$/;"	f	typeref:typename:int
set_interface_attribs	src/elka_comm/qurt/basic_uart.cpp	/^int set_interface_attribs(int fd, int baud, int parity) {$/;"	f	typeref:typename:int
set_route_changed_msg	src/elka_comm/common/elka_comm.cpp	/^void elka::CommPort::set_route_changed_msg($/;"	f	class:elka::CommPort	typeref:typename:void
set_route_table_msg	src/elka_comm/common/elka_comm.cpp	/^void elka::CommPort::set_route_table_msg($/;"	f	class:elka::CommPort	typeref:typename:void
set_sock_opts	src/elka_comm/common/inet_comm.cpp	/^void set_sock_opts(int fd, uint8_t sock_side) {$/;"	f	typeref:typename:void
set_sock_opts	src/elka_comm/posix/inet_comm.cpp	/^void set_sock_opts(int fd, uint8_t sock_side) {$/;"	f	typeref:typename:void
set_state_msg	src/elka_comm/common/elka.h	/^inline void set_state_msg(elka_msg_s &elka_snd, uint8_t state,$/;"	f	typeref:typename:void
singlehtml	tools/genmsg/doc/Makefile	/^singlehtml:$/;"	t
snap_buf	inc/serial_tasks.h	/^rx_xbee snap_buf;$/;"	v	typeref:typename:rx_xbee
snapdragon_uart_main	src/elka_comm/qurt/snapdragon_uart.cpp	/^int snapdragon_uart_main(int argc, char *argv[]) {$/;"	f	typeref:typename:int
snd_id	src/elka_comm/common/elka.h	/^  dev_id_t snd_id, rcv_id;$/;"	m	struct:elka_msg_id_s	typeref:typename:dev_id_t
snd_params	src/elka_comm/common/elka.h	/^  uint8_t snd_params, type, length;$/;"	m	struct:elka_msg_id_s	typeref:typename:uint8_t
snd_params_s	src/elka_comm/common/elka.h	/^struct snd_params_s {$/;"	s
socket_close	src/elka_comm/common/inet_comm.cpp	/^int socket_close(int fd, uint8_t sock_side) {$/;"	f	typeref:typename:int
socket_close	src/elka_comm/posix/inet_comm.cpp	/^int socket_close(int fd, uint8_t sock_side) {$/;"	f	typeref:typename:int
socket_loop	src/elka_comm/common/inet_comm.cpp	/^int socket_loop($/;"	f	typeref:typename:int
socket_loop	src/elka_comm/posix/inet_comm.cpp	/^int socket_loop($/;"	f	typeref:typename:int
socket_open	src/elka_comm/common/inet_comm.cpp	/^int socket_open($/;"	f	typeref:typename:int
socket_open	src/elka_comm/posix/inet_comm.cpp	/^int socket_open($/;"	f	typeref:typename:int
socket_proc_start	src/elka_comm/common/inet_comm.cpp	/^int socket_proc_start($/;"	f	typeref:typename:int
socket_proc_start	src/elka_comm/posix/inet_comm.cpp	/^int socket_proc_start($/;"	f	typeref:typename:int
socket_read	src/elka_comm/common/inet_comm.cpp	/^int socket_read($/;"	f	typeref:typename:int
socket_read	src/elka_comm/posix/inet_comm.cpp	/^int socket_read($/;"	f	typeref:typename:int
socket_read_elka_msg	src/elka_comm/common/inet_comm.cpp	/^int socket_read_elka_msg($/;"	f	typeref:typename:int
socket_read_elka_msg	src/elka_comm/posix/inet_comm.cpp	/^int socket_read_elka_msg($/;"	f	typeref:typename:int
socket_write	src/elka_comm/common/inet_comm.cpp	/^int socket_write($/;"	f	typeref:typename:int
socket_write	src/elka_comm/posix/inet_comm.cpp	/^int socket_write($/;"	f	typeref:typename:int
socket_write_elka_msg	src/elka_comm/common/inet_comm.cpp	/^int socket_write_elka_msg($/;"	f	typeref:typename:int
socket_write_elka_msg	src/elka_comm/posix/inet_comm.cpp	/^int socket_write_elka_msg($/;"	f	typeref:typename:int
sonar_timestamp	inc/drivers/px4flow.h	/^    uint32_t sonar_timestamp;\/\/ time since last sonar update [microseconds]$/;"	m	struct:i2c_integral_frame	typeref:typename:uint32_t
sonar_timestamp	inc/drivers/px4flow.h	/^    uint8_t sonar_timestamp;\/\/ time since last sonar update [milliseconds]$/;"	m	struct:i2c_frame	typeref:typename:uint8_t
source_suffix	tools/genmsg/doc/conf.py	/^source_suffix = '.rst'$/;"	v
spec	tools/genmsg/scripts/genmsg_check_deps.py	/^    spec = load_msg_from_file(msg_context, msg_file, full_type_name)$/;"	v
spec	tools/genmsg/scripts/genmsg_check_deps.py	/^    spec = load_srv_from_file(msg_context, msg_file, full_type_name)$/;"	v
spektrum_check	src/main.c	/^int spektrum_check;$/;"	v	typeref:typename:int
spektrum_ctl_port	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::spektrum_ctl_port($/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
spektrumchannel	inc/modules/stabilizer.h	/^uint16_t spektrumchannel[7];$/;"	v	typeref:typename:uint16_t[7]
spektrumchannel	src/main.c	/^uint16_t spektrumchannel[7];$/;"	v	typeref:typename:uint16_t[7]
spektrumqueue	src/main.c	/^xQueueHandle  tx1Queue,eulerqueue,spektrumqueue;$/;"	v	typeref:typename:xQueueHandle
spektrumqueue	src/modules/stabilizer.c	/^xQueueHandle  tx1Queue, eulerqueue,spektrumqueue;$/;"	v	typeref:typename:xQueueHandle
spiReceiveByte	src/drivers/nrf24l01.c	/^static char spiReceiveByte()$/;"	f	typeref:typename:char	file:
spiSendByte	src/drivers/nrf24l01.c	/^static char spiSendByte(char byte)$/;"	f	typeref:typename:char	file:
src/%.o	Debug/src/subdir.mk	/^src\/%.o: ..\/src\/%.c$/;"	t
src/FreeRTOS/%.o	Debug/src/FreeRTOS/subdir.mk	/^src\/FreeRTOS\/%.o: ..\/src\/FreeRTOS\/%.c$/;"	t
src/FreeRTOS/CMakeFiles/FreeRTOS.dir/rule	build_elka/src/FreeRTOS/Makefile	/^src\/FreeRTOS\/CMakeFiles\/FreeRTOS.dir\/rule:$/;"	t
src/FreeRTOS/GCC/ARM_CM4F/%.o	Debug/src/FreeRTOS/GCC/ARM_CM4F/subdir.mk	/^src\/FreeRTOS\/GCC\/ARM_CM4F\/%.o: ..\/src\/FreeRTOS\/GCC\/ARM_CM4F\/%.c$/;"	t
src/FreeRTOS/MemMang/%.o	Debug/src/FreeRTOS/MemMang/subdir.mk	/^src\/FreeRTOS\/MemMang\/%.o: ..\/src\/FreeRTOS\/MemMang\/%.c$/;"	t
src/STM32F4xx_StdPeriph_Driver/%.o	Debug/src/STM32F4xx_StdPeriph_Driver/subdir.mk	/^src\/STM32F4xx_StdPeriph_Driver\/%.o: ..\/src\/STM32F4xx_StdPeriph_Driver\/%.c$/;"	t
src/STM32F4xx_StdPeriph_Driver/CMakeFiles/STM32F4xx_StdPeriph_Driver.dir/rule	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^src\/STM32F4xx_StdPeriph_Driver\/CMakeFiles\/STM32F4xx_StdPeriph_Driver.dir\/rule:$/;"	t
src/_write.c.i	build_elka/Makefile	/^src\/_write.c.i:$/;"	t
src/_write.c.obj	build_elka/Makefile	/^src\/_write.c.obj:$/;"	t
src/_write.c.s	build_elka/Makefile	/^src\/_write.c.s:$/;"	t
src/_write.i	build_elka/Makefile	/^src\/_write.i: src\/_write.c.i$/;"	t
src/_write.obj	build_elka/Makefile	/^src\/_write.obj: src\/_write.c.obj$/;"	t
src/_write.s	build_elka/Makefile	/^src\/_write.s: src\/_write.c.s$/;"	t
src/debug.c.i	build_elka/Makefile	/^src\/debug.c.i:$/;"	t
src/debug.c.obj	build_elka/Makefile	/^src\/debug.c.obj:$/;"	t
src/debug.c.s	build_elka/Makefile	/^src\/debug.c.s:$/;"	t
src/debug.i	build_elka/Makefile	/^src\/debug.i: src\/debug.c.i$/;"	t
src/debug.obj	build_elka/Makefile	/^src\/debug.obj: src\/debug.c.obj$/;"	t
src/debug.s	build_elka/Makefile	/^src\/debug.s: src\/debug.c.s$/;"	t
src/drivers/%.o	Debug/src/drivers/subdir.mk	/^src\/drivers\/%.o: ..\/src\/drivers\/%.c$/;"	t
src/drivers/CMakeFiles/elka_drivers.dir/rule	build_elka/src/drivers/Makefile	/^src\/drivers\/CMakeFiles\/elka_drivers.dir\/rule:$/;"	t
src/elka_hal/%.o	Debug/src/elka_hal/subdir.mk	/^src\/elka_hal\/%.o: ..\/src\/elka_hal\/%.c$/;"	t
src/elka_hal/CMakeFiles/elka_hal.dir/rule	build_elka/src/elka_hal/Makefile	/^src\/elka_hal\/CMakeFiles\/elka_hal.dir\/rule:$/;"	t
src/hw_config.c.i	build_elka/Makefile	/^src\/hw_config.c.i:$/;"	t
src/hw_config.c.obj	build_elka/Makefile	/^src\/hw_config.c.obj:$/;"	t
src/hw_config.c.s	build_elka/Makefile	/^src\/hw_config.c.s:$/;"	t
src/hw_config.i	build_elka/Makefile	/^src\/hw_config.i: src\/hw_config.c.i$/;"	t
src/hw_config.obj	build_elka/Makefile	/^src\/hw_config.obj: src\/hw_config.c.obj$/;"	t
src/hw_config.s	build_elka/Makefile	/^src\/hw_config.s: src\/hw_config.c.s$/;"	t
src/main.c.i	build_elka/Makefile	/^src\/main.c.i:$/;"	t
src/main.c.obj	build_elka/Makefile	/^src\/main.c.obj:$/;"	t
src/main.c.s	build_elka/Makefile	/^src\/main.c.s:$/;"	t
src/main.i	build_elka/Makefile	/^src\/main.i: src\/main.c.i$/;"	t
src/main.obj	build_elka/Makefile	/^src\/main.obj: src\/main.c.obj$/;"	t
src/main.s	build_elka/Makefile	/^src\/main.s: src\/main.c.s$/;"	t
src/modules/%.o	Debug/src/modules/subdir.mk	/^src\/modules\/%.o: ..\/src\/modules\/%.c$/;"	t
src/modules/CMakeFiles/elka_modules.dir/rule	build_elka/src/modules/Makefile	/^src\/modules\/CMakeFiles\/elka_modules.dir\/rule:$/;"	t
src/startup/startup_stm32f4xx.i	build_elka/Makefile	/^src\/startup\/startup_stm32f4xx.i: src\/startup\/startup_stm32f4xx.s.i$/;"	t
src/startup/startup_stm32f4xx.obj	build_elka/Makefile	/^src\/startup\/startup_stm32f4xx.obj: src\/startup\/startup_stm32f4xx.s.obj$/;"	t
src/startup/startup_stm32f4xx.s	build_elka/Makefile	/^src\/startup\/startup_stm32f4xx.s: src\/startup\/startup_stm32f4xx.s.s$/;"	t
src/startup/startup_stm32f4xx.s.i	build_elka/Makefile	/^src\/startup\/startup_stm32f4xx.s.i:$/;"	t
src/startup/startup_stm32f4xx.s.obj	build_elka/Makefile	/^src\/startup\/startup_stm32f4xx.s.obj:$/;"	t
src/startup/startup_stm32f4xx.s.s	build_elka/Makefile	/^src\/startup\/startup_stm32f4xx.s.s:$/;"	t
src/utils/%.o	Debug/src/utils/subdir.mk	/^src\/utils\/%.o: ..\/src\/utils\/%.c$/;"	t
src/utils/CMakeFiles/elka_utils.dir/rule	build_elka/src/utils/Makefile	/^src\/utils\/CMakeFiles\/elka_utils.dir\/rule:$/;"	t
stabilizer.c.i	build_elka/src/modules/Makefile	/^stabilizer.c.i:$/;"	t
stabilizer.c.obj	build_elka/src/modules/Makefile	/^stabilizer.c.obj:$/;"	t
stabilizer.c.s	build_elka/src/modules/Makefile	/^stabilizer.c.s:$/;"	t
stabilizer.i	build_elka/src/modules/Makefile	/^stabilizer.i: stabilizer.c.i$/;"	t
stabilizer.obj	build_elka/src/modules/Makefile	/^stabilizer.obj: stabilizer.c.obj$/;"	t
stabilizer.s	build_elka/src/modules/Makefile	/^stabilizer.s: stabilizer.c.s$/;"	t
stabilizerInit	src/modules/stabilizer.c	/^void stabilizerInit(void)$/;"	f	typeref:typename:void
stabilizerTask	src/modules/stabilizer.c	/^static void stabilizerTask(void* param)$/;"	f	typeref:typename:void	file:
start_port	src/elka_comm/common/pyelka_common.h	/^  uint8_t start_port() override {$/;"	f	struct:elka::PyCommPort	typeref:typename:uint8_t
start_port	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::start_port() {$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
start_port	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::start_port() {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
start_port	src/elka_comm/gnd_station/pyelka_gnd_station.h	/^  uint8_t start_port() override {$/;"	f	struct:elka::PyGroundPort	typeref:typename:uint8_t
start_port	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::start_port() {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
start_port	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::start_port() {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
start_receive	src/elka_comm/common/boost_uart.cpp	/^void SerialHandler::start_receive() {$/;"	f	class:SerialHandler	typeref:typename:void
static	src/FreeRTOS/croutine.c	/^	#define static$/;"	d	file:
static	src/FreeRTOS/tasks.c	/^	#define static$/;"	d	file:
stm32f4_discovery.c.i	build_elka/src/utils/Makefile	/^stm32f4_discovery.c.i:$/;"	t
stm32f4_discovery.c.obj	build_elka/src/utils/Makefile	/^stm32f4_discovery.c.obj:$/;"	t
stm32f4_discovery.c.s	build_elka/src/utils/Makefile	/^stm32f4_discovery.c.s:$/;"	t
stm32f4_discovery.i	build_elka/src/utils/Makefile	/^stm32f4_discovery.i: stm32f4_discovery.c.i$/;"	t
stm32f4_discovery.obj	build_elka/src/utils/Makefile	/^stm32f4_discovery.obj: stm32f4_discovery.c.obj$/;"	t
stm32f4_discovery.s	build_elka/src/utils/Makefile	/^stm32f4_discovery.s: stm32f4_discovery.c.s$/;"	t
stm32f4_discovery_lis302dl.c.i	build_elka/src/utils/Makefile	/^stm32f4_discovery_lis302dl.c.i:$/;"	t
stm32f4_discovery_lis302dl.c.obj	build_elka/src/utils/Makefile	/^stm32f4_discovery_lis302dl.c.obj:$/;"	t
stm32f4_discovery_lis302dl.c.s	build_elka/src/utils/Makefile	/^stm32f4_discovery_lis302dl.c.s:$/;"	t
stm32f4_discovery_lis302dl.i	build_elka/src/utils/Makefile	/^stm32f4_discovery_lis302dl.i: stm32f4_discovery_lis302dl.c.i$/;"	t
stm32f4_discovery_lis302dl.obj	build_elka/src/utils/Makefile	/^stm32f4_discovery_lis302dl.obj: stm32f4_discovery_lis302dl.c.obj$/;"	t
stm32f4_discovery_lis302dl.s	build_elka/src/utils/Makefile	/^stm32f4_discovery_lis302dl.s: stm32f4_discovery_lis302dl.c.s$/;"	t
stm32f4xx_adc.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_adc.c.i:$/;"	t
stm32f4xx_adc.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_adc.c.obj:$/;"	t
stm32f4xx_adc.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_adc.c.s:$/;"	t
stm32f4xx_adc.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_adc.i: stm32f4xx_adc.c.i$/;"	t
stm32f4xx_adc.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_adc.obj: stm32f4xx_adc.c.obj$/;"	t
stm32f4xx_adc.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_adc.s: stm32f4xx_adc.c.s$/;"	t
stm32f4xx_can.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_can.c.i:$/;"	t
stm32f4xx_can.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_can.c.obj:$/;"	t
stm32f4xx_can.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_can.c.s:$/;"	t
stm32f4xx_can.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_can.i: stm32f4xx_can.c.i$/;"	t
stm32f4xx_can.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_can.obj: stm32f4xx_can.c.obj$/;"	t
stm32f4xx_can.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_can.s: stm32f4xx_can.c.s$/;"	t
stm32f4xx_crc.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_crc.c.i:$/;"	t
stm32f4xx_crc.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_crc.c.obj:$/;"	t
stm32f4xx_crc.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_crc.c.s:$/;"	t
stm32f4xx_crc.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_crc.i: stm32f4xx_crc.c.i$/;"	t
stm32f4xx_crc.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_crc.obj: stm32f4xx_crc.c.obj$/;"	t
stm32f4xx_crc.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_crc.s: stm32f4xx_crc.c.s$/;"	t
stm32f4xx_cryp.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp.c.i:$/;"	t
stm32f4xx_cryp.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp.c.obj:$/;"	t
stm32f4xx_cryp.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp.c.s:$/;"	t
stm32f4xx_cryp.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp.i: stm32f4xx_cryp.c.i$/;"	t
stm32f4xx_cryp.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp.obj: stm32f4xx_cryp.c.obj$/;"	t
stm32f4xx_cryp.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp.s: stm32f4xx_cryp.c.s$/;"	t
stm32f4xx_cryp_aes.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_aes.c.i:$/;"	t
stm32f4xx_cryp_aes.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_aes.c.obj:$/;"	t
stm32f4xx_cryp_aes.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_aes.c.s:$/;"	t
stm32f4xx_cryp_aes.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_aes.i: stm32f4xx_cryp_aes.c.i$/;"	t
stm32f4xx_cryp_aes.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_aes.obj: stm32f4xx_cryp_aes.c.obj$/;"	t
stm32f4xx_cryp_aes.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_aes.s: stm32f4xx_cryp_aes.c.s$/;"	t
stm32f4xx_cryp_des.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_des.c.i:$/;"	t
stm32f4xx_cryp_des.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_des.c.obj:$/;"	t
stm32f4xx_cryp_des.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_des.c.s:$/;"	t
stm32f4xx_cryp_des.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_des.i: stm32f4xx_cryp_des.c.i$/;"	t
stm32f4xx_cryp_des.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_des.obj: stm32f4xx_cryp_des.c.obj$/;"	t
stm32f4xx_cryp_des.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_des.s: stm32f4xx_cryp_des.c.s$/;"	t
stm32f4xx_cryp_tdes.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_tdes.c.i:$/;"	t
stm32f4xx_cryp_tdes.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_tdes.c.obj:$/;"	t
stm32f4xx_cryp_tdes.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_tdes.c.s:$/;"	t
stm32f4xx_cryp_tdes.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_tdes.i: stm32f4xx_cryp_tdes.c.i$/;"	t
stm32f4xx_cryp_tdes.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_tdes.obj: stm32f4xx_cryp_tdes.c.obj$/;"	t
stm32f4xx_cryp_tdes.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_cryp_tdes.s: stm32f4xx_cryp_tdes.c.s$/;"	t
stm32f4xx_dac.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dac.c.i:$/;"	t
stm32f4xx_dac.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dac.c.obj:$/;"	t
stm32f4xx_dac.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dac.c.s:$/;"	t
stm32f4xx_dac.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dac.i: stm32f4xx_dac.c.i$/;"	t
stm32f4xx_dac.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dac.obj: stm32f4xx_dac.c.obj$/;"	t
stm32f4xx_dac.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dac.s: stm32f4xx_dac.c.s$/;"	t
stm32f4xx_dbgmcu.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dbgmcu.c.i:$/;"	t
stm32f4xx_dbgmcu.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dbgmcu.c.obj:$/;"	t
stm32f4xx_dbgmcu.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dbgmcu.c.s:$/;"	t
stm32f4xx_dbgmcu.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dbgmcu.i: stm32f4xx_dbgmcu.c.i$/;"	t
stm32f4xx_dbgmcu.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dbgmcu.obj: stm32f4xx_dbgmcu.c.obj$/;"	t
stm32f4xx_dbgmcu.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dbgmcu.s: stm32f4xx_dbgmcu.c.s$/;"	t
stm32f4xx_dcmi.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dcmi.c.i:$/;"	t
stm32f4xx_dcmi.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dcmi.c.obj:$/;"	t
stm32f4xx_dcmi.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dcmi.c.s:$/;"	t
stm32f4xx_dcmi.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dcmi.i: stm32f4xx_dcmi.c.i$/;"	t
stm32f4xx_dcmi.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dcmi.obj: stm32f4xx_dcmi.c.obj$/;"	t
stm32f4xx_dcmi.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dcmi.s: stm32f4xx_dcmi.c.s$/;"	t
stm32f4xx_dma.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dma.c.i:$/;"	t
stm32f4xx_dma.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dma.c.obj:$/;"	t
stm32f4xx_dma.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dma.c.s:$/;"	t
stm32f4xx_dma.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dma.i: stm32f4xx_dma.c.i$/;"	t
stm32f4xx_dma.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dma.obj: stm32f4xx_dma.c.obj$/;"	t
stm32f4xx_dma.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_dma.s: stm32f4xx_dma.c.s$/;"	t
stm32f4xx_exti.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_exti.c.i:$/;"	t
stm32f4xx_exti.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_exti.c.obj:$/;"	t
stm32f4xx_exti.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_exti.c.s:$/;"	t
stm32f4xx_exti.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_exti.i: stm32f4xx_exti.c.i$/;"	t
stm32f4xx_exti.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_exti.obj: stm32f4xx_exti.c.obj$/;"	t
stm32f4xx_exti.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_exti.s: stm32f4xx_exti.c.s$/;"	t
stm32f4xx_flash.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_flash.c.i:$/;"	t
stm32f4xx_flash.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_flash.c.obj:$/;"	t
stm32f4xx_flash.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_flash.c.s:$/;"	t
stm32f4xx_flash.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_flash.i: stm32f4xx_flash.c.i$/;"	t
stm32f4xx_flash.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_flash.obj: stm32f4xx_flash.c.obj$/;"	t
stm32f4xx_flash.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_flash.s: stm32f4xx_flash.c.s$/;"	t
stm32f4xx_fsmc.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_fsmc.c.i:$/;"	t
stm32f4xx_fsmc.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_fsmc.c.obj:$/;"	t
stm32f4xx_fsmc.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_fsmc.c.s:$/;"	t
stm32f4xx_fsmc.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_fsmc.i: stm32f4xx_fsmc.c.i$/;"	t
stm32f4xx_fsmc.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_fsmc.obj: stm32f4xx_fsmc.c.obj$/;"	t
stm32f4xx_fsmc.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_fsmc.s: stm32f4xx_fsmc.c.s$/;"	t
stm32f4xx_gpio.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_gpio.c.i:$/;"	t
stm32f4xx_gpio.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_gpio.c.obj:$/;"	t
stm32f4xx_gpio.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_gpio.c.s:$/;"	t
stm32f4xx_gpio.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_gpio.i: stm32f4xx_gpio.c.i$/;"	t
stm32f4xx_gpio.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_gpio.obj: stm32f4xx_gpio.c.obj$/;"	t
stm32f4xx_gpio.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_gpio.s: stm32f4xx_gpio.c.s$/;"	t
stm32f4xx_hash.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash.c.i:$/;"	t
stm32f4xx_hash.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash.c.obj:$/;"	t
stm32f4xx_hash.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash.c.s:$/;"	t
stm32f4xx_hash.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash.i: stm32f4xx_hash.c.i$/;"	t
stm32f4xx_hash.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash.obj: stm32f4xx_hash.c.obj$/;"	t
stm32f4xx_hash.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash.s: stm32f4xx_hash.c.s$/;"	t
stm32f4xx_hash_md5.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_md5.c.i:$/;"	t
stm32f4xx_hash_md5.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_md5.c.obj:$/;"	t
stm32f4xx_hash_md5.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_md5.c.s:$/;"	t
stm32f4xx_hash_md5.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_md5.i: stm32f4xx_hash_md5.c.i$/;"	t
stm32f4xx_hash_md5.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_md5.obj: stm32f4xx_hash_md5.c.obj$/;"	t
stm32f4xx_hash_md5.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_md5.s: stm32f4xx_hash_md5.c.s$/;"	t
stm32f4xx_hash_sha1.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_sha1.c.i:$/;"	t
stm32f4xx_hash_sha1.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_sha1.c.obj:$/;"	t
stm32f4xx_hash_sha1.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_sha1.c.s:$/;"	t
stm32f4xx_hash_sha1.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_sha1.i: stm32f4xx_hash_sha1.c.i$/;"	t
stm32f4xx_hash_sha1.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_sha1.obj: stm32f4xx_hash_sha1.c.obj$/;"	t
stm32f4xx_hash_sha1.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_hash_sha1.s: stm32f4xx_hash_sha1.c.s$/;"	t
stm32f4xx_i2c.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_i2c.c.i:$/;"	t
stm32f4xx_i2c.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_i2c.c.obj:$/;"	t
stm32f4xx_i2c.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_i2c.c.s:$/;"	t
stm32f4xx_i2c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_i2c.i: stm32f4xx_i2c.c.i$/;"	t
stm32f4xx_i2c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_i2c.obj: stm32f4xx_i2c.c.obj$/;"	t
stm32f4xx_i2c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_i2c.s: stm32f4xx_i2c.c.s$/;"	t
stm32f4xx_it.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_it.c.i:$/;"	t
stm32f4xx_it.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_it.c.obj:$/;"	t
stm32f4xx_it.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_it.c.s:$/;"	t
stm32f4xx_it.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_it.i: stm32f4xx_it.c.i$/;"	t
stm32f4xx_it.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_it.obj: stm32f4xx_it.c.obj$/;"	t
stm32f4xx_it.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_it.s: stm32f4xx_it.c.s$/;"	t
stm32f4xx_iwdg.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_iwdg.c.i:$/;"	t
stm32f4xx_iwdg.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_iwdg.c.obj:$/;"	t
stm32f4xx_iwdg.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_iwdg.c.s:$/;"	t
stm32f4xx_iwdg.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_iwdg.i: stm32f4xx_iwdg.c.i$/;"	t
stm32f4xx_iwdg.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_iwdg.obj: stm32f4xx_iwdg.c.obj$/;"	t
stm32f4xx_iwdg.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_iwdg.s: stm32f4xx_iwdg.c.s$/;"	t
stm32f4xx_pwr.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_pwr.c.i:$/;"	t
stm32f4xx_pwr.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_pwr.c.obj:$/;"	t
stm32f4xx_pwr.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_pwr.c.s:$/;"	t
stm32f4xx_pwr.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_pwr.i: stm32f4xx_pwr.c.i$/;"	t
stm32f4xx_pwr.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_pwr.obj: stm32f4xx_pwr.c.obj$/;"	t
stm32f4xx_pwr.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_pwr.s: stm32f4xx_pwr.c.s$/;"	t
stm32f4xx_rcc.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rcc.c.i:$/;"	t
stm32f4xx_rcc.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rcc.c.obj:$/;"	t
stm32f4xx_rcc.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rcc.c.s:$/;"	t
stm32f4xx_rcc.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rcc.i: stm32f4xx_rcc.c.i$/;"	t
stm32f4xx_rcc.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rcc.obj: stm32f4xx_rcc.c.obj$/;"	t
stm32f4xx_rcc.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rcc.s: stm32f4xx_rcc.c.s$/;"	t
stm32f4xx_rng.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rng.c.i:$/;"	t
stm32f4xx_rng.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rng.c.obj:$/;"	t
stm32f4xx_rng.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rng.c.s:$/;"	t
stm32f4xx_rng.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rng.i: stm32f4xx_rng.c.i$/;"	t
stm32f4xx_rng.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rng.obj: stm32f4xx_rng.c.obj$/;"	t
stm32f4xx_rng.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rng.s: stm32f4xx_rng.c.s$/;"	t
stm32f4xx_rtc.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rtc.c.i:$/;"	t
stm32f4xx_rtc.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rtc.c.obj:$/;"	t
stm32f4xx_rtc.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rtc.c.s:$/;"	t
stm32f4xx_rtc.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rtc.i: stm32f4xx_rtc.c.i$/;"	t
stm32f4xx_rtc.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rtc.obj: stm32f4xx_rtc.c.obj$/;"	t
stm32f4xx_rtc.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_rtc.s: stm32f4xx_rtc.c.s$/;"	t
stm32f4xx_sdio.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_sdio.c.i:$/;"	t
stm32f4xx_sdio.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_sdio.c.obj:$/;"	t
stm32f4xx_sdio.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_sdio.c.s:$/;"	t
stm32f4xx_sdio.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_sdio.i: stm32f4xx_sdio.c.i$/;"	t
stm32f4xx_sdio.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_sdio.obj: stm32f4xx_sdio.c.obj$/;"	t
stm32f4xx_sdio.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_sdio.s: stm32f4xx_sdio.c.s$/;"	t
stm32f4xx_spi.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_spi.c.i:$/;"	t
stm32f4xx_spi.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_spi.c.obj:$/;"	t
stm32f4xx_spi.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_spi.c.s:$/;"	t
stm32f4xx_spi.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_spi.i: stm32f4xx_spi.c.i$/;"	t
stm32f4xx_spi.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_spi.obj: stm32f4xx_spi.c.obj$/;"	t
stm32f4xx_spi.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_spi.s: stm32f4xx_spi.c.s$/;"	t
stm32f4xx_syscfg.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_syscfg.c.i:$/;"	t
stm32f4xx_syscfg.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_syscfg.c.obj:$/;"	t
stm32f4xx_syscfg.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_syscfg.c.s:$/;"	t
stm32f4xx_syscfg.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_syscfg.i: stm32f4xx_syscfg.c.i$/;"	t
stm32f4xx_syscfg.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_syscfg.obj: stm32f4xx_syscfg.c.obj$/;"	t
stm32f4xx_syscfg.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_syscfg.s: stm32f4xx_syscfg.c.s$/;"	t
stm32f4xx_tim.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_tim.c.i:$/;"	t
stm32f4xx_tim.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_tim.c.obj:$/;"	t
stm32f4xx_tim.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_tim.c.s:$/;"	t
stm32f4xx_tim.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_tim.i: stm32f4xx_tim.c.i$/;"	t
stm32f4xx_tim.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_tim.obj: stm32f4xx_tim.c.obj$/;"	t
stm32f4xx_tim.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_tim.s: stm32f4xx_tim.c.s$/;"	t
stm32f4xx_usart.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_usart.c.i:$/;"	t
stm32f4xx_usart.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_usart.c.obj:$/;"	t
stm32f4xx_usart.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_usart.c.s:$/;"	t
stm32f4xx_usart.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_usart.i: stm32f4xx_usart.c.i$/;"	t
stm32f4xx_usart.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_usart.obj: stm32f4xx_usart.c.obj$/;"	t
stm32f4xx_usart.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_usart.s: stm32f4xx_usart.c.s$/;"	t
stm32f4xx_wwdg.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_wwdg.c.i:$/;"	t
stm32f4xx_wwdg.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_wwdg.c.obj:$/;"	t
stm32f4xx_wwdg.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_wwdg.c.s:$/;"	t
stm32f4xx_wwdg.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_wwdg.i: stm32f4xx_wwdg.c.i$/;"	t
stm32f4xx_wwdg.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_wwdg.obj: stm32f4xx_wwdg.c.obj$/;"	t
stm32f4xx_wwdg.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^stm32f4xx_wwdg.s: stm32f4xx_wwdg.c.s$/;"	t
stop_elka_dev	src/elka_comm/posix/elka_manager.cpp	/^int elka::Manager::stop_elka_dev(int dev_num) {$/;"	f	class:elka::Manager	typeref:typename:int
stop_port	src/elka_comm/common/pyelka_common.h	/^  uint8_t stop_port() override {$/;"	f	struct:elka::PyCommPort	typeref:typename:uint8_t
stop_port	src/elka_comm/free_rtos/elka_devices.cpp	/^uint8_t elka::ELKAPort::stop_port() {$/;"	f	class:elka::ELKAPort	typeref:typename:uint8_t
stop_port	src/elka_comm/gnd_station/elka_devices.cpp	/^uint8_t elka::GroundPort::stop_port() {$/;"	f	class:elka::GroundPort	typeref:typename:uint8_t
stop_port	src/elka_comm/gnd_station/pyelka_gnd_station.h	/^  uint8_t stop_port() override {$/;"	f	struct:elka::PyGroundPort	typeref:typename:uint8_t
stop_port	src/elka_comm/posix/elka_devices.cpp	/^uint8_t elka::PX4Port::stop_port() {$/;"	f	class:elka::PX4Port	typeref:typename:uint8_t
stop_port	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uint8_t uart::UARTPort::stop_port() {$/;"	f	class:uart::UARTPort	typeref:typename:uint8_t
stop_uart_dev	src/elka_comm/qurt/snapdragon_uart_manager.cpp	/^void uart::Manager::stop_uart_dev(uint8_t port_num) {$/;"	f	class:uart::Manager	typeref:typename:void
sub_test_MsgSpec	tools/genmsg/test/test_genmsg_msgs.py	/^    def sub_test_MsgSpec(types, names, constants, text, full_name, has_header):$/;"	f	function:test_MsgSpec	file:
system/src/cmsis/%.o	Debug/system/src/cmsis/subdir.mk	/^system\/src\/cmsis\/%.o: ..\/system\/src\/cmsis\/%.c$/;"	t
system/src/cortexm/%.o	Debug/system/src/cortexm/subdir.mk	/^system\/src\/cortexm\/%.o: ..\/system\/src\/cortexm\/%.c$/;"	t
system/src/diag/%.o	Debug/system/src/diag/subdir.mk	/^system\/src\/diag\/%.o: ..\/system\/src\/diag\/%.c$/;"	t
system/src/newlib/%.o	Debug/system/src/newlib/subdir.mk	/^system\/src\/newlib\/%.o: ..\/system\/src\/newlib\/%.c$/;"	t
system/src/newlib/%.o	Debug/system/src/newlib/subdir.mk	/^system\/src\/newlib\/%.o: ..\/system\/src\/newlib\/%.cpp$/;"	t
system/src/newlib/_startup.o	Debug/system/src/newlib/subdir.mk	/^system\/src\/newlib\/_startup.o: ..\/system\/src\/newlib\/_startup.c$/;"	t
system/src/stm32f4-hal/%.o	Debug/system/src/stm32f4-hal/subdir.mk	/^system\/src\/stm32f4-hal\/%.o: ..\/system\/src\/stm32f4-hal\/%.c$/;"	t
system_stm32f4xx.c.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^system_stm32f4xx.c.i:$/;"	t
system_stm32f4xx.c.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^system_stm32f4xx.c.obj:$/;"	t
system_stm32f4xx.c.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^system_stm32f4xx.c.s:$/;"	t
system_stm32f4xx.i	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^system_stm32f4xx.i: system_stm32f4xx.c.i$/;"	t
system_stm32f4xx.obj	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^system_stm32f4xx.obj: system_stm32f4xx.c.obj$/;"	t
system_stm32f4xx.s	build_elka/src/STM32F4xx_StdPeriph_Driver/Makefile	/^system_stm32f4xx.s: system_stm32f4xx.c.s$/;"	t
t_sens	src/modules/stabilizer.c	/^int8_t t_sens = 10;\/\/10$/;"	v	typeref:typename:int8_t
tail	src/modules/stabilizer.c	/^uint32_t tail;$/;"	v	typeref:typename:uint32_t
taskDISABLE_INTERRUPTS	inc/FreeRTOS/task.h	/^#define taskDISABLE_INTERRUPTS(/;"	d
taskENABLE_INTERRUPTS	inc/FreeRTOS/task.h	/^#define taskENABLE_INTERRUPTS(/;"	d
taskENTER_CRITICAL	inc/FreeRTOS/task.h	/^#define taskENTER_CRITICAL(/;"	d
taskEXIT_CRITICAL	inc/FreeRTOS/task.h	/^#define taskEXIT_CRITICAL(/;"	d
taskFIRST_CHECK_FOR_STACK_OVERFLOW	inc/FreeRTOS/StackMacros.h	/^	#define taskFIRST_CHECK_FOR_STACK_OVERFLOW(/;"	d
taskSCHEDULER_NOT_STARTED	inc/FreeRTOS/task.h	/^#define taskSCHEDULER_NOT_STARTED	/;"	d
taskSCHEDULER_RUNNING	inc/FreeRTOS/task.h	/^#define taskSCHEDULER_RUNNING	/;"	d
taskSCHEDULER_SUSPENDED	inc/FreeRTOS/task.h	/^#define taskSCHEDULER_SUSPENDED	/;"	d
taskSECOND_CHECK_FOR_STACK_OVERFLOW	inc/FreeRTOS/StackMacros.h	/^	#define taskSECOND_CHECK_FOR_STACK_OVERFLOW(/;"	d
taskYIELD	inc/FreeRTOS/task.h	/^#define taskYIELD(/;"	d
tasks.c.i	build_elka/src/FreeRTOS/Makefile	/^tasks.c.i:$/;"	t
tasks.c.obj	build_elka/src/FreeRTOS/Makefile	/^tasks.c.obj:$/;"	t
tasks.c.s	build_elka/src/FreeRTOS/Makefile	/^tasks.c.s:$/;"	t
tasks.i	build_elka/src/FreeRTOS/Makefile	/^tasks.i: tasks.c.i$/;"	t
tasks.obj	build_elka/src/FreeRTOS/Makefile	/^tasks.obj: tasks.c.obj$/;"	t
tasks.s	build_elka/src/FreeRTOS/Makefile	/^tasks.s: tasks.c.s$/;"	t
templates_path	tools/genmsg/doc/conf.py	/^templates_path = ['_templates']$/;"	v
test_Constant	tools/genmsg/test/test_genmsg_msgs.py	/^def test_Constant():$/;"	f
test_Field	tools/genmsg/test/test_genmsg_msgs.py	/^def test_Field():$/;"	f
test_MsgContext	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_MsgContext():$/;"	f
test_MsgSpec	tools/genmsg/test/test_genmsg_msgs.py	/^def test_MsgSpec():$/;"	f
test_SrvSpec	tools/genmsg/test/test_genmsg_srvs.py	/^def test_SrvSpec():$/;"	f
test__convert_constant_value	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test__convert_constant_value():$/;"	f
test__load_constant_line	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test__load_constant_line():$/;"	f
test__load_field_line	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test__load_field_line():$/;"	f
test_bare_msg_type	tools/genmsg/test/test_genmsg_msgs.py	/^def test_bare_msg_type():$/;"	f
test_compute_full_text	tools/genmsg/test/test_genmsg_gentools.py	/^def test_compute_full_text():$/;"	f
test_compute_md5_text	tools/genmsg/test/test_genmsg_gentools.py	/^def test_compute_md5_text():$/;"	f
test_exceptions	tools/genmsg/test/test_genmsg_base.py	/^def test_exceptions():$/;"	f
test_exceptions	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_exceptions():$/;"	f
test_get_msg_file	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_get_msg_file():$/;"	f
test_get_srv_file	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_get_srv_file():$/;"	f
test_includepath_to_dict	tools/genmsg/test/test_genmsg_command_line.py	/^def test_includepath_to_dict():$/;"	f
test_is_legal_resource_base_name	tools/genmsg/test/test_genmsg_names.py	/^def test_is_legal_resource_base_name():$/;"	f
test_is_legal_resource_name	tools/genmsg/test/test_genmsg_names.py	/^def test_is_legal_resource_name():$/;"	f
test_is_valid_constant_type	tools/genmsg/test/test_genmsg_msgs.py	/^def test_is_valid_constant_type():$/;"	f
test_is_valid_msg_type	tools/genmsg/test/test_genmsg_msgs.py	/^def test_is_valid_msg_type():$/;"	f
test_load_depends_msg	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_load_depends_msg():$/;"	f
test_load_depends_srv	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_load_depends_srv():$/;"	f
test_load_msg_by_type	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_load_msg_by_type():$/;"	f
test_load_msg_depends	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_load_msg_depends():$/;"	f
test_load_msg_depends_stamped	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_load_msg_depends_stamped():$/;"	f
test_load_msg_from_file	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_load_msg_from_file():$/;"	f
test_load_msg_from_string	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_load_msg_from_string():$/;"	f
test_load_msg_from_string_TestString	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_load_msg_from_string_TestString():$/;"	f
test_load_srv_by_type	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_load_srv_by_type():$/;"	f
test_load_srv_from_file	tools/genmsg/test/test_genmsg_msg_loader.py	/^def test_load_srv_from_file():$/;"	f
test_log	tools/genmsg/test/test_genmsg_base.py	/^def test_log():$/;"	f
test_md5_equals	tools/genmsg/test/test_genmsg_gentools.py	/^def test_md5_equals():$/;"	f
test_md5_not_equals	tools/genmsg/test/test_genmsg_gentools.py	/^def test_md5_not_equals():$/;"	f
test_normalize_package_context	tools/genmsg/test/test_genmsg_names.py	/^def test_normalize_package_context():$/;"	f
test_package_resource_name	tools/genmsg/test/test_genmsg_names.py	/^def test_package_resource_name():$/;"	f
test_parse_type	tools/genmsg/test/test_genmsg_msgs.py	/^def test_parse_type():$/;"	f
test_plog	tools/genmsg/test/test_genmsg_base.py	/^def test_plog():$/;"	f
test_resolve_type	tools/genmsg/test/test_genmsg_msgs.py	/^def test_resolve_type():$/;"	f
test_resource_name	tools/genmsg/test/test_genmsg_names.py	/^def test_resource_name():$/;"	f
test_resource_name_base	tools/genmsg/test/test_genmsg_names.py	/^def test_resource_name_base():$/;"	f
test_resource_name_package	tools/genmsg/test/test_genmsg_names.py	/^def test_resource_name_package():$/;"	f
texinfo_documents	tools/genmsg/doc/conf.py	/^texinfo_documents = [$/;"	v
text	tools/genmsg/doc/Makefile	/^text:$/;"	t
theta	src/modules/stabilizer.c	/^float theta;$/;"	v	typeref:typename:float
thread_running	src/elka_comm/posix/elka_posix.cpp	/^static volatile bool thread_running[2];$/;"	v	typeref:typename:volatile bool[2]	file:
thread_running	src/elka_comm/qurt/snapdragon_uart.cpp	/^static volatile bool thread_running[2];$/;"	v	typeref:typename:volatile bool[2]	file:
thread_should_exit	src/elka_comm/posix/elka_posix.cpp	/^static volatile bool thread_should_exit[2];$/;"	v	typeref:typename:volatile bool[2]	file:
thread_should_exit	src/elka_comm/qurt/snapdragon_uart.cpp	/^static volatile bool thread_should_exit[2];$/;"	v	typeref:typename:volatile bool[2]	file:
thrust_sens	src/modules/stabilizer.c	/^float thrust_sens = 1.0;$/;"	v	typeref:typename:float
timers.c.i	build_elka/src/FreeRTOS/Makefile	/^timers.c.i:$/;"	t
timers.c.obj	build_elka/src/FreeRTOS/Makefile	/^timers.c.obj:$/;"	t
timers.c.s	build_elka/src/FreeRTOS/Makefile	/^timers.c.s:$/;"	t
timers.i	build_elka/src/FreeRTOS/Makefile	/^timers.i: timers.c.i$/;"	t
timers.obj	build_elka/src/FreeRTOS/Makefile	/^timers.obj: timers.c.obj$/;"	t
timers.s	build_elka/src/FreeRTOS/Makefile	/^timers.s: timers.c.s$/;"	t
tmrCOMMAND_CHANGE_PERIOD	inc/FreeRTOS/timers.h	/^#define tmrCOMMAND_CHANGE_PERIOD	/;"	d
tmrCOMMAND_DELETE	inc/FreeRTOS/timers.h	/^#define tmrCOMMAND_DELETE	/;"	d
tmrCOMMAND_START	inc/FreeRTOS/timers.h	/^#define tmrCOMMAND_START	/;"	d
tmrCOMMAND_STOP	inc/FreeRTOS/timers.h	/^#define tmrCOMMAND_STOP	/;"	d
tmrNO_DELAY	src/FreeRTOS/timers.c	/^#define tmrNO_DELAY	/;"	d	file:
tmrTIMER_CALLBACK	inc/FreeRTOS/timers.h	/^typedef void (*tmrTIMER_CALLBACK)( xTimerHandle xTimer );$/;"	t	typeref:typename:void (*)(xTimerHandle xTimer)
tmrTimerControl	src/FreeRTOS/timers.c	/^typedef struct tmrTimerControl$/;"	s	file:
tmrTimerQueueMessage	src/FreeRTOS/timers.c	/^typedef struct tmrTimerQueueMessage$/;"	s	file:
traceBLOCKING_ON_QUEUE_RECEIVE	inc/FreeRTOS/FreeRTOS.h	/^	#define traceBLOCKING_ON_QUEUE_RECEIVE(/;"	d
traceBLOCKING_ON_QUEUE_SEND	inc/FreeRTOS/FreeRTOS.h	/^	#define traceBLOCKING_ON_QUEUE_SEND(/;"	d
traceCREATE_COUNTING_SEMAPHORE	inc/FreeRTOS/FreeRTOS.h	/^	#define traceCREATE_COUNTING_SEMAPHORE(/;"	d
traceCREATE_COUNTING_SEMAPHORE_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceCREATE_COUNTING_SEMAPHORE_FAILED(/;"	d
traceCREATE_MUTEX	inc/FreeRTOS/FreeRTOS.h	/^	#define traceCREATE_MUTEX(/;"	d
traceCREATE_MUTEX_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceCREATE_MUTEX_FAILED(/;"	d
traceEND	inc/FreeRTOS/FreeRTOS.h	/^	#define traceEND(/;"	d
traceGIVE_MUTEX_RECURSIVE	inc/FreeRTOS/FreeRTOS.h	/^	#define traceGIVE_MUTEX_RECURSIVE(/;"	d
traceGIVE_MUTEX_RECURSIVE_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceGIVE_MUTEX_RECURSIVE_FAILED(/;"	d
traceQUEUE_CREATE	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_CREATE(/;"	d
traceQUEUE_CREATE_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_CREATE_FAILED(/;"	d
traceQUEUE_DELETE	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_DELETE(/;"	d
traceQUEUE_PEEK	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_PEEK(/;"	d
traceQUEUE_RECEIVE	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_RECEIVE(/;"	d
traceQUEUE_RECEIVE_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_RECEIVE_FAILED(/;"	d
traceQUEUE_RECEIVE_FROM_ISR	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_RECEIVE_FROM_ISR(/;"	d
traceQUEUE_RECEIVE_FROM_ISR_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_RECEIVE_FROM_ISR_FAILED(/;"	d
traceQUEUE_SEND	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_SEND(/;"	d
traceQUEUE_SEND_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_SEND_FAILED(/;"	d
traceQUEUE_SEND_FROM_ISR	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_SEND_FROM_ISR(/;"	d
traceQUEUE_SEND_FROM_ISR_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceQUEUE_SEND_FROM_ISR_FAILED(/;"	d
traceSTART	inc/FreeRTOS/FreeRTOS.h	/^	#define traceSTART(/;"	d
traceTAKE_MUTEX_RECURSIVE	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTAKE_MUTEX_RECURSIVE(/;"	d
traceTAKE_MUTEX_RECURSIVE_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTAKE_MUTEX_RECURSIVE_FAILED(/;"	d
traceTASK_CREATE	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_CREATE(/;"	d
traceTASK_CREATE_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_CREATE_FAILED(/;"	d
traceTASK_DELAY	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_DELAY(/;"	d
traceTASK_DELAY_UNTIL	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_DELAY_UNTIL(/;"	d
traceTASK_DELETE	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_DELETE(/;"	d
traceTASK_INCREMENT_TICK	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_INCREMENT_TICK(/;"	d
traceTASK_PRIORITY_DISINHERIT	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_PRIORITY_DISINHERIT(/;"	d
traceTASK_PRIORITY_INHERIT	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_PRIORITY_INHERIT(/;"	d
traceTASK_PRIORITY_SET	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_PRIORITY_SET(/;"	d
traceTASK_RESUME	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_RESUME(/;"	d
traceTASK_RESUME_FROM_ISR	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_RESUME_FROM_ISR(/;"	d
traceTASK_SUSPEND	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_SUSPEND(/;"	d
traceTASK_SWITCHED_IN	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_SWITCHED_IN(/;"	d
traceTASK_SWITCHED_OUT	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTASK_SWITCHED_OUT(/;"	d
traceTIMER_COMMAND_RECEIVED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTIMER_COMMAND_RECEIVED(/;"	d
traceTIMER_COMMAND_SEND	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTIMER_COMMAND_SEND(/;"	d
traceTIMER_CREATE	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTIMER_CREATE(/;"	d
traceTIMER_CREATE_FAILED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTIMER_CREATE_FAILED(/;"	d
traceTIMER_EXPIRED	inc/FreeRTOS/FreeRTOS.h	/^	#define traceTIMER_EXPIRED(/;"	d
trimLeftServo	src/modules/stabilizer.c	/^int16_t trimLeftServo = 1500;$/;"	v	typeref:typename:int16_t
trimPitch	src/modules/stabilizer.c	/^int16_t trimPitch = 0;$/;"	v	typeref:typename:int16_t
trimRightServo	src/modules/stabilizer.c	/^int16_t trimRightServo = 1500;$/;"	v	typeref:typename:int16_t
trimRoll	src/modules/stabilizer.c	/^int16_t trimRoll = 0;$/;"	v	typeref:typename:int16_t
trimThrust	src/modules/stabilizer.c	/^int16_t trimThrust = 900; \/\/900$/;"	v	typeref:typename:int16_t
trimYaw	src/modules/stabilizer.c	/^int16_t trimYaw = 0;$/;"	v	typeref:typename:int16_t
true	inc/stdbool.h	/^#define true	/;"	d
tskBLOCKED_CHAR	src/FreeRTOS/tasks.c	/^#define tskBLOCKED_CHAR	/;"	d	file:
tskDELETED_CHAR	src/FreeRTOS/tasks.c	/^#define tskDELETED_CHAR	/;"	d	file:
tskIDLE_PRIORITY	inc/FreeRTOS/task.h	/^#define tskIDLE_PRIORITY	/;"	d
tskIDLE_STACK_SIZE	src/FreeRTOS/tasks.c	/^#define tskIDLE_STACK_SIZE	/;"	d	file:
tskKERNEL_VERSION_NUMBER	inc/FreeRTOS/task.h	/^#define tskKERNEL_VERSION_NUMBER /;"	d
tskREADY_CHAR	src/FreeRTOS/tasks.c	/^#define tskREADY_CHAR	/;"	d	file:
tskSTACK_FILL_BYTE	src/FreeRTOS/tasks.c	/^#define tskSTACK_FILL_BYTE	/;"	d	file:
tskSUSPENDED_CHAR	src/FreeRTOS/tasks.c	/^#define tskSUSPENDED_CHAR	/;"	d	file:
tskTCB	src/FreeRTOS/tasks.c	/^} tskTCB;$/;"	t	typeref:struct:tskTaskControlBlock	file:
tskTaskControlBlock	src/FreeRTOS/tasks.c	/^typedef struct tskTaskControlBlock$/;"	s	file:
twist_with_covariance_stamped_full_text	tools/genmsg/test/test_genmsg_gentools.py	/^twist_with_covariance_stamped_full_text = """# This represents an estimate twist with reference /;"	v
twoKi	src/modules/sensfusion6.c	/^  float twoKi = TWO_KI_DEF;    \/\/ 2 * integral gain (Ki)$/;"	v	typeref:typename:float
twoKp	src/modules/sensfusion6.c	/^  float twoKp = TWO_KP_DEF;    \/\/ 2 * proportional gain (Kp)$/;"	v	typeref:typename:float
tx1Queue	src/main.c	/^xQueueHandle  tx1Queue,eulerqueue,spektrumqueue;$/;"	v	typeref:typename:xQueueHandle
tx1Queue	src/modules/stabilizer.c	/^xQueueHandle  tx1Queue, eulerqueue,spektrumqueue;$/;"	v	typeref:typename:xQueueHandle
txQueue_xbee	inc/serial_tasks.h	/^xQueueHandle txQueue_xbee;$/;"	v	typeref:typename:xQueueHandle
type	src/elka_comm/common/elka.h	/^  uint8_t snd_params, type, length;$/;"	m	struct:elka_msg_id_s	typeref:typename:uint8_t
type_caster	src/elka_comm/common/pyelka_common.cpp	/^	template <> struct type_caster<dev_id_t> {$/;"	s	namespace:pybind11::detail	file:
type_caster	src/elka_comm/common/pyelka_common.cpp	/^	template <> struct type_caster<msg_id_t> {$/;"	s	namespace:pybind11::detail	file:
type_caster	src/elka_comm/gnd_station/pyelka_gnd_station.cpp	/^	template <> struct type_caster<dev_id_t> {$/;"	s	namespace:pybind11::detail	file:
type_caster	src/elka_comm/gnd_station/pyelka_gnd_station.cpp	/^	template <> struct type_caster<msg_id_t> {$/;"	s	namespace:pybind11::detail	file:
type_caster	src/elka_comm/pyelka_comm.cpp	/^	template <> struct type_caster<dev_id_t> {$/;"	s	namespace:pybind11::detail	file:
type_caster	src/elka_comm/pyelka_comm.cpp	/^	template <> struct type_caster<msg_id_t> {$/;"	s	namespace:pybind11::detail	file:
u16	inc/CMSIS/core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit   /;"	m	union:__anon7471197e0d08::__anon7471197e0e0a	typeref:typename:__O uint16_t
u16	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef uint16_t u16;$/;"	t	typeref:typename:uint16_t
u32	inc/CMSIS/core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit   /;"	m	union:__anon7471197e0d08::__anon7471197e0e0a	typeref:typename:__O uint32_t
u32	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef uint32_t  u32;$/;"	t	typeref:typename:uint32_t
u64IdleTicks	src/main.c	/^uint64_t u64IdleTicks=0;    \/\/ Value of u64IdleTicksCnt is copied once per sec.$/;"	v	typeref:typename:uint64_t
u64IdleTicksCnt	src/main.c	/^uint64_t u64IdleTicksCnt=0; \/\/ Counts when the OS has no task to execute.$/;"	v	typeref:typename:uint64_t
u64Ticks	src/main.c	/^uint64_t u64Ticks=0;$/;"	v	typeref:typename:uint64_t
u8	inc/CMSIS/core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit    /;"	m	union:__anon7471197e0d08::__anon7471197e0e0a	typeref:typename:__O uint8_t
u8	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef uint8_t  u8;$/;"	t	typeref:typename:uint8_t
uart	src/elka_comm/qurt/snapdragon_uart_devices.h	/^namespace uart {$/;"	n
uart	src/elka_comm/qurt/snapdragon_uart_manager.h	/^namespace uart {$/;"	n
uartData	src/main.c	/^xQueueHandle xDebugQueue, uartData, adctransferQueue;$/;"	v	typeref:typename:xQueueHandle
uc16	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef const uint16_t uc16;  \/*!< Read Only *\/$/;"	t	typeref:typename:const uint16_t
uc32	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef const uint32_t uc32;  \/*!< Read Only *\/$/;"	t	typeref:typename:const uint32_t
uc8	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef const uint8_t uc8;   \/*!< Read Only *\/$/;"	t	typeref:typename:const uint8_t
ucHeap	src/FreeRTOS/MemMang/heap_1.c	/^	unsigned char ucHeap[ configTOTAL_HEAP_SIZE ];$/;"	m	union:xRTOS_HEAP	typeref:typename:unsigned char[]	file:
ucQueueGetQueueNumber	src/FreeRTOS/queue.c	/^	unsigned char ucQueueGetQueueNumber( xQueueHandle pxQueue )$/;"	f	typeref:typename:unsigned char
ucQueueGetQueueType	src/FreeRTOS/queue.c	/^	unsigned char ucQueueGetQueueType( xQueueHandle pxQueue )$/;"	f	typeref:typename:unsigned char
ucQueueNumber	src/FreeRTOS/queue.c	/^		unsigned char ucQueueNumber;$/;"	m	struct:QueueDefinition	typeref:typename:unsigned char	file:
ucQueueType	src/FreeRTOS/queue.c	/^		unsigned char ucQueueType;$/;"	m	struct:QueueDefinition	typeref:typename:unsigned char	file:
ulKernelPriority	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^const unsigned long ulKernelPriority = configKERNEL_INTERRUPT_PRIORITY;$/;"	v	typeref:typename:const unsigned long
ulLengthInBytes	inc/FreeRTOS/task.h	/^	unsigned long ulLengthInBytes;$/;"	m	struct:xMEMORY_REGION	typeref:typename:unsigned long
ulParameters	inc/FreeRTOS/task.h	/^	unsigned long ulParameters;$/;"	m	struct:xMEMORY_REGION	typeref:typename:unsigned long
ulRunTimeCounter	src/FreeRTOS/tasks.c	/^		unsigned long ulRunTimeCounter;		\/*< Used for calculating how much CPU time each task is util/;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned long	file:
ulTaskEndTrace	inc/FreeRTOS/mpu_wrappers.h	/^		#define ulTaskEndTrace	/;"	d
ulTaskSwitchedInTime	src/FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static unsigned long ulTaskSwitchedInTime = 0UL;	\/*< Holds the value of a time/;"	v	typeref:typename:PRIVILEGED_DATA unsigned long	file:
unresolved_types	tools/genmsg/scripts/genmsg_check_deps.py	/^    unresolved_types = spec.request.types + spec.response.types$/;"	v
unresolved_types	tools/genmsg/scripts/genmsg_check_deps.py	/^    unresolved_types = spec.types$/;"	v
update_time	src/elka_comm/free_rtos/elka_devices.cpp	/^void elka::ELKAPort::update_time() {$/;"	f	class:elka::ELKAPort	typeref:typename:void
update_time	src/elka_comm/gnd_station/elka_devices.cpp	/^void elka::GroundPort::update_time() {$/;"	f	class:elka::GroundPort	typeref:typename:void
update_time	src/elka_comm/posix/elka_devices.cpp	/^void elka::PX4Port::update_time() {$/;"	f	class:elka::PX4Port	typeref:typename:void
update_time	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^void uart::UARTPort::update_time() {$/;"	f	class:uart::UARTPort	typeref:typename:void
upload	Makefile	/^.PHONY upload:$/;"	t
upload	Makefile	/^upload:$/;"	t
upload	tools/genmsg/doc/Makefile	/^upload: html$/;"	t
upload-bin	Makefile	/^.PHONY upload-bin:$/;"	t
upload-bin	Makefile	/^upload-bin:$/;"	t
usStackDepth	inc/FreeRTOS/task.h	/^	unsigned short usStackDepth;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:unsigned short
usTaskCheckFreeStackSpace	src/FreeRTOS/tasks.c	/^	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )$/;"	f	typeref:typename:unsigned short	file:
usage	src/elka_comm/posix/elka_posix.cpp	/^void usage() {$/;"	f	typeref:typename:void
util_random	src/elka_comm/common/elka.cpp	/^uint16_t util_random(uint16_t min, uint16_t max) {$/;"	f	typeref:typename:uint16_t
util_srand	src/elka_comm/common/elka.cpp	/^void util_srand(uint16_t seed) {$/;"	f	typeref:typename:void
uxAutoReload	src/FreeRTOS/timers.c	/^	unsigned portBASE_TYPE	uxAutoReload;		\/*<< Set to pdTRUE if the timer should be automatically /;"	m	struct:tmrTimerControl	typeref:typename:unsigned portBASE_TYPE	file:
uxBasePriority	src/FreeRTOS/tasks.c	/^		unsigned portBASE_TYPE uxBasePriority;	\/*< The priority last assigned to the task - used by t/;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	src/FreeRTOS/tasks.c	/^		unsigned portBASE_TYPE uxCriticalNesting;$/;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned portBASE_TYPE	file:
uxCurrentNumberOfTasks	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile unsigned portBASE_TYPE uxCurrentNumberOfTasks 	= ( unsigned port/;"	v	typeref:typename:PRIVILEGED_DATA volatile unsigned portBASE_TYPE	file:
uxIndex	inc/FreeRTOS/croutine.h	/^	unsigned portBASE_TYPE 	uxIndex;			\/*< Used to distinguish between co-routines when multiple c/;"	m	struct:corCoRoutineControlBlock	typeref:typename:unsigned portBASE_TYPE
uxItemSize	src/FreeRTOS/queue.c	/^	unsigned portBASE_TYPE uxItemSize;		\/*< The size of each items that the queue will hold. *\/$/;"	m	struct:QueueDefinition	typeref:typename:unsigned portBASE_TYPE	file:
uxLength	src/FreeRTOS/queue.c	/^	unsigned portBASE_TYPE uxLength;		\/*< The length of the queue defined as the number of items i/;"	m	struct:QueueDefinition	typeref:typename:unsigned portBASE_TYPE	file:
uxMessagesWaiting	src/FreeRTOS/queue.c	/^	volatile unsigned portBASE_TYPE uxMessagesWaiting;\/*< The number of items currently in the que/;"	m	struct:QueueDefinition	typeref:typename:volatile unsigned portBASE_TYPE	file:
uxMissedTicks	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile unsigned portBASE_TYPE uxMissedTicks 			= ( unsigned portBASE_TY/;"	v	typeref:typename:PRIVILEGED_DATA volatile unsigned portBASE_TYPE	file:
uxNumberOfItems	inc/FreeRTOS/list.h	/^	volatile unsigned portBASE_TYPE uxNumberOfItems;$/;"	m	struct:xLIST	typeref:typename:volatile unsigned portBASE_TYPE
uxPriority	inc/FreeRTOS/croutine.h	/^	unsigned portBASE_TYPE 	uxPriority;			\/*< The priority of the co-routine in relation to other /;"	m	struct:corCoRoutineControlBlock	typeref:typename:unsigned portBASE_TYPE
uxPriority	inc/FreeRTOS/task.h	/^	unsigned portBASE_TYPE uxPriority;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:unsigned portBASE_TYPE
uxPriority	src/FreeRTOS/tasks.c	/^	unsigned portBASE_TYPE	uxPriority;			\/*< The priority of the task where 0 is the lowest priori/;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned portBASE_TYPE	file:
uxQueueMessagesWaiting	inc/FreeRTOS/mpu_wrappers.h	/^		#define uxQueueMessagesWaiting	/;"	d
uxQueueMessagesWaiting	src/FreeRTOS/queue.c	/^unsigned portBASE_TYPE uxQueueMessagesWaiting( const xQueueHandle pxQueue )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxQueueMessagesWaitingFromISR	src/FreeRTOS/queue.c	/^unsigned portBASE_TYPE uxQueueMessagesWaitingFromISR( const xQueueHandle pxQueue )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxQueueType	src/FreeRTOS/queue.c	/^#define uxQueueType	/;"	d	file:
uxRecursiveCallCount	src/FreeRTOS/queue.c	/^#define uxRecursiveCallCount	/;"	d	file:
uxSchedulerSuspended	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile unsigned portBASE_TYPE uxSchedulerSuspended	 	= ( unsigned portB/;"	v	typeref:typename:PRIVILEGED_DATA volatile unsigned portBASE_TYPE	file:
uxState	inc/FreeRTOS/croutine.h	/^	unsigned short 		uxState;			\/*< Used internally by the co-routine implementation. *\/$/;"	m	struct:corCoRoutineControlBlock	typeref:typename:unsigned short
uxTCBNumber	src/FreeRTOS/tasks.c	/^		unsigned portBASE_TYPE	uxTCBNumber;	\/*< This stores a number that increments each time a TCB /;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned portBASE_TYPE	file:
uxTCBNumber	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static unsigned portBASE_TYPE uxTCBNumber 						= ( unsigned portBASE_TYPE ) 0U;$/;"	v	typeref:typename:PRIVILEGED_DATA unsigned portBASE_TYPE	file:
uxTaskGetNumberOfTasks	inc/FreeRTOS/mpu_wrappers.h	/^		#define uxTaskGetNumberOfTasks	/;"	d
uxTaskGetNumberOfTasks	src/FreeRTOS/tasks.c	/^unsigned portBASE_TYPE uxTaskGetNumberOfTasks( void )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxTaskGetStackHighWaterMark	inc/FreeRTOS/mpu_wrappers.h	/^		#define uxTaskGetStackHighWaterMark	/;"	d
uxTaskGetStackHighWaterMark	src/FreeRTOS/tasks.c	/^	unsigned portBASE_TYPE uxTaskGetStackHighWaterMark( xTaskHandle xTask )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxTaskGetTaskNumber	src/FreeRTOS/tasks.c	/^	unsigned portBASE_TYPE uxTaskGetTaskNumber( xTaskHandle xTask )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxTaskNumber	src/FreeRTOS/tasks.c	/^		unsigned portBASE_TYPE  uxTaskNumber;	\/*< This stores a number specifically for use by third /;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned portBASE_TYPE	file:
uxTaskPriorityGet	inc/FreeRTOS/mpu_wrappers.h	/^		#define uxTaskPriorityGet	/;"	d
uxTaskPriorityGet	src/FreeRTOS/tasks.c	/^	unsigned portBASE_TYPE uxTaskPriorityGet( xTaskHandle pxTask )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxTasksDeleted	src/FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static volatile unsigned portBASE_TYPE uxTasksDeleted = ( unsigned portBASE_TYP/;"	v	typeref:typename:PRIVILEGED_DATA volatile unsigned portBASE_TYPE	file:
uxTopCoRoutineReadyPriority	src/FreeRTOS/croutine.c	/^static unsigned portBASE_TYPE uxTopCoRoutineReadyPriority = 0;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxTopReadyPriority	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile unsigned portBASE_TYPE uxTopReadyPriority 		= tskIDLE_PRIORITY;$/;"	v	typeref:typename:PRIVILEGED_DATA volatile unsigned portBASE_TYPE	file:
uxTopUsedPriority	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static unsigned portBASE_TYPE uxTopUsedPriority	 				= tskIDLE_PRIORITY;$/;"	v	typeref:typename:PRIVILEGED_DATA unsigned portBASE_TYPE	file:
vApplicationIdleHook	src/main.c	/^void vApplicationIdleHook( void ) {$/;"	f	typeref:typename:void
vApplicationMallocFailedHook	src/main.c	/^void vApplicationMallocFailedHook( void )$/;"	f	typeref:typename:void
vApplicationStackOverflowHook	src/main.c	/^void vApplicationStackOverflowHook( xTaskHandle *pxTask, signed char *pcTaskName )$/;"	f	typeref:typename:void
vApplicationTickHook	src/main.c	/^void vApplicationTickHook( void ) {$/;"	f	typeref:typename:void
vCoRoutineAddToDelayedList	src/FreeRTOS/croutine.c	/^void vCoRoutineAddToDelayedList( portTickType xTicksToDelay, xList *pxEventList )$/;"	f	typeref:typename:void
vCoRoutineSchedule	src/FreeRTOS/croutine.c	/^void vCoRoutineSchedule( void )$/;"	f	typeref:typename:void
vDebugInitQueue	src/debug.c	/^void vDebugInitQueue( void ) {$/;"	f	typeref:typename:void
vDebugPrintResetType	src/debug.c	/^void vDebugPrintResetType( void ) {$/;"	f	typeref:typename:void
vDebugPrintf	src/debug.c	/^void vDebugPrintf(const char *fmt, ...) {$/;"	f	typeref:typename:void
vDebugString	src/debug.c	/^void vDebugString( char *s ) {$/;"	f	typeref:typename:void
vLEDTask	src/main.c	/^void vLEDTask( void *pvParameters )$/;"	f	typeref:typename:void
vLEDTask	src/serial_tasks.c	/^void vLEDTask( void *pvParameters )$/;"	f	typeref:typename:void
vListInitialise	src/FreeRTOS/list.c	/^void vListInitialise( xList *pxList )$/;"	f	typeref:typename:void
vListInitialiseItem	src/FreeRTOS/list.c	/^void vListInitialiseItem( xListItem *pxItem )$/;"	f	typeref:typename:void
vListInsert	src/FreeRTOS/list.c	/^void vListInsert( xList *pxList, xListItem *pxNewListItem )$/;"	f	typeref:typename:void
vListInsertEnd	src/FreeRTOS/list.c	/^void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )$/;"	f	typeref:typename:void
vListRemove	src/FreeRTOS/list.c	/^void vListRemove( xListItem *pxItemToRemove )$/;"	f	typeref:typename:void
vNum2String	src/debug.c	/^void vNum2String( char *s, uint8_t *pPos, uint32_t u32Number, uint8_t u8Base) {$/;"	f	typeref:typename:void
vPortEndScheduler	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEnterCritical	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortFree	inc/FreeRTOS/mpu_wrappers.h	/^		#define vPortFree	/;"	d
vPortFree	src/FreeRTOS/MemMang/heap_1.c	/^void vPortFree( void *pv )$/;"	f	typeref:typename:void
vPortFreeAligned	inc/FreeRTOS/FreeRTOS.h	/^	#define vPortFreeAligned(/;"	d
vPortInitialiseBlocks	inc/FreeRTOS/mpu_wrappers.h	/^		#define vPortInitialiseBlocks	/;"	d
vPortInitialiseBlocks	src/FreeRTOS/MemMang/heap_1.c	/^void vPortInitialiseBlocks( void )$/;"	f	typeref:typename:void
vPortSVCHandler	inc/FreeRTOS/FreeRTOSConfig.h	/^#define vPortSVCHandler /;"	d
vPortSVCHandler	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^void vPortSVCHandler( void )$/;"	f	typeref:typename:void
vPortStartFirstTask	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^void vPortStartFirstTask( void )$/;"	f	typeref:typename:void
vPortYieldFromISR	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^void vPortYieldFromISR( void )$/;"	f	typeref:typename:void
vPx4_read	src/main.c	/^void vPx4_read( void *pvParameters )$/;"	f	typeref:typename:void
vQueueAddToRegistry	inc/FreeRTOS/FreeRTOS.h	/^	#define vQueueAddToRegistry(/;"	d
vQueueAddToRegistry	inc/FreeRTOS/mpu_wrappers.h	/^			#define vQueueAddToRegistry	/;"	d
vQueueAddToRegistry	src/FreeRTOS/queue.c	/^	void vQueueAddToRegistry( xQueueHandle xQueue, signed char *pcQueueName )$/;"	f	typeref:typename:void
vQueueDelete	inc/FreeRTOS/mpu_wrappers.h	/^		#define vQueueDelete	/;"	d
vQueueDelete	src/FreeRTOS/queue.c	/^void vQueueDelete( xQueueHandle pxQueue )$/;"	f	typeref:typename:void
vQueueSetQueueNumber	src/FreeRTOS/queue.c	/^	void vQueueSetQueueNumber( xQueueHandle pxQueue, unsigned char ucQueueNumber )$/;"	f	typeref:typename:void
vQueueUnregisterQueue	inc/FreeRTOS/FreeRTOS.h	/^	#define vQueueUnregisterQueue(/;"	d
vQueueUnregisterQueue	inc/FreeRTOS/mpu_wrappers.h	/^			#define vQueueUnregisterQueue	/;"	d
vQueueUnregisterQueue	src/FreeRTOS/queue.c	/^	static void vQueueUnregisterQueue( xQueueHandle xQueue )$/;"	f	typeref:typename:void	file:
vQueueWaitForMessageRestricted	src/FreeRTOS/queue.c	/^	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )$/;"	f	typeref:typename:void
vSemaphoreCreateBinary	inc/FreeRTOS/semphr.h	/^#define vSemaphoreCreateBinary(/;"	d
vSemaphoreDelete	inc/FreeRTOS/semphr.h	/^#define vSemaphoreDelete(/;"	d
vSerialWrite	src/serial_tasks.c	/^void vSerialWrite( void *pvParameters )$/;"	f	typeref:typename:void
vTaskAllocateMPURegions	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskAllocateMPURegions	/;"	d
vTaskAllocateMPURegions	src/FreeRTOS/tasks.c	/^	void vTaskAllocateMPURegions( xTaskHandle xTaskToModify, const xMemoryRegion * const xRegions )$/;"	f	typeref:typename:void
vTaskDelay	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskDelay	/;"	d
vTaskDelay	src/FreeRTOS/tasks.c	/^	void vTaskDelay( portTickType xTicksToDelay )$/;"	f	typeref:typename:void
vTaskDelayUntil	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskDelayUntil	/;"	d
vTaskDelayUntil	src/FreeRTOS/tasks.c	/^	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )$/;"	f	typeref:typename:void
vTaskDelete	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskDelete	/;"	d
vTaskDelete	src/FreeRTOS/tasks.c	/^	void vTaskDelete( xTaskHandle pxTaskToDelete )$/;"	f	typeref:typename:void
vTaskEndScheduler	src/FreeRTOS/tasks.c	/^void vTaskEndScheduler( void )$/;"	f	typeref:typename:void
vTaskEnterCritical	src/FreeRTOS/tasks.c	/^	void vTaskEnterCritical( void )$/;"	f	typeref:typename:void
vTaskExitCritical	src/FreeRTOS/tasks.c	/^void vTaskExitCritical( void )$/;"	f	typeref:typename:void
vTaskGetRunTimeStats	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskGetRunTimeStats	/;"	d
vTaskGetRunTimeStats	src/FreeRTOS/tasks.c	/^	void vTaskGetRunTimeStats( signed char *pcWriteBuffer )$/;"	f	typeref:typename:void
vTaskIncrementTick	src/FreeRTOS/tasks.c	/^void vTaskIncrementTick( void )$/;"	f	typeref:typename:void
vTaskList	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskList	/;"	d
vTaskList	src/FreeRTOS/tasks.c	/^	void vTaskList( signed char *pcWriteBuffer )$/;"	f	typeref:typename:void
vTaskMissedYield	src/FreeRTOS/tasks.c	/^void vTaskMissedYield( void )$/;"	f	typeref:typename:void
vTaskPlaceOnEventList	src/FreeRTOS/tasks.c	/^void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )$/;"	f	typeref:typename:void
vTaskPlaceOnEventListRestricted	src/FreeRTOS/tasks.c	/^	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWai/;"	f	typeref:typename:void
vTaskPriorityDisinherit	src/FreeRTOS/tasks.c	/^	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )$/;"	f	typeref:typename:void
vTaskPriorityInherit	src/FreeRTOS/tasks.c	/^	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )$/;"	f	typeref:typename:void
vTaskPrioritySet	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskPrioritySet	/;"	d
vTaskPrioritySet	src/FreeRTOS/tasks.c	/^	void vTaskPrioritySet( xTaskHandle pxTask, unsigned portBASE_TYPE uxNewPriority )$/;"	f	typeref:typename:void
vTaskResume	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskResume	/;"	d
vTaskResume	src/FreeRTOS/tasks.c	/^	void vTaskResume( xTaskHandle pxTaskToResume )$/;"	f	typeref:typename:void
vTaskSetApplicationTaskTag	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskSetApplicationTaskTag	/;"	d
vTaskSetApplicationTaskTag	src/FreeRTOS/tasks.c	/^	void vTaskSetApplicationTaskTag( xTaskHandle xTask, pdTASK_HOOK_CODE pxHookFunction )$/;"	f	typeref:typename:void
vTaskSetTaskNumber	src/FreeRTOS/tasks.c	/^	void vTaskSetTaskNumber( xTaskHandle xTask, unsigned portBASE_TYPE uxHandle )$/;"	f	typeref:typename:void
vTaskSetTimeOutState	src/FreeRTOS/tasks.c	/^void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )$/;"	f	typeref:typename:void
vTaskStartScheduler	src/FreeRTOS/tasks.c	/^void vTaskStartScheduler( void )$/;"	f	typeref:typename:void
vTaskStartTrace	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskStartTrace	/;"	d
vTaskSuspend	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskSuspend	/;"	d
vTaskSuspend	src/FreeRTOS/tasks.c	/^	void vTaskSuspend( xTaskHandle pxTaskToSuspend )$/;"	f	typeref:typename:void
vTaskSuspendAll	inc/FreeRTOS/mpu_wrappers.h	/^		#define vTaskSuspendAll	/;"	d
vTaskSuspendAll	src/FreeRTOS/tasks.c	/^void vTaskSuspendAll( void )$/;"	f	typeref:typename:void
vTaskSwitchContext	src/FreeRTOS/tasks.c	/^void vTaskSwitchContext( void )$/;"	f	typeref:typename:void
values	inc/serial_tasks.h	/^	uint8_t values[8];$/;"	m	struct:Pilot_ROS	typeref:typename:uint8_t[8]
values	src/main.c	/^	uint8_t values[14];$/;"	m	struct:SpektrumStateStruct	typeref:typename:uint8_t[14]	file:
varianceSampleTime	src/elka_hal/imu.c	/^int32_t    varianceSampleTime;$/;"	v	typeref:typename:int32_t
verbose	tools/genmsg/src/genmsg/base.py	/^verbose = False$/;"	v
version	tools/genmsg/doc/conf.py	/^    version = root.findtext('version')$/;"	v
vs16	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __IO int16_t  vs16;$/;"	t	typeref:typename:__IO int16_t
vs32	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __IO int32_t  vs32;$/;"	t	typeref:typename:__IO int32_t
vs8	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __IO int8_t   vs8;$/;"	t	typeref:typename:__IO int8_t
vsc16	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __I int16_t vsc16;  \/*!< Read Only *\/$/;"	t	typeref:typename:__I int16_t
vsc32	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __I int32_t vsc32;  \/*!< Read Only *\/$/;"	t	typeref:typename:__I int32_t
vsc8	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __I int8_t vsc8;   \/*!< Read Only *\/$/;"	t	typeref:typename:__I int8_t
vu16	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __IO uint16_t vu16;$/;"	t	typeref:typename:__IO uint16_t
vu32	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __IO uint32_t  vu32;$/;"	t	typeref:typename:__IO uint32_t
vu8	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __IO uint8_t  vu8;$/;"	t	typeref:typename:__IO uint8_t
vuc16	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __I uint16_t vuc16;  \/*!< Read Only *\/$/;"	t	typeref:typename:__I uint16_t
vuc32	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __I uint32_t vuc32;  \/*!< Read Only *\/$/;"	t	typeref:typename:__I uint32_t
vuc8	inc/Device/STM32F4xx/stm32f4xx.h	/^typedef __I uint8_t vuc8;   \/*!< Read Only *\/$/;"	t	typeref:typename:__I uint8_t
w	inc/CMSIS/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon7471197e010a	typeref:typename:uint32_t
w	inc/CMSIS/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon7471197e030a	typeref:typename:uint32_t
w	inc/CMSIS/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon7471197e050a	typeref:typename:uint32_t
w	inc/CMSIS/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon7471197e070a	typeref:typename:uint32_t
wait_for_child	src/elka_comm/gnd_station/elka_devices.cpp	/^void elka::GroundPort::wait_for_child(Child *child) {$/;"	f	class:elka::GroundPort	typeref:typename:void
wait_for_child	src/elka_comm/posix/elka_devices.cpp	/^void elka::PX4Port::wait_for_child(Child *child) {$/;"	f	class:elka::PX4Port	typeref:typename:void
write	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^int uart::UARTPort::write(elka_msg_s &elka_msg) {$/;"	f	class:uart::UARTPort	typeref:typename:int
write_elka_msg	src/elka_comm/common/basic_uart.cpp	/^int write_elka_msg(int fd, elka_msg_ack_s &elka_msg) {$/;"	f	typeref:typename:int
write_elka_msg	src/elka_comm/common/basic_uart.cpp	/^int write_elka_msg(int fd, elka_msg_s &elka_msg) {$/;"	f	typeref:typename:int
write_elka_msg	src/elka_comm/common/boost_uart.cpp	/^int SerialHandler::write_elka_msg(elka_msg_ack_s &elka_msg) {$/;"	f	class:SerialHandler	typeref:typename:int
write_elka_msg	src/elka_comm/common/boost_uart.cpp	/^int SerialHandler::write_elka_msg(elka_msg_s &elka_msg) {$/;"	f	class:SerialHandler	typeref:typename:int
write_elka_msg	src/elka_comm/qurt/basic_uart.cpp	/^int write_elka_msg(int fd, elka_msg_ack_s &elka_msg) {$/;"	f	typeref:typename:int
write_elka_msg	src/elka_comm/qurt/basic_uart.cpp	/^int write_elka_msg(int fd, elka_msg_s &elka_msg) {$/;"	f	typeref:typename:int
x	inc/elka_hal/imu.h	/^  float x;$/;"	m	struct:__anonf295feef0308	typeref:typename:float
x	inc/elka_hal/imu.h	/^  int16_t x;$/;"	m	struct:__anonf295feef0108	typeref:typename:int16_t
x	inc/elka_hal/imu.h	/^  int32_t x;$/;"	m	struct:__anonf295feef0208	typeref:typename:int32_t
xActiveTimerList1	src/FreeRTOS/timers.c	/^PRIVILEGED_DATA static xList xActiveTimerList1;$/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xActiveTimerList2	src/FreeRTOS/timers.c	/^PRIVILEGED_DATA static xList xActiveTimerList2;$/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xCoRoutineCreate	src/FreeRTOS/croutine.c	/^signed portBASE_TYPE xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, unsigned portBASE_TYPE /;"	f	typeref:typename:signed portBASE_TYPE
xCoRoutineHandle	inc/FreeRTOS/croutine.h	/^typedef void * xCoRoutineHandle;$/;"	t	typeref:typename:void *
xCoRoutineRemoveFromEventList	src/FreeRTOS/croutine.c	/^signed portBASE_TYPE xCoRoutineRemoveFromEventList( const xList *pxEventList )$/;"	f	typeref:typename:signed portBASE_TYPE
xCoRoutineTickCount	src/FreeRTOS/croutine.c	/^static portTickType xCoRoutineTickCount = 0, xLastTickCount = 0, xPassedTicks = 0;$/;"	v	typeref:typename:portTickType	file:
xDebugQueue	src/debug.c	/^xQueueHandle xDebugQueue;$/;"	v	typeref:typename:xQueueHandle
xDebugQueue	src/main.c	/^xQueueHandle xDebugQueue, uartData, adctransferQueue;$/;"	v	typeref:typename:xQueueHandle
xDebugQueue	src/main.c	/^xQueueHandle xDebugQueue;$/;"	v	typeref:typename:xQueueHandle
xDelayedCoRoutineList1	src/FreeRTOS/croutine.c	/^static xList xDelayedCoRoutineList1;									\/*< Delayed co-routines. *\/$/;"	v	typeref:typename:xList	file:
xDelayedCoRoutineList2	src/FreeRTOS/croutine.c	/^static xList xDelayedCoRoutineList2;									\/*< Delayed co-routines (two lists are used - one /;"	v	typeref:typename:xList	file:
xDelayedTaskList1	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList xDelayedTaskList1;							\/*< Delayed tasks. *\/$/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xDelayedTaskList2	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList xDelayedTaskList2;							\/*< Delayed tasks (two lists are used - o/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xEventListItem	inc/FreeRTOS/croutine.h	/^	xListItem				xEventListItem;		\/*< List item used to place the CRCB in event lists. *\/$/;"	m	struct:corCoRoutineControlBlock	typeref:typename:xListItem
xEventListItem	src/FreeRTOS/tasks.c	/^	xListItem				xEventListItem;		\/*< List item used to place the TCB in event lists. *\/$/;"	m	struct:tskTaskControlBlock	typeref:typename:xListItem	file:
xGenericListItem	inc/FreeRTOS/croutine.h	/^	xListItem				xGenericListItem;	\/*< List item used to place the CRCB in ready and blocked queue/;"	m	struct:corCoRoutineControlBlock	typeref:typename:xListItem
xGenericListItem	src/FreeRTOS/tasks.c	/^	xListItem				xGenericListItem;	\/*< List item used to place the TCB in ready and blocked queues/;"	m	struct:tskTaskControlBlock	typeref:typename:xListItem	file:
xHandle	src/FreeRTOS/queue.c	/^		xQueueHandle xHandle;$/;"	m	struct:QUEUE_REGISTRY_ITEM	typeref:typename:xQueueHandle	file:
xHeap	src/FreeRTOS/MemMang/heap_1.c	/^} xHeap;$/;"	v	typeref:union:xRTOS_HEAP
xHigherPriorityTaskWoken	src/STM32F4xx_StdPeriph_Driver/stm32f4xx_it.c	/^portBASE_TYPE xHigherPriorityTaskWoken;$/;"	v	typeref:typename:portBASE_TYPE
xHigherPriorityTaskWoken	src/main.c	/^static portBASE_TYPE xHigherPriorityTaskWoken;$/;"	v	typeref:typename:portBASE_TYPE	file:
xIdleTaskHandle	src/FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static xTaskHandle xIdleTaskHandle = NULL;$/;"	v	typeref:typename:PRIVILEGED_DATA xTaskHandle	file:
xItemValue	inc/FreeRTOS/list.h	/^	portTickType xItemValue;				\/*< The value being listed.  In most cases this is used to sort th/;"	m	struct:xLIST_ITEM	typeref:typename:portTickType
xItemValue	inc/FreeRTOS/list.h	/^	portTickType xItemValue;$/;"	m	struct:xMINI_LIST_ITEM	typeref:typename:portTickType
xLIST	inc/FreeRTOS/list.h	/^typedef struct xLIST$/;"	s
xLIST_ITEM	inc/FreeRTOS/list.h	/^struct xLIST_ITEM$/;"	s
xLastTickCount	src/FreeRTOS/croutine.c	/^static portTickType xCoRoutineTickCount = 0, xLastTickCount = 0, xPassedTicks = 0;$/;"	v	typeref:typename:portTickType	file:
xList	inc/FreeRTOS/list.h	/^} xList;$/;"	t	typeref:struct:xLIST
xListEnd	inc/FreeRTOS/list.h	/^	volatile xMiniListItem xListEnd;		\/*< List item that contains the maximum possible item value /;"	m	struct:xLIST	typeref:typename:volatile xMiniListItem
xListItem	inc/FreeRTOS/list.h	/^typedef struct xLIST_ITEM xListItem;		\/* For some reason lint wants this as two separate defini/;"	t	typeref:struct:xLIST_ITEM
xMEMORY_REGION	inc/FreeRTOS/task.h	/^typedef struct xMEMORY_REGION$/;"	s
xMINI_LIST_ITEM	inc/FreeRTOS/list.h	/^struct xMINI_LIST_ITEM$/;"	s
xMPUSettings	src/FreeRTOS/tasks.c	/^		xMPU_SETTINGS xMPUSettings;				\/*< The MPU settings are defined as part of the port layer.  T/;"	m	struct:tskTaskControlBlock	typeref:typename:xMPU_SETTINGS	file:
xMemoryRegion	inc/FreeRTOS/task.h	/^} xMemoryRegion;$/;"	t	typeref:struct:xMEMORY_REGION
xMessageID	src/FreeRTOS/timers.c	/^	portBASE_TYPE			xMessageID;			\/*<< The command being sent to the timer service task. *\/$/;"	m	struct:tmrTimerQueueMessage	typeref:typename:portBASE_TYPE	file:
xMessageValue	src/FreeRTOS/timers.c	/^	portTickType			xMessageValue;		\/*<< An optional value used by a subset of commands, for exampl/;"	m	struct:tmrTimerQueueMessage	typeref:typename:portTickType	file:
xMiniListItem	inc/FreeRTOS/list.h	/^typedef struct xMINI_LIST_ITEM xMiniListItem;$/;"	t	typeref:struct:xMINI_LIST_ITEM
xMissedYield	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile portBASE_TYPE xMissedYield 						= ( portBASE_TYPE ) pdFALSE;$/;"	v	typeref:typename:PRIVILEGED_DATA volatile portBASE_TYPE	file:
xNextFreeByte	src/FreeRTOS/MemMang/heap_1.c	/^static size_t xNextFreeByte = ( size_t ) 0;$/;"	v	typeref:typename:size_t	file:
xNextTaskUnblockTime	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static portTickType xNextTaskUnblockTime						= ( portTickType ) portMAX_DELAY;$/;"	v	typeref:typename:PRIVILEGED_DATA portTickType	file:
xNumOfOverflows	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile portBASE_TYPE xNumOfOverflows 					= ( portBASE_TYPE ) 0;$/;"	v	typeref:typename:PRIVILEGED_DATA volatile portBASE_TYPE	file:
xOverflowCount	inc/FreeRTOS/task.h	/^	portBASE_TYPE xOverflowCount;$/;"	m	struct:xTIME_OUT	typeref:typename:portBASE_TYPE
xPSR_Type	inc/CMSIS/core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon7471197e050a
xPassedTicks	src/FreeRTOS/croutine.c	/^static portTickType xCoRoutineTickCount = 0, xLastTickCount = 0, xPassedTicks = 0;$/;"	v	typeref:typename:portTickType	file:
xPendingReadyCoRoutineList	src/FreeRTOS/croutine.c	/^static xList xPendingReadyCoRoutineList;											\/*< Holds co-routines that have been readied/;"	v	typeref:typename:xList	file:
xPendingReadyList	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList xPendingReadyList;							\/*< Tasks that have been readied while th/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xPortGetFreeHeapSize	inc/FreeRTOS/mpu_wrappers.h	/^		#define xPortGetFreeHeapSize	/;"	d
xPortGetFreeHeapSize	src/FreeRTOS/MemMang/heap_1.c	/^size_t xPortGetFreeHeapSize( void )$/;"	f	typeref:typename:size_t
xPortPendSVHandler	inc/FreeRTOS/FreeRTOSConfig.h	/^#define xPortPendSVHandler /;"	d
xPortPendSVHandler	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^void xPortPendSVHandler( void )$/;"	f	typeref:typename:void
xPortStartScheduler	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortSysTickHandler	inc/FreeRTOS/FreeRTOSConfig.h	/^#define xPortSysTickHandler /;"	d
xPortSysTickHandler	src/FreeRTOS/GCC/ARM_CM4F/port.c	/^void xPortSysTickHandler( void )$/;"	f	typeref:typename:void
xQUEUE	src/FreeRTOS/queue.c	/^} xQUEUE;$/;"	t	typeref:struct:QueueDefinition	file:
xQueue	src/main.c	/^xQueueHandle xQueue;$/;"	v	typeref:typename:xQueueHandle
xQueueAltGenericReceive	inc/FreeRTOS/mpu_wrappers.h	/^		#define xQueueAltGenericReceive	/;"	d
xQueueAltGenericReceive	src/FreeRTOS/queue.c	/^	signed portBASE_TYPE xQueueAltGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, port/;"	f	typeref:typename:signed portBASE_TYPE
xQueueAltGenericSend	inc/FreeRTOS/mpu_wrappers.h	/^		#define xQueueAltGenericSend	/;"	d
xQueueAltGenericSend	src/FreeRTOS/queue.c	/^	signed portBASE_TYPE xQueueAltGenericSend( xQueueHandle pxQueue, const void * const pvItemToQue/;"	f	typeref:typename:signed portBASE_TYPE
xQueueAltPeek	inc/FreeRTOS/queue.h	/^#define xQueueAltPeek(/;"	d
xQueueAltReceive	inc/FreeRTOS/queue.h	/^#define xQueueAltReceive(/;"	d
xQueueAltSendToBack	inc/FreeRTOS/queue.h	/^#define xQueueAltSendToBack(/;"	d
xQueueAltSendToFront	inc/FreeRTOS/queue.h	/^#define xQueueAltSendToFront(/;"	d
xQueueCRReceive	src/FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueCRReceive( xQueueHandle pxQueue, void *pvBuffer, portTickType xTicksT/;"	f	typeref:typename:signed portBASE_TYPE
xQueueCRReceiveFromISR	src/FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueCRReceiveFromISR( xQueueHandle pxQueue, void *pvBuffer, signed portBA/;"	f	typeref:typename:signed portBASE_TYPE
xQueueCRSend	src/FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueCRSend( xQueueHandle pxQueue, const void *pvItemToQueue, portTickType/;"	f	typeref:typename:signed portBASE_TYPE
xQueueCRSendFromISR	src/FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueCRSendFromISR( xQueueHandle pxQueue, const void *pvItemToQueue, signe/;"	f	typeref:typename:signed portBASE_TYPE
xQueueCreate	inc/FreeRTOS/mpu_wrappers.h	/^		#define xQueueCreate	/;"	d
xQueueCreate	inc/FreeRTOS/queue.h	/^#define xQueueCreate(/;"	d
xQueueCreateCountingSemaphore	inc/FreeRTOS/mpu_wrappers.h	/^		#define xQueueCreateCountingSemaphore	/;"	d
xQueueCreateCountingSemaphore	src/FreeRTOS/queue.c	/^	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portB/;"	f	typeref:typename:xQueueHandle
xQueueCreateMutex	inc/FreeRTOS/mpu_wrappers.h	/^		#define xQueueCreateMutex	/;"	d
xQueueCreateMutex	src/FreeRTOS/queue.c	/^	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )$/;"	f	typeref:typename:xQueueHandle
xQueueGenericCreate	src/FreeRTOS/queue.c	/^xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE u/;"	f	typeref:typename:xQueueHandle
xQueueGenericReceive	inc/FreeRTOS/mpu_wrappers.h	/^		#define xQueueGenericReceive	/;"	d
xQueueGenericReceive	src/FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTick/;"	f	typeref:typename:signed portBASE_TYPE
xQueueGenericSend	inc/FreeRTOS/mpu_wrappers.h	/^		#define xQueueGenericSend	/;"	d
xQueueGenericSend	src/FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, /;"	f	typeref:typename:signed portBASE_TYPE
xQueueGenericSendFromISR	src/FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemTo/;"	f	typeref:typename:signed portBASE_TYPE
xQueueGiveMutexRecursive	inc/FreeRTOS/mpu_wrappers.h	/^		#define xQueueGiveMutexRecursive	/;"	d
xQueueGiveMutexRecursive	src/FreeRTOS/queue.c	/^	portBASE_TYPE xQueueGiveMutexRecursive( xQueueHandle pxMutex )$/;"	f	typeref:typename:portBASE_TYPE
xQueueHandle	inc/FreeRTOS/queue.h	/^typedef void * xQueueHandle;$/;"	t	typeref:typename:void *
xQueueHandle	src/FreeRTOS/queue.c	/^typedef xQUEUE * xQueueHandle;$/;"	t	typeref:typename:xQUEUE *	file:
xQueueIsQueueEmptyFromISR	src/FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueIsQueueEmptyFromISR( const xQueueHandle pxQueue )$/;"	f	typeref:typename:signed portBASE_TYPE
xQueueIsQueueFullFromISR	src/FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueIsQueueFullFromISR( const xQueueHandle pxQueue )$/;"	f	typeref:typename:signed portBASE_TYPE
xQueuePeek	inc/FreeRTOS/queue.h	/^#define xQueuePeek(/;"	d
xQueueReceive	inc/FreeRTOS/queue.h	/^#define xQueueReceive(/;"	d
xQueueReceiveFromISR	src/FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueReceiveFromISR( xQueueHandle pxQueue, void * const pvBuffer, signed p/;"	f	typeref:typename:signed portBASE_TYPE
xQueueRegistry	src/FreeRTOS/queue.c	/^	xQueueRegistryItem xQueueRegistry[ configQUEUE_REGISTRY_SIZE ];$/;"	v	typeref:typename:xQueueRegistryItem[]
xQueueRegistryItem	src/FreeRTOS/queue.c	/^	} xQueueRegistryItem;$/;"	t	typeref:struct:QUEUE_REGISTRY_ITEM	file:
xQueueSend	inc/FreeRTOS/queue.h	/^#define xQueueSend(/;"	d
xQueueSendFromISR	inc/FreeRTOS/queue.h	/^#define xQueueSendFromISR(/;"	d
xQueueSendToBack	inc/FreeRTOS/queue.h	/^#define xQueueSendToBack(/;"	d
xQueueSendToBackFromISR	inc/FreeRTOS/queue.h	/^#define xQueueSendToBackFromISR(/;"	d
xQueueSendToFront	inc/FreeRTOS/queue.h	/^#define xQueueSendToFront(/;"	d
xQueueSendToFrontFromISR	inc/FreeRTOS/queue.h	/^#define xQueueSendToFrontFromISR(/;"	d
xQueueTakeMutexRecursive	inc/FreeRTOS/mpu_wrappers.h	/^		#define xQueueTakeMutexRecursive	/;"	d
xQueueTakeMutexRecursive	src/FreeRTOS/queue.c	/^	portBASE_TYPE xQueueTakeMutexRecursive( xQueueHandle pxMutex, portTickType xBlockTime )$/;"	f	typeref:typename:portBASE_TYPE
xRTOS_HEAP	src/FreeRTOS/MemMang/heap_1.c	/^static union xRTOS_HEAP$/;"	u	file:
xRegions	inc/FreeRTOS/task.h	/^	xMemoryRegion xRegions[ portNUM_CONFIGURABLE_REGIONS ];$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:xMemoryRegion[]
xRxLock	src/FreeRTOS/queue.c	/^	signed portBASE_TYPE xRxLock;			\/*< Stores the number of items received from the queue (remove/;"	m	struct:QueueDefinition	typeref:typename:signed portBASE_TYPE	file:
xSchedulerRunning	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile signed portBASE_TYPE xSchedulerRunning 			= pdFALSE;$/;"	v	typeref:typename:PRIVILEGED_DATA volatile signed portBASE_TYPE	file:
xSemaphoreAltGive	inc/FreeRTOS/semphr.h	/^#define xSemaphoreAltGive(/;"	d
xSemaphoreAltTake	inc/FreeRTOS/semphr.h	/^#define xSemaphoreAltTake(/;"	d
xSemaphoreCreateCounting	inc/FreeRTOS/semphr.h	/^#define xSemaphoreCreateCounting(/;"	d
xSemaphoreCreateMutex	inc/FreeRTOS/semphr.h	/^#define xSemaphoreCreateMutex(/;"	d
xSemaphoreCreateRecursiveMutex	inc/FreeRTOS/semphr.h	/^#define xSemaphoreCreateRecursiveMutex(/;"	d
xSemaphoreGive	inc/FreeRTOS/semphr.h	/^#define xSemaphoreGive(/;"	d
xSemaphoreGiveFromISR	inc/FreeRTOS/semphr.h	/^#define xSemaphoreGiveFromISR(/;"	d
xSemaphoreGiveRecursive	inc/FreeRTOS/semphr.h	/^#define xSemaphoreGiveRecursive(/;"	d
xSemaphoreHandle	inc/FreeRTOS/semphr.h	/^typedef xQueueHandle xSemaphoreHandle;$/;"	t	typeref:typename:xQueueHandle
xSemaphoreSW	src/main.c	/^xSemaphoreHandle xSemaphoreSW  = NULL;$/;"	v	typeref:typename:xSemaphoreHandle
xSemaphoreTake	inc/FreeRTOS/semphr.h	/^#define xSemaphoreTake(/;"	d
xSemaphoreTakeRecursive	inc/FreeRTOS/semphr.h	/^#define xSemaphoreTakeRecursive(/;"	d
xSuspendedTaskList	src/FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static xList xSuspendedTaskList;					\/*< Tasks that are currently suspended. */;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xTASK_PARAMTERS	inc/FreeRTOS/task.h	/^typedef struct xTASK_PARAMTERS$/;"	s
xTIMER	src/FreeRTOS/timers.c	/^} xTIMER;$/;"	t	typeref:struct:tmrTimerControl	file:
xTIMER_MESSAGE	src/FreeRTOS/timers.c	/^} xTIMER_MESSAGE;$/;"	t	typeref:struct:tmrTimerQueueMessage	file:
xTIME_OUT	inc/FreeRTOS/task.h	/^typedef struct xTIME_OUT$/;"	s
xTaskCallApplicationTaskHook	inc/FreeRTOS/mpu_wrappers.h	/^		#define xTaskCallApplicationTaskHook	/;"	d
xTaskCallApplicationTaskHook	src/FreeRTOS/tasks.c	/^	portBASE_TYPE xTaskCallApplicationTaskHook( xTaskHandle xTask, void *pvParameter )$/;"	f	typeref:typename:portBASE_TYPE
xTaskCheckForTimeOut	src/FreeRTOS/tasks.c	/^portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicks/;"	f	typeref:typename:portBASE_TYPE
xTaskCreate	inc/FreeRTOS/task.h	/^#define xTaskCreate(/;"	d
xTaskCreateRestricted	inc/FreeRTOS/task.h	/^#define xTaskCreateRestricted(/;"	d
xTaskGenericCreate	inc/FreeRTOS/mpu_wrappers.h	/^		#define xTaskGenericCreate	/;"	d
xTaskGenericCreate	src/FreeRTOS/tasks.c	/^signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcNam/;"	f	typeref:typename:signed portBASE_TYPE
xTaskGetApplicationTaskTag	inc/FreeRTOS/mpu_wrappers.h	/^		#define xTaskGetApplicationTaskTag	/;"	d
xTaskGetApplicationTaskTag	src/FreeRTOS/tasks.c	/^	pdTASK_HOOK_CODE xTaskGetApplicationTaskTag( xTaskHandle xTask )$/;"	f	typeref:typename:pdTASK_HOOK_CODE
xTaskGetCurrentTaskHandle	inc/FreeRTOS/mpu_wrappers.h	/^		#define xTaskGetCurrentTaskHandle	/;"	d
xTaskGetCurrentTaskHandle	src/FreeRTOS/tasks.c	/^	xTaskHandle xTaskGetCurrentTaskHandle( void )$/;"	f	typeref:typename:xTaskHandle
xTaskGetIdleTaskHandle	src/FreeRTOS/tasks.c	/^	xTaskHandle xTaskGetIdleTaskHandle( void )$/;"	f	typeref:typename:xTaskHandle
xTaskGetSchedulerState	inc/FreeRTOS/mpu_wrappers.h	/^		#define xTaskGetSchedulerState	/;"	d
xTaskGetSchedulerState	src/FreeRTOS/tasks.c	/^	portBASE_TYPE xTaskGetSchedulerState( void )$/;"	f	typeref:typename:portBASE_TYPE
xTaskGetTickCount	inc/FreeRTOS/mpu_wrappers.h	/^		#define xTaskGetTickCount	/;"	d
xTaskGetTickCount	src/FreeRTOS/tasks.c	/^portTickType xTaskGetTickCount( void )$/;"	f	typeref:typename:portTickType
xTaskGetTickCountFromISR	src/FreeRTOS/tasks.c	/^portTickType xTaskGetTickCountFromISR( void )$/;"	f	typeref:typename:portTickType
xTaskHandle	inc/FreeRTOS/task.h	/^typedef void * xTaskHandle;$/;"	t	typeref:typename:void *
xTaskIsTaskSuspended	inc/FreeRTOS/mpu_wrappers.h	/^		#define xTaskIsTaskSuspended	/;"	d
xTaskIsTaskSuspended	src/FreeRTOS/tasks.c	/^	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )$/;"	f	typeref:typename:signed portBASE_TYPE
xTaskParameters	inc/FreeRTOS/task.h	/^} xTaskParameters;$/;"	t	typeref:struct:xTASK_PARAMTERS
xTaskRemoveFromEventList	src/FreeRTOS/tasks.c	/^signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )$/;"	f	typeref:typename:signed portBASE_TYPE
xTaskResumeAll	inc/FreeRTOS/mpu_wrappers.h	/^		#define xTaskResumeAll	/;"	d
xTaskResumeAll	src/FreeRTOS/tasks.c	/^signed portBASE_TYPE xTaskResumeAll( void )$/;"	f	typeref:typename:signed portBASE_TYPE
xTaskResumeFromISR	src/FreeRTOS/tasks.c	/^	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )$/;"	f	typeref:typename:portBASE_TYPE
xTasksWaitingTermination	src/FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static xList xTasksWaitingTermination;				\/*< Tasks that have been deleted - b/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xTasksWaitingToReceive	src/FreeRTOS/queue.c	/^	xList xTasksWaitingToReceive;			\/*< List of tasks that are blocked waiting to read from this q/;"	m	struct:QueueDefinition	typeref:typename:xList	file:
xTasksWaitingToSend	src/FreeRTOS/queue.c	/^	xList xTasksWaitingToSend;				\/*< List of tasks that are blocked waiting to post onto this que/;"	m	struct:QueueDefinition	typeref:typename:xList	file:
xTickCount	src/FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile portTickType xTickCount 						= ( portTickType ) 0U;$/;"	v	typeref:typename:PRIVILEGED_DATA volatile portTickType	file:
xTimeOnEntering	inc/FreeRTOS/task.h	/^	portTickType  xTimeOnEntering;$/;"	m	struct:xTIME_OUT	typeref:typename:portTickType
xTimeOutType	inc/FreeRTOS/task.h	/^} xTimeOutType;$/;"	t	typeref:struct:xTIME_OUT
xTimerChangePeriod	inc/FreeRTOS/timers.h	/^ #define xTimerChangePeriod(/;"	d
xTimerChangePeriodFromISR	inc/FreeRTOS/timers.h	/^#define xTimerChangePeriodFromISR(/;"	d
xTimerCreate	src/FreeRTOS/timers.c	/^xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, uns/;"	f	typeref:typename:xTimerHandle
xTimerCreateTimerTask	src/FreeRTOS/timers.c	/^portBASE_TYPE xTimerCreateTimerTask( void )$/;"	f	typeref:typename:portBASE_TYPE
xTimerDelete	inc/FreeRTOS/timers.h	/^#define xTimerDelete(/;"	d
xTimerGenericCommand	src/FreeRTOS/timers.c	/^portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType /;"	f	typeref:typename:portBASE_TYPE
xTimerGetTimerDaemonTaskHandle	src/FreeRTOS/timers.c	/^	xTaskHandle xTimerGetTimerDaemonTaskHandle( void )$/;"	f	typeref:typename:xTaskHandle
xTimerHandle	inc/FreeRTOS/timers.h	/^typedef void * xTimerHandle;$/;"	t	typeref:typename:void *
xTimerIsTimerActive	src/FreeRTOS/timers.c	/^portBASE_TYPE xTimerIsTimerActive( xTimerHandle xTimer )$/;"	f	typeref:typename:portBASE_TYPE
xTimerListItem	src/FreeRTOS/timers.c	/^	xListItem				xTimerListItem;		\/*<< Standard linked list item as used by all kernel features fo/;"	m	struct:tmrTimerControl	typeref:typename:xListItem	file:
xTimerPeriodInTicks	src/FreeRTOS/timers.c	/^	portTickType			xTimerPeriodInTicks;\/*<< How quickly and often the timer expires. *\/$/;"	m	struct:tmrTimerControl	typeref:typename:portTickType	file:
xTimerQueue	src/FreeRTOS/timers.c	/^PRIVILEGED_DATA static xQueueHandle xTimerQueue = NULL;$/;"	v	typeref:typename:PRIVILEGED_DATA xQueueHandle	file:
xTimerReset	inc/FreeRTOS/timers.h	/^#define xTimerReset(/;"	d
xTimerResetFromISR	inc/FreeRTOS/timers.h	/^#define xTimerResetFromISR(/;"	d
xTimerStart	inc/FreeRTOS/timers.h	/^#define xTimerStart(/;"	d
xTimerStartFromISR	inc/FreeRTOS/timers.h	/^#define xTimerStartFromISR(/;"	d
xTimerStop	inc/FreeRTOS/timers.h	/^#define xTimerStop(/;"	d
xTimerStopFromISR	inc/FreeRTOS/timers.h	/^#define xTimerStopFromISR(/;"	d
xTimerTaskHandle	src/FreeRTOS/timers.c	/^	PRIVILEGED_DATA static xTaskHandle xTimerTaskHandle = NULL;$/;"	v	typeref:typename:PRIVILEGED_DATA xTaskHandle	file:
xTxLock	src/FreeRTOS/queue.c	/^	signed portBASE_TYPE xTxLock;			\/*< Stores the number of items transmitted to the queue (added/;"	m	struct:QueueDefinition	typeref:typename:signed portBASE_TYPE	file:
y	inc/elka_hal/imu.h	/^  float y;$/;"	m	struct:__anonf295feef0308	typeref:typename:float
y	inc/elka_hal/imu.h	/^  int16_t y;$/;"	m	struct:__anonf295feef0108	typeref:typename:int16_t
y	inc/elka_hal/imu.h	/^  int32_t y;$/;"	m	struct:__anonf295feef0208	typeref:typename:int32_t
y_sens	src/modules/stabilizer.c	/^int8_t y_sens = 30;\/\/30;$/;"	v	typeref:typename:int8_t
yawRateDesired	src/modules/stabilizer.c	/^PRIVATE float yawRateDesired;$/;"	v	typeref:typename:PRIVATE float
yaw_sens	src/modules/stabilizer.c	/^float yaw_sens = 1.0;$/;"	v	typeref:typename:float
yawkp	src/modules/stabilizer.c	/^int8_t yawkp = 100;$/;"	v	typeref:typename:int8_t
z	inc/elka_hal/imu.h	/^  float z;$/;"	m	struct:__anonf295feef0308	typeref:typename:float
z	inc/elka_hal/imu.h	/^  int16_t z;$/;"	m	struct:__anonf295feef0108	typeref:typename:int16_t
z	inc/elka_hal/imu.h	/^  int32_t z;$/;"	m	struct:__anonf295feef0208	typeref:typename:int32_t
~CommPort	src/elka_comm/common/elka_comm.cpp	/^elka::CommPort::~CommPort() {$/;"	f	class:elka::CommPort
~ELKAPort	src/elka_comm/free_rtos/elka_devices.cpp	/^elka::ELKAPort::~ELKAPort() {$/;"	f	class:elka::ELKAPort
~ElkaBufferMsg	src/elka_comm/common/elka_comm.cpp	/^elka::ElkaBufferMsg::~ElkaBufferMsg() {$/;"	f	class:elka::ElkaBufferMsg
~GroundPort	src/elka_comm/gnd_station/elka_devices.cpp	/^elka::GroundPort::~GroundPort() {$/;"	f	class:elka::GroundPort
~Manager	src/elka_comm/posix/elka_manager.cpp	/^elka::Manager::~Manager() {$/;"	f	class:elka::Manager
~Manager	src/elka_comm/qurt/snapdragon_uart_manager.cpp	/^uart::Manager::~Manager() {$/;"	f	class:uart::Manager
~PX4Port	src/elka_comm/posix/elka_devices.cpp	/^elka::PX4Port::~PX4Port() {$/;"	f	class:elka::PX4Port
~SerialBuffer	src/elka_comm/common/elka_comm.cpp	/^elka::SerialBuffer::~SerialBuffer() {$/;"	f	class:elka::SerialBuffer
~SerialHandler	src/elka_comm/common/boost_uart.cpp	/^SerialHandler::~SerialHandler() {$/;"	f	class:SerialHandler
~UARTPort	src/elka_comm/qurt/snapdragon_uart_devices.cpp	/^uart::UARTPort::~UARTPort() {$/;"	f	class:uart::UARTPort
