* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jun 2 2020 02:24:26

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\packer.exe  D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 2635/3520
Used Logic Tile: 377/440
Used IO Cell:    84/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FIFO_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 1118
Fanout to Tile: 230

Clock Domain: DEBUG_6_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 358
Fanout to Tile: 110


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 8 0 1 3 2 7 3 7 2 1 3 0 1 8 8 1 7 0 0 0 0 0   
19|   1 0 0 0 8 8 8 8 8 6 8 8 8 8 8 8 8 1 1 0 0 0 0 0   
18|   0 0 0 0 8 8 8 8 8 8 7 8 8 8 7 8 8 8 1 0 0 0 2 1   
17|   1 1 0 0 7 8 2 8 8 8 8 8 8 8 8 8 7 8 3 0 0 2 1 1   
16|   0 8 8 0 2 8 8 2 8 8 8 7 8 8 8 8 6 8 2 7 0 2 1 1   
15|   0 8 8 0 8 5 8 8 6 8 2 8 7 8 8 7 8 7 8 8 0 4 2 2   
14|   0 5 8 0 7 1 7 6 7 8 8 8 8 8 8 8 7 8 8 8 0 8 0 0   
13|   1 2 8 0 8 8 7 8 8 8 8 8 8 7 8 8 8 8 8 8 0 8 7 7   
12|   0 1 5 0 7 8 8 8 8 7 8 8 8 8 8 8 8 8 8 7 0 8 8 1   
11|   1 7 8 0 8 8 8 8 7 8 7 8 8 8 8 8 8 8 8 8 0 7 8 8   
10|   0 2 8 0 8 6 8 8 8 8 8 8 8 8 8 7 8 8 8 7 0 8 8 1   
 9|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 7 8   
 8|   1 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 1   
 7|   8 8 7 0 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
 6|   0 6 7 0 7 8 7 8 7 8 8 8 8 8 8 8 8 8 8 8 0 7 0 8   
 5|   0 7 8 0 8 8 8 8 8 8 8 8 7 8 8 8 8 8 8 8 0 0 0 8   
 4|   0 0 7 0 3 8 7 7 7 8 8 8 8 8 8 7 8 8 8 8 0 0 0 0   
 3|   0 0 0 0 2 7 5 8 6 8 7 8 8 8 8 7 8 8 8 0 0 0 0 0   
 2|   0 0 0 0 0 0 1 8 7 8 8 8 7 8 8 8 8 5 0 0 0 0 0 0   
 1|   0 0 0 0 0 1 8 8 8 8 8 8 8 8 8 6 8 1 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.99

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  7  0  3  6  4 12  3 11  5  3  8  0  4 16 16  3 10  0  0  0  0  0    
19|     1  0  0  0 15 21 16 17 14 13 16 13 19 21 12 18 12  3  2  0  0  0  0  0    
18|     0  0  0  0 16 15 17 15 15 21 18 16 20 20  9 14 15 18  4  0  0  0  3  2    
17|     1  2  0  0 13 12  4 15 21 21 18 22 10 14 10 20 21 15 10  0  0  5  4  2    
16|     0 16 17  0  5 13 16  3 13 15 15 14 12 22 22 19 18 18  6 22  0  6  4  2    
15|     0 14 17  0 17 16 14 12  8 16  3 12 19 19 19 21 22 22 18 22  0 10  3  3    
14|     0 19 17  0 19  4 22 12 21 15 19 16 20 22 21 20 21 22 18 16  0 16  0  0    
13|     4  8 17  0 19 18 17 21 20 21 18 19 22  9 14 22 14 18 22 17  0 22 19 15    
12|     0  4  8  0 21 21 18 22 22 22 22 20 15 21 13 21 22 18 20 22  0 16 19  3    
11|     2 21 22  0 20 22 22 18 18 20 22 18 20 18 21 20 20 21 20 20  0 22 22 17    
10|     0  8 21  0 21 20 18 18 20 22 21 20 21 18 21 20 18 21 22 22  0 22 20  4    
 9|    17 17 19  0 21 19 22 18 20 21 22 20 22 11 17 21 22 22 22 20  0 16 21 16    
 8|     3 19 19  0 19 22 22 21 20 22 20 18 21 22 16 22 21 21 21 22  0 22 22  2    
 7|    20 22 22  0 21 21 22 21 22 21 22 20 20 22 12 19 16 22 21 18  0 18 17 16    
 6|     0 19 22  0 22 21 22 15 22 22 21 22 21 21 21 18 18 20 16 20  0 20  0 16    
 5|     0 19 16  0 22 15 20 19 14 21 19 22 22 22 18 22 22 22 14 16  0  0  0 16    
 4|     0  0 22  0  8 20 16 22 22 20 19 19 22 22 22 22 21 20 16 21  0  0  0  0    
 3|     0  0  0  0  8 19 17 16 19 21 22 17 17 21 22 22 18 21 17  0  0  0  0  0    
 2|     0  0  0  0  0  0  3 20 22 17 22 20 22 18 20 16 20 17  0  0  0  0  0  0    
 1|     0  0  0  0  0  3 14 21 21 22 22 21 16 17 20 20 15  4  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 16.92

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0 24  0  3  6  4 20  5 21  6  3 12  0  4 29 31  3 20  0  0  0  0  0    
19|     1  0  0  0 26 29 16 26 27 20 32 26 31 26 26 30 26  3  2  0  0  0  0  0    
18|     0  0  0  0 32 23 24 22 24 30 28 32 26 32 24 27 28 25  4  0  0  0  4  2    
17|     1  2  0  0 24 26  4 25 27 29 32 32 17 20 17 25 24 27 12  0  0  6  4  2    
16|     0 23 24  0  6 30 16  5 30 28 28 14 22 25 30 29 21 18  6 28  0  8  4  2    
15|     0 32 24  0 23 16 25 28 10 26  5 17 19 28 32 25 27 28 28 30  0 16  4  4    
14|     0 19 24  0 24  4 28 16 26 26 31 24 29 24 29 30 26 31 31 29  0 31  0  0    
13|     4  8 23  0 32 31 27 32 32 31 32 31 31 25 28 29 30 32 32 32  0 32 27 28    
12|     0  4 20  0 27 31 26 27 28 26 30 27 22 29 25 26 24 23 26 28  0 31 29  3    
11|     2 26 27  0 29 31 29 32 28 32 27 32 24 32 29 29 30 29 32 32  0 28 30 32    
10|     0  8 31  0 30 24 29 30 31 32 32 32 30 32 28 24 26 28 32 28  0 28 30  4    
 9|    32 32 32  0 29 32 31 32 31 32 32 30 31 29 30 26 29 29 27 30  0 31 26 32    
 8|     3 28 28  0 27 29 28 28 28 26 31 32 26 28 29 26 26 26 28 29  0 29 29  2    
 7|    29 31 27  0 26 30 26 27 28 30 30 31 30 30 27 29 27 26 31 25  0 26 28 16    
 6|     0 24 27  0 25 26 28 29 26 31 28 32 31 26 29 27 30 28 31 31  0 26  0 16    
 5|     0 26 31  0 30 29 28 32 24 30 31 30 27 28 31 26 28 28 29 31  0  0  0 16    
 4|     0  0 27  0  9 30 23 27 28 28 26 28 31 30 27 28 28 28 29 27  0  0  0  0    
 3|     0  0  0  0  8 24 18 32 22 28 28 30 32 27 31 27 32 30 28  0  0  0  0  0    
 2|     0  0  0  0  0  0  3 31 28 29 30 31 27 30 32 32 32 20  0  0  0  0  0  0    
 1|     0  0  0  0  0  3 32 31 28 31 31 29 30 32 32 24 32  4  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 24.83

***** Run Time Info *****
Run Time:  2
