{
  "module_name": "imx-pxp.h",
  "hash_id": "7c868968293078b0cbc209e830307116a55af9927e7f82ef7b897cbfad87ce15",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/nxp/imx-pxp.h",
  "human_readable_source": " \n \n\n#ifndef __IMX_PXP_H__\n#define __IMX_PXP_H__\n\n#define HW_PXP_CTRL\t(0x00000000)\n#define HW_PXP_CTRL_SET\t(0x00000004)\n#define HW_PXP_CTRL_CLR\t(0x00000008)\n#define HW_PXP_CTRL_TOG\t(0x0000000c)\n\n#define BM_PXP_CTRL_SFTRST 0x80000000\n#define BF_PXP_CTRL_SFTRST(v) \\\n\t(((v) << 31) & BM_PXP_CTRL_SFTRST)\n#define BM_PXP_CTRL_CLKGATE 0x40000000\n#define BF_PXP_CTRL_CLKGATE(v)  \\\n\t(((v) << 30) & BM_PXP_CTRL_CLKGATE)\n#define BM_PXP_CTRL_RSVD4 0x20000000\n#define BF_PXP_CTRL_RSVD4(v)  \\\n\t(((v) << 29) & BM_PXP_CTRL_RSVD4)\n#define BM_PXP_CTRL_EN_REPEAT 0x10000000\n#define BF_PXP_CTRL_EN_REPEAT(v)  \\\n\t(((v) << 28) & BM_PXP_CTRL_EN_REPEAT)\n#define BM_PXP_CTRL_ENABLE_ROTATE1 0x08000000\n#define BF_PXP_CTRL_ENABLE_ROTATE1(v)  \\\n\t(((v) << 27) & BM_PXP_CTRL_ENABLE_ROTATE1)\n#define BM_PXP_CTRL_ENABLE_ROTATE0 0x04000000\n#define BF_PXP_CTRL_ENABLE_ROTATE0(v)  \\\n\t(((v) << 26) & BM_PXP_CTRL_ENABLE_ROTATE0)\n#define BM_PXP_CTRL_ENABLE_LUT 0x02000000\n#define BF_PXP_CTRL_ENABLE_LUT(v)  \\\n\t(((v) << 25) & BM_PXP_CTRL_ENABLE_LUT)\n#define BM_PXP_CTRL_ENABLE_CSC2 0x01000000\n#define BF_PXP_CTRL_ENABLE_CSC2(v)  \\\n\t(((v) << 24) & BM_PXP_CTRL_ENABLE_CSC2)\n#define BM_PXP_CTRL_BLOCK_SIZE 0x00800000\n#define BF_PXP_CTRL_BLOCK_SIZE(v)  \\\n\t(((v) << 23) & BM_PXP_CTRL_BLOCK_SIZE)\n#define BV_PXP_CTRL_BLOCK_SIZE__8X8   0x0\n#define BV_PXP_CTRL_BLOCK_SIZE__16X16 0x1\n#define BM_PXP_CTRL_RSVD1 0x00400000\n#define BF_PXP_CTRL_RSVD1(v)  \\\n\t(((v) << 22) & BM_PXP_CTRL_RSVD1)\n#define BM_PXP_CTRL_ENABLE_ALPHA_B 0x00200000\n#define BF_PXP_CTRL_ENABLE_ALPHA_B(v)  \\\n\t(((v) << 21) & BM_PXP_CTRL_ENABLE_ALPHA_B)\n#define BM_PXP_CTRL_ENABLE_INPUT_FETCH_STORE 0x00100000\n#define BF_PXP_CTRL_ENABLE_INPUT_FETCH_STORE(v)  \\\n\t(((v) << 20) & BM_PXP_CTRL_ENABLE_INPUT_FETCH_STORE)\n#define BM_PXP_CTRL_ENABLE_WFE_B 0x00080000\n#define BF_PXP_CTRL_ENABLE_WFE_B(v)  \\\n\t(((v) << 19) & BM_PXP_CTRL_ENABLE_WFE_B)\n#define BM_PXP_CTRL_ENABLE_WFE_A 0x00040000\n#define BF_PXP_CTRL_ENABLE_WFE_A(v)  \\\n\t(((v) << 18) & BM_PXP_CTRL_ENABLE_WFE_A)\n#define BM_PXP_CTRL_ENABLE_DITHER 0x00020000\n#define BF_PXP_CTRL_ENABLE_DITHER(v)  \\\n\t(((v) << 17) & BM_PXP_CTRL_ENABLE_DITHER)\n#define BM_PXP_CTRL_ENABLE_PS_AS_OUT 0x00010000\n#define BF_PXP_CTRL_ENABLE_PS_AS_OUT(v)  \\\n\t(((v) << 16) & BM_PXP_CTRL_ENABLE_PS_AS_OUT)\n#define BM_PXP_CTRL_VFLIP1 0x00008000\n#define BF_PXP_CTRL_VFLIP1(v)  \\\n\t(((v) << 15) & BM_PXP_CTRL_VFLIP1)\n#define BM_PXP_CTRL_HFLIP1 0x00004000\n#define BF_PXP_CTRL_HFLIP1(v)  \\\n\t(((v) << 14) & BM_PXP_CTRL_HFLIP1)\n#define BP_PXP_CTRL_ROTATE1      12\n#define BM_PXP_CTRL_ROTATE1 0x00003000\n#define BF_PXP_CTRL_ROTATE1(v)  \\\n\t(((v) << 12) & BM_PXP_CTRL_ROTATE1)\n#define BV_PXP_CTRL_ROTATE1__ROT_0   0x0\n#define BV_PXP_CTRL_ROTATE1__ROT_90  0x1\n#define BV_PXP_CTRL_ROTATE1__ROT_180 0x2\n#define BV_PXP_CTRL_ROTATE1__ROT_270 0x3\n#define BM_PXP_CTRL_VFLIP0 0x00000800\n#define BF_PXP_CTRL_VFLIP0(v)  \\\n\t(((v) << 11) & BM_PXP_CTRL_VFLIP0)\n#define BM_PXP_CTRL_HFLIP0 0x00000400\n#define BF_PXP_CTRL_HFLIP0(v)  \\\n\t(((v) << 10) & BM_PXP_CTRL_HFLIP0)\n#define BP_PXP_CTRL_ROTATE0      8\n#define BM_PXP_CTRL_ROTATE0 0x00000300\n#define BF_PXP_CTRL_ROTATE0(v)  \\\n\t(((v) << 8) & BM_PXP_CTRL_ROTATE0)\n#define BV_PXP_CTRL_ROTATE0__ROT_0   0x0\n#define BV_PXP_CTRL_ROTATE0__ROT_90  0x1\n#define BV_PXP_CTRL_ROTATE0__ROT_180 0x2\n#define BV_PXP_CTRL_ROTATE0__ROT_270 0x3\n#define BP_PXP_CTRL_RSVD0      6\n#define BM_PXP_CTRL_RSVD0 0x000000C0\n#define BF_PXP_CTRL_RSVD0(v)  \\\n\t(((v) << 6) & BM_PXP_CTRL_RSVD0)\n#define BM_PXP_CTRL_HANDSHAKE_ABORT_SKIP 0x00000020\n#define BF_PXP_CTRL_HANDSHAKE_ABORT_SKIP(v)  \\\n\t(((v) << 5) & BM_PXP_CTRL_HANDSHAKE_ABORT_SKIP)\n#define BM_PXP_CTRL_ENABLE_LCD0_HANDSHAKE 0x00000010\n#define BF_PXP_CTRL_ENABLE_LCD0_HANDSHAKE(v)  \\\n\t(((v) << 4) & BM_PXP_CTRL_ENABLE_LCD0_HANDSHAKE)\n#define BM_PXP_CTRL_LUT_DMA_IRQ_ENABLE 0x00000008\n#define BF_PXP_CTRL_LUT_DMA_IRQ_ENABLE(v)  \\\n\t(((v) << 3) & BM_PXP_CTRL_LUT_DMA_IRQ_ENABLE)\n#define BM_PXP_CTRL_NEXT_IRQ_ENABLE 0x00000004\n#define BF_PXP_CTRL_NEXT_IRQ_ENABLE(v)  \\\n\t(((v) << 2) & BM_PXP_CTRL_NEXT_IRQ_ENABLE)\n#define BM_PXP_CTRL_IRQ_ENABLE 0x00000002\n#define BF_PXP_CTRL_IRQ_ENABLE(v)  \\\n\t(((v) << 1) & BM_PXP_CTRL_IRQ_ENABLE)\n#define BM_PXP_CTRL_ENABLE 0x00000001\n#define BF_PXP_CTRL_ENABLE(v)  \\\n\t(((v) << 0) & BM_PXP_CTRL_ENABLE)\n\n#define HW_PXP_STAT\t(0x00000010)\n#define HW_PXP_STAT_SET\t(0x00000014)\n#define HW_PXP_STAT_CLR\t(0x00000018)\n#define HW_PXP_STAT_TOG\t(0x0000001c)\n\n#define BP_PXP_STAT_BLOCKX      24\n#define BM_PXP_STAT_BLOCKX 0xFF000000\n#define BF_PXP_STAT_BLOCKX(v) \\\n\t(((v) << 24) & BM_PXP_STAT_BLOCKX)\n#define BP_PXP_STAT_BLOCKY      16\n#define BM_PXP_STAT_BLOCKY 0x00FF0000\n#define BF_PXP_STAT_BLOCKY(v)  \\\n\t(((v) << 16) & BM_PXP_STAT_BLOCKY)\n#define BP_PXP_STAT_AXI_ERROR_ID_1      12\n#define BM_PXP_STAT_AXI_ERROR_ID_1 0x0000F000\n#define BF_PXP_STAT_AXI_ERROR_ID_1(v)  \\\n\t(((v) << 12) & BM_PXP_STAT_AXI_ERROR_ID_1)\n#define BM_PXP_STAT_RSVD2 0x00000800\n#define BF_PXP_STAT_RSVD2(v)  \\\n\t(((v) << 11) & BM_PXP_STAT_RSVD2)\n#define BM_PXP_STAT_AXI_READ_ERROR_1 0x00000400\n#define BF_PXP_STAT_AXI_READ_ERROR_1(v)  \\\n\t(((v) << 10) & BM_PXP_STAT_AXI_READ_ERROR_1)\n#define BM_PXP_STAT_AXI_WRITE_ERROR_1 0x00000200\n#define BF_PXP_STAT_AXI_WRITE_ERROR_1(v)  \\\n\t(((v) << 9) & BM_PXP_STAT_AXI_WRITE_ERROR_1)\n#define BM_PXP_STAT_LUT_DMA_LOAD_DONE_IRQ 0x00000100\n#define BF_PXP_STAT_LUT_DMA_LOAD_DONE_IRQ(v)  \\\n\t(((v) << 8) & BM_PXP_STAT_LUT_DMA_LOAD_DONE_IRQ)\n#define BP_PXP_STAT_AXI_ERROR_ID_0      4\n#define BM_PXP_STAT_AXI_ERROR_ID_0 0x000000F0\n#define BF_PXP_STAT_AXI_ERROR_ID_0(v)  \\\n\t(((v) << 4) & BM_PXP_STAT_AXI_ERROR_ID_0)\n#define BM_PXP_STAT_NEXT_IRQ 0x00000008\n#define BF_PXP_STAT_NEXT_IRQ(v)  \\\n\t(((v) << 3) & BM_PXP_STAT_NEXT_IRQ)\n#define BM_PXP_STAT_AXI_READ_ERROR_0 0x00000004\n#define BF_PXP_STAT_AXI_READ_ERROR_0(v)  \\\n\t(((v) << 2) & BM_PXP_STAT_AXI_READ_ERROR_0)\n#define BM_PXP_STAT_AXI_WRITE_ERROR_0 0x00000002\n#define BF_PXP_STAT_AXI_WRITE_ERROR_0(v)  \\\n\t(((v) << 1) & BM_PXP_STAT_AXI_WRITE_ERROR_0)\n#define BM_PXP_STAT_IRQ0 0x00000001\n#define BF_PXP_STAT_IRQ0(v)  \\\n\t(((v) << 0) & BM_PXP_STAT_IRQ0)\n\n#define HW_PXP_OUT_CTRL\t(0x00000020)\n#define HW_PXP_OUT_CTRL_SET\t(0x00000024)\n#define HW_PXP_OUT_CTRL_CLR\t(0x00000028)\n#define HW_PXP_OUT_CTRL_TOG\t(0x0000002c)\n\n#define BP_PXP_OUT_CTRL_ALPHA      24\n#define BM_PXP_OUT_CTRL_ALPHA 0xFF000000\n#define BF_PXP_OUT_CTRL_ALPHA(v) \\\n\t(((v) << 24) & BM_PXP_OUT_CTRL_ALPHA)\n#define BM_PXP_OUT_CTRL_ALPHA_OUTPUT 0x00800000\n#define BF_PXP_OUT_CTRL_ALPHA_OUTPUT(v)  \\\n\t(((v) << 23) & BM_PXP_OUT_CTRL_ALPHA_OUTPUT)\n#define BP_PXP_OUT_CTRL_RSVD1      10\n#define BM_PXP_OUT_CTRL_RSVD1 0x007FFC00\n#define BF_PXP_OUT_CTRL_RSVD1(v)  \\\n\t(((v) << 10) & BM_PXP_OUT_CTRL_RSVD1)\n#define BP_PXP_OUT_CTRL_INTERLACED_OUTPUT      8\n#define BM_PXP_OUT_CTRL_INTERLACED_OUTPUT 0x00000300\n#define BF_PXP_OUT_CTRL_INTERLACED_OUTPUT(v)  \\\n\t(((v) << 8) & BM_PXP_OUT_CTRL_INTERLACED_OUTPUT)\n#define BV_PXP_OUT_CTRL_INTERLACED_OUTPUT__PROGRESSIVE 0x0\n#define BV_PXP_OUT_CTRL_INTERLACED_OUTPUT__FIELD0      0x1\n#define BV_PXP_OUT_CTRL_INTERLACED_OUTPUT__FIELD1      0x2\n#define BV_PXP_OUT_CTRL_INTERLACED_OUTPUT__INTERLACED  0x3\n#define BP_PXP_OUT_CTRL_RSVD0      5\n#define BM_PXP_OUT_CTRL_RSVD0 0x000000E0\n#define BF_PXP_OUT_CTRL_RSVD0(v)  \\\n\t(((v) << 5) & BM_PXP_OUT_CTRL_RSVD0)\n#define BP_PXP_OUT_CTRL_FORMAT      0\n#define BM_PXP_OUT_CTRL_FORMAT 0x0000001F\n#define BF_PXP_OUT_CTRL_FORMAT(v)  \\\n\t(((v) << 0) & BM_PXP_OUT_CTRL_FORMAT)\n#define BV_PXP_OUT_CTRL_FORMAT__ARGB8888  0x0\n#define BV_PXP_OUT_CTRL_FORMAT__RGB888    0x4\n#define BV_PXP_OUT_CTRL_FORMAT__RGB888P   0x5\n#define BV_PXP_OUT_CTRL_FORMAT__ARGB1555  0x8\n#define BV_PXP_OUT_CTRL_FORMAT__ARGB4444  0x9\n#define BV_PXP_OUT_CTRL_FORMAT__RGB555    0xC\n#define BV_PXP_OUT_CTRL_FORMAT__RGB444    0xD\n#define BV_PXP_OUT_CTRL_FORMAT__RGB565    0xE\n#define BV_PXP_OUT_CTRL_FORMAT__YUV1P444  0x10\n#define BV_PXP_OUT_CTRL_FORMAT__UYVY1P422 0x12\n#define BV_PXP_OUT_CTRL_FORMAT__VYUY1P422 0x13\n#define BV_PXP_OUT_CTRL_FORMAT__Y8\t0x14\n#define BV_PXP_OUT_CTRL_FORMAT__Y4\t0x15\n#define BV_PXP_OUT_CTRL_FORMAT__YUV2P422  0x18\n#define BV_PXP_OUT_CTRL_FORMAT__YUV2P420  0x19\n#define BV_PXP_OUT_CTRL_FORMAT__YVU2P422  0x1A\n#define BV_PXP_OUT_CTRL_FORMAT__YVU2P420  0x1B\n\n#define HW_PXP_OUT_BUF\t(0x00000030)\n\n#define BP_PXP_OUT_BUF_ADDR      0\n#define BM_PXP_OUT_BUF_ADDR 0xFFFFFFFF\n#define BF_PXP_OUT_BUF_ADDR(v)   (v)\n\n#define HW_PXP_OUT_BUF2\t(0x00000040)\n\n#define BP_PXP_OUT_BUF2_ADDR      0\n#define BM_PXP_OUT_BUF2_ADDR 0xFFFFFFFF\n#define BF_PXP_OUT_BUF2_ADDR(v)   (v)\n\n#define HW_PXP_OUT_PITCH\t(0x00000050)\n\n#define BP_PXP_OUT_PITCH_RSVD      16\n#define BM_PXP_OUT_PITCH_RSVD 0xFFFF0000\n#define BF_PXP_OUT_PITCH_RSVD(v) \\\n\t(((v) << 16) & BM_PXP_OUT_PITCH_RSVD)\n#define BP_PXP_OUT_PITCH_PITCH      0\n#define BM_PXP_OUT_PITCH_PITCH 0x0000FFFF\n#define BF_PXP_OUT_PITCH_PITCH(v)  \\\n\t(((v) << 0) & BM_PXP_OUT_PITCH_PITCH)\n\n#define HW_PXP_OUT_LRC\t(0x00000060)\n\n#define BP_PXP_OUT_LRC_RSVD1      30\n#define BM_PXP_OUT_LRC_RSVD1 0xC0000000\n#define BF_PXP_OUT_LRC_RSVD1(v) \\\n\t(((v) << 30) & BM_PXP_OUT_LRC_RSVD1)\n#define BP_PXP_OUT_LRC_X      16\n#define BM_PXP_OUT_LRC_X 0x3FFF0000\n#define BF_PXP_OUT_LRC_X(v)  \\\n\t(((v) << 16) & BM_PXP_OUT_LRC_X)\n#define BP_PXP_OUT_LRC_RSVD0      14\n#define BM_PXP_OUT_LRC_RSVD0 0x0000C000\n#define BF_PXP_OUT_LRC_RSVD0(v)  \\\n\t(((v) << 14) & BM_PXP_OUT_LRC_RSVD0)\n#define BP_PXP_OUT_LRC_Y      0\n#define BM_PXP_OUT_LRC_Y 0x00003FFF\n#define BF_PXP_OUT_LRC_Y(v)  \\\n\t(((v) << 0) & BM_PXP_OUT_LRC_Y)\n\n#define HW_PXP_OUT_PS_ULC\t(0x00000070)\n\n#define BP_PXP_OUT_PS_ULC_RSVD1      30\n#define BM_PXP_OUT_PS_ULC_RSVD1 0xC0000000\n#define BF_PXP_OUT_PS_ULC_RSVD1(v) \\\n\t(((v) << 30) & BM_PXP_OUT_PS_ULC_RSVD1)\n#define BP_PXP_OUT_PS_ULC_X      16\n#define BM_PXP_OUT_PS_ULC_X 0x3FFF0000\n#define BF_PXP_OUT_PS_ULC_X(v)  \\\n\t(((v) << 16) & BM_PXP_OUT_PS_ULC_X)\n#define BP_PXP_OUT_PS_ULC_RSVD0      14\n#define BM_PXP_OUT_PS_ULC_RSVD0 0x0000C000\n#define BF_PXP_OUT_PS_ULC_RSVD0(v)  \\\n\t(((v) << 14) & BM_PXP_OUT_PS_ULC_RSVD0)\n#define BP_PXP_OUT_PS_ULC_Y      0\n#define BM_PXP_OUT_PS_ULC_Y 0x00003FFF\n#define BF_PXP_OUT_PS_ULC_Y(v)  \\\n\t(((v) << 0) & BM_PXP_OUT_PS_ULC_Y)\n\n#define HW_PXP_OUT_PS_LRC\t(0x00000080)\n\n#define BP_PXP_OUT_PS_LRC_RSVD1      30\n#define BM_PXP_OUT_PS_LRC_RSVD1 0xC0000000\n#define BF_PXP_OUT_PS_LRC_RSVD1(v) \\\n\t(((v) << 30) & BM_PXP_OUT_PS_LRC_RSVD1)\n#define BP_PXP_OUT_PS_LRC_X      16\n#define BM_PXP_OUT_PS_LRC_X 0x3FFF0000\n#define BF_PXP_OUT_PS_LRC_X(v)  \\\n\t(((v) << 16) & BM_PXP_OUT_PS_LRC_X)\n#define BP_PXP_OUT_PS_LRC_RSVD0      14\n#define BM_PXP_OUT_PS_LRC_RSVD0 0x0000C000\n#define BF_PXP_OUT_PS_LRC_RSVD0(v)  \\\n\t(((v) << 14) & BM_PXP_OUT_PS_LRC_RSVD0)\n#define BP_PXP_OUT_PS_LRC_Y      0\n#define BM_PXP_OUT_PS_LRC_Y 0x00003FFF\n#define BF_PXP_OUT_PS_LRC_Y(v)  \\\n\t(((v) << 0) & BM_PXP_OUT_PS_LRC_Y)\n\n#define HW_PXP_OUT_AS_ULC\t(0x00000090)\n\n#define BP_PXP_OUT_AS_ULC_RSVD1      30\n#define BM_PXP_OUT_AS_ULC_RSVD1 0xC0000000\n#define BF_PXP_OUT_AS_ULC_RSVD1(v) \\\n\t(((v) << 30) & BM_PXP_OUT_AS_ULC_RSVD1)\n#define BP_PXP_OUT_AS_ULC_X      16\n#define BM_PXP_OUT_AS_ULC_X 0x3FFF0000\n#define BF_PXP_OUT_AS_ULC_X(v)  \\\n\t(((v) << 16) & BM_PXP_OUT_AS_ULC_X)\n#define BP_PXP_OUT_AS_ULC_RSVD0      14\n#define BM_PXP_OUT_AS_ULC_RSVD0 0x0000C000\n#define BF_PXP_OUT_AS_ULC_RSVD0(v)  \\\n\t(((v) << 14) & BM_PXP_OUT_AS_ULC_RSVD0)\n#define BP_PXP_OUT_AS_ULC_Y      0\n#define BM_PXP_OUT_AS_ULC_Y 0x00003FFF\n#define BF_PXP_OUT_AS_ULC_Y(v)  \\\n\t(((v) << 0) & BM_PXP_OUT_AS_ULC_Y)\n\n#define HW_PXP_OUT_AS_LRC\t(0x000000a0)\n\n#define BP_PXP_OUT_AS_LRC_RSVD1      30\n#define BM_PXP_OUT_AS_LRC_RSVD1 0xC0000000\n#define BF_PXP_OUT_AS_LRC_RSVD1(v) \\\n\t(((v) << 30) & BM_PXP_OUT_AS_LRC_RSVD1)\n#define BP_PXP_OUT_AS_LRC_X      16\n#define BM_PXP_OUT_AS_LRC_X 0x3FFF0000\n#define BF_PXP_OUT_AS_LRC_X(v)  \\\n\t(((v) << 16) & BM_PXP_OUT_AS_LRC_X)\n#define BP_PXP_OUT_AS_LRC_RSVD0      14\n#define BM_PXP_OUT_AS_LRC_RSVD0 0x0000C000\n#define BF_PXP_OUT_AS_LRC_RSVD0(v)  \\\n\t(((v) << 14) & BM_PXP_OUT_AS_LRC_RSVD0)\n#define BP_PXP_OUT_AS_LRC_Y      0\n#define BM_PXP_OUT_AS_LRC_Y 0x00003FFF\n#define BF_PXP_OUT_AS_LRC_Y(v)  \\\n\t(((v) << 0) & BM_PXP_OUT_AS_LRC_Y)\n\n#define HW_PXP_PS_CTRL\t(0x000000b0)\n#define HW_PXP_PS_CTRL_SET\t(0x000000b4)\n#define HW_PXP_PS_CTRL_CLR\t(0x000000b8)\n#define HW_PXP_PS_CTRL_TOG\t(0x000000bc)\n\n#define BP_PXP_PS_CTRL_RSVD1      12\n#define BM_PXP_PS_CTRL_RSVD1 0xFFFFF000\n#define BF_PXP_PS_CTRL_RSVD1(v) \\\n\t(((v) << 12) & BM_PXP_PS_CTRL_RSVD1)\n#define BP_PXP_PS_CTRL_DECX      10\n#define BM_PXP_PS_CTRL_DECX 0x00000C00\n#define BF_PXP_PS_CTRL_DECX(v)  \\\n\t(((v) << 10) & BM_PXP_PS_CTRL_DECX)\n#define BV_PXP_PS_CTRL_DECX__DISABLE 0x0\n#define BV_PXP_PS_CTRL_DECX__DECX2   0x1\n#define BV_PXP_PS_CTRL_DECX__DECX4   0x2\n#define BV_PXP_PS_CTRL_DECX__DECX8   0x3\n#define BP_PXP_PS_CTRL_DECY      8\n#define BM_PXP_PS_CTRL_DECY 0x00000300\n#define BF_PXP_PS_CTRL_DECY(v)  \\\n\t(((v) << 8) & BM_PXP_PS_CTRL_DECY)\n#define BV_PXP_PS_CTRL_DECY__DISABLE 0x0\n#define BV_PXP_PS_CTRL_DECY__DECY2   0x1\n#define BV_PXP_PS_CTRL_DECY__DECY4   0x2\n#define BV_PXP_PS_CTRL_DECY__DECY8   0x3\n#define BM_PXP_PS_CTRL_RSVD0 0x00000080\n#define BF_PXP_PS_CTRL_RSVD0(v)  \\\n\t(((v) << 7) & BM_PXP_PS_CTRL_RSVD0)\n#define BM_PXP_PS_CTRL_WB_SWAP 0x00000040\n#define BF_PXP_PS_CTRL_WB_SWAP(v)  \\\n\t(((v) << 6) & BM_PXP_PS_CTRL_WB_SWAP)\n#define BP_PXP_PS_CTRL_FORMAT      0\n#define BM_PXP_PS_CTRL_FORMAT 0x0000003F\n#define BF_PXP_PS_CTRL_FORMAT(v)  \\\n\t(((v) << 0) & BM_PXP_PS_CTRL_FORMAT)\n#define BV_PXP_PS_CTRL_FORMAT__RGB888    0x4\n#define BV_PXP_PS_CTRL_FORMAT__RGB555    0xC\n#define BV_PXP_PS_CTRL_FORMAT__RGB444    0xD\n#define BV_PXP_PS_CTRL_FORMAT__RGB565    0xE\n#define BV_PXP_PS_CTRL_FORMAT__YUV1P444  0x10\n#define BV_PXP_PS_CTRL_FORMAT__UYVY1P422 0x12\n#define BV_PXP_PS_CTRL_FORMAT__VYUY1P422 0x13\n#define BV_PXP_PS_CTRL_FORMAT__Y8\t0x14\n#define BV_PXP_PS_CTRL_FORMAT__Y4\t0x15\n#define BV_PXP_PS_CTRL_FORMAT__YUV2P422  0x18\n#define BV_PXP_PS_CTRL_FORMAT__YUV2P420  0x19\n#define BV_PXP_PS_CTRL_FORMAT__YVU2P422  0x1A\n#define BV_PXP_PS_CTRL_FORMAT__YVU2P420  0x1B\n#define BV_PXP_PS_CTRL_FORMAT__YUV422    0x1E\n#define BV_PXP_PS_CTRL_FORMAT__YUV420    0x1F\n\n#define HW_PXP_PS_BUF\t(0x000000c0)\n\n#define BP_PXP_PS_BUF_ADDR      0\n#define BM_PXP_PS_BUF_ADDR 0xFFFFFFFF\n#define BF_PXP_PS_BUF_ADDR(v)   (v)\n\n#define HW_PXP_PS_UBUF\t(0x000000d0)\n\n#define BP_PXP_PS_UBUF_ADDR      0\n#define BM_PXP_PS_UBUF_ADDR 0xFFFFFFFF\n#define BF_PXP_PS_UBUF_ADDR(v)   (v)\n\n#define HW_PXP_PS_VBUF\t(0x000000e0)\n\n#define BP_PXP_PS_VBUF_ADDR      0\n#define BM_PXP_PS_VBUF_ADDR 0xFFFFFFFF\n#define BF_PXP_PS_VBUF_ADDR(v)   (v)\n\n#define HW_PXP_PS_PITCH\t(0x000000f0)\n\n#define BP_PXP_PS_PITCH_RSVD      16\n#define BM_PXP_PS_PITCH_RSVD 0xFFFF0000\n#define BF_PXP_PS_PITCH_RSVD(v) \\\n\t(((v) << 16) & BM_PXP_PS_PITCH_RSVD)\n#define BP_PXP_PS_PITCH_PITCH      0\n#define BM_PXP_PS_PITCH_PITCH 0x0000FFFF\n#define BF_PXP_PS_PITCH_PITCH(v)  \\\n\t(((v) << 0) & BM_PXP_PS_PITCH_PITCH)\n\n#define HW_PXP_PS_BACKGROUND_0\t(0x00000100)\n\n#define BP_PXP_PS_BACKGROUND_0_RSVD      24\n#define BM_PXP_PS_BACKGROUND_0_RSVD 0xFF000000\n#define BF_PXP_PS_BACKGROUND_0_RSVD(v) \\\n\t(((v) << 24) & BM_PXP_PS_BACKGROUND_0_RSVD)\n#define BP_PXP_PS_BACKGROUND_0_COLOR      0\n#define BM_PXP_PS_BACKGROUND_0_COLOR 0x00FFFFFF\n#define BF_PXP_PS_BACKGROUND_0_COLOR(v)  \\\n\t(((v) << 0) & BM_PXP_PS_BACKGROUND_0_COLOR)\n\n#define HW_PXP_PS_SCALE\t(0x00000110)\n\n#define BM_PXP_PS_SCALE_RSVD2 0x80000000\n#define BF_PXP_PS_SCALE_RSVD2(v) \\\n\t(((v) << 31) & BM_PXP_PS_SCALE_RSVD2)\n#define BP_PXP_PS_SCALE_YSCALE      16\n#define BM_PXP_PS_SCALE_YSCALE 0x7FFF0000\n#define BF_PXP_PS_SCALE_YSCALE(v)  \\\n\t(((v) << 16) & BM_PXP_PS_SCALE_YSCALE)\n#define BM_PXP_PS_SCALE_RSVD1 0x00008000\n#define BF_PXP_PS_SCALE_RSVD1(v)  \\\n\t(((v) << 15) & BM_PXP_PS_SCALE_RSVD1)\n#define BP_PXP_PS_SCALE_XSCALE      0\n#define BM_PXP_PS_SCALE_XSCALE 0x00007FFF\n#define BF_PXP_PS_SCALE_XSCALE(v)  \\\n\t(((v) << 0) & BM_PXP_PS_SCALE_XSCALE)\n\n#define HW_PXP_PS_OFFSET\t(0x00000120)\n\n#define BP_PXP_PS_OFFSET_RSVD2      28\n#define BM_PXP_PS_OFFSET_RSVD2 0xF0000000\n#define BF_PXP_PS_OFFSET_RSVD2(v) \\\n\t(((v) << 28) & BM_PXP_PS_OFFSET_RSVD2)\n#define BP_PXP_PS_OFFSET_YOFFSET      16\n#define BM_PXP_PS_OFFSET_YOFFSET 0x0FFF0000\n#define BF_PXP_PS_OFFSET_YOFFSET(v)  \\\n\t(((v) << 16) & BM_PXP_PS_OFFSET_YOFFSET)\n#define BP_PXP_PS_OFFSET_RSVD1      12\n#define BM_PXP_PS_OFFSET_RSVD1 0x0000F000\n#define BF_PXP_PS_OFFSET_RSVD1(v)  \\\n\t(((v) << 12) & BM_PXP_PS_OFFSET_RSVD1)\n#define BP_PXP_PS_OFFSET_XOFFSET      0\n#define BM_PXP_PS_OFFSET_XOFFSET 0x00000FFF\n#define BF_PXP_PS_OFFSET_XOFFSET(v)  \\\n\t(((v) << 0) & BM_PXP_PS_OFFSET_XOFFSET)\n\n#define HW_PXP_PS_CLRKEYLOW_0\t(0x00000130)\n\n#define BP_PXP_PS_CLRKEYLOW_0_RSVD1      24\n#define BM_PXP_PS_CLRKEYLOW_0_RSVD1 0xFF000000\n#define BF_PXP_PS_CLRKEYLOW_0_RSVD1(v) \\\n\t(((v) << 24) & BM_PXP_PS_CLRKEYLOW_0_RSVD1)\n#define BP_PXP_PS_CLRKEYLOW_0_PIXEL      0\n#define BM_PXP_PS_CLRKEYLOW_0_PIXEL 0x00FFFFFF\n#define BF_PXP_PS_CLRKEYLOW_0_PIXEL(v)  \\\n\t(((v) << 0) & BM_PXP_PS_CLRKEYLOW_0_PIXEL)\n\n#define HW_PXP_PS_CLRKEYHIGH_0\t(0x00000140)\n\n#define BP_PXP_PS_CLRKEYHIGH_0_RSVD1      24\n#define BM_PXP_PS_CLRKEYHIGH_0_RSVD1 0xFF000000\n#define BF_PXP_PS_CLRKEYHIGH_0_RSVD1(v) \\\n\t(((v) << 24) & BM_PXP_PS_CLRKEYHIGH_0_RSVD1)\n#define BP_PXP_PS_CLRKEYHIGH_0_PIXEL      0\n#define BM_PXP_PS_CLRKEYHIGH_0_PIXEL 0x00FFFFFF\n#define BF_PXP_PS_CLRKEYHIGH_0_PIXEL(v)  \\\n\t(((v) << 0) & BM_PXP_PS_CLRKEYHIGH_0_PIXEL)\n\n#define HW_PXP_AS_CTRL\t(0x00000150)\n\n#define BP_PXP_AS_CTRL_RSVD1      22\n#define BM_PXP_AS_CTRL_RSVD1 0xFFC00000\n#define BF_PXP_AS_CTRL_RSVD1(v) \\\n\t(((v) << 22) & BM_PXP_AS_CTRL_RSVD1)\n#define BM_PXP_AS_CTRL_ALPHA1_INVERT 0x00200000\n#define BF_PXP_AS_CTRL_ALPHA1_INVERT(v)  \\\n\t(((v) << 21) & BM_PXP_AS_CTRL_ALPHA1_INVERT)\n#define BM_PXP_AS_CTRL_ALPHA0_INVERT 0x00100000\n#define BF_PXP_AS_CTRL_ALPHA0_INVERT(v)  \\\n\t(((v) << 20) & BM_PXP_AS_CTRL_ALPHA0_INVERT)\n#define BP_PXP_AS_CTRL_ROP      16\n#define BM_PXP_AS_CTRL_ROP 0x000F0000\n#define BF_PXP_AS_CTRL_ROP(v)  \\\n\t(((v) << 16) & BM_PXP_AS_CTRL_ROP)\n#define BV_PXP_AS_CTRL_ROP__MASKAS     0x0\n#define BV_PXP_AS_CTRL_ROP__MASKNOTAS  0x1\n#define BV_PXP_AS_CTRL_ROP__MASKASNOT  0x2\n#define BV_PXP_AS_CTRL_ROP__MERGEAS    0x3\n#define BV_PXP_AS_CTRL_ROP__MERGENOTAS 0x4\n#define BV_PXP_AS_CTRL_ROP__MERGEASNOT 0x5\n#define BV_PXP_AS_CTRL_ROP__NOTCOPYAS  0x6\n#define BV_PXP_AS_CTRL_ROP__NOT\t0x7\n#define BV_PXP_AS_CTRL_ROP__NOTMASKAS  0x8\n#define BV_PXP_AS_CTRL_ROP__NOTMERGEAS 0x9\n#define BV_PXP_AS_CTRL_ROP__XORAS      0xA\n#define BV_PXP_AS_CTRL_ROP__NOTXORAS   0xB\n#define BP_PXP_AS_CTRL_ALPHA      8\n#define BM_PXP_AS_CTRL_ALPHA 0x0000FF00\n#define BF_PXP_AS_CTRL_ALPHA(v)  \\\n\t(((v) << 8) & BM_PXP_AS_CTRL_ALPHA)\n#define BP_PXP_AS_CTRL_FORMAT      4\n#define BM_PXP_AS_CTRL_FORMAT 0x000000F0\n#define BF_PXP_AS_CTRL_FORMAT(v)  \\\n\t(((v) << 4) & BM_PXP_AS_CTRL_FORMAT)\n#define BV_PXP_AS_CTRL_FORMAT__ARGB8888 0x0\n#define BV_PXP_AS_CTRL_FORMAT__RGBA8888 0x1\n#define BV_PXP_AS_CTRL_FORMAT__RGB888   0x4\n#define BV_PXP_AS_CTRL_FORMAT__ARGB1555 0x8\n#define BV_PXP_AS_CTRL_FORMAT__ARGB4444 0x9\n#define BV_PXP_AS_CTRL_FORMAT__RGB555   0xC\n#define BV_PXP_AS_CTRL_FORMAT__RGB444   0xD\n#define BV_PXP_AS_CTRL_FORMAT__RGB565   0xE\n#define BM_PXP_AS_CTRL_ENABLE_COLORKEY 0x00000008\n#define BF_PXP_AS_CTRL_ENABLE_COLORKEY(v)  \\\n\t(((v) << 3) & BM_PXP_AS_CTRL_ENABLE_COLORKEY)\n#define BP_PXP_AS_CTRL_ALPHA_CTRL      1\n#define BM_PXP_AS_CTRL_ALPHA_CTRL 0x00000006\n#define BF_PXP_AS_CTRL_ALPHA_CTRL(v)  \\\n\t(((v) << 1) & BM_PXP_AS_CTRL_ALPHA_CTRL)\n#define BV_PXP_AS_CTRL_ALPHA_CTRL__Embedded 0x0\n#define BV_PXP_AS_CTRL_ALPHA_CTRL__Override 0x1\n#define BV_PXP_AS_CTRL_ALPHA_CTRL__Multiply 0x2\n#define BV_PXP_AS_CTRL_ALPHA_CTRL__ROPs     0x3\n#define BM_PXP_AS_CTRL_RSVD0 0x00000001\n#define BF_PXP_AS_CTRL_RSVD0(v)  \\\n\t(((v) << 0) & BM_PXP_AS_CTRL_RSVD0)\n\n#define HW_PXP_AS_BUF\t(0x00000160)\n\n#define BP_PXP_AS_BUF_ADDR      0\n#define BM_PXP_AS_BUF_ADDR 0xFFFFFFFF\n#define BF_PXP_AS_BUF_ADDR(v)   (v)\n\n#define HW_PXP_AS_PITCH\t(0x00000170)\n\n#define BP_PXP_AS_PITCH_RSVD      16\n#define BM_PXP_AS_PITCH_RSVD 0xFFFF0000\n#define BF_PXP_AS_PITCH_RSVD(v) \\\n\t(((v) << 16) & BM_PXP_AS_PITCH_RSVD)\n#define BP_PXP_AS_PITCH_PITCH      0\n#define BM_PXP_AS_PITCH_PITCH 0x0000FFFF\n#define BF_PXP_AS_PITCH_PITCH(v)  \\\n\t(((v) << 0) & BM_PXP_AS_PITCH_PITCH)\n\n#define HW_PXP_AS_CLRKEYLOW_0\t(0x00000180)\n\n#define BP_PXP_AS_CLRKEYLOW_0_RSVD1      24\n#define BM_PXP_AS_CLRKEYLOW_0_RSVD1 0xFF000000\n#define BF_PXP_AS_CLRKEYLOW_0_RSVD1(v) \\\n\t(((v) << 24) & BM_PXP_AS_CLRKEYLOW_0_RSVD1)\n#define BP_PXP_AS_CLRKEYLOW_0_PIXEL      0\n#define BM_PXP_AS_CLRKEYLOW_0_PIXEL 0x00FFFFFF\n#define BF_PXP_AS_CLRKEYLOW_0_PIXEL(v)  \\\n\t(((v) << 0) & BM_PXP_AS_CLRKEYLOW_0_PIXEL)\n\n#define HW_PXP_AS_CLRKEYHIGH_0\t(0x00000190)\n\n#define BP_PXP_AS_CLRKEYHIGH_0_RSVD1      24\n#define BM_PXP_AS_CLRKEYHIGH_0_RSVD1 0xFF000000\n#define BF_PXP_AS_CLRKEYHIGH_0_RSVD1(v) \\\n\t(((v) << 24) & BM_PXP_AS_CLRKEYHIGH_0_RSVD1)\n#define BP_PXP_AS_CLRKEYHIGH_0_PIXEL      0\n#define BM_PXP_AS_CLRKEYHIGH_0_PIXEL 0x00FFFFFF\n#define BF_PXP_AS_CLRKEYHIGH_0_PIXEL(v)  \\\n\t(((v) << 0) & BM_PXP_AS_CLRKEYHIGH_0_PIXEL)\n\n#define HW_PXP_CSC1_COEF0\t(0x000001a0)\n\n#define BM_PXP_CSC1_COEF0_YCBCR_MODE 0x80000000\n#define BF_PXP_CSC1_COEF0_YCBCR_MODE(v) \\\n\t(((v) << 31) & BM_PXP_CSC1_COEF0_YCBCR_MODE)\n#define BM_PXP_CSC1_COEF0_BYPASS 0x40000000\n#define BF_PXP_CSC1_COEF0_BYPASS(v)  \\\n\t(((v) << 30) & BM_PXP_CSC1_COEF0_BYPASS)\n#define BM_PXP_CSC1_COEF0_RSVD1 0x20000000\n#define BF_PXP_CSC1_COEF0_RSVD1(v)  \\\n\t(((v) << 29) & BM_PXP_CSC1_COEF0_RSVD1)\n#define BP_PXP_CSC1_COEF0_C0      18\n#define BM_PXP_CSC1_COEF0_C0 0x1FFC0000\n#define BF_PXP_CSC1_COEF0_C0(v)  \\\n\t(((v) << 18) & BM_PXP_CSC1_COEF0_C0)\n#define BP_PXP_CSC1_COEF0_UV_OFFSET      9\n#define BM_PXP_CSC1_COEF0_UV_OFFSET 0x0003FE00\n#define BF_PXP_CSC1_COEF0_UV_OFFSET(v)  \\\n\t(((v) << 9) & BM_PXP_CSC1_COEF0_UV_OFFSET)\n#define BP_PXP_CSC1_COEF0_Y_OFFSET      0\n#define BM_PXP_CSC1_COEF0_Y_OFFSET 0x000001FF\n#define BF_PXP_CSC1_COEF0_Y_OFFSET(v)  \\\n\t(((v) << 0) & BM_PXP_CSC1_COEF0_Y_OFFSET)\n\n#define HW_PXP_CSC1_COEF1\t(0x000001b0)\n\n#define BP_PXP_CSC1_COEF1_RSVD1      27\n#define BM_PXP_CSC1_COEF1_RSVD1 0xF8000000\n#define BF_PXP_CSC1_COEF1_RSVD1(v) \\\n\t(((v) << 27) & BM_PXP_CSC1_COEF1_RSVD1)\n#define BP_PXP_CSC1_COEF1_C1      16\n#define BM_PXP_CSC1_COEF1_C1 0x07FF0000\n#define BF_PXP_CSC1_COEF1_C1(v)  \\\n\t(((v) << 16) & BM_PXP_CSC1_COEF1_C1)\n#define BP_PXP_CSC1_COEF1_RSVD0      11\n#define BM_PXP_CSC1_COEF1_RSVD0 0x0000F800\n#define BF_PXP_CSC1_COEF1_RSVD0(v)  \\\n\t(((v) << 11) & BM_PXP_CSC1_COEF1_RSVD0)\n#define BP_PXP_CSC1_COEF1_C4      0\n#define BM_PXP_CSC1_COEF1_C4 0x000007FF\n#define BF_PXP_CSC1_COEF1_C4(v)  \\\n\t(((v) << 0) & BM_PXP_CSC1_COEF1_C4)\n\n#define HW_PXP_CSC1_COEF2\t(0x000001c0)\n\n#define BP_PXP_CSC1_COEF2_RSVD1      27\n#define BM_PXP_CSC1_COEF2_RSVD1 0xF8000000\n#define BF_PXP_CSC1_COEF2_RSVD1(v) \\\n\t(((v) << 27) & BM_PXP_CSC1_COEF2_RSVD1)\n#define BP_PXP_CSC1_COEF2_C2      16\n#define BM_PXP_CSC1_COEF2_C2 0x07FF0000\n#define BF_PXP_CSC1_COEF2_C2(v)  \\\n\t(((v) << 16) & BM_PXP_CSC1_COEF2_C2)\n#define BP_PXP_CSC1_COEF2_RSVD0      11\n#define BM_PXP_CSC1_COEF2_RSVD0 0x0000F800\n#define BF_PXP_CSC1_COEF2_RSVD0(v)  \\\n\t(((v) << 11) & BM_PXP_CSC1_COEF2_RSVD0)\n#define BP_PXP_CSC1_COEF2_C3      0\n#define BM_PXP_CSC1_COEF2_C3 0x000007FF\n#define BF_PXP_CSC1_COEF2_C3(v)  \\\n\t(((v) << 0) & BM_PXP_CSC1_COEF2_C3)\n\n#define HW_PXP_CSC2_CTRL\t(0x000001d0)\n\n#define BP_PXP_CSC2_CTRL_RSVD      3\n#define BM_PXP_CSC2_CTRL_RSVD 0xFFFFFFF8\n#define BF_PXP_CSC2_CTRL_RSVD(v) \\\n\t(((v) << 3) & BM_PXP_CSC2_CTRL_RSVD)\n#define BP_PXP_CSC2_CTRL_CSC_MODE      1\n#define BM_PXP_CSC2_CTRL_CSC_MODE 0x00000006\n#define BF_PXP_CSC2_CTRL_CSC_MODE(v)  \\\n\t(((v) << 1) & BM_PXP_CSC2_CTRL_CSC_MODE)\n#define BV_PXP_CSC2_CTRL_CSC_MODE__YUV2RGB   0x0\n#define BV_PXP_CSC2_CTRL_CSC_MODE__YCbCr2RGB 0x1\n#define BV_PXP_CSC2_CTRL_CSC_MODE__RGB2YUV   0x2\n#define BV_PXP_CSC2_CTRL_CSC_MODE__RGB2YCbCr 0x3\n#define BM_PXP_CSC2_CTRL_BYPASS 0x00000001\n#define BF_PXP_CSC2_CTRL_BYPASS(v)  \\\n\t(((v) << 0) & BM_PXP_CSC2_CTRL_BYPASS)\n\n#define HW_PXP_CSC2_COEF0\t(0x000001e0)\n\n#define BP_PXP_CSC2_COEF0_RSVD1      27\n#define BM_PXP_CSC2_COEF0_RSVD1 0xF8000000\n#define BF_PXP_CSC2_COEF0_RSVD1(v) \\\n\t(((v) << 27) & BM_PXP_CSC2_COEF0_RSVD1)\n#define BP_PXP_CSC2_COEF0_A2      16\n#define BM_PXP_CSC2_COEF0_A2 0x07FF0000\n#define BF_PXP_CSC2_COEF0_A2(v)  \\\n\t(((v) << 16) & BM_PXP_CSC2_COEF0_A2)\n#define BP_PXP_CSC2_COEF0_RSVD0      11\n#define BM_PXP_CSC2_COEF0_RSVD0 0x0000F800\n#define BF_PXP_CSC2_COEF0_RSVD0(v)  \\\n\t(((v) << 11) & BM_PXP_CSC2_COEF0_RSVD0)\n#define BP_PXP_CSC2_COEF0_A1      0\n#define BM_PXP_CSC2_COEF0_A1 0x000007FF\n#define BF_PXP_CSC2_COEF0_A1(v)  \\\n\t(((v) << 0) & BM_PXP_CSC2_COEF0_A1)\n\n#define HW_PXP_CSC2_COEF1\t(0x000001f0)\n\n#define BP_PXP_CSC2_COEF1_RSVD1      27\n#define BM_PXP_CSC2_COEF1_RSVD1 0xF8000000\n#define BF_PXP_CSC2_COEF1_RSVD1(v) \\\n\t(((v) << 27) & BM_PXP_CSC2_COEF1_RSVD1)\n#define BP_PXP_CSC2_COEF1_B1      16\n#define BM_PXP_CSC2_COEF1_B1 0x07FF0000\n#define BF_PXP_CSC2_COEF1_B1(v)  \\\n\t(((v) << 16) & BM_PXP_CSC2_COEF1_B1)\n#define BP_PXP_CSC2_COEF1_RSVD0      11\n#define BM_PXP_CSC2_COEF1_RSVD0 0x0000F800\n#define BF_PXP_CSC2_COEF1_RSVD0(v)  \\\n\t(((v) << 11) & BM_PXP_CSC2_COEF1_RSVD0)\n#define BP_PXP_CSC2_COEF1_A3      0\n#define BM_PXP_CSC2_COEF1_A3 0x000007FF\n#define BF_PXP_CSC2_COEF1_A3(v)  \\\n\t(((v) << 0) & BM_PXP_CSC2_COEF1_A3)\n\n#define HW_PXP_CSC2_COEF2\t(0x00000200)\n\n#define BP_PXP_CSC2_COEF2_RSVD1      27\n#define BM_PXP_CSC2_COEF2_RSVD1 0xF8000000\n#define BF_PXP_CSC2_COEF2_RSVD1(v) \\\n\t(((v) << 27) & BM_PXP_CSC2_COEF2_RSVD1)\n#define BP_PXP_CSC2_COEF2_B3      16\n#define BM_PXP_CSC2_COEF2_B3 0x07FF0000\n#define BF_PXP_CSC2_COEF2_B3(v)  \\\n\t(((v) << 16) & BM_PXP_CSC2_COEF2_B3)\n#define BP_PXP_CSC2_COEF2_RSVD0      11\n#define BM_PXP_CSC2_COEF2_RSVD0 0x0000F800\n#define BF_PXP_CSC2_COEF2_RSVD0(v)  \\\n\t(((v) << 11) & BM_PXP_CSC2_COEF2_RSVD0)\n#define BP_PXP_CSC2_COEF2_B2      0\n#define BM_PXP_CSC2_COEF2_B2 0x000007FF\n#define BF_PXP_CSC2_COEF2_B2(v)  \\\n\t(((v) << 0) & BM_PXP_CSC2_COEF2_B2)\n\n#define HW_PXP_CSC2_COEF3\t(0x00000210)\n\n#define BP_PXP_CSC2_COEF3_RSVD1      27\n#define BM_PXP_CSC2_COEF3_RSVD1 0xF8000000\n#define BF_PXP_CSC2_COEF3_RSVD1(v) \\\n\t(((v) << 27) & BM_PXP_CSC2_COEF3_RSVD1)\n#define BP_PXP_CSC2_COEF3_C2      16\n#define BM_PXP_CSC2_COEF3_C2 0x07FF0000\n#define BF_PXP_CSC2_COEF3_C2(v)  \\\n\t(((v) << 16) & BM_PXP_CSC2_COEF3_C2)\n#define BP_PXP_CSC2_COEF3_RSVD0      11\n#define BM_PXP_CSC2_COEF3_RSVD0 0x0000F800\n#define BF_PXP_CSC2_COEF3_RSVD0(v)  \\\n\t(((v) << 11) & BM_PXP_CSC2_COEF3_RSVD0)\n#define BP_PXP_CSC2_COEF3_C1      0\n#define BM_PXP_CSC2_COEF3_C1 0x000007FF\n#define BF_PXP_CSC2_COEF3_C1(v)  \\\n\t(((v) << 0) & BM_PXP_CSC2_COEF3_C1)\n\n#define HW_PXP_CSC2_COEF4\t(0x00000220)\n\n#define BP_PXP_CSC2_COEF4_RSVD1      25\n#define BM_PXP_CSC2_COEF4_RSVD1 0xFE000000\n#define BF_PXP_CSC2_COEF4_RSVD1(v) \\\n\t(((v) << 25) & BM_PXP_CSC2_COEF4_RSVD1)\n#define BP_PXP_CSC2_COEF4_D1      16\n#define BM_PXP_CSC2_COEF4_D1 0x01FF0000\n#define BF_PXP_CSC2_COEF4_D1(v)  \\\n\t(((v) << 16) & BM_PXP_CSC2_COEF4_D1)\n#define BP_PXP_CSC2_COEF4_RSVD0      11\n#define BM_PXP_CSC2_COEF4_RSVD0 0x0000F800\n#define BF_PXP_CSC2_COEF4_RSVD0(v)  \\\n\t(((v) << 11) & BM_PXP_CSC2_COEF4_RSVD0)\n#define BP_PXP_CSC2_COEF4_C3      0\n#define BM_PXP_CSC2_COEF4_C3 0x000007FF\n#define BF_PXP_CSC2_COEF4_C3(v)  \\\n\t(((v) << 0) & BM_PXP_CSC2_COEF4_C3)\n\n#define HW_PXP_CSC2_COEF5\t(0x00000230)\n\n#define BP_PXP_CSC2_COEF5_RSVD1      25\n#define BM_PXP_CSC2_COEF5_RSVD1 0xFE000000\n#define BF_PXP_CSC2_COEF5_RSVD1(v) \\\n\t(((v) << 25) & BM_PXP_CSC2_COEF5_RSVD1)\n#define BP_PXP_CSC2_COEF5_D3      16\n#define BM_PXP_CSC2_COEF5_D3 0x01FF0000\n#define BF_PXP_CSC2_COEF5_D3(v)  \\\n\t(((v) << 16) & BM_PXP_CSC2_COEF5_D3)\n#define BP_PXP_CSC2_COEF5_RSVD0      9\n#define BM_PXP_CSC2_COEF5_RSVD0 0x0000FE00\n#define BF_PXP_CSC2_COEF5_RSVD0(v)  \\\n\t(((v) << 9) & BM_PXP_CSC2_COEF5_RSVD0)\n#define BP_PXP_CSC2_COEF5_D2      0\n#define BM_PXP_CSC2_COEF5_D2 0x000001FF\n#define BF_PXP_CSC2_COEF5_D2(v)  \\\n\t(((v) << 0) & BM_PXP_CSC2_COEF5_D2)\n\n#define HW_PXP_LUT_CTRL\t(0x00000240)\n\n#define BM_PXP_LUT_CTRL_BYPASS 0x80000000\n#define BF_PXP_LUT_CTRL_BYPASS(v) \\\n\t(((v) << 31) & BM_PXP_LUT_CTRL_BYPASS)\n#define BP_PXP_LUT_CTRL_RSVD3      26\n#define BM_PXP_LUT_CTRL_RSVD3 0x7C000000\n#define BF_PXP_LUT_CTRL_RSVD3(v)  \\\n\t(((v) << 26) & BM_PXP_LUT_CTRL_RSVD3)\n#define BP_PXP_LUT_CTRL_LOOKUP_MODE      24\n#define BM_PXP_LUT_CTRL_LOOKUP_MODE 0x03000000\n#define BF_PXP_LUT_CTRL_LOOKUP_MODE(v)  \\\n\t(((v) << 24) & BM_PXP_LUT_CTRL_LOOKUP_MODE)\n#define BV_PXP_LUT_CTRL_LOOKUP_MODE__CACHE_RGB565  0x0\n#define BV_PXP_LUT_CTRL_LOOKUP_MODE__DIRECT_Y8     0x1\n#define BV_PXP_LUT_CTRL_LOOKUP_MODE__DIRECT_RGB444 0x2\n#define BV_PXP_LUT_CTRL_LOOKUP_MODE__DIRECT_RGB454 0x3\n#define BP_PXP_LUT_CTRL_RSVD2      18\n#define BM_PXP_LUT_CTRL_RSVD2 0x00FC0000\n#define BF_PXP_LUT_CTRL_RSVD2(v)  \\\n\t(((v) << 18) & BM_PXP_LUT_CTRL_RSVD2)\n#define BP_PXP_LUT_CTRL_OUT_MODE      16\n#define BM_PXP_LUT_CTRL_OUT_MODE 0x00030000\n#define BF_PXP_LUT_CTRL_OUT_MODE(v)  \\\n\t(((v) << 16) & BM_PXP_LUT_CTRL_OUT_MODE)\n#define BV_PXP_LUT_CTRL_OUT_MODE__RESERVED    0x0\n#define BV_PXP_LUT_CTRL_OUT_MODE__Y8\t  0x1\n#define BV_PXP_LUT_CTRL_OUT_MODE__RGBW4444CFA 0x2\n#define BV_PXP_LUT_CTRL_OUT_MODE__RGB888      0x3\n#define BP_PXP_LUT_CTRL_RSVD1      11\n#define BM_PXP_LUT_CTRL_RSVD1 0x0000F800\n#define BF_PXP_LUT_CTRL_RSVD1(v)  \\\n\t(((v) << 11) & BM_PXP_LUT_CTRL_RSVD1)\n#define BM_PXP_LUT_CTRL_SEL_8KB 0x00000400\n#define BF_PXP_LUT_CTRL_SEL_8KB(v)  \\\n\t(((v) << 10) & BM_PXP_LUT_CTRL_SEL_8KB)\n#define BM_PXP_LUT_CTRL_LRU_UPD 0x00000200\n#define BF_PXP_LUT_CTRL_LRU_UPD(v)  \\\n\t(((v) << 9) & BM_PXP_LUT_CTRL_LRU_UPD)\n#define BM_PXP_LUT_CTRL_INVALID 0x00000100\n#define BF_PXP_LUT_CTRL_INVALID(v)  \\\n\t(((v) << 8) & BM_PXP_LUT_CTRL_INVALID)\n#define BP_PXP_LUT_CTRL_RSVD0      1\n#define BM_PXP_LUT_CTRL_RSVD0 0x000000FE\n#define BF_PXP_LUT_CTRL_RSVD0(v)  \\\n\t(((v) << 1) & BM_PXP_LUT_CTRL_RSVD0)\n#define BM_PXP_LUT_CTRL_DMA_START 0x00000001\n#define BF_PXP_LUT_CTRL_DMA_START(v)  \\\n\t(((v) << 0) & BM_PXP_LUT_CTRL_DMA_START)\n\n#define HW_PXP_LUT_ADDR\t(0x00000250)\n\n#define BM_PXP_LUT_ADDR_RSVD2 0x80000000\n#define BF_PXP_LUT_ADDR_RSVD2(v) \\\n\t(((v) << 31) & BM_PXP_LUT_ADDR_RSVD2)\n#define BP_PXP_LUT_ADDR_NUM_BYTES      16\n#define BM_PXP_LUT_ADDR_NUM_BYTES 0x7FFF0000\n#define BF_PXP_LUT_ADDR_NUM_BYTES(v)  \\\n\t(((v) << 16) & BM_PXP_LUT_ADDR_NUM_BYTES)\n#define BP_PXP_LUT_ADDR_RSVD1      14\n#define BM_PXP_LUT_ADDR_RSVD1 0x0000C000\n#define BF_PXP_LUT_ADDR_RSVD1(v)  \\\n\t(((v) << 14) & BM_PXP_LUT_ADDR_RSVD1)\n#define BP_PXP_LUT_ADDR_ADDR      0\n#define BM_PXP_LUT_ADDR_ADDR 0x00003FFF\n#define BF_PXP_LUT_ADDR_ADDR(v)  \\\n\t(((v) << 0) & BM_PXP_LUT_ADDR_ADDR)\n\n#define HW_PXP_LUT_DATA\t(0x00000260)\n\n#define BP_PXP_LUT_DATA_DATA      0\n#define BM_PXP_LUT_DATA_DATA 0xFFFFFFFF\n#define BF_PXP_LUT_DATA_DATA(v)   (v)\n\n#define HW_PXP_LUT_EXTMEM\t(0x00000270)\n\n#define BP_PXP_LUT_EXTMEM_ADDR      0\n#define BM_PXP_LUT_EXTMEM_ADDR 0xFFFFFFFF\n#define BF_PXP_LUT_EXTMEM_ADDR(v)   (v)\n\n#define HW_PXP_CFA\t(0x00000280)\n\n#define BP_PXP_CFA_DATA      0\n#define BM_PXP_CFA_DATA 0xFFFFFFFF\n#define BF_PXP_CFA_DATA(v)   (v)\n\n#define HW_PXP_ALPHA_A_CTRL\t(0x00000290)\n\n#define BP_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA      24\n#define BM_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA 0xFF000000\n#define BF_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA(v) \\\n\t(((v) << 24) & BM_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA)\n#define BP_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA      16\n#define BM_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA 0x00FF0000\n#define BF_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA(v)  \\\n\t(((v) << 16) & BM_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA)\n#define BP_PXP_ALPHA_A_CTRL_RSVD0      14\n#define BM_PXP_ALPHA_A_CTRL_RSVD0 0x0000C000\n#define BF_PXP_ALPHA_A_CTRL_RSVD0(v)  \\\n\t(((v) << 14) & BM_PXP_ALPHA_A_CTRL_RSVD0)\n#define BM_PXP_ALPHA_A_CTRL_S1_COLOR_MODE 0x00002000\n#define BF_PXP_ALPHA_A_CTRL_S1_COLOR_MODE(v)  \\\n\t(((v) << 13) & BM_PXP_ALPHA_A_CTRL_S1_COLOR_MODE)\n#define BV_PXP_ALPHA_A_CTRL_S1_COLOR_MODE__0 0x0\n#define BV_PXP_ALPHA_A_CTRL_S1_COLOR_MODE__1 0x1\n#define BM_PXP_ALPHA_A_CTRL_S1_ALPHA_MODE 0x00001000\n#define BF_PXP_ALPHA_A_CTRL_S1_ALPHA_MODE(v)  \\\n\t(((v) << 12) & BM_PXP_ALPHA_A_CTRL_S1_ALPHA_MODE)\n#define BV_PXP_ALPHA_A_CTRL_S1_ALPHA_MODE__0 0x0\n#define BV_PXP_ALPHA_A_CTRL_S1_ALPHA_MODE__1 0x1\n#define BP_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE      10\n#define BM_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE 0x00000C00\n#define BF_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE(v)  \\\n\t(((v) << 10) & BM_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE)\n#define BV_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE__0 0x0\n#define BV_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE__1 0x0\n#define BV_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE__2 0x0\n#define BV_PXP_ALPHA_A_CTRL_S1_GLOBAL_ALPHA_MODE__3 0x0\n#define BP_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE      8\n#define BM_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE 0x00000300\n#define BF_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE(v)  \\\n\t(((v) << 8) & BM_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE)\n#define BV_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE__0 0x0\n#define BV_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE__1 0x1\n#define BV_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE__2 0x2\n#define BV_PXP_ALPHA_A_CTRL_S1_S0_FACTOR_MODE__3 0x3\n#define BM_PXP_ALPHA_A_CTRL_RSVD1 0x00000080\n#define BF_PXP_ALPHA_A_CTRL_RSVD1(v)  \\\n\t(((v) << 7) & BM_PXP_ALPHA_A_CTRL_RSVD1)\n#define BM_PXP_ALPHA_A_CTRL_S0_COLOR_MODE 0x00000040\n#define BF_PXP_ALPHA_A_CTRL_S0_COLOR_MODE(v)  \\\n\t(((v) << 6) & BM_PXP_ALPHA_A_CTRL_S0_COLOR_MODE)\n#define BV_PXP_ALPHA_A_CTRL_S0_COLOR_MODE__0 0x0\n#define BV_PXP_ALPHA_A_CTRL_S0_COLOR_MODE__1 0x1\n#define BM_PXP_ALPHA_A_CTRL_S0_ALPHA_MODE 0x00000020\n#define BF_PXP_ALPHA_A_CTRL_S0_ALPHA_MODE(v)  \\\n\t(((v) << 5) & BM_PXP_ALPHA_A_CTRL_S0_ALPHA_MODE)\n#define BV_PXP_ALPHA_A_CTRL_S0_ALPHA_MODE__0 0x0\n#define BV_PXP_ALPHA_A_CTRL_S0_ALPHA_MODE__1 0x1\n#define BP_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE      3\n#define BM_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE 0x00000018\n#define BF_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE(v)  \\\n\t(((v) << 3) & BM_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE)\n#define BV_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE__0 0x0\n#define BV_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE__1 0x1\n#define BV_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE__2 0x2\n#define BV_PXP_ALPHA_A_CTRL_S0_GLOBAL_ALPHA_MODE__3 0x3\n#define BP_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE      1\n#define BM_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE 0x00000006\n#define BF_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE(v)  \\\n\t(((v) << 1) & BM_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE)\n#define BV_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE__0 0x0\n#define BV_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE__1 0x1\n#define BV_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE__2 0x2\n#define BV_PXP_ALPHA_A_CTRL_S0_S1_FACTOR_MODE__3 0x3\n#define BM_PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE 0x00000001\n#define BF_PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE(v)  \\\n\t(((v) << 0) & BM_PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE)\n#define BV_PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE__0 0x0\n#define BV_PXP_ALPHA_A_CTRL_POTER_DUFF_ENABLE__1 0x1\n\n#define HW_PXP_ALPHA_B_CTRL\t(0x000002a0)\n\n#define BP_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA      24\n#define BM_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA 0xFF000000\n#define BF_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA(v) \\\n\t(((v) << 24) & BM_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA)\n#define BP_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA      16\n#define BM_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA 0x00FF0000\n#define BF_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA(v)  \\\n\t(((v) << 16) & BM_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA)\n#define BP_PXP_ALPHA_B_CTRL_RSVD0      14\n#define BM_PXP_ALPHA_B_CTRL_RSVD0 0x0000C000\n#define BF_PXP_ALPHA_B_CTRL_RSVD0(v)  \\\n\t(((v) << 14) & BM_PXP_ALPHA_B_CTRL_RSVD0)\n#define BM_PXP_ALPHA_B_CTRL_S1_COLOR_MODE 0x00002000\n#define BF_PXP_ALPHA_B_CTRL_S1_COLOR_MODE(v)  \\\n\t(((v) << 13) & BM_PXP_ALPHA_B_CTRL_S1_COLOR_MODE)\n#define BV_PXP_ALPHA_B_CTRL_S1_COLOR_MODE__0 0x0\n#define BV_PXP_ALPHA_B_CTRL_S1_COLOR_MODE__1 0x1\n#define BM_PXP_ALPHA_B_CTRL_S1_ALPHA_MODE 0x00001000\n#define BF_PXP_ALPHA_B_CTRL_S1_ALPHA_MODE(v)  \\\n\t(((v) << 12) & BM_PXP_ALPHA_B_CTRL_S1_ALPHA_MODE)\n#define BV_PXP_ALPHA_B_CTRL_S1_ALPHA_MODE__0 0x0\n#define BV_PXP_ALPHA_B_CTRL_S1_ALPHA_MODE__1 0x1\n#define BP_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE      10\n#define BM_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE 0x00000C00\n#define BF_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE(v)  \\\n\t(((v) << 10) & BM_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE)\n#define BV_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE__0 0x0\n#define BV_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE__1 0x1\n#define BV_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE__2 0x2\n#define BV_PXP_ALPHA_B_CTRL_S1_GLOBAL_ALPHA_MODE__3 0x3\n#define BP_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE      8\n#define BM_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE 0x00000300\n#define BF_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE(v)  \\\n\t(((v) << 8) & BM_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE)\n#define BV_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE__0 0x0\n#define BV_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE__1 0x1\n#define BV_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE__2 0x2\n#define BV_PXP_ALPHA_B_CTRL_S1_S0_FACTOR_MODE__3 0x3\n#define BM_PXP_ALPHA_B_CTRL_RSVD1 0x00000080\n#define BF_PXP_ALPHA_B_CTRL_RSVD1(v)  \\\n\t(((v) << 7) & BM_PXP_ALPHA_B_CTRL_RSVD1)\n#define BM_PXP_ALPHA_B_CTRL_S0_COLOR_MODE 0x00000040\n#define BF_PXP_ALPHA_B_CTRL_S0_COLOR_MODE(v)  \\\n\t(((v) << 6) & BM_PXP_ALPHA_B_CTRL_S0_COLOR_MODE)\n#define BV_PXP_ALPHA_B_CTRL_S0_COLOR_MODE__0 0x0\n#define BV_PXP_ALPHA_B_CTRL_S0_COLOR_MODE__1 0x1\n#define BM_PXP_ALPHA_B_CTRL_S0_ALPHA_MODE 0x00000020\n#define BF_PXP_ALPHA_B_CTRL_S0_ALPHA_MODE(v)  \\\n\t(((v) << 5) & BM_PXP_ALPHA_B_CTRL_S0_ALPHA_MODE)\n#define BV_PXP_ALPHA_B_CTRL_S0_ALPHA_MODE__0 0x0\n#define BV_PXP_ALPHA_B_CTRL_S0_ALPHA_MODE__1 0x1\n#define BP_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE      3\n#define BM_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE 0x00000018\n#define BF_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE(v)  \\\n\t(((v) << 3) & BM_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE)\n#define BV_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE__0 0x0\n#define BV_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE__1 0x1\n#define BV_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE__2 0x2\n#define BV_PXP_ALPHA_B_CTRL_S0_GLOBAL_ALPHA_MODE__3 0x3\n#define BP_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE      1\n#define BM_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE 0x00000006\n#define BF_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE(v)  \\\n\t(((v) << 1) & BM_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE)\n#define BV_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE__0 0x0\n#define BV_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE__1 0x1\n#define BV_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE__2 0x2\n#define BV_PXP_ALPHA_B_CTRL_S0_S1_FACTOR_MODE__3 0x3\n#define BM_PXP_ALPHA_B_CTRL_POTER_DUFF_ENABLE 0x00000001\n#define BF_PXP_ALPHA_B_CTRL_POTER_DUFF_ENABLE(v)  \\\n\t(((v) << 0) & BM_PXP_ALPHA_B_CTRL_POTER_DUFF_ENABLE)\n#define BV_PXP_ALPHA_B_CTRL_POTER_DUFF_ENABLE__0 0x0\n#define BV_PXP_ALPHA_B_CTRL_POTER_DUFF_ENABLE__1 0x1\n\n#define HW_PXP_ALPHA_B_CTRL_1\t(0x000002b0)\n\n#define BP_PXP_ALPHA_B_CTRL_1_RSVD0      8\n#define BM_PXP_ALPHA_B_CTRL_1_RSVD0 0xFFFFFF00\n#define BF_PXP_ALPHA_B_CTRL_1_RSVD0(v) \\\n\t(((v) << 8) & BM_PXP_ALPHA_B_CTRL_1_RSVD0)\n#define BP_PXP_ALPHA_B_CTRL_1_ROP      4\n#define BM_PXP_ALPHA_B_CTRL_1_ROP 0x000000F0\n#define BF_PXP_ALPHA_B_CTRL_1_ROP(v)  \\\n\t(((v) << 4) & BM_PXP_ALPHA_B_CTRL_1_ROP)\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__MASKAS     0x0\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__MASKNOTAS  0x1\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__MASKASNOT  0x2\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__MERGEAS    0x3\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__MERGENOTAS 0x4\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__MERGEASNOT 0x5\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__NOTCOPYAS  0x6\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__NOT\t0x7\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__NOTMASKAS  0x8\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__NOTMERGEAS 0x9\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__XORAS      0xA\n#define BV_PXP_ALPHA_B_CTRL_1_ROP__NOTXORAS   0xB\n#define BP_PXP_ALPHA_B_CTRL_1_RSVD1      2\n#define BM_PXP_ALPHA_B_CTRL_1_RSVD1 0x0000000C\n#define BF_PXP_ALPHA_B_CTRL_1_RSVD1(v)  \\\n\t(((v) << 2) & BM_PXP_ALPHA_B_CTRL_1_RSVD1)\n#define BM_PXP_ALPHA_B_CTRL_1_OL_CLRKEY_ENABLE 0x00000002\n#define BF_PXP_ALPHA_B_CTRL_1_OL_CLRKEY_ENABLE(v)  \\\n\t(((v) << 1) & BM_PXP_ALPHA_B_CTRL_1_OL_CLRKEY_ENABLE)\n#define BM_PXP_ALPHA_B_CTRL_1_ROP_ENABLE 0x00000001\n#define BF_PXP_ALPHA_B_CTRL_1_ROP_ENABLE(v)  \\\n\t(((v) << 0) & BM_PXP_ALPHA_B_CTRL_1_ROP_ENABLE)\n\n#define HW_PXP_PS_BACKGROUND_1\t(0x000002c0)\n\n#define BP_PXP_PS_BACKGROUND_1_RSVD      24\n#define BM_PXP_PS_BACKGROUND_1_RSVD 0xFF000000\n#define BF_PXP_PS_BACKGROUND_1_RSVD(v) \\\n\t(((v) << 24) & BM_PXP_PS_BACKGROUND_1_RSVD)\n#define BP_PXP_PS_BACKGROUND_1_COLOR      0\n#define BM_PXP_PS_BACKGROUND_1_COLOR 0x00FFFFFF\n#define BF_PXP_PS_BACKGROUND_1_COLOR(v)  \\\n\t(((v) << 0) & BM_PXP_PS_BACKGROUND_1_COLOR)\n\n#define HW_PXP_PS_CLRKEYLOW_1\t(0x000002d0)\n\n#define BP_PXP_PS_CLRKEYLOW_1_RSVD1      24\n#define BM_PXP_PS_CLRKEYLOW_1_RSVD1 0xFF000000\n#define BF_PXP_PS_CLRKEYLOW_1_RSVD1(v) \\\n\t(((v) << 24) & BM_PXP_PS_CLRKEYLOW_1_RSVD1)\n#define BP_PXP_PS_CLRKEYLOW_1_PIXEL      0\n#define BM_PXP_PS_CLRKEYLOW_1_PIXEL 0x00FFFFFF\n#define BF_PXP_PS_CLRKEYLOW_1_PIXEL(v)  \\\n\t(((v) << 0) & BM_PXP_PS_CLRKEYLOW_1_PIXEL)\n\n#define HW_PXP_PS_CLRKEYHIGH_1\t(0x000002e0)\n\n#define BP_PXP_PS_CLRKEYHIGH_1_RSVD1      24\n#define BM_PXP_PS_CLRKEYHIGH_1_RSVD1 0xFF000000\n#define BF_PXP_PS_CLRKEYHIGH_1_RSVD1(v) \\\n\t(((v) << 24) & BM_PXP_PS_CLRKEYHIGH_1_RSVD1)\n#define BP_PXP_PS_CLRKEYHIGH_1_PIXEL      0\n#define BM_PXP_PS_CLRKEYHIGH_1_PIXEL 0x00FFFFFF\n#define BF_PXP_PS_CLRKEYHIGH_1_PIXEL(v)  \\\n\t(((v) << 0) & BM_PXP_PS_CLRKEYHIGH_1_PIXEL)\n\n#define HW_PXP_AS_CLRKEYLOW_1\t(0x000002f0)\n\n#define BP_PXP_AS_CLRKEYLOW_1_RSVD1      24\n#define BM_PXP_AS_CLRKEYLOW_1_RSVD1 0xFF000000\n#define BF_PXP_AS_CLRKEYLOW_1_RSVD1(v) \\\n\t(((v) << 24) & BM_PXP_AS_CLRKEYLOW_1_RSVD1)\n#define BP_PXP_AS_CLRKEYLOW_1_PIXEL      0\n#define BM_PXP_AS_CLRKEYLOW_1_PIXEL 0x00FFFFFF\n#define BF_PXP_AS_CLRKEYLOW_1_PIXEL(v)  \\\n\t(((v) << 0) & BM_PXP_AS_CLRKEYLOW_1_PIXEL)\n\n#define HW_PXP_AS_CLRKEYHIGH_1\t(0x00000300)\n\n#define BP_PXP_AS_CLRKEYHIGH_1_RSVD1      24\n#define BM_PXP_AS_CLRKEYHIGH_1_RSVD1 0xFF000000\n#define BF_PXP_AS_CLRKEYHIGH_1_RSVD1(v) \\\n\t(((v) << 24) & BM_PXP_AS_CLRKEYHIGH_1_RSVD1)\n#define BP_PXP_AS_CLRKEYHIGH_1_PIXEL      0\n#define BM_PXP_AS_CLRKEYHIGH_1_PIXEL 0x00FFFFFF\n#define BF_PXP_AS_CLRKEYHIGH_1_PIXEL(v)  \\\n\t(((v) << 0) & BM_PXP_AS_CLRKEYHIGH_1_PIXEL)\n\n#define HW_PXP_CTRL2\t(0x00000310)\n#define HW_PXP_CTRL2_SET\t(0x00000314)\n#define HW_PXP_CTRL2_CLR\t(0x00000318)\n#define HW_PXP_CTRL2_TOG\t(0x0000031c)\n\n#define BP_PXP_CTRL2_RSVD3      28\n#define BM_PXP_CTRL2_RSVD3 0xF0000000\n#define BF_PXP_CTRL2_RSVD3(v) \\\n\t(((v) << 28) & BM_PXP_CTRL2_RSVD3)\n#define BM_PXP_CTRL2_ENABLE_ROTATE1 0x08000000\n#define BF_PXP_CTRL2_ENABLE_ROTATE1(v)  \\\n\t(((v) << 27) & BM_PXP_CTRL2_ENABLE_ROTATE1)\n#define BM_PXP_CTRL2_ENABLE_ROTATE0 0x04000000\n#define BF_PXP_CTRL2_ENABLE_ROTATE0(v)  \\\n\t(((v) << 26) & BM_PXP_CTRL2_ENABLE_ROTATE0)\n#define BM_PXP_CTRL2_ENABLE_LUT 0x02000000\n#define BF_PXP_CTRL2_ENABLE_LUT(v)  \\\n\t(((v) << 25) & BM_PXP_CTRL2_ENABLE_LUT)\n#define BM_PXP_CTRL2_ENABLE_CSC2 0x01000000\n#define BF_PXP_CTRL2_ENABLE_CSC2(v)  \\\n\t(((v) << 24) & BM_PXP_CTRL2_ENABLE_CSC2)\n#define BM_PXP_CTRL2_BLOCK_SIZE 0x00800000\n#define BF_PXP_CTRL2_BLOCK_SIZE(v)  \\\n\t(((v) << 23) & BM_PXP_CTRL2_BLOCK_SIZE)\n#define BV_PXP_CTRL2_BLOCK_SIZE__8X8   0x0\n#define BV_PXP_CTRL2_BLOCK_SIZE__16X16 0x1\n#define BM_PXP_CTRL2_RSVD2 0x00400000\n#define BF_PXP_CTRL2_RSVD2(v)  \\\n\t(((v) << 22) & BM_PXP_CTRL2_RSVD2)\n#define BM_PXP_CTRL2_ENABLE_ALPHA_B 0x00200000\n#define BF_PXP_CTRL2_ENABLE_ALPHA_B(v)  \\\n\t(((v) << 21) & BM_PXP_CTRL2_ENABLE_ALPHA_B)\n#define BM_PXP_CTRL2_ENABLE_INPUT_FETCH_STORE 0x00100000\n#define BF_PXP_CTRL2_ENABLE_INPUT_FETCH_STORE(v)  \\\n\t(((v) << 20) & BM_PXP_CTRL2_ENABLE_INPUT_FETCH_STORE)\n#define BM_PXP_CTRL2_ENABLE_WFE_B 0x00080000\n#define BF_PXP_CTRL2_ENABLE_WFE_B(v)  \\\n\t(((v) << 19) & BM_PXP_CTRL2_ENABLE_WFE_B)\n#define BM_PXP_CTRL2_ENABLE_WFE_A 0x00040000\n#define BF_PXP_CTRL2_ENABLE_WFE_A(v)  \\\n\t(((v) << 18) & BM_PXP_CTRL2_ENABLE_WFE_A)\n#define BM_PXP_CTRL2_ENABLE_DITHER 0x00020000\n#define BF_PXP_CTRL2_ENABLE_DITHER(v)  \\\n\t(((v) << 17) & BM_PXP_CTRL2_ENABLE_DITHER)\n#define BM_PXP_CTRL2_RSVD1 0x00010000\n#define BF_PXP_CTRL2_RSVD1(v)  \\\n\t(((v) << 16) & BM_PXP_CTRL2_RSVD1)\n#define BM_PXP_CTRL2_VFLIP1 0x00008000\n#define BF_PXP_CTRL2_VFLIP1(v)  \\\n\t(((v) << 15) & BM_PXP_CTRL2_VFLIP1)\n#define BM_PXP_CTRL2_HFLIP1 0x00004000\n#define BF_PXP_CTRL2_HFLIP1(v)  \\\n\t(((v) << 14) & BM_PXP_CTRL2_HFLIP1)\n#define BP_PXP_CTRL2_ROTATE1      12\n#define BM_PXP_CTRL2_ROTATE1 0x00003000\n#define BF_PXP_CTRL2_ROTATE1(v)  \\\n\t(((v) << 12) & BM_PXP_CTRL2_ROTATE1)\n#define BV_PXP_CTRL2_ROTATE1__ROT_0   0x0\n#define BV_PXP_CTRL2_ROTATE1__ROT_90  0x1\n#define BV_PXP_CTRL2_ROTATE1__ROT_180 0x2\n#define BV_PXP_CTRL2_ROTATE1__ROT_270 0x3\n#define BM_PXP_CTRL2_VFLIP0 0x00000800\n#define BF_PXP_CTRL2_VFLIP0(v)  \\\n\t(((v) << 11) & BM_PXP_CTRL2_VFLIP0)\n#define BM_PXP_CTRL2_HFLIP0 0x00000400\n#define BF_PXP_CTRL2_HFLIP0(v)  \\\n\t(((v) << 10) & BM_PXP_CTRL2_HFLIP0)\n#define BP_PXP_CTRL2_ROTATE0      8\n#define BM_PXP_CTRL2_ROTATE0 0x00000300\n#define BF_PXP_CTRL2_ROTATE0(v)  \\\n\t(((v) << 8) & BM_PXP_CTRL2_ROTATE0)\n#define BV_PXP_CTRL2_ROTATE0__ROT_0   0x0\n#define BV_PXP_CTRL2_ROTATE0__ROT_90  0x1\n#define BV_PXP_CTRL2_ROTATE0__ROT_180 0x2\n#define BV_PXP_CTRL2_ROTATE0__ROT_270 0x3\n#define BP_PXP_CTRL2_RSVD0      1\n#define BM_PXP_CTRL2_RSVD0 0x000000FE\n#define BF_PXP_CTRL2_RSVD0(v)  \\\n\t(((v) << 1) & BM_PXP_CTRL2_RSVD0)\n#define BM_PXP_CTRL2_ENABLE 0x00000001\n#define BF_PXP_CTRL2_ENABLE(v)  \\\n\t(((v) << 0) & BM_PXP_CTRL2_ENABLE)\n\n#define HW_PXP_POWER_REG0\t(0x00000320)\n\n#define BP_PXP_POWER_REG0_CTRL      12\n#define BM_PXP_POWER_REG0_CTRL 0xFFFFF000\n#define BF_PXP_POWER_REG0_CTRL(v) \\\n\t(((v) << 12) & BM_PXP_POWER_REG0_CTRL)\n#define BP_PXP_POWER_REG0_ROT0_MEM_LP_STATE      9\n#define BM_PXP_POWER_REG0_ROT0_MEM_LP_STATE 0x00000E00\n#define BF_PXP_POWER_REG0_ROT0_MEM_LP_STATE(v)  \\\n\t(((v) << 9) & BM_PXP_POWER_REG0_ROT0_MEM_LP_STATE)\n#define BV_PXP_POWER_REG0_ROT0_MEM_LP_STATE__NONE 0x0\n#define BV_PXP_POWER_REG0_ROT0_MEM_LP_STATE__LS   0x1\n#define BV_PXP_POWER_REG0_ROT0_MEM_LP_STATE__DS   0x2\n#define BV_PXP_POWER_REG0_ROT0_MEM_LP_STATE__SD   0x4\n#define BP_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN      6\n#define BM_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN 0x000001C0\n#define BF_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN(v)  \\\n\t(((v) << 6) & BM_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN)\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN__NONE 0x0\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN__LS   0x1\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN__DS   0x2\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY1_BANKN__SD   0x4\n#define BP_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN      3\n#define BM_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN 0x00000038\n#define BF_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN(v)  \\\n\t(((v) << 3) & BM_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN)\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN__NONE 0x0\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN__LS   0x1\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN__DS   0x2\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANKN__SD   0x4\n#define BP_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0      0\n#define BM_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0 0x00000007\n#define BF_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0(v)  \\\n\t(((v) << 0) & BM_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0)\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0__NONE 0x0\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0__LS   0x1\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0__DS   0x2\n#define BV_PXP_POWER_REG0_LUT_LP_STATE_WAY0_BANK0__SD   0x4\n\n#define HW_PXP_POWER_REG1\t(0x00000330)\n\n#define BP_PXP_POWER_REG1_RSVD0      24\n#define BM_PXP_POWER_REG1_RSVD0 0xFF000000\n#define BF_PXP_POWER_REG1_RSVD0(v) \\\n\t(((v) << 24) & BM_PXP_POWER_REG1_RSVD0)\n#define BP_PXP_POWER_REG1_ALU_B_MEM_LP_STATE      21\n#define BM_PXP_POWER_REG1_ALU_B_MEM_LP_STATE 0x00E00000\n#define BF_PXP_POWER_REG1_ALU_B_MEM_LP_STATE(v)  \\\n\t(((v) << 21) & BM_PXP_POWER_REG1_ALU_B_MEM_LP_STATE)\n#define BV_PXP_POWER_REG1_ALU_B_MEM_LP_STATE__NONE 0x0\n#define BV_PXP_POWER_REG1_ALU_B_MEM_LP_STATE__LS   0x1\n#define BV_PXP_POWER_REG1_ALU_B_MEM_LP_STATE__DS   0x2\n#define BV_PXP_POWER_REG1_ALU_B_MEM_LP_STATE__SD   0x4\n#define BP_PXP_POWER_REG1_ALU_A_MEM_LP_STATE      18\n#define BM_PXP_POWER_REG1_ALU_A_MEM_LP_STATE 0x001C0000\n#define BF_PXP_POWER_REG1_ALU_A_MEM_LP_STATE(v)  \\\n\t(((v) << 18) & BM_PXP_POWER_REG1_ALU_A_MEM_LP_STATE)\n#define BV_PXP_POWER_REG1_ALU_A_MEM_LP_STATE__NONE 0x0\n#define BV_PXP_POWER_REG1_ALU_A_MEM_LP_STATE__LS   0x1\n#define BV_PXP_POWER_REG1_ALU_A_MEM_LP_STATE__DS   0x2\n#define BV_PXP_POWER_REG1_ALU_A_MEM_LP_STATE__SD   0x4\n#define BP_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE      15\n#define BM_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE 0x00038000\n#define BF_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE(v)  \\\n\t(((v) << 15) & BM_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE)\n#define BV_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE__NONE 0x0\n#define BV_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE__LS   0x1\n#define BV_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE__DS   0x2\n#define BV_PXP_POWER_REG1_DITH2_LUT_MEM_LP_STATE__SD   0x4\n#define BP_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE      12\n#define BM_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE 0x00007000\n#define BF_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE(v)  \\\n\t(((v) << 12) & BM_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE)\n#define BV_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE__NONE 0x0\n#define BV_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE__LS   0x1\n#define BV_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE__DS   0x2\n#define BV_PXP_POWER_REG1_DITH1_LUT_MEM_LP_STATE__SD   0x4\n#define BP_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE      9\n#define BM_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE 0x00000E00\n#define BF_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE(v)  \\\n\t(((v) << 9) & BM_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE)\n#define BV_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE__NONE 0x0\n#define BV_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE__LS   0x1\n#define BV_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE__DS   0x2\n#define BV_PXP_POWER_REG1_DITH0_ERR1_MEM_LP_STATE__SD   0x4\n#define BP_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE      6\n#define BM_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE 0x000001C0\n#define BF_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE(v)  \\\n\t(((v) << 6) & BM_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE)\n#define BV_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE__NONE 0x0\n#define BV_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE__LS   0x1\n#define BV_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE__DS   0x2\n#define BV_PXP_POWER_REG1_DITH0_ERR0_MEM_LP_STATE__SD   0x4\n#define BP_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE      3\n#define BM_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE 0x00000038\n#define BF_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE(v)  \\\n\t(((v) << 3) & BM_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE)\n#define BV_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE__NONE 0x0\n#define BV_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE__LS   0x1\n#define BV_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE__DS   0x2\n#define BV_PXP_POWER_REG1_DITH0_LUT_MEM_LP_STATE__SD   0x4\n#define BP_PXP_POWER_REG1_ROT1_MEM_LP_STATE      0\n#define BM_PXP_POWER_REG1_ROT1_MEM_LP_STATE 0x00000007\n#define BF_PXP_POWER_REG1_ROT1_MEM_LP_STATE(v)  \\\n\t(((v) << 0) & BM_PXP_POWER_REG1_ROT1_MEM_LP_STATE)\n#define BV_PXP_POWER_REG1_ROT1_MEM_LP_STATE__NONE 0x0\n#define BV_PXP_POWER_REG1_ROT1_MEM_LP_STATE__LS   0x1\n#define BV_PXP_POWER_REG1_ROT1_MEM_LP_STATE__DS   0x2\n#define BV_PXP_POWER_REG1_ROT1_MEM_LP_STATE__SD   0x4\n\n#define HW_PXP_DATA_PATH_CTRL0\t(0x00000340)\n#define HW_PXP_DATA_PATH_CTRL0_SET\t(0x00000344)\n#define HW_PXP_DATA_PATH_CTRL0_CLR\t(0x00000348)\n#define HW_PXP_DATA_PATH_CTRL0_TOG\t(0x0000034c)\n\n#define BP_PXP_DATA_PATH_CTRL0_MUX15_SEL      30\n#define BM_PXP_DATA_PATH_CTRL0_MUX15_SEL 0xC0000000\n#define BF_PXP_DATA_PATH_CTRL0_MUX15_SEL(v) \\\n\t(((v) << 30) & BM_PXP_DATA_PATH_CTRL0_MUX15_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX15_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX15_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX15_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX15_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX14_SEL      28\n#define BM_PXP_DATA_PATH_CTRL0_MUX14_SEL 0x30000000\n#define BF_PXP_DATA_PATH_CTRL0_MUX14_SEL(v)  \\\n\t(((v) << 28) & BM_PXP_DATA_PATH_CTRL0_MUX14_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX14_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX14_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX14_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX14_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX13_SEL      26\n#define BM_PXP_DATA_PATH_CTRL0_MUX13_SEL 0x0C000000\n#define BF_PXP_DATA_PATH_CTRL0_MUX13_SEL(v)  \\\n\t(((v) << 26) & BM_PXP_DATA_PATH_CTRL0_MUX13_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX13_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX13_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX13_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX13_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX12_SEL      24\n#define BM_PXP_DATA_PATH_CTRL0_MUX12_SEL 0x03000000\n#define BF_PXP_DATA_PATH_CTRL0_MUX12_SEL(v)  \\\n\t(((v) << 24) & BM_PXP_DATA_PATH_CTRL0_MUX12_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX12_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX12_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX12_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX12_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX11_SEL      22\n#define BM_PXP_DATA_PATH_CTRL0_MUX11_SEL 0x00C00000\n#define BF_PXP_DATA_PATH_CTRL0_MUX11_SEL(v)  \\\n\t(((v) << 22) & BM_PXP_DATA_PATH_CTRL0_MUX11_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX11_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX11_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX11_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX11_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX10_SEL      20\n#define BM_PXP_DATA_PATH_CTRL0_MUX10_SEL 0x00300000\n#define BF_PXP_DATA_PATH_CTRL0_MUX10_SEL(v)  \\\n\t(((v) << 20) & BM_PXP_DATA_PATH_CTRL0_MUX10_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX10_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX10_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX10_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX10_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX9_SEL      18\n#define BM_PXP_DATA_PATH_CTRL0_MUX9_SEL 0x000C0000\n#define BF_PXP_DATA_PATH_CTRL0_MUX9_SEL(v)  \\\n\t(((v) << 18) & BM_PXP_DATA_PATH_CTRL0_MUX9_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX9_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX9_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX9_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX9_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX8_SEL      16\n#define BM_PXP_DATA_PATH_CTRL0_MUX8_SEL 0x00030000\n#define BF_PXP_DATA_PATH_CTRL0_MUX8_SEL(v)  \\\n\t(((v) << 16) & BM_PXP_DATA_PATH_CTRL0_MUX8_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX8_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX8_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX8_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX8_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX7_SEL      14\n#define BM_PXP_DATA_PATH_CTRL0_MUX7_SEL 0x0000C000\n#define BF_PXP_DATA_PATH_CTRL0_MUX7_SEL(v)  \\\n\t(((v) << 14) & BM_PXP_DATA_PATH_CTRL0_MUX7_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX7_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX7_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX7_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX7_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX6_SEL      12\n#define BM_PXP_DATA_PATH_CTRL0_MUX6_SEL 0x00003000\n#define BF_PXP_DATA_PATH_CTRL0_MUX6_SEL(v)  \\\n\t(((v) << 12) & BM_PXP_DATA_PATH_CTRL0_MUX6_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX6_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX6_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX6_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX6_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX5_SEL      10\n#define BM_PXP_DATA_PATH_CTRL0_MUX5_SEL 0x00000C00\n#define BF_PXP_DATA_PATH_CTRL0_MUX5_SEL(v)  \\\n\t(((v) << 10) & BM_PXP_DATA_PATH_CTRL0_MUX5_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX5_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX5_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX5_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX5_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX4_SEL      8\n#define BM_PXP_DATA_PATH_CTRL0_MUX4_SEL 0x00000300\n#define BF_PXP_DATA_PATH_CTRL0_MUX4_SEL(v)  \\\n\t(((v) << 8) & BM_PXP_DATA_PATH_CTRL0_MUX4_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX4_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX4_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX4_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX4_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX3_SEL      6\n#define BM_PXP_DATA_PATH_CTRL0_MUX3_SEL 0x000000C0\n#define BF_PXP_DATA_PATH_CTRL0_MUX3_SEL(v)  \\\n\t(((v) << 6) & BM_PXP_DATA_PATH_CTRL0_MUX3_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX3_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX3_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX3_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX3_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX2_SEL      4\n#define BM_PXP_DATA_PATH_CTRL0_MUX2_SEL 0x00000030\n#define BF_PXP_DATA_PATH_CTRL0_MUX2_SEL(v)  \\\n\t(((v) << 4) & BM_PXP_DATA_PATH_CTRL0_MUX2_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX2_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX2_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX2_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX2_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX1_SEL      2\n#define BM_PXP_DATA_PATH_CTRL0_MUX1_SEL 0x0000000C\n#define BF_PXP_DATA_PATH_CTRL0_MUX1_SEL(v)  \\\n\t(((v) << 2) & BM_PXP_DATA_PATH_CTRL0_MUX1_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX1_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX1_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX1_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX1_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL0_MUX0_SEL      0\n#define BM_PXP_DATA_PATH_CTRL0_MUX0_SEL 0x00000003\n#define BF_PXP_DATA_PATH_CTRL0_MUX0_SEL(v)  \\\n\t(((v) << 0) & BM_PXP_DATA_PATH_CTRL0_MUX0_SEL)\n#define BV_PXP_DATA_PATH_CTRL0_MUX0_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL0_MUX0_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL0_MUX0_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL0_MUX0_SEL__3 0x3\n\n#define HW_PXP_DATA_PATH_CTRL1\t(0x00000350)\n#define HW_PXP_DATA_PATH_CTRL1_SET\t(0x00000354)\n#define HW_PXP_DATA_PATH_CTRL1_CLR\t(0x00000358)\n#define HW_PXP_DATA_PATH_CTRL1_TOG\t(0x0000035c)\n\n#define BP_PXP_DATA_PATH_CTRL1_RSVD0      4\n#define BM_PXP_DATA_PATH_CTRL1_RSVD0 0xFFFFFFF0\n#define BF_PXP_DATA_PATH_CTRL1_RSVD0(v) \\\n\t(((v) << 4) & BM_PXP_DATA_PATH_CTRL1_RSVD0)\n#define BP_PXP_DATA_PATH_CTRL1_MUX17_SEL      2\n#define BM_PXP_DATA_PATH_CTRL1_MUX17_SEL 0x0000000C\n#define BF_PXP_DATA_PATH_CTRL1_MUX17_SEL(v)  \\\n\t(((v) << 2) & BM_PXP_DATA_PATH_CTRL1_MUX17_SEL)\n#define BV_PXP_DATA_PATH_CTRL1_MUX17_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL1_MUX17_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL1_MUX17_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL1_MUX17_SEL__3 0x3\n#define BP_PXP_DATA_PATH_CTRL1_MUX16_SEL      0\n#define BM_PXP_DATA_PATH_CTRL1_MUX16_SEL 0x00000003\n#define BF_PXP_DATA_PATH_CTRL1_MUX16_SEL(v)  \\\n\t(((v) << 0) & BM_PXP_DATA_PATH_CTRL1_MUX16_SEL)\n#define BV_PXP_DATA_PATH_CTRL1_MUX16_SEL__0 0x0\n#define BV_PXP_DATA_PATH_CTRL1_MUX16_SEL__1 0x1\n#define BV_PXP_DATA_PATH_CTRL1_MUX16_SEL__2 0x2\n#define BV_PXP_DATA_PATH_CTRL1_MUX16_SEL__3 0x3\n\n#define HW_PXP_INIT_MEM_CTRL\t(0x00000360)\n#define HW_PXP_INIT_MEM_CTRL_SET\t(0x00000364)\n#define HW_PXP_INIT_MEM_CTRL_CLR\t(0x00000368)\n#define HW_PXP_INIT_MEM_CTRL_TOG\t(0x0000036c)\n\n#define BM_PXP_INIT_MEM_CTRL_START 0x80000000\n#define BF_PXP_INIT_MEM_CTRL_START(v) \\\n\t(((v) << 31) & BM_PXP_INIT_MEM_CTRL_START)\n#define BP_PXP_INIT_MEM_CTRL_SELECT      27\n#define BM_PXP_INIT_MEM_CTRL_SELECT 0x78000000\n#define BF_PXP_INIT_MEM_CTRL_SELECT(v)  \\\n\t(((v) << 27) & BM_PXP_INIT_MEM_CTRL_SELECT)\n#define BV_PXP_INIT_MEM_CTRL_SELECT__DITHER0_LUT  0x0\n#define BV_PXP_INIT_MEM_CTRL_SELECT__DITHER0_ERR0 0x1\n#define BV_PXP_INIT_MEM_CTRL_SELECT__DITHER0_ERR1 0x2\n#define BV_PXP_INIT_MEM_CTRL_SELECT__DITHER1_LUT  0x3\n#define BV_PXP_INIT_MEM_CTRL_SELECT__DITHER2_LUT  0x4\n#define BV_PXP_INIT_MEM_CTRL_SELECT__ALU_A\t0x5\n#define BV_PXP_INIT_MEM_CTRL_SELECT__ALU_B\t0x6\n#define BV_PXP_INIT_MEM_CTRL_SELECT__WFE_A_FETCH  0x7\n#define BV_PXP_INIT_MEM_CTRL_SELECT__WFE_B_FETCH  0x8\n#define BV_PXP_INIT_MEM_CTRL_SELECT__RESERVED     0x15\n#define BP_PXP_INIT_MEM_CTRL_RSVD0      16\n#define BM_PXP_INIT_MEM_CTRL_RSVD0 0x07FF0000\n#define BF_PXP_INIT_MEM_CTRL_RSVD0(v)  \\\n\t(((v) << 16) & BM_PXP_INIT_MEM_CTRL_RSVD0)\n#define BP_PXP_INIT_MEM_CTRL_ADDR      0\n#define BM_PXP_INIT_MEM_CTRL_ADDR 0x0000FFFF\n#define BF_PXP_INIT_MEM_CTRL_ADDR(v)  \\\n\t(((v) << 0) & BM_PXP_INIT_MEM_CTRL_ADDR)\n\n#define HW_PXP_INIT_MEM_DATA\t(0x00000370)\n\n#define BP_PXP_INIT_MEM_DATA_DATA      0\n#define BM_PXP_INIT_MEM_DATA_DATA 0xFFFFFFFF\n#define BF_PXP_INIT_MEM_DATA_DATA(v)   (v)\n\n#define HW_PXP_INIT_MEM_DATA_HIGH\t(0x00000380)\n\n#define BP_PXP_INIT_MEM_DATA_HIGH_DATA      0\n#define BM_PXP_INIT_MEM_DATA_HIGH_DATA 0xFFFFFFFF\n#define BF_PXP_INIT_MEM_DATA_HIGH_DATA(v)   (v)\n\n#define HW_PXP_IRQ_MASK\t(0x00000390)\n#define HW_PXP_IRQ_MASK_SET\t(0x00000394)\n#define HW_PXP_IRQ_MASK_CLR\t(0x00000398)\n#define HW_PXP_IRQ_MASK_TOG\t(0x0000039c)\n\n#define BM_PXP_IRQ_MASK_COMPRESS_DONE_IRQ_EN 0x80000000\n#define BF_PXP_IRQ_MASK_COMPRESS_DONE_IRQ_EN(v) \\\n\t(((v) << 31) & BM_PXP_IRQ_MASK_COMPRESS_DONE_IRQ_EN)\n#define BP_PXP_IRQ_MASK_RSVD1      16\n#define BM_PXP_IRQ_MASK_RSVD1 0x7FFF0000\n#define BF_PXP_IRQ_MASK_RSVD1(v)  \\\n\t(((v) << 16) & BM_PXP_IRQ_MASK_RSVD1)\n#define BM_PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN 0x00008000\n#define BF_PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN(v)  \\\n\t(((v) << 15) & BM_PXP_IRQ_MASK_WFE_B_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_WFE_A_STORE_IRQ_EN 0x00004000\n#define BF_PXP_IRQ_MASK_WFE_A_STORE_IRQ_EN(v)  \\\n\t(((v) << 14) & BM_PXP_IRQ_MASK_WFE_A_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_DITHER_STORE_IRQ_EN 0x00002000\n#define BF_PXP_IRQ_MASK_DITHER_STORE_IRQ_EN(v)  \\\n\t(((v) << 13) & BM_PXP_IRQ_MASK_DITHER_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_FIRST_STORE_IRQ_EN 0x00001000\n#define BF_PXP_IRQ_MASK_FIRST_STORE_IRQ_EN(v)  \\\n\t(((v) << 12) & BM_PXP_IRQ_MASK_FIRST_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN 0x00000800\n#define BF_PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN(v)  \\\n\t(((v) << 11) & BM_PXP_IRQ_MASK_WFE_B_CH1_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN 0x00000400\n#define BF_PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN(v)  \\\n\t(((v) << 10) & BM_PXP_IRQ_MASK_WFE_B_CH0_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_WFE_A_CH1_STORE_IRQ_EN 0x00000200\n#define BF_PXP_IRQ_MASK_WFE_A_CH1_STORE_IRQ_EN(v)  \\\n\t(((v) << 9) & BM_PXP_IRQ_MASK_WFE_A_CH1_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_WFE_A_CH0_STORE_IRQ_EN 0x00000100\n#define BF_PXP_IRQ_MASK_WFE_A_CH0_STORE_IRQ_EN(v)  \\\n\t(((v) << 8) & BM_PXP_IRQ_MASK_WFE_A_CH0_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_DITHER_CH1_STORE_IRQ_EN 0x00000080\n#define BF_PXP_IRQ_MASK_DITHER_CH1_STORE_IRQ_EN(v)  \\\n\t(((v) << 7) & BM_PXP_IRQ_MASK_DITHER_CH1_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_DITHER_CH0_STORE_IRQ_EN 0x00000040\n#define BF_PXP_IRQ_MASK_DITHER_CH0_STORE_IRQ_EN(v)  \\\n\t(((v) << 6) & BM_PXP_IRQ_MASK_DITHER_CH0_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_DITHER_CH1_PREFETCH_IRQ_EN 0x00000020\n#define BF_PXP_IRQ_MASK_DITHER_CH1_PREFETCH_IRQ_EN(v)  \\\n\t(((v) << 5) & BM_PXP_IRQ_MASK_DITHER_CH1_PREFETCH_IRQ_EN)\n#define BM_PXP_IRQ_MASK_DITHER_CH0_PREFETCH_IRQ_EN 0x00000010\n#define BF_PXP_IRQ_MASK_DITHER_CH0_PREFETCH_IRQ_EN(v)  \\\n\t(((v) << 4) & BM_PXP_IRQ_MASK_DITHER_CH0_PREFETCH_IRQ_EN)\n#define BM_PXP_IRQ_MASK_FIRST_CH1_STORE_IRQ_EN 0x00000008\n#define BF_PXP_IRQ_MASK_FIRST_CH1_STORE_IRQ_EN(v)  \\\n\t(((v) << 3) & BM_PXP_IRQ_MASK_FIRST_CH1_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_FIRST_CH0_STORE_IRQ_EN 0x00000004\n#define BF_PXP_IRQ_MASK_FIRST_CH0_STORE_IRQ_EN(v)  \\\n\t(((v) << 2) & BM_PXP_IRQ_MASK_FIRST_CH0_STORE_IRQ_EN)\n#define BM_PXP_IRQ_MASK_FIRST_CH1_PREFETCH_IRQ_EN 0x00000002\n#define BF_PXP_IRQ_MASK_FIRST_CH1_PREFETCH_IRQ_EN(v)  \\\n\t(((v) << 1) & BM_PXP_IRQ_MASK_FIRST_CH1_PREFETCH_IRQ_EN)\n#define BM_PXP_IRQ_MASK_FIRST_CH0_PREFETCH_IRQ_EN 0x00000001\n#define BF_PXP_IRQ_MASK_FIRST_CH0_PREFETCH_IRQ_EN(v)  \\\n\t(((v) << 0) & BM_PXP_IRQ_MASK_FIRST_CH0_PREFETCH_IRQ_EN)\n\n#define HW_PXP_IRQ\t(0x000003a0)\n#define HW_PXP_IRQ_SET\t(0x000003a4)\n#define HW_PXP_IRQ_CLR\t(0x000003a8)\n#define HW_PXP_IRQ_TOG\t(0x000003ac)\n\n#define BM_PXP_IRQ_COMPRESS_DONE_IRQ 0x80000000\n#define BF_PXP_IRQ_COMPRESS_DONE_IRQ(v) \\\n\t(((v) << 31) & BM_PXP_IRQ_COMPRESS_DONE_IRQ)\n#define BP_PXP_IRQ_RSVD1      16\n#define BM_PXP_IRQ_RSVD1 0x7FFF0000\n#define BF_PXP_IRQ_RSVD1(v)  \\\n\t(((v) << 16) & BM_PXP_IRQ_RSVD1)\n#define BM_PXP_IRQ_WFE_B_STORE_IRQ 0x00008000\n#define BF_PXP_IRQ_WFE_B_STORE_IRQ(v)  \\\n\t(((v) << 15) & BM_PXP_IRQ_WFE_B_STORE_IRQ)\n#define BM_PXP_IRQ_WFE_A_STORE_IRQ 0x00004000\n#define BF_PXP_IRQ_WFE_A_STORE_IRQ(v)  \\\n\t(((v) << 14) & BM_PXP_IRQ_WFE_A_STORE_IRQ)\n#define BM_PXP_IRQ_DITHER_STORE_IRQ 0x00002000\n#define BF_PXP_IRQ_DITHER_STORE_IRQ(v)  \\\n\t(((v) << 13) & BM_PXP_IRQ_DITHER_STORE_IRQ)\n#define BM_PXP_IRQ_FIRST_STORE_IRQ 0x00001000\n#define BF_PXP_IRQ_FIRST_STORE_IRQ(v)  \\\n\t(((v) << 12) & BM_PXP_IRQ_FIRST_STORE_IRQ)\n#define BM_PXP_IRQ_WFE_B_CH1_STORE_IRQ 0x00000800\n#define BF_PXP_IRQ_WFE_B_CH1_STORE_IRQ(v)  \\\n\t(((v) << 11) & BM_PXP_IRQ_WFE_B_CH1_STORE_IRQ)\n#define BM_PXP_IRQ_WFE_B_CH0_STORE_IRQ 0x00000400\n#define BF_PXP_IRQ_WFE_B_CH0_STORE_IRQ(v)  \\\n\t(((v) << 10) & BM_PXP_IRQ_WFE_B_CH0_STORE_IRQ)\n#define BM_PXP_IRQ_WFE_A_CH1_STORE_IRQ 0x00000200\n#define BF_PXP_IRQ_WFE_A_CH1_STORE_IRQ(v)  \\\n\t(((v) << 9) & BM_PXP_IRQ_WFE_A_CH1_STORE_IRQ)\n#define BM_PXP_IRQ_WFE_A_CH0_STORE_IRQ 0x00000100\n#define BF_PXP_IRQ_WFE_A_CH0_STORE_IRQ(v)  \\\n\t(((v) << 8) & BM_PXP_IRQ_WFE_A_CH0_STORE_IRQ)\n#define BM_PXP_IRQ_DITHER_CH1_STORE_IRQ 0x00000080\n#define BF_PXP_IRQ_DITHER_CH1_STORE_IRQ(v)  \\\n\t(((v) << 7) & BM_PXP_IRQ_DITHER_CH1_STORE_IRQ)\n#define BM_PXP_IRQ_DITHER_CH0_STORE_IRQ 0x00000040\n#define BF_PXP_IRQ_DITHER_CH0_STORE_IRQ(v)  \\\n\t(((v) << 6) & BM_PXP_IRQ_DITHER_CH0_STORE_IRQ)\n#define BM_PXP_IRQ_DITHER_CH1_PREFETCH_IRQ 0x00000020\n#define BF_PXP_IRQ_DITHER_CH1_PREFETCH_IRQ(v)  \\\n\t(((v) << 5) & BM_PXP_IRQ_DITHER_CH1_PREFETCH_IRQ)\n#define BM_PXP_IRQ_DITHER_CH0_PREFETCH_IRQ 0x00000010\n#define BF_PXP_IRQ_DITHER_CH0_PREFETCH_IRQ(v)  \\\n\t(((v) << 4) & BM_PXP_IRQ_DITHER_CH0_PREFETCH_IRQ)\n#define BM_PXP_IRQ_FIRST_CH1_STORE_IRQ 0x00000008\n#define BF_PXP_IRQ_FIRST_CH1_STORE_IRQ(v)  \\\n\t(((v) << 3) & BM_PXP_IRQ_FIRST_CH1_STORE_IRQ)\n#define BM_PXP_IRQ_FIRST_CH0_STORE_IRQ 0x00000004\n#define BF_PXP_IRQ_FIRST_CH0_STORE_IRQ(v)  \\\n\t(((v) << 2) & BM_PXP_IRQ_FIRST_CH0_STORE_IRQ)\n#define BM_PXP_IRQ_FIRST_CH1_PREFETCH_IRQ 0x00000002\n#define BF_PXP_IRQ_FIRST_CH1_PREFETCH_IRQ(v)  \\\n\t(((v) << 1) & BM_PXP_IRQ_FIRST_CH1_PREFETCH_IRQ)\n#define BM_PXP_IRQ_FIRST_CH0_PREFETCH_IRQ 0x00000001\n#define BF_PXP_IRQ_FIRST_CH0_PREFETCH_IRQ(v)  \\\n\t(((v) << 0) & BM_PXP_IRQ_FIRST_CH0_PREFETCH_IRQ)\n\n#define HW_PXP_NEXT\t(0x00000400)\n\n#define BP_PXP_NEXT_POINTER      2\n#define BM_PXP_NEXT_POINTER 0xFFFFFFFC\n#define BF_PXP_NEXT_POINTER(v) \\\n\t(((v) << 2) & BM_PXP_NEXT_POINTER)\n#define BM_PXP_NEXT_RSVD 0x00000002\n#define BF_PXP_NEXT_RSVD(v)  \\\n\t(((v) << 1) & BM_PXP_NEXT_RSVD)\n#define BM_PXP_NEXT_ENABLED 0x00000001\n#define BF_PXP_NEXT_ENABLED(v)  \\\n\t(((v) << 0) & BM_PXP_NEXT_ENABLED)\n\n#define HW_PXP_DEBUGCTRL\t(0x00000410)\n\n#define BP_PXP_DEBUGCTRL_RSVD      12\n#define BM_PXP_DEBUGCTRL_RSVD 0xFFFFF000\n#define BF_PXP_DEBUGCTRL_RSVD(v) \\\n\t(((v) << 12) & BM_PXP_DEBUGCTRL_RSVD)\n#define BP_PXP_DEBUGCTRL_LUT_CLR_STAT_CNT      8\n#define BM_PXP_DEBUGCTRL_LUT_CLR_STAT_CNT 0x00000F00\n#define BF_PXP_DEBUGCTRL_LUT_CLR_STAT_CNT(v)  \\\n\t(((v) << 8) & BM_PXP_DEBUGCTRL_LUT_CLR_STAT_CNT)\n#define BV_PXP_DEBUGCTRL_LUT_CLR_STAT_CNT__NONE     0x0\n#define BV_PXP_DEBUGCTRL_LUT_CLR_STAT_CNT__MISS_CNT 0x1\n#define BV_PXP_DEBUGCTRL_LUT_CLR_STAT_CNT__HIT_CNT  0x2\n#define BV_PXP_DEBUGCTRL_LUT_CLR_STAT_CNT__LAT_CNT  0x4\n#define BV_PXP_DEBUGCTRL_LUT_CLR_STAT_CNT__MAX_LAT  0x8\n#define BP_PXP_DEBUGCTRL_SELECT      0\n#define BM_PXP_DEBUGCTRL_SELECT 0x000000FF\n#define BF_PXP_DEBUGCTRL_SELECT(v)  \\\n\t(((v) << 0) & BM_PXP_DEBUGCTRL_SELECT)\n#define BV_PXP_DEBUGCTRL_SELECT__NONE\t0x0\n#define BV_PXP_DEBUGCTRL_SELECT__CTRL\t0x1\n#define BV_PXP_DEBUGCTRL_SELECT__PSBUF       0x2\n#define BV_PXP_DEBUGCTRL_SELECT__PSBAX       0x3\n#define BV_PXP_DEBUGCTRL_SELECT__PSBAY       0x4\n#define BV_PXP_DEBUGCTRL_SELECT__ASBUF       0x5\n#define BV_PXP_DEBUGCTRL_SELECT__ROTATION    0x6\n#define BV_PXP_DEBUGCTRL_SELECT__OUTBUF0     0x7\n#define BV_PXP_DEBUGCTRL_SELECT__OUTBUF1     0x8\n#define BV_PXP_DEBUGCTRL_SELECT__OUTBUF2     0x9\n#define BV_PXP_DEBUGCTRL_SELECT__LUT_STAT    0x10\n#define BV_PXP_DEBUGCTRL_SELECT__LUT_MISS    0x11\n#define BV_PXP_DEBUGCTRL_SELECT__LUT_HIT     0x12\n#define BV_PXP_DEBUGCTRL_SELECT__LUT_LAT     0x13\n#define BV_PXP_DEBUGCTRL_SELECT__LUT_MAX_LAT 0x14\n\n#define HW_PXP_DEBUG\t(0x00000420)\n\n#define BP_PXP_DEBUG_DATA      0\n#define BM_PXP_DEBUG_DATA 0xFFFFFFFF\n#define BF_PXP_DEBUG_DATA(v)   (v)\n\n#define HW_PXP_VERSION\t(0x00000430)\n\n#define BP_PXP_VERSION_MAJOR      24\n#define BM_PXP_VERSION_MAJOR 0xFF000000\n#define BF_PXP_VERSION_MAJOR(v) \\\n\t(((v) << 24) & BM_PXP_VERSION_MAJOR)\n#define BP_PXP_VERSION_MINOR      16\n#define BM_PXP_VERSION_MINOR 0x00FF0000\n#define BF_PXP_VERSION_MINOR(v)  \\\n\t(((v) << 16) & BM_PXP_VERSION_MINOR)\n#define BP_PXP_VERSION_STEP      0\n#define BM_PXP_VERSION_STEP 0x0000FFFF\n#define BF_PXP_VERSION_STEP(v)  \\\n\t(((v) << 0) & BM_PXP_VERSION_STEP)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}