// Seed: 680544084
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input wand id_2,
    output wor id_3,
    input wire id_4,
    input uwire id_5
);
  parameter id_7 = 1;
  logic id_8;
  ;
  wire id_9;
  reg id_10, id_11, id_12;
  always begin : LABEL_0
    id_11 <= -1'b0 & id_4;
    id_10 <= 1'b0;
    id_8  <= -1;
  end
endmodule
module module_1 #(
    parameter id_22 = 32'd5
) (
    input tri1 id_0,
    output wire id_1,
    input tri id_2,
    output tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    input uwire id_7,
    output wire id_8,
    input tri id_9
    , id_24,
    input tri1 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    output wor id_16[1 : id_22],
    input wire id_17,
    output uwire id_18,
    input wor void id_19
    , id_25,
    output uwire id_20,
    input wor id_21,
    output supply0 _id_22
);
  wire id_26;
  ;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_12,
      id_8,
      id_10,
      id_12
  );
  assign modCall_1.id_5 = 0;
endmodule
