{"Source Block": ["hdl/projects/fmcadc5/vc707/system_top.v@250:260@HdlIdDef", "  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n\n  always @(posedge adc_clk) begin\n    adc_wr <= adc_enable_0 & adc_enable_1;\n"], "Clone Blocks": [["hdl/projects/fmcadc5/vc707/system_top.v@247:257", "  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@160:170", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@240:250", "  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n  wire            adc_enable_3;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire            adc_valid_2;\n  wire            adc_valid_3;\n\n  // adc-pack place holder\n\n"], ["hdl/projects/daq3/zc706/system_top.v@268:278", "  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@162:172", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n\n  always @(posedge adc_clk) begin\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@186:196", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // assignments\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@207:217", "  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_b, adc_enable_a})\n"], ["hdl/projects/daq3/zc706/system_top.v@264:274", "  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@325:335", "  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_3, dac_enable_2, dac_enable_1, dac_enable_0})\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@206:216", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // assignments\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@239:249", "  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n  wire            adc_enable_3;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire            adc_valid_2;\n  wire            adc_valid_3;\n\n  // adc-pack place holder\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@248:258", "  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n\n"], ["hdl/projects/daq3/zc706/system_top.v@265:275", "  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@249:259", "  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n\n  always @(posedge adc_clk) begin\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@324:334", "  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@161:171", "  wire            spi1_miso;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@214:224", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // default logic\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@163:173", "  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@323:333", "  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@186:196", "  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_b, adc_enable_a})\n"], ["hdl/projects/daq3/zc706/system_top.v@267:277", "  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@238:248", "  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n  wire            adc_enable_3;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire            adc_valid_2;\n  wire            adc_valid_3;\n\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@321:331", "  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@182:192", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n"], ["hdl/projects/daq3/zc706/system_top.v@269:279", "  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@322:332", "  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n"], ["hdl/projects/daq3/zc706/system_top.v@266:276", "  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@246:256", "  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n"]], "Diff Content": {"Delete": [[255, "  wire    [255:0]   adc_data_1;\n"]], "Add": []}}