*********************************************************************************
Commit: b1f3e3c647cb0a0755b7a44dfa4fa2f72ab3309b 
*********************************************************************************

[BoardPkg]

  Revert "AlderLakeBoardPkg/RaptorLakeSBoards: RPL-S : Request to add Onboard MR TBT settings  as default"
  
  This reverts commit b8a8f0d133661200448f2b88fd1d3d485a310aa9.
  
  The original patch will cause devic hung with post code 967F when use
  FSP API mode and compiled with GCC.
  
  Hsd-es-id: 16015428624
  Change-Id: Id0e5fd8cd1b73cdad5b4d645fe7c1efe7fd41f51
  Original commit hash: 4da9daed492cd4170a22fca14d235f9afc7d987d
  
  AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8543d7617d9fdc32c8dd834e20d922cb70dffecd 
*********************************************************************************

[ASL]

  [ADL] CPU frequency keep low after AC unplug then plug if disable Intel speed shift on QDF:QYY8
  
  After a power status change notification, always return the maximum performance state P0 for available performance range in P0 - Pn.
  
  Hsd-es-id: 16015392113
  Change-Id: I8efa3b752657016603be9595130f65426bca6565
  Original commit hash: 435843536a5ceb10302753ade2416d1eda4f8922
  
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: qdf

*********************************************************************************
Commit: f3171dd8a95f17129b397993e1c5d7d38ec3f425 
*********************************************************************************

[BoardPkg]

  Revert "AlderLakeBoardPkg/RaptorLakeSBoards: RPL-S : Request to add Onboard MR TBT settings  as default"
  
  This reverts commit b8a8f0d133661200448f2b88fd1d3d485a310aa9.
  
  The original patch will cause devic hung with post code 967F when use
  FSP API mode and compiled with GCC.
  
  Hsd-es-id: 16015428624
  Change-Id: Id0e5fd8cd1b73cdad5b4d645fe7c1efe7fd41f51
  Original commit hash: a592ceb7cdd4a5f451d97173a69e38049c88371d
  
  AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 2d6cf3280b5d065f4b43c29422ca986ec6bd5c5b 
*********************************************************************************

[BoardPkg], [ASL]

  [ADL-P DDR5] BIOS Power meter Support For DDR5 SKU
  
  corrected switch case, not to deviate from the expected flow.
  
  Hsd-es-id: 16015322071
  Change-Id: I1fb91f998cf5f170749f4b3587abe7f811023c52
  Original commit hash: 46430b4093a70e8d738a967805846da0640fb07f
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: bf06c407c7d452d15313e70e155a87639271ce3f 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  AlderLakePlatSamplePkg/CapsuleUpdate: ME CapsuleUpdate fail with eHAP mode
  
  EnforceEDebugMode policy is not set after applying ME Capsule.
  MeBiosPayloadHob is not available on eHAP platform. Therefore BIOS cannot identify ME SKU/FW type and uses default ME ESRT GUID.
  Need to apply ME FMP capsule with default GUID on eHAP mode and detect the GUID to set EnforceEDebugMode accordingly.
  
  Hsd-es-id: 18017649222
  Change-Id: If11347bea995694e06a43ae05a2a2e3af83fdb04
  Original commit hash: cdcff9cf20e5c403fe144e455b9adeeb1c83d48b
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c96f78282290eb36216a58b39dfe1a2a26116621 
*********************************************************************************

[BoardPkg], [ASL]

  [ADL-P DDR5] BIOS Power meter Support For DDR5 SKU
  
  updated power meter device rail and sense resistor values for DDR5 RVP Board specific changes.
  
  Hsd-es-id: 16015322071
  Change-Id: I1e7f3e7a3140cf1d64a4d974d8d289f19696bca2
  Original commit hash: 8ec559325aae785983e0fb8df907c3c605d5daba
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 4ed92040f5a4abda3ae500d6d8fd06bdfad5e4d2 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [RPL][CVF] CVF support Part-2
  [RPL-P][CVF] Moving GSPI, ISH I2C pins from CRD1 to CRD2 connector
  [RPL-S][CVF] CVF is not POR on RPL-S, so disabling for RPL-S
  
  Issue-[RPL-P IFWI][ADL-P HW + RPL-P BIOS] :
  Onboard 3.5mm Jack Audio is not working on ADL-P board with RPL-P BIOS.
  its reported in ADLP back compatible  test.
  Above issue caused due to Part1 change Iea1e86e867b4cccc053ec04ea958efd175ae3924
  
  Hsd-es-id: 16015351932 15010008512
  Change-Id: Ia5661038b2f33196af778220124fcb3aa7bceb17
  Original commit hash: 4f49ee3333dd90bd7b532088aed70bc11601aacb
  
  AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
  AlderLakePlatSamplePkg/Setup/Advanced.vfr
  AlderLakePlatSamplePkg/Setup/RPLpRPLsSaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 52b3006ac16d8bc8b36f06cd1841a18d08459b60 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Revert "Security/TXT: Add support for ACM benchmarking"
  
  This reverts commit 20c165a9a2535e113448a0e440f65dfee0f48c11.
  
  The original code will cause GCC build failed for
  Intel/AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  function RecordBootGuardPerfData.
  
  Hsd-es-id: 15010394985
  Change-Id: I317c2a378bfc5d9e6af0ec54e675ba6e1be7e8bc
  Original commit hash: e8f400340d335280cc45d8a7b8fb6a6a5d034644
  
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/prep.bat
  AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 0776943d08fe094560468d38a75bf60d58e05f4d 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Security/TXT: Add support for ACM benchmarking
  
  This change adds support for collecting benchmarking data for BootGuard ACM.
  Building BIOS with -perf flag enables collection of benchmarking data from MTRR8. Also, ACM should have benchmarking support enabled.
  
  Hsd-es-id: 14015376522
  Change-Id: I7e04096d79a502a365c596bd0186240de6013d11
  Original commit hash: f561720d0c328d87407fe5c4a65515ac8007f0ee
  
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/prep.bat
  AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 285415a615cc590363165b965daebd569c0cb58f 
*********************************************************************************

[SiliconPkg]

  [ADL S] -ADL S 150W,  New TCC offset setting, New PL1 Value
  
  - Part 2: Removed restricted tag for ADL S P3K 150W
  
  Hsd-es-id: 1309320060
  Change-Id: I73c86960f845f27ed2d8dc150cb6669359434da2
  Original commit hash: e4ad85abb1eeff7e9cc52f18e4a9f8356a670764
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 9d76c7c1bf1e6cf6b165663059164bb53c86cad4 
*********************************************************************************

[SiliconPkg]

  [ADL N] Platform VR POR update for WW50_2021
  
  This covers WW 41, WW 48 and WW 50 VR Spec
  - Added 7 Watt sku support
  - Updated Loadline values
  
  Hsd-es-id: 16015329339
  Change-Id: I058799537a700bcd3a4791391351aff95f682fcc
  Original commit hash: 7dda0a32024d3cffcf75981967757375dac86364
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: b4d894ac3f7d2143e312d0744a4dff77ee7bfb24 
*********************************************************************************

[BoardPkg]

  [RPL-P][TCSS] VT-d security default setting is not enable as default
  for TCSS/iTBT on RPL-P platform
  
  Set iTBT VT-d security is Enable for RPL-P.
  
  Hsd-es-id: 1509247225
  Change-Id: Ice1bcd8913aa23e02b6b5749bfde7626a1a2e28d
  Original commit hash: 9201d8e233143064f1a4cd8eec3fa51eff82d4f0
  
  AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: f4ab0ca6fd6d5e9a2a513b3c232c890aefb5461b 
*********************************************************************************

[SiliconPkg]

  [ise][16015311519][ADL-P ADL-M | LP5] Revert 'dynamic power gating' and 'dynamic WCK changes'
  
  [Issue Description]
  Random margin drop of few LP5 systems at higher frequencies
  
  [Resolution]
  Disable below power gating features on LP5
  1) Disable CaValidPiGate and CkeIdlePiGate features for LP5.
  2) set WCK_MODE to safe mode for LP5 1R
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 16015311519
  Change-Id: I1c1fb69c153564d26ab73cca3feedb8299b1f63e
  Original commit hash: 29a84c8ea3e45e596396475ff23728e5fe525e13
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9a7e828912044edfc72847f7682d62637fc74fec 
*********************************************************************************

[SiliconPkg]

  [ise][15010368710]Revert "[ise][16015157472][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins"
  
  [Issue/Feature Description]
  This reverts commit adf707d4a04d6b64e77285fae51d3cc90a6ae450. (https://git-amr-7.devtools.intel.com/gerrit/160626).
  
  [Resolution]
  This reverts commit adf707d4a04d6b64e77285fae51d3cc90a6ae450. (https://git-amr-7.devtools.intel.com/gerrit/160626).
  
  [Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: 15010368710
  Change-Id: Ib99e1e84c7ab1cdc53684b84b7c83d6bbcfecacb
  Original commit hash: 683197f6a188f348e96f2a32f12bae774a9d931e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 83eab7268f5652776d0da499be1bf7162780327f 
*********************************************************************************

[SiliconPkg]

  [ise][15010368676]Revert "[ise][16015107392][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] RxSDL Length optimization post MRC training"
  
  [Issue/Feature Description]
  This reverts commit 16d5d9ec8b6a1f7534ae2f3a37f24efc8b53edb1. (https://git-amr-7.devtools.intel.com/gerrit/#/c/158034/).
  
  [Resolution]
  This reverts commit 16d5d9ec8b6a1f7534ae2f3a37f24efc8b53edb1. (https://git-amr-7.devtools.intel.com/gerrit/#/c/158034/).
  
  [Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: 15010368676
  Change-Id: I334f6ae1b11f1a69bcba557ae232db45c4047e75
  Original commit hash: 520d50aa616794faad063b2019c35e7ff81fdf0d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 92aec05d507875d6b3cdcc6ad97c5b6689106360 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][22012129401][ADL-P | DDR5] Vtt control function"
  
  [Issue/Feature Description]
  This reverts commit 2a5877a7e1b8a780c62f3703f08b7309c1aa114d. (https://git-amr-7.devtools.intel.com/gerrit/#/c/153010/).
  
  [Resolution]
  This reverts commit 2a5877a7e1b8a780c62f3703f08b7309c1aa114d. (https://git-amr-7.devtools.intel.com/gerrit/#/c/153010/).
  
  [Impacted Area]
  ADL-P | DDR5
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: 15010368651
  Change-Id: I0c47954e4efa633896623bddac20a7875accb165
  Original commit hash: ef8db147ffe133825fe56cde8eaa24ca37ea204a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 31a19ac735b78a6df69b51078c252c56de3659d5 
*********************************************************************************

[BoardPkg]

  Revert "[RPL-Px][ERB][PO]Board config update"
  
  This reverts commit b4aab8a9926e4443baa6bb8e0b1a5050577717ae.
  
  Change-Id: I92c4808d96deabc91a897602a0f07fc97d94bb5a
  Original commit hash: 2dbb744985c0ea153f19c4a073393c1da9620ed9
  
  AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
  AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 00a23972e55f1b2ecdd16851901b4a4ec412e3b4 
*********************************************************************************

[BoardPkg]

  Revert "[RPL-Px][ERB][PO]Board config update #2"
  
  This reverts commit 72b26033fc958ca4cb4e764a791a4010c12917f0.
  
  Mon Dec 13 09:22:34 2021 +0800
  Original commit hash: 7ecf6b6b9323b2fd3d26a7282929c5057cc63ea9
  
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 37b81aacc4a3d58309905352a3a1d8933e742505 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Revert "[ADL-P/SBGA]Enable DashG runtime"
  
  This reverts commit cd2ce02784a15bb68445d483f77c29df99ce418a.
  
  Mon Dec 13 09:22:21 2021 +0800
  Original commit hash: a4c609fef478f7b4e7a99a1da477df0af6d74277
  
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c
  AlderLakePlatSamplePkg/Features/DashG/DxeDgOpregionInit.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f03143c6f0a89d69bdef78b3dc760c0cf589900d 
*********************************************************************************

[PlatformPkg]

  Revert "[RPLS][PORT FROM MTL] Handshake between BIOS and GOP for Pre-OS support for External Display over Type C when being the primary display"
  
  This reverts commit 02bae42c4f96fa291786ccfecb6650b6e8653173.
  
  The original code cause build error if build with legacy MEBX using
  'prep rpls lmebx':
  VfrCompile...
  TcgSetup.hfr(64): ERROR 12288: 4171
  	: already defined
  
  Hsd-es-id: 15010364884
  Change-Id: I473f44b982dc1a620bdf50883a2918853f0d118b
  Original commit hash: fc65eb431e2d4cc853b0ee4abc507eda6a451a3e
  
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a569bdb10cc9b032c5f2e24d829d6a6a5a87e4ac 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16015239487][ADL-P | DDR5] RxBIAS Optimization"
  
  [Issue/Feature Description]
  This reverts commit a0c343680dc3518857f25ddf5119d630e9603034 (https://git-amr-7.devtools.intel.com/gerrit/160677).
  
  [Resolution]
  This reverts commit a0c343680dc3518857f25ddf5119d630e9603034 (https://git-amr-7.devtools.intel.com/gerrit/160677).
  
  [Impacted Area]
  ADL-P | DDR5
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: NA
  Change-Id: I9de13d11eeeaa28753485c5112fd3f478dc3bca3
  Original commit hash: ba11f59d165f2afa3d4ff5b6923ce5aaa0627092
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8402c3020bce4e8578ee2de6da337bcd4530d907 
*********************************************************************************

[SiliconPkg]

  [ADL] Update HwEq default policy mismatch values.
  
  Hsd-es-id: 16015299014
  Change-Id: I3c7f9fd2ba8866739e52a7485c23930b77582687
  Original commit hash: d122bb6e95957ba817519c51be60eb156cbbf4d1
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: deabff59bc69a558119d256117d27646f534cfe0 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-S]Updated the ucode for ADL S C0"
  
  This reverts commit a718236c4e7468038d95b7449e7d657248361d1e.
  
  Hsd-es-id: N/A
  Change-Id: I6d20ea01061cbb1635e5321a66cc69c986ae37c1
  Original commit hash: daf9b1548ddb8dbb109af38998a55dd7e2cac6da
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7e11b4c70a2850a7d7a99382322f0fc4cf5dbdee 
*********************************************************************************

[SiliconPkg]

  Change the warm reset to cold reset after setting BIOS DLVR bypass knob
  
  Once soft strap (OC_DLVR_FORCE_BYPASS) value is updated in BIOS to
  enable/disable DLVR bypass mode, BIOS is performing warm reset instead
  of cold reset which is resulting to MCA.
  
  Hsd-es-id: 15010338062
  Change-Id: I7d0f1e8610ca33d9f8a35e0561eeeeb7fd5eed18
  Original commit hash: 074931bef01686dddfbca73b3cfbec6b350d5c25
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 076fffd59d9e59ed95a6e1e824e531e0e0dd35ce 
*********************************************************************************

[SiliconPkg]

  [bug][ADL-P ADL-M ADL-S | LP5 DDR5] MRC is not relaxing tWRRD parameter for LPDDR5 and DDR5
  
  [Issue Description]
  MRC is not relaxing tWRRD parameter and using ideal calculated value for TAT.
  
  [Resolution]
  Update MRC code to relax the tWRRD timing with correct variable
  
  [Impacted Area]
  ADL-P ADL-S ADL-M LP5 DDR5
  
  [Registers impacted]
  MC [x] Phy [] Both [ ]
  
  internal only:
  
  Hsd-es-id: 16015271637
  Change-Id: I0ec565f296107edb8f10045ebcfe51fc84401c94
  Original commit hash: 963635ff8b4b22a4a9beee2e3e96941b0b089060
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 433845e837c7e7ba98459fc317876584cda472b7 
*********************************************************************************


  [Catlow] - Changes to enable Catlow IP Clean build
  
  1. Internal graphics is not POR for Catlow. Hence the related files are snipped off using the PCD gBoardModuleTokenSpaceGuid.PcdIntelGopEnable. But the build is failed due to below error because of the call existing in AlderLakeFspPkg.dsc.
  
  error 000E: File/directory not found in workspace
  
  ClientOneSiliconPkg\Fru\AdlCpu\Graphics\IntelGraphicsPeim\Binaries\IntelGraphicsPeim.inf is not found in packages path.
  
  2. To add restricted tag to EC as it is not POR for Catlow
  
  Hsd-es-id: 16015251364
  Change-Id: If3dd898d95c014aed7ec6a0123bb053f11c9981e
  Original commit hash: 38053681d3ef27bd3e86dd72aebd5942213fb8cc
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  AlderLakeFspPkg/FspPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: b23f3bead67e1e3c3254b874071fe8226ad91c77 
*********************************************************************************

[SiliconPkg]

  [ise][15010247259][ADL S] checking conditions before ecc injection
  
  [Feature Description]
  The ecc injection is only available for adls cpu that supports ecc and dimm that supports ecc.
  And meanwhile we need to enable ecc_dft and disable write0.
  
  [Resolution]
  Check the cpu sku, ecc support, ecc_dft and write0 before injecting.
  
  Other change: correct EccErrInjCount's default value in upd.
  
  [Impacted Area]
  ADL S
  
  [Register Impacted]
  MC
  
  Hsd-es-id: 15010247259
  Change-Id: I5e17a8694d5fbd4691998e52c959cc8e45a4439f
  Original commit hash: 5fb459ed94ca7a01cb6ea481e818648bae32a899
  
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 8048826315df5a9ffd7850a3c2d8ff1ca3a6f16f 
*********************************************************************************

[BoardPkg], [ASL]

  Revert "ADL-SBGA: Support SPI Touch Panel Rework"
  
  This reverts commit 72c75c62dbf497473715539e9e4b8ee9b4e420ee.
  
  Hsd-es-id: 22014179853
  Change-Id: I64bd0ed0fc1defad18226aefc4db49a179631666
  Original commit hash: 27bd93ea3f1aa77b3c7d84cca52b205d4d0f1289
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d73b7e6bb149093aa4292469dbc120394482e55a 
*********************************************************************************

[SiliconPkg]

  [ise][16015230273][ADL-P ADL-M | LP5] - WCK leveling training is not aligning WCK to CLK on Gear4.
  
  [Issue Description]
  At the end of WCK2CK Leveling, positive edge of WCK aligns with negative edge of CK causing
  random MRC failures with Gear4. An additional offset of 256 PI was subtracted from
  WCK2CK trained value of WckPi which was shifting the WCK alignment by 0.5CK.
  
  [Resolution]
  Skip subtracting 256 PI from trained value of WckPi value after 'Jedec WCK2K Leveling' training step.
  Change default CK PI value for LP5 Gear4 from 512 to 256 and adjust Ctl, Cmd and Wck PI codes accordingly.
  Adjust TxFifoSeperation for 2400G4 from -2 to -4 to avoid saturated TxRankMuxDelay values due to CLkPi change.
  Program cas2wrwck, cas2rdwck and cas2fswck from 'WCK control registers' as per design recommended values.
  
  [Additional Changes]
  - Issue MRW to correct MR10 register
  - During LockUi re-run, consider CompOffset change also
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Register Impacted]
  Phy
  
  Hsd-es-id: 16015230273
  Change-Id: I0da7161a78caae9f6499c9ed4ccf48fa2f6873b8
  Original commit hash: aa7aecc15860afec1f094c97215f1b02c3a8f3f0
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d1f3ef4e15d667c9da99ba1da71bce8eac23e74b 
*********************************************************************************

[PlatformPkg]

  AlderLakeSamplePkg/PlatformSetup: When RTD3 is enable, non-mobile SKU would only support D3Cold
  
  Fix issue : D3Hot option is not saved correctly
  
  Hsd-es-id: 15010150223
  Change-Id: Iac8937cb674cda4fa97fc7fc4ecd5a1fd99bd50d
  Original commit hash: 4c439fc0fc5ce0b47227e45b55aa2d64f95b4b49
  
  AlderLakePlatSamplePkg/Setup/PlatformSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: e1c002dd4db1a8bb19f08f532dc325f8a6cb39f5 
*********************************************************************************

[PlatformPkg]

  Chasm Falls: Check me version ton determine right GUID for me capsule
  
  me capsule GUID depend on me version, currently, adl me version major is 16,
  and rpl me version is 17, so simply use rpl build is not accurate due to compatibility,
  change to use me version major to determine GUID for compatibility support.
  in future, rpl me version major will change back to 16 and minor will change to 1,
  will use minor to justify once this change is done.
  
  Hsd-es-id: 16015199331
  Change-Id: Iaf2d776be5ab4fb74a9da1873eaa5b0aeb7cef1d
  Original commit hash: a3affe6ca3cbd599ebe01b269d6ce276f32c39c2
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: d19d71b93dc14a0fcf6f3f54b5f714afa0e4e12a 
*********************************************************************************

[CPU]

  Revert "Some of Turbo Flags are set even if TURBO feature is FUSE Disabled"
  This reverts commit fccbbcf4c0e02ebfffe9a4e1186c50682f24fa10.
  Due to the regression:: Turbo is getting disabled even if it is enabled.
  
  Hsd-es-id: 16015075824
  Change-Id: I1f532325c9ffcb568b5a3ab3abfba19b210f8141
  Original commit hash: 8f2af94bd06465ebbabf329ae72983930a895b17
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1b8d8c6aa392d207bcb7ec6d24bb0ab3f9bc8b23 
*********************************************************************************

[BoardPkg], [SA]

  [ADL-M][LP5][HLK][DTPM] : TPM 2.0 - Supplemental test with dTPM failed with "Error executing command! HR: 0x90284001"
  
  This reverts commit 45428314cab1819b1af2d8dd6ab2fe354b5db6f3.
  Which cause HLK test fail.
  
  Hsd-es-id: 16014644983
  Change-Id: I2d0d5176348086f3031a44f13be7aa7534dcd146
  Original commit hash: 57ae31e933b2fccb04b91772cf87e93911466b28
  
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 917ad0eca1d930bbfd7c12396ddf0db4b486c2ff 
*********************************************************************************

[CPU]

  Some of Turbo Flags are set even if TURBO feature is FUSE Disabled
  
  When TURBO FUSE is disabled, there are some flows in BIOS which needs to be corrected
  If TURBO FUSE is disabled should not be accessing this MSR.
  
  Hsd-es-id: 16015075824
  Change-Id: I65be71b6ce47cedae0d11f5435a5d33e2d668832
  Original commit hash: 0cd811b6df84db6030f99b43a5fa162dae5ade9c
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 12dc5221c9a7bcb89f97bf6745d4c9edc1f663e2 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [CNV][WIFI][ADL-S]Update function of the WiFi DSM OemWifiFeaturesDsm
  
  Applied new CNV changes below to ADLS.
  1.Support Tile BTLC Revision 1 for all ADL related sku and remove Revision 0
  2.Wireless WAN/LAN Antenna Isolation
  3.Update function of WifiFeaturesDsm
  
  Hsd-es-id: 14015456385
  Change-Id: Id441de32e958844f8f6f1a71073c869ec878fc9e
  Original commit hash: a00c6bab875f94d7fc35ed7a41cc54c4dbed691d
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
  AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 439bd27b57aa6606ea6ff2951b237806d47179c7 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Revert "AlderLakeBoardPkg: Enable build command "prep stage2 & bld""
  This reverts commit edb60a9ffd8b583690d5913663f36e4bf0adbbe0.
  
  Hsd-es-id: 16015150333
  Change-Id: Idbeef21a5f921523dde759d1b77073ed2d4ee4db
  Original commit hash: b7c988b54dd5f4bd30253843192c9d0ad1404239
  
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
  AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  AlderLakePlatSamplePkg/PlatformCommonLib.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 142b6cec5c7d3220dcad2901b1a8da628624214c 
*********************************************************************************

[BoardPkg], [ASL]

  ADL-SBGA: Support SPI Touch Panel Rework
  
  PWREN of I2C Touch Panel is shared for SPI Touch Panel with HW rework.
  Disable RTD3 _ON/_OFF of I2C Touch Panel according to Bios setup.
  Update patch table of SBGA, enable I2C Touch Panel.
  
  Hsd-es-id: 22014179853
  Change-Id: I366af72a3a7092c43c3fbbc49ffdf2ebcb7521cb
  Original commit hash: b4de4fabca134bd3136ccb50c18cd7c380ac3099
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 885671b7a49a80555dbc2b176bd61bd07b4dedae 
*********************************************************************************

[SiliconPkg]

  [DELL Cons. DT/D12 DolphinV/N/K/Wistron/ADL-S+B660] PEG LTR Enable did not work
  
  Hsd-es-id: 15010156326
  Change-Id: I33295ccd09bec4b6f1c7d561d30e9bf1e6040c5f
  Original commit hash: 66e01aa282957da3422ccea5ffc64b2b1a30378e
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Wistron
  --Commit Message Contains Oem: Dell

*********************************************************************************
Commit: b8051f5080befd42d7a32ae1394452dd7b2b0f5b 
*********************************************************************************

[SiliconPkg]

  [22013856137][ADL-M][ADL-P][DDR5] DDR5 hPPR Sequence is missing PRE for Upper Ranks
  
  [Issue/Feature Description]
  When DDR5 hPPR is requested for Ranks other thank Rank0, the PRE command sent after tPFM_hPPR is sent to Rank0 instead of the taret Rank
  
  [Root Cause]
  MRH should be used to send PRE command to target Rank
  
  [Resolution]
  Added use of Generic MRH to send PREpb command to target BA/BG
  Added MrcSetCpgcBindMode to enable/disable Global Bind in CPGC
  
  [Additional Changes]
  LPDDR4 PPR: Added MRR to MR25 for reading Repair Resource availability
  LPDDR5 PPR: Added MRR to MR29 for reading Repair Resource availability
  LPDDR5: Added LP5_DEFAULT_NT_DQ_ODT for use when writing LP5 MR41 PPRE setting
  
  [Impacted Area/platform]
  PPR enabled only
  
  Registers impacted: MC [x] Phy [ ] Both [ ]
  
  Hsd-es-id: 22013856137
  Change-Id: I3cca78f390d0845e2a65ba4c45b2a62431680aef
  Original commit hash: 7ca42523daf16757b1236b04e643ed0cce808778
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: e888c9bf2276f0915072690202da47b0100ab45b 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/WiFiConnectionManager: Adding a mechanism for connection retry 3 times if fonnection fails when in a One Click Recovery HTTPS recovery boot with ProfileSync enabled.
  
  WiFiConnectionManagerDriver: Adding status check before commit it as the status of connection. Only report a success when connected.
  WiFiConnectionManagerImpl: Adding the retry mechanism when event triggered callback WifiMgrOnConnectFinished.
  The ConfigToken Event is set by the supplicant when the wifi connection is successful or not.
  Clean up adding spaces in function calls.
  
  Hsd-es-id: 16014892415
  Change-Id: Idf7dfc98ba7a037434219c69ccaa23f4a347903e
  Original commit hash: 4ee14fe4e392d3a156b9316d294da69261ff3f47
  
  AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
  AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
  AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 1c7eef4b2f39b826f63f3fa8bfc145676b14ff84 
*********************************************************************************

[SiliconPkg]

  [bug][14015489245][ADL-S | DDR4] [CmdV is saturated in RMT and CMDVC on the second DIMM when DDPCD is set in CAPID]
  
  [Issue]
  On DDR4 2DPC system, CmdV is saturated on DIMM1 during RMT and CMDVC.
  
  [Root cause]
  The following registers are zero while they should be set to '1':
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH0.enca1vref
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH1.enca1vref
  When CAPID0A.DDPCD fuse is set, MRC will disable one of the DIMMs on each MC;
  typically the smaller one, and it will be DIMM1 if they are equal.
  Both DIMMs are still trained, as we have to train the system as 2DPC.
  And MRC only reports half of the DIMMs as total memory.
  DIMM Vref programming code in phy init is using IsDimmPresent() to see which DIMMs are enabled.
  This routine will report "not present" for a disabled DIMM in DDPCD case.
  
  [Resolution]
  Use MrcRankExist() instead of IsDimmPresent() during DIMM Vref programming in phy init.
  This routine uses per-channel ValidRankMask which reflects all the trained DIMMs.
  
  [Impacted Platform]
  ADL-S DDR4 2DPC
  
  Hsd-es-id: 14015489245
  Change-Id: I6453c734396f25c28ac735e2652c33412fc2e759
  Original commit hash: 80ab57a25d88dd8611b6ac61021eed0afda68aec
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: a0392fa9e8b3f5c5655f79ff13bc2e7bbc7f2ead 
*********************************************************************************

[PlatformPkg]

  Revert "PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default"
  
  This reverts commit 663c731b31758d2efe9a2a1b8b626a73a0754482.
  Reason: Observed Cat error when System goes into S3 State
  
  Hsd-es-id: 16015094655
  Change-Id: I803ade0adb6b4d58fb65358753ab88cae538e60e
  Original commit hash: 2bbf3336935fd7435c1f6acb5de8bdac76535987
  
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9500da185066d6998ffd4d34a4a356d01cdc0bbf 
*********************************************************************************

[PlatformPkg], [PCH]

  Revert "System hung during winPVT S4 stressing. MCA: PKGC_WATCHDOG_HANG_C0"
  
  This reverts commit afc5a1ba68582f9f338379e7abff4027968c4991.
  
  Mon Nov 29 09:12:53 2021 +0800
  Original commit hash: c313d5f321a5aadba5f20eca84907d7c3bcc880c
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  AlderLakePlatSamplePkg/Setup/Setup.c
  AlderLakePlatSamplePkg/Setup/SetupId.h
  ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPreMemPolicyLib.c
  ClientOneSiliconPkg/Pch/Include/PchPreMemPolicyCommon.h
  ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f42b27b4b64e21b8174d3da3993b5d5cf5fca0b8 
*********************************************************************************

[PlatformPkg]

  Revert "Change the default PRMRR size to 4M instead of 2M if C6DRAM enabled"
  
  This reverts commit 6ac9c42dd0c91931a4a0d18656919afd0db63eaa.
  
  Mon Nov 29 09:12:50 2021 +0800
  Original commit hash: f351ba874209444950b17847e6273c10897e3246
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 06778777ebfd3d81807fd101a1428f31e79b1c5a 
*********************************************************************************

[BoardPkg]

  Revert "RPL_A0 production patch 0x00000007"
  
  This reverts commit 08c0495e6168c59be05897372bde62e201b1ffd0.
  
  Mon Nov 29 09:12:42 2021 +0800
  Original commit hash: d9bbedf2b2552a515bd779e05ae9082f5be0eb20
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1b7d08d7c7294334bc66ae1685447ef6142e586e 
*********************************************************************************

[BoardPkg]

  Revert "RPL_A0 production patch 0x00000009"
  
  This reverts commit 4c4140d31020df52a302b24ac2bff4d5814ea6e0.
  
  Mon Nov 29 09:12:35 2021 +0800
  Original commit hash: 0551f644b07fa3c130318da48c8afa2478093e6a
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3486e93d4d0c495f00fde67c90071258bc212fdf 
*********************************************************************************

[PlatformPkg]

  Revert "[RPL-S IFWI][Upgrade S03/S07][RPL-S CPU + ADL-S PCH]:API Debug BIOS is not booting with 2457_00_67 BIOS Release"
  
  This reverts commit 1ffa5b7a9d64d6b2b5b53a0b6d8c15f9f985c583.
  
  Mon Nov 29 09:11:35 2021 +0800
  Original commit hash: 6f2f2efe54435022e5ef4660fc1c013b56eac1e5
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a8f5f0906ef42270d2cabbff3d9e1f52276b0f64 
*********************************************************************************

[PlatformPkg], [CPU]

  Revert "Set the PRMRR policy default value to 4M for RPL-S and 2M for ADL-P to make sure system boot without platform code"
  
  This reverts commit 9c31eb59d928a79b73dff2c679d79f5536415d07.
  
  Mon Nov 29 09:11:22 2021 +0800
  Original commit hash: 383863f482c8b28afa10906c28f1a78024c6c54b
  
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 48 suspect commits for review 

Warnings Found:
  Commit: b1f3e3c    --Commit Message Contains Key Word: revert
  Commit: 8543d76    --Commit Message Contains Key Word: qdf
  Commit: f3171dd    --Commit Message Contains Key Word: revert
  Commit: 2d6cf32    --Commit Message Contains Key Word: sku
  Commit: bf06c40    --Commit Message Contains Key Word: sku
  Commit: c96f782    --Commit Message Contains Key Word: sku
  Commit: 4ed9204    --Commit Message Contains Key Word: HW
  Commit: 52b3006    --Commit Message Contains Key Word: security
  Commit: 52b3006    --Commit Message Contains Key Word: revert
  Commit: 0776943    --Commit Message Contains Key Word: security
  Commit: 285415a    --Commit Message Contains Key Word: restricted
  Commit: 9d76c7c    --Commit Message Contains Key Word: sku
  Commit: b4d894a    --Commit Message Contains Key Word: security
  Commit: f4ab0ca    --Commit Message Contains Key Word: revert
  Commit: 9a7e828    --Commit Message Contains Key Word: revert
  Commit: 83eab72    --Commit Message Contains Key Word: revert
  Commit: 92aec05    --Commit Message Contains Key Word: revert
  Commit: 31a19ac    --Commit Message Contains Key Word: revert
  Commit: 00a2397    --Commit Message Contains Key Word: revert
  Commit: 37b81aa    --Commit Message Contains Key Word: revert
  Commit: f03143c    --Commit Message Contains Key Word: revert
  Commit: a569bdb    --Commit Message Contains Key Word: revert
  Commit: 8402c30    --Commit Message Contains Key Word: HW
  Commit: deabff5    --Commit Message Contains Key Word: revert
  Commit: 7e11b4c    --Commit Message Contains Key Word: bypass
  Commit: 7e11b4c    --Commit Message Contains Key Word: strap
  Commit: 076fffd    --Commit Message Contains Key Word: internal
  Commit: 433845e    --Commit Message Contains Key Word: internal
  Commit: 433845e    --Commit Message Contains Key Word: restricted
  Commit: b23f3be    --Commit Message Contains Key Word: sku
  Commit: 8048826    --Commit Message Contains Key Word: revert
  Commit: d73b7e6    --Commit Message Contains Key Word: step
  Commit: d1f3ef4    --Commit Message Contains Key Word: sku
  Commit: e1c002d    --Commit Message Contains Key Word: future
  Commit: d19d71b    --Commit Message Contains Key Word: fuse
  Commit: d19d71b    --Commit Message Contains Key Word: revert
  Commit: 1b8d8c6    --Commit Message Contains Key Word: revert
  Commit: 917ad0e    --Commit Message Contains Key Word: fuse
  Commit: 12dc522    --Commit Message Contains Key Word: sku
  Commit: 439bd27    --Commit Message Contains Key Word: revert
  Commit: 142b6ce    --Commit Message Contains Key Word: HW
  Commit: 885671b    --Commit Message Contains Oem: Wistron
  Commit: 885671b    --Commit Message Contains Oem: Dell
  Commit: b8051f5    --Commit Message Contains Oem: HP
  Commit: e888c9b    --Commit Message Contains Key Word: http
  Commit: 1c7eef4    --Commit Message Contains Key Word: fuse
  Commit: a0392fa    --Commit Message Contains Key Word: bypass
  Commit: a0392fa    --Commit Message Contains Key Word: revert
  Commit: 9500da1    --Commit Message Contains Key Word: revert
  Commit: f42b27b    --Commit Message Contains Key Word: revert
  Commit: 0677877    --Commit Message Contains Key Word: revert
  Commit: 1b7d08d    --Commit Message Contains Key Word: revert
  Commit: 3486e93    --Commit Message Contains Key Word: revert
  Commit: a8f5f09    --Commit Message Contains Key Word: revert
