// Seed: 1423646393
module module_0;
  assign id_1 = 1'b0;
  integer id_2;
  assign module_2.type_1 = 0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    output logic id_2,
    output supply1 id_3,
    output wire id_4,
    input wand id_5,
    output wor id_6
);
  reg id_8;
  tri0 id_9, id_10;
  always @(posedge 1 == 1'b0) begin : LABEL_0
    if (id_9) id_2 <= id_8;
    id_0 = #1 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
endmodule
