#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 23 12:09:47 2023
# Process ID: 19132
# Current directory: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28712 E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.xpr
# Log file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/vivado.log
# Journal file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.xpr
INFO: [Project 1-313] Project file moved from 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_02' since last save.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files', nor could it be found using path 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_02/TEST_02.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/DAC_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TimeController'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.777 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd}
Reading block design file <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:user:DAC_Controller:1.0 - DAC_Controller_0
Adding component instance block -- xilinx.com:user:TimeController:1.0 - TimeController_0
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.4 - usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 100000000
Successfully read diagram <TEST_02_Block> from block design file <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.836 ; gain = 160.926
startgroup
set_property -dict [list CONFIG.DAC_Output_Current {0} CONFIG.Analog_Detection {0} CONFIG.DAC0_Sampling_Rate {1.6} CONFIG.DAC0_Refclk_Freq {1600.000} CONFIG.DAC0_Fabric_Freq {100.000} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_Mixer_Type00 {0} CONFIG.DAC_Mixer_Mode00 {2} CONFIG.DAC_RESERVED_1_00 {0} CONFIG.DAC_RESERVED_1_01 {0} CONFIG.DAC_RESERVED_1_02 {0} CONFIG.DAC_RESERVED_1_03 {0}] [get_bd_cells usp_rf_data_converter_0]
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac00_nco_freq is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac00_nco_phase is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac00_nco_phase_rst is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac00_nco_update_en is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac0_nco_update_req is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac0_nco_update_busy is now disabled. All connections to this pin have been removed. 
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 100000000
delete_bd_objs [get_bd_nets DAC_Controller_0_dac00_nco_freq] [get_bd_nets DAC_Controller_0_dac00_nco_phase] [get_bd_nets DAC_Controller_0_dac00_nco_phase_rst] [get_bd_nets DAC_Controller_0_dac00_nco_update_en] [get_bd_nets DAC_Controller_0_dac0_nco_update_req] [get_bd_nets usp_rf_data_converter_0_dac0_nco_update_busy]
endgroup
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/s00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TimeController_0/s_axi_aclk have been updated from connected ip, but BD cell '/TimeController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </TimeController_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC_Controller_0/dac00_datapath_overflow
/DAC_Controller_0/dac0_nco_update_busy

validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1703.414 ; gain = 0.000
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd] -top
INFO: [BD 41-1662] The design 'TEST_02_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC_Controller_0/dac00_datapath_overflow
/DAC_Controller_0/dac0_nco_update_busy

Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/sim/TEST_02_Block.v
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1866.324 ; gain = 162.910
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sim_1/new/TestBench_00.sv
update_compile_order -fileset sim_1
set_property top TestBench_00 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.gen\sources_1\bd\TEST_02_Block\synth\TEST_02_Block.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.srcs\sim_1\new\TestBench_00.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.gen\sources_1\bd\TEST_02_Block\hdl\TEST_02_Block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.gen\sources_1\bd\TEST_02_Block\synth\TEST_02_Block.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.srcs\sim_1\new\TestBench_00.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.gen\sources_1\bd\TEST_02_Block\hdl\TEST_02_Block_wrapper.v:]
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
ERROR: [Common 17-180] Spawn failed: No error
generate_target Simulation [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd]
INFO: [BD 41-1662] The design 'TEST_02_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC_Controller_0/dac00_datapath_overflow
/DAC_Controller_0/dac0_nco_update_busy

Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/sim/TEST_02_Block.v
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TimeController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
Exporting to file e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/hw_handoff/TEST_02_Block.hwh
Generated Block Design Tcl file e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/hw_handoff/TEST_02_Block_bd.tcl
Generated Hardware Definition File e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1918.824 ; gain = 14.531
export_ip_user_files -of_objects [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd] -directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/sim_scripts -ip_user_files_dir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files -ipstatic_source_dir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.cache/compile_simlib/modelsim} {questa=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.cache/compile_simlib/questa} {riviera=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.cache/compile_simlib/riviera} {activehdl=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_00' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj TestBench_00_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_zynq_ultra_ps_e_0_0/sim/TEST_02_Block_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_zynq_ultra_ps_e_0_0/sim/TEST_02_Block_zynq_ultra_ps_e_0_0_vip_wrapper.v:166]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_zynq_ultra_ps_e_0_0/sim/TEST_02_Block_zynq_ultra_ps_e_0_0_vip_wrapper.v:168]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_zynq_ultra_ps_e_0_0/sim/TEST_02_Block_zynq_ultra_ps_e_0_0_vip_wrapper.v:170]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_xbar_0/sim/TEST_02_Block_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_DAC_Controller_0_0/ip/fifo_generator_3/sim/fifo_generator_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_DAC_Controller_0_0/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_DAC_Controller_0_0/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_DAC_Controller_0_0/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ipshared/6f90/new/AXI2FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ipshared/6f90/new/GPO_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ipshared/6f90/new/RFDC_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFDC_Contoller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ipshared/6f90/new/RTO_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ipshared/6f90/new/DAC_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_DAC_Controller_0_0/sim/TEST_02_Block_DAC_Controller_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_DAC_Controller_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ipshared/39db/AXI2COM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI2COM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ipshared/39db/Timestamp_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timestamp_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ipshared/39db/TimeController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_TimeController_0_0/sim/TEST_02_Block_TimeController_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_TimeController_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_block
INFO: [VRFC 10-2458] undeclared symbol adc00_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3926]
INFO: [VRFC 10-2458] undeclared symbol adc01_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3927]
INFO: [VRFC 10-2458] undeclared symbol adc02_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3928]
INFO: [VRFC 10-2458] undeclared symbol adc03_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3929]
INFO: [VRFC 10-2458] undeclared symbol adc10_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3930]
INFO: [VRFC 10-2458] undeclared symbol adc11_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3931]
INFO: [VRFC 10-2458] undeclared symbol adc12_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3932]
INFO: [VRFC 10-2458] undeclared symbol adc13_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3933]
INFO: [VRFC 10-2458] undeclared symbol adc20_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3934]
INFO: [VRFC 10-2458] undeclared symbol adc21_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3935]
INFO: [VRFC 10-2458] undeclared symbol adc22_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3936]
INFO: [VRFC 10-2458] undeclared symbol adc23_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3937]
INFO: [VRFC 10-2458] undeclared symbol adc30_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3938]
INFO: [VRFC 10-2458] undeclared symbol adc31_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3939]
INFO: [VRFC 10-2458] undeclared symbol adc32_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3940]
INFO: [VRFC 10-2458] undeclared symbol adc33_tdd_mode_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3941]
INFO: [VRFC 10-2458] undeclared symbol adc00_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3942]
INFO: [VRFC 10-2458] undeclared symbol adc01_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3943]
INFO: [VRFC 10-2458] undeclared symbol adc02_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3944]
INFO: [VRFC 10-2458] undeclared symbol adc03_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3945]
INFO: [VRFC 10-2458] undeclared symbol adc10_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3946]
INFO: [VRFC 10-2458] undeclared symbol adc11_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3947]
INFO: [VRFC 10-2458] undeclared symbol adc12_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3948]
INFO: [VRFC 10-2458] undeclared symbol adc13_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3949]
INFO: [VRFC 10-2458] undeclared symbol adc20_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3950]
INFO: [VRFC 10-2458] undeclared symbol adc21_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3951]
INFO: [VRFC 10-2458] undeclared symbol adc22_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3952]
INFO: [VRFC 10-2458] undeclared symbol adc23_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3953]
INFO: [VRFC 10-2458] undeclared symbol adc30_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3954]
INFO: [VRFC 10-2458] undeclared symbol adc31_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3955]
INFO: [VRFC 10-2458] undeclared symbol adc32_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3956]
INFO: [VRFC 10-2458] undeclared symbol adc33_tdd_obs_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:3957]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_top
INFO: [VRFC 10-2458] undeclared symbol dac2_reset_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_top.sv:1787]
INFO: [VRFC 10-2458] undeclared symbol dac3_reset_i, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_top.sv:1788]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_bgt_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_bgt_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_device_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_device_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_por_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_disabled.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_disabled
INFO: [VRFC 10-2458] undeclared symbol clk_valid, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_disabled.sv:337]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_tile_config.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_tile_config
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_drp_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_register_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_register_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_axi_lite_ipif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_axi_lite_ipif
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_counter_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_counter_f
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_pselect_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_pselect_f
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_slave_attachment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_slave_attachment
INFO: [VRFC 10-2458] undeclared symbol dpto_cntr_ld_en, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_slave_attachment.v:503]
INFO: [VRFC 10-2458] undeclared symbol dpto_cnt_en, assumed default net type wire [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_slave_attachment.v:504]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_control_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_drp_control_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_drp_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_access_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_drp_access_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_irq_req_ack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_irq_req_ack
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0bufg_gt_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_bufg_gt_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_overvol_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_overvol_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_powerup_state_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_powerup_state_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm_t0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm_t0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_usr_drp_mgmt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_usr_drp_mgmt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_rst_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0_reset_count
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_usp_rf_data_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_auto_ds_0/sim/TEST_02_Block_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_auto_pc_0/sim/TEST_02_Block_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/sim/TEST_02_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block
INFO: [VRFC 10-311] analyzing module TEST_02_Block_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1G0K3I8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_8VT9G4
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_O3TJXL
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_19P10OV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_02_Block_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sim_1/new/TestBench_00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_00
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TestBench_00_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/bd/TEST_02_Block/ip/TEST_02_Block_proc_sys_reset_0_0/sim/TEST_02_Block_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST_02_Block_proc_sys_reset_0_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1918.984 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.sim/sim_1/behav/xsim'
"xelab -wto fe270a91764f4322a61ea2cb1e544ce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_protocol_converter_v2_1_22 -L axi_clock_converter_v2_1_21 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_22 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_00_behav xil_defaultlib.TestBench_00 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fe270a91764f4322a61ea2cb1e544ce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_protocol_converter_v2_1_22 -L axi_clock_converter_v2_1_21 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_22 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_00_behav xil_defaultlib.TestBench_00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:26 ; elapsed = 00:28:28 . Memory (MB): peak = 1918.984 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:28:46 . Memory (MB): peak = 1918.984 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 23 13:03:02 2023...
