Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'jmp' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
