0.6
2019.2
Nov  6 2019
21:57:16
E:/VMshare/e203/fpga/subsys/get_cki.v,1520775418,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v,,get_cki,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL,,,,,
E:/VMshare/e203/fpga/subsys/key_expansion.v,1680110332,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/core/mul.v,,key_expansion,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL,,,,,
E:/VMshare/e203/fpga/subsys/one_round_for_encdec.v,1680161101,verilog,,E:/VMshare/e203/fpga/subsys/one_round_for_key_exp.v,,one_round_for_encdec,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL,,,,,
E:/VMshare/e203/fpga/subsys/one_round_for_key_exp.v,1680109869,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v,,one_round_for_key_exp,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL,,,,,
E:/VMshare/e203/fpga/subsys/sbox_replace.v,1520775418,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/serializer_10_to_1.v,,sbox_replace,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL,,,,,
E:/VMshare/e203/fpga/subsys/transform_for_encdec.v,1681691887,verilog,,E:/VMshare/e203/fpga/subsys/transform_for_key_exp.v,,transform_for_encdec,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL,,,,,
E:/VMshare/e203/fpga/subsys/transform_for_key_exp.v,1680159791,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_interrupt.v,,transform_for_key_exp,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL,,,,,
E:/VMshare/e203/script/jichuang/jichuang.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sim_1/imports/e203/fpga/e203_tb_top.v,1685442798,verilog,,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_tb_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/cki_lut.v,1685440948,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/cmos_capture_data.v,,cki_lut,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/encdec_T.v,1685440948,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/encdec_flow.v,,encdec_T,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/encdec_flow.v,1685440948,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/fushi.v,,encdec_flow,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/get_keyi.v,1685440948,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v,,get_keyi,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/key_exp_T.v,1685440948,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/key_exp_flow.v,,key_exp_T,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/key_exp_flow.v,1685440948,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v,,key_exp_flow,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/sbox_lut.v,1685440948,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/serializer_10_to_1.v,,sbox_lut,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/sm4_encdec.v,1685440948,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/sm4_top.v,,sm4_encdec,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/sm4_top.v,1685440948,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_apb_if.v,,sm4_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/core/mul.v,1684221416,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v,,mul,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/config.v,1683920093,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,,,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_biu.v,1682097376,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_clk_ctrl.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_biu,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_clk_ctrl.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_clkgate.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_clk_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_clkgate.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_core.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_clkgate,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_core.v,1683918361,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_cpu.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_core,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_cpu.v,1674640564,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_cpu_top.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_cpu,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_cpu_top.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_dtcm_ctrl.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_cpu_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,1684037327,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/config.v,,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_dtcm_ctrl.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_dtcm_ram.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_dtcm_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_dtcm_ram.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_dtcm_ram,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu.v,1684037528,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v;E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_define.v,e203_exu,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu.v,1683466699,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_bjp.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_alu,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_bjp.v,1683466066,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_csrctrl.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_alu_bjp,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_csrctrl.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_dpath.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_alu_csrctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_dpath.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_lsuagu.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_alu_dpath,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_lsuagu.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_muldiv.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_alu_lsuagu,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_muldiv.v,1685472776,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_rglr.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_alu_muldiv,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_rglr.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_branchslv.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_alu_rglr,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_branchslv.v,1683905749,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_commit.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_branchslv,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_commit.v,1684027033,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_csr.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_commit,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_csr.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_decode.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_csr,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_decode.v,1684006125,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_disp.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_decode,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_disp.v,1683440704,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_excp.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_disp,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_excp.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_longpwbck.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_excp,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_longpwbck.v,1680336796,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_nice.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_longpwbck,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_nice.v,1680338997,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_oitf.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_nice,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_oitf.v,1683753062,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_regfile.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_oitf,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_regfile.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_wbck.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_regfile,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_exu_wbck.v,1680324081,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_exu_wbck,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu.v,1683742691,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_ifetch.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_ifu,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_ifetch.v,1683969236,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_ift2icb.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_ifu_ifetch,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_ift2icb.v,1682277070,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_litebpu.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_ifu_ift2icb,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_litebpu.v,1683919262,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_minidec.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_ifu_litebpu,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_minidec.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_irq_sync.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_ifu_minidec,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_irq_sync.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_itcm_ctrl.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_irq_sync,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_itcm_ctrl.v,1682333445,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_itcm_ram.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_itcm_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_itcm_ram.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_lsu.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_itcm_ram,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_lsu.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_lsu_ctrl.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_lsu,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_lsu_ctrl.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_reset_ctrl.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_lsu_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_reset_ctrl.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/soc/e203_soc_top.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_reset_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_srams.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_clint.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_srams,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_bpu.v,1683796439,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_btb.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_define.v,ysyx_22050058_bpu,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_btb.v,1683790905,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_gshare.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_define.v,ysyx_22050058_btb,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_define.v,1683933044,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/config.v,,,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_gshare.v,1684027855,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_pht.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_define.v,ysyx_22050058_gshare,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_pht.v,1683790746,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_ras.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_define.v,ysyx_22050058_pht,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_ras.v,1683539307,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sim_1/imports/e203/fpga/e203_tb_top.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_define.v,ysyx_22050058_ras,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_csr.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_module.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,sirv_debug_csr,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_module.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_ram.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,sirv_debug_module,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_ram.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_rom.v,,sirv_debug_ram,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_rom.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_expl_axi_slv.v,,sirv_debug_rom,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_jtag_dtm.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_jtaggpioport.v,,sirv_jtag_dtm,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to16_bus.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to2_bus.v,,sirv_icb1to16_bus,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to2_bus.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to8_bus.v,,sirv_icb1to2_bus,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to8_bus.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_jtag_dtm.v,,sirv_icb1to8_bus,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_1cyc_sram_ctrl.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetReg.v,,sirv_1cyc_sram_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_bufs.v,1682064084,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_dffs.v,,sirv_gnrl_bypbuf;sirv_gnrl_cdc_rx;sirv_gnrl_cdc_tx;sirv_gnrl_fifo;sirv_gnrl_pipe_stage;sirv_gnrl_sync,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_dffs.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_icbs.v,,sirv_gnrl_dffl;sirv_gnrl_dfflr;sirv_gnrl_dfflrs;sirv_gnrl_dffr;sirv_gnrl_dffrs;sirv_gnrl_ltch,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_icbs.v,1682069975,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_ram.v,,sirv_gnrl_axi_buffer;sirv_gnrl_icb2ahbl;sirv_gnrl_icb2apb;sirv_gnrl_icb2axi;sirv_gnrl_icb32towishb8;sirv_gnrl_icb_arbt;sirv_gnrl_icb_buffer;sirv_gnrl_icb_n2w;sirv_gnrl_icb_splt,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_ram.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_hclkgen_regs.v,,sirv_gnrl_ram,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_sim_ram.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_spi_flashmap.v,,sirv_sim_ram,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_sram_icb_ctrl.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_tl_repeater_5.v,,sirv_sram_icb_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/mems/sirv_mrom.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/mems/sirv_mrom_top.v,,sirv_mrom,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/mems/sirv_mrom_top.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_plic_man.v,,sirv_mrom_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/adv_timer_apb_if.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/apb_adv_timer.v,,adv_timer_apb_if,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/apb_adv_timer.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_gpio/apb_gpio.v,,apb_adv_timer,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/comparator.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_fifo_ctrl.v,,comparator,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/input_stage.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/io_generic_fifo.v,,input_stage,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/prescaler.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/median/rgb2ycbcr.v,,prescaler,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/timer_cntrl.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/timer_module.v,,timer_cntrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/timer_module.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_interrupt.v,,timer_module,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/up_down_counter.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/video_driver.v,,up_down_counter,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_gpio/apb_gpio.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/apb_i2c.v,,apb_gpio,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/apb_i2c.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/apb_spi_master.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_defines.v,apb_i2c,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_bit_ctrl.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_byte_ctrl.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_defines.v,i2c_master_bit_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_byte_ctrl.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/i2c_ov5640_rgb565_cfg.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_defines.v,i2c_master_byte_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_defines.v,1666865581,verilog,,,,,,,,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/apb_spi_master.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/apb_uart.v,,apb_spi_master,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_apb_if.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_clkgen.v,,spi_master_apb_if,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_clkgen.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_controller.v,,spi_master_clkgen,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_controller.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_fifo.v,,spi_master_controller,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_fifo.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_rx.v,,spi_master_fifo,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_rx.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_tx.v,,spi_master_rx,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_tx.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/timer_cntrl.v,,spi_master_tx,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/apb_uart.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/asyn_rst_syn.v,,apb_uart_sv,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/io_generic_fifo.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/jiabiankuang.v,,io_generic_fifo,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_interrupt.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_rx.v,,uart_interrupt,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_rx.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_tx.v,,uart_rx,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_tx.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/up_down_counter.v,,uart_tx,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetReg.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec.v,,sirv_AsyncResetReg,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_1.v,,sirv_AsyncResetRegVec,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_1.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_129.v,,sirv_AsyncResetRegVec_1,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_129.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_36.v,,sirv_AsyncResetRegVec_129,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_36.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_DeglitchShiftRegister.v,,sirv_AsyncResetRegVec_36,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_DeglitchShiftRegister.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_LevelGateway.v,,sirv_DeglitchShiftRegister,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_LevelGateway.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_ResetCatchAndSync.v,,sirv_LevelGateway,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_ResetCatchAndSync.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_ResetCatchAndSync_2.v,,sirv_ResetCatchAndSync,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_ResetCatchAndSync_2.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon.v,,sirv_ResetCatchAndSync_2,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_lclkgen_regs.v,,sirv_aon,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_lclkgen_regs.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_porrst.v,,sirv_aon_lclkgen_regs,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_porrst.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_top.v,,sirv_aon_porrst,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_top.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_wrapper.v,,sirv_aon_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_wrapper.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_clint.v,,sirv_aon_wrapper,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_clint.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_clint_top.v,,sirv_clint,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_clint_top.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_csr.v,,sirv_clint_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_expl_axi_slv.v,1685288924,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_flash_qspi.v,,sirv_expl_axi_slv,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_flash_qspi.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_flash_qspi_top.v,,sirv_flash_qspi,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_flash_qspi_top.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_bufs.v,,sirv_flash_qspi_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_hclkgen_regs.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to16_bus.v,,sirv_hclkgen_regs,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_jtaggpioport.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/mems/sirv_mrom.v,,sirv_jtaggpioport,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_plic_man.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_plic_top.v,,sirv_plic_man,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_plic_top.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_pmu.v,,sirv_plic_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_pmu.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_pmu_core.v,,sirv_pmu,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_pmu_core.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_arbiter.v,,sirv_pmu_core,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_arbiter.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_fifo.v,,sirv_qspi_arbiter,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_fifo.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_media.v,,sirv_qspi_fifo,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_media.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_physical.v,,sirv_qspi_media,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_physical.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_queue.v,,sirv_qspi_physical,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_queue.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_queue_1.v,,sirv_queue,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_queue_1.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_repeater_6.v,,sirv_queue_1,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_repeater_6.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_rtc.v,,sirv_repeater_6,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_rtc.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_sim_ram.v,,sirv_rtc,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_spi_flashmap.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_sram_icb_ctrl.v,,sirv_qspi_flashmap,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_tl_repeater_5.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_tlfragmenter_qspi_1.v,,sirv_tl_repeater_5,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_tlfragmenter_qspi_1.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_tlwidthwidget_qspi.v,,sirv_tlfragmenter_qspi_1,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_tlwidthwidget_qspi.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_wdog.v,,sirv_tlwidthwidget_qspi,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/sirv_wdog.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/sm4_encdec.v,,sirv_wdog,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/soc/e203_soc_top.v,1685176047,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_srams.v,,e203_soc_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_clint.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_gfcm.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_clint,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_gfcm.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_hclkgen.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_gfcm,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_hclkgen.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_hclkgen_rstsync.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_hclkgen,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_hclkgen_rstsync.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_main.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_hclkgen_rstsync,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_main.v,1685176231,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_mems.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_main,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_mems.v,1685178433,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_nice_core.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_mems,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_nice_core.v,1680925111,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_perips.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_nice_core,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_perips.v,1685176286,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_plic.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_perips,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_plic.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_pll.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_plic,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_pll.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_pllclkdiv.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_pll,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_pllclkdiv.v,1666865581,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_top.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_pllclkdiv,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_top.v,1685176134,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/encdec_T.v,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v,e203_subsys_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_fifo_ctrl.v,1667704364,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_rw.v,,ddr3_fifo_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_rw.v,1667704336,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_top.v,,ddr3_rw,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_top.v,1667705324,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/dvi_encoder.v,,ddr3_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/asyn_rst_syn.v,1596592634,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/biankuangjiance.v,,asyn_rst_syn,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/dvi_encoder.v,1596592638,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/dvi_transmitter_top.v,,dvi_encoder,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/dvi_transmitter_top.v,1596592639,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_biu.v,,dvi_transmitter_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v,1685276035,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/i2c_dri.v,,hdmi_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/serializer_10_to_1.v,1596592643,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/shift 3h.v,,serializer_10_to_1,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/hdmi/video_driver.v,1685275752,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/vip.v,,video_driver,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/median/rgb2ycbcr.v,1596592642,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/sbox_lut.v,,rgb2ycbcr,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/cmos_capture_data.v,1596592635,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/comparator.v,,cmos_capture_data,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/i2c_dri.v,1661774867,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_bit_ctrl.v,,i2c_dri,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/i2c_ov5640_rgb565_cfg.v,1596592640,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/input_stage.v,,i2c_ov5640_rgb565_cfg,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/ov5640_dri.v,1596592642,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/pengzhang.v,,ov5640_dri,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v,1685276160,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/ov5640/ov5640_dri.v,,ov5640_ddr_hdmi,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/biankuangjiance.v,1683796245,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/canchajisuan.v,,biankuangjiance,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/canchajisuan.v,1621255805,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/cki_lut.v,,canchajisuan,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/fushi.v,1621588239,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/get_keyi.v,,fushi,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/jiabiankuang.v,1685275367,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/RTL/key_exp_T.v,,jiabiankuang,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/pengzhang.v,1621588265,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/prescaler.v,,pengzhang,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/shift 3h.v,1619428682,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/general/sirv_1cyc_sram_ctrl.v,,shift_3h,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/vip.v,1685158657,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/vip_matrix_generate_3x3_1bit.v,,vip,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/new/vip/vip_matrix_generate_3x3_1bit.v,1619572621,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_bpu.v,,vip_matrix_generate_3x3_1bit,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd,1685156339,vhdl,,,,c_shift_ram_0,,,,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1685178349,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/wr_fifo/sim/wr_fifo.v,,clk_wiz_0,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1685178349,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd,1685472249,vhdl,,,,div_gen_0,,,,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1685157074,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,,mig_7series_v4_2_fi_xor,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_std,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/adv_timer_apb_if.v,,mig_7series_0,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1685157076,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,,mig_7series_0_mig,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,,mig_7series_v4_2_ddr_prbs_gen,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_skip_calib_tap,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1685157075,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v,1685157284,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,,rd_fifo,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/wr_fifo/sim/wr_fifo.v,1685157461,verilog,,E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v,,wr_fifo,,,../../../../jichuang.srcs/sources_1/imports/fpga/core;../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c;../../../../jichuang.srcs/sources_1/ip/PLL;../../../../jichuang.srcs/sources_1/ip/clk_wiz_0,,,,,
