Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 20 15:54:39 2025
| Host         : TABLET-60QL2L1F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file matmult_ex_wrapper_control_sets_placed.rpt
| Design       : matmult_ex_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   251 |
|    Minimum number of control sets                        |   251 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   870 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   251 |
| >= 0 to < 4        |    68 |
| >= 4 to < 6        |    55 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    34 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     0 |
| >= 16              |    68 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             636 |          220 |
| No           | No                    | Yes                    |              81 |           27 |
| No           | Yes                   | No                     |             332 |          156 |
| Yes          | No                    | No                     |            1480 |          421 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1313 |          392 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                            Enable Signal                                                                                            |                                                                                   Set/Reset Signal                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                             | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                  |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                      |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                                             | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                           |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push_0                                                                                                          |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_state23                                                                                                                                              | matmult_ex_i/matmul_partition_0/inst/mul_31ns_63ns_94_5_1_U128/SR[0]                                                                                                                 |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                             | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                     |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[0].srl_nx1/shift_qual                                               |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                           |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_state1                                                                                                                                               |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                           |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                 |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                              | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                  | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance_reg[0]_0                                                                    | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/ap_block_pp0_stage0_subdone                                                                                               |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                    |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[8]_i_1_n_0                        |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                            |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                            |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                            |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                         |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                  |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                            |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                            |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                            |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                  |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                         |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                   |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                            |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                  |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                  |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                            |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                   |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                   |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                            |                1 |              3 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                       | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                        |                2 |              4 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/i_fu_22000_out                                                                                  | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/flow_control_loop_pipe_sequential_init_U/ap_loop_init                            |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1__5_n_3                                                                                                       | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/user_resp/mOutPtr[3]_i_1__4_n_3                                                                                                      | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                2 |              4 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_3                                                                                             | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                2 |              4 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_3                                                                                              | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/ap_block_pp0_stage0_subdone_grp0_done_reg                                                                           | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/trunc_ln48_reg_550[3]_i_1_n_3                                                                        |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                |                3 |              4 |         1.33 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/flow_control_loop_pipe_sequential_init_U/ap_loop_init                            |                2 |              4 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                       |                2 |              4 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/i_fu_128                                                                                                            | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/flow_control_loop_pipe_sequential_init_U/j_fu_124                                                    |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[3]_i_1__0_n_3                                                                                                      | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                  | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                       | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/areset_reg[0]                                                |                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                      | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                     | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                          | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              4 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                            |                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                   |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/skid_buffer[1136]_i_1_n_0                                                                    |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                          | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_3                                                                                |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/skid_buffer[1136]_i_1_n_0                                                                    |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                    |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                             | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                    | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                2 |              4 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_3                                                                                                           | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                           | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              4 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/skid_buffer[1136]_i_1__0_n_0                                                                 |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                   |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                   |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__0_n_0                                   | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                      | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                            | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                               |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/waddr                                                                                                                                          |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_3                                                                                                           | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                           | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_3                                                                              |                1 |              4 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                     | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                              | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                     | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_3                                                                                                          | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              5 |         5.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/ar_hs                                                                                                                                          | matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/rdata[9]_i_1_n_3                                                                                                                |                3 |              5 |         1.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                              | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_3                                                                                                         | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              5 |         5.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/mOutPtr[4]_i_1__0_n_3                                                                                                     | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                1 |              5 |         5.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_3                                                                                            | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_3                                                                                                         | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                         | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_3                                                                                           | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                         | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                  | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                |                2 |              6 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                       | matmult_ex_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                 |                1 |              6 |         6.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/skid_buffer[1136]_i_1__0_n_0                                                                 |                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                    |                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                         |                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                   |                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                        | matmult_ex_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                  |                1 |              6 |         6.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                               |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                  | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                              |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                 |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                    |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                       | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                     |                4 |              8 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                            | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                          |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                   |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                 |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                   |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                             | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                5 |              8 |         1.60 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                       | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                    |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                       | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                            | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                      |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                   | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                2 |              8 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                  |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                      |                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                        | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1136]_i_1__1_n_0                                                             |                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                               |                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                            |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              9 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                         | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              9 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                      | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              9 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                          | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                    |                2 |              9 |         4.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                         | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              9 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                         | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                4 |              9 |         2.25 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                            | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                4 |              9 |         2.25 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                    |                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                    |                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                    |                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                               |                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1136]_i_1__2_n_0                                                             |                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/S00_AXI_rready[0]                                                     | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                4 |             10 |         2.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_state23                                                                                                                                              |                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                            |                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                     |                                                                                                                                                                                      |                7 |             11 |         1.57 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr_reg[7]                                                            |                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                           | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                3 |             12 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[7][0]                                                         |                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.arsplit_vacancy_reg_0[0]                                                       |                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                        |                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                        |                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                         |                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                  | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                3 |             12 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                          | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                3 |             12 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                               |                5 |             12 |         2.40 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_0                                                                             | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                5 |             12 |         2.40 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                  |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                         |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                            |                9 |             20 |         2.22 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |               10 |             23 |         2.30 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                     |                9 |             23 |         2.56 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                           | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                7 |             25 |         3.57 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                          | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                8 |             25 |         3.12 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                   |                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                 |                                                                                                                                                                                      |                6 |             26 |         4.33 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                   |                                                                                                                                                                                      |                4 |             26 |         6.50 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                    |                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/ar_hs                                                                                                                                          |                                                                                                                                                                                      |                8 |             27 |         3.38 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                            |                                                                                                                                                                                      |                4 |             27 |         6.75 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/i_1_fu_126[0]_i_1_n_3                                                                                               | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/flow_control_loop_pipe_sequential_init_U/clear                                                       |                7 |             28 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_ce0                          | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/flow_control_loop_pipe_sequential_init_U/ap_loop_init                            |                9 |             28 |         3.11 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_state31                                                                                                                                              | matmult_ex_i/matmul_partition_0/inst/empty_28_reg_642                                                                                                                                |                9 |             31 |         3.44 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_writeC_fu_349/flow_control_loop_pipe_sequential_init_U/E[0]                                                                      | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_writeC_fu_349/flow_control_loop_pipe_sequential_init_U/SR[0]                                                      |                9 |             31 |         3.44 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/itr_fu_130[0]_i_2_n_3                                                                                               | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/flow_control_loop_pipe_sequential_init_U/grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg_reg |                8 |             31 |         3.88 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/flow_control_loop_pipe_sequential_init_U/grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg_reg[0]             | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/flow_control_loop_pipe_sequential_init_U/SR[0]                                                       |                9 |             31 |         3.44 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_state12                                                                                                                                              |                                                                                                                                                                                      |               10 |             31 |         3.10 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_state3                                                                                                                                               |                                                                                                                                                                                      |                7 |             31 |         4.43 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/A_12_ce0                                                                                                            |                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/p_0_in__12                                                                                                          |                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/ap_block_pp0_stage0_subdone_grp0_done_reg                                                                           | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/flow_control_loop_pipe_sequential_init_U/clear                                                       |               10 |             32 |         3.20 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/p_0_in__31                                                                                                          |                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/p_0_in__28                                                                                                          |                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/p_0_in__29                                                                                                          |                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/p_0_in__30                                                                                                          |                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_state2                                                                                                                                               |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/int_in1[31]_i_1_n_3                                                                                                                            | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |               10 |             32 |         3.20 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/int_in2[31]_i_1_n_3                                                                                                                            | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |               11 |             32 |         2.91 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/int_in1[63]_i_1_n_3                                                                                                                            | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                9 |             32 |         3.56 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/int_out_r[63]_i_1_n_3                                                                                                                          | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |               10 |             32 |         3.20 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/int_out_r[31]_i_1_n_3                                                                                                                          | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |               13 |             32 |         2.46 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/control_s_axi_U/int_in2[63]_i_1_n_3                                                                                                                            | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |               10 |             32 |         3.20 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                             |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                             |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/ap_block_pp0_stage0_subdone_grp0_done_reg                                                                           | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/flow_control_loop_pipe_sequential_init_U/j_fu_124                                                    |                8 |             32 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                               |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                         |                                                                                                                                                                                      |                9 |             33 |         3.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/E[0]                                                                                                                       |                                                                                                                                                                                      |                9 |             33 |         3.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_1[0]                                                                                                          |                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                         |                                                                                                                                                                                      |                9 |             33 |         3.67 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                       |                                                                                                                                                                                      |                8 |             34 |         4.25 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                              |                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_0 |                                                                                                                                                                                      |                7 |             36 |         5.14 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readA_fu_259/ap_block_pp0_stage0_subdone_grp0_done_reg                                                                           |                                                                                                                                                                                      |               10 |             36 |         3.60 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                               |                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                        | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                9 |             40 |         4.44 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/tmp_valid_reg_0[0]                                                                                                                    |                                                                                                                                                                                      |                7 |             40 |         5.71 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                          |                                                                                                                                                                                      |               12 |             40 |         3.33 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/E[0]                                                                                                                                 |                                                                                                                                                                                      |               11 |             40 |         3.64 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/E[0]                                                                                                                       | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |               11 |             40 |         3.64 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                           |                                                                                                                                                                                      |               13 |             40 |         3.08 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/flow_control_loop_pipe_sequential_init_U/push                                                   |                                                                                                                                                                                      |                6 |             41 |         6.83 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                                             | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                6 |             41 |         6.83 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                              | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |                6 |             42 |         7.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/push                                                                                                             |                                                                                                                                                                                      |                6 |             42 |         7.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_state4                                                                                                                                               |                                                                                                                                                                                      |               15 |             43 |         2.87 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                         | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |               16 |             54 |         3.38 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                          | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |               17 |             54 |         3.18 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |               30 |             62 |         2.07 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/indvar_flatten17_fu_2281                                                                        | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/flow_control_loop_pipe_sequential_init_U/SR[0]                                   |               16 |             63 |         3.94 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_state25                                                                                                                                              |                                                                                                                                                                                      |               20 |             63 |         3.15 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/ap_block_pp0_stage0_subdone_grp0_done_reg                                                                           |                                                                                                                                                                                      |               21 |             65 |         3.10 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/indvar_flatten17_fu_2281                                                                        | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/flow_control_loop_pipe_sequential_init_U/ap_loop_init                            |               23 |             94 |         4.09 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/ap_CS_fsm_state30                                                                                                                                              |                                                                                                                                                                                      |               30 |             94 |         3.13 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 | matmult_ex_i/matmul_partition_0/inst/grp_matmul_partition_Pipeline_readB_fu_284/B_15_ce0                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | matmult_ex_i/matmul_partition_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                             |               61 |            148 |         2.43 |
|  matmult_ex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     |                                                                                                                                                                                      |              221 |            639 |         2.89 |
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


