I 000049 55 11230         1226536704641 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1226536704640 2008.11.12 18:38:24)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704626)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 14))
      ((m)(_code 15))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 16))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 17))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(c 24))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 26)))(_sensitivity(15(_index 27))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 28)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 29 -1
  )
)
I 000048 55 2177          1226536704878 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1226536704875 2008.11.12 18:38:24)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704876)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(7)(4)(5)(6)(8))(_sensitivity(2)(3)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000046 55 1893          1226536704969 Tabla
(_unit VHDL (rom_iir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1226536704968 2008.11.12 18:38:24)
  (_source (\./src/rom_iir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704955)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 3 3 2 3 2 3 2 2 2 3 3 3 3 )
    (3 3 2 2 2 3 3 2 2 3 2 3 3 3 2 3 3 2 )
    (2 3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 2 3 )
    (3 3 2 2 2 3 3 2 2 3 2 3 3 3 2 3 3 2 )
    (2 2 2 2 3 3 3 2 3 2 3 2 2 2 3 3 3 3 )
    (2 2 3 3 3 3 2 2 2 2 3 3 2 2 3 2 3 3 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 3 2 2 3 2 )
    (2 2 3 3 2 3 3 3 2 2 2 3 2 2 3 2 2 2 )
    (3 3 3 3 2 2 3 2 3 2 2 3 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000051 55 2286          1226536705063 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1226536705062 2008.11.12 18:38:25)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705047)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000052 55 2723          1226536705157 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 16 ))
  (_version v32)
  (_time 1226536705156 2008.11.12 18:38:25)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705142)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1218 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1218 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(10))(_sensitivity(0)(3)(1)(4)(9)(2)(5)(6)(8)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
  )
  (_model . Multiplexor 4 -1
  )
)
I 000051 55 2071          1226536705237 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1226536705234 2008.11.12 18:38:25)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705235)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000047 55 3359          1226536705346 Prueba
(_unit VHDL (tst_iir_4 0 4 (prueba 0 11 ))
  (_version v32)
  (_time 1226536705343 2008.11.12 18:38:25)
  (_source (\./src/tst_iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705344)
    (_use )
  )
  (_component
    (IIR_4
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component IIR_4 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Prueba 9 -1
  )
)
I 000049 55 2113          1226536705438 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226536705437 2008.11.12 18:38:25)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705423)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000052 55 2318          1226536705547 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1226536705546 2008.11.12 18:38:25)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705532)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000048 55 1666          1226536705628 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1226536705625 2008.11.12 18:38:25)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705626)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000055 55 2123          1226536705719 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1226536705718 2008.11.12 18:38:25)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705705)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000047 55 16745         1226536705799 Filtro
(_unit VHDL (iir_4 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1226536705796 2008.11.12 18:38:25)
  (_source (\./src/iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705797)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 59 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (ROM_IIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 67 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1334 0 75 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 101 (_component MAC )
    (_generic
      ((n)(_code 19))
      ((m)(_code 20))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(YY))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 21))
        ((m)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y))
      ((Xb)(Y1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 108 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y1))
      ((Xb)(Y2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 109 (_component Registro_n )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y2))
      ((Xb)(Y3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_8 0 110 (_component Registro_n )
    (_generic
      ((n)(_code 37))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y3))
      ((Xb)(Y4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 38))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 112 (_component Selector_X )
    (_generic
      ((n)(_code 39))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((Y1)(Y1))
      ((Y2)(Y2))
      ((Y3)(Y3))
      ((Y4)(Y4))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 40))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((Y1)(Y1))
        ((Y2)(Y2))
        ((Y3)(Y3))
        ((Y4)(Y4))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 113 (_component ROM_IIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_iir)
    )
  )
  (_instantiation Unidad_4 0 114 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(YY))
      ((YK)(Y))
    )
  )
  (_instantiation Unidad_5 0 115 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1334 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_signal (_internal YY ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1342 0 93 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(12)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(20)))))
      (line__117(_architecture 2 0 117 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(21)))))
      (line__118(_architecture 3 0 118 (_assignment (_simple)(_target(5))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 2 2 2 )
    (2 3 3 3 3 )
  )
  (_model . Filtro 46 -1
  )
)
I 000055 55 6034          1226536705893 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1226536705890 2008.11.12 18:38:25)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705891)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2111          1226536705972 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226536705968 2008.11.12 18:38:25)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705970)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000049 55 12157         1226536706094 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1226536706093 2008.11.12 18:38:26)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704626)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 16786         1226536706188 Filtro
(_unit VHDL (iir_4 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1226536706187 2008.11.12 18:38:26)
  (_source (\./src/iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705797)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 59 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (ROM_IIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 67 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1334 0 75 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 101 (_component MAC )
    (_generic
      ((n)(_code 19))
      ((m)(_code 20))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(YY))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 21))
        ((m)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y))
      ((Xb)(Y1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 108 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y1))
      ((Xb)(Y2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 109 (_component Registro_n )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y2))
      ((Xb)(Y3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_8 0 110 (_component Registro_n )
    (_generic
      ((n)(_code 37))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y3))
      ((Xb)(Y4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 38))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 112 (_component Selector_X )
    (_generic
      ((n)(_code 39))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((Y1)(Y1))
      ((Y2)(Y2))
      ((Y3)(Y3))
      ((Y4)(Y4))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 40))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((Y1)(Y1))
        ((Y2)(Y2))
        ((Y3)(Y3))
        ((Y4)(Y4))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 113 (_component ROM_IIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_iir)
    )
  )
  (_instantiation Unidad_4 0 114 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(YY))
      ((YK)(Y))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 115 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1334 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_signal (_internal YY ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1342 0 93 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(12)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(20)))))
      (line__117(_architecture 2 0 117 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(21)))))
      (line__118(_architecture 3 0 118 (_assignment (_simple)(_target(5))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 2 2 2 )
    (2 3 3 3 3 )
  )
  (_model . Filtro 46 -1
  )
)
I 000047 55 3622          1226536706268 Prueba
(_unit VHDL (tst_iir_4 0 4 (prueba 0 11 ))
  (_version v32)
  (_time 1226536706265 2008.11.12 18:38:26)
  (_source (\./src/tst_iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705344)
    (_use )
  )
  (_component
    (IIR_4
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component IIR_4 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . iir_4)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 6034          1226537174799 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1226537174796 2008.11.12 18:46:14)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705891)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2113          1226537175049 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226537175046 2008.11.12 18:46:15)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705423)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(3)(2)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1226537175141 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1226537175140 2008.11.12 18:46:15)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704876)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(6)(5)(8)(7))(_sensitivity(2)(3)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2318          1226537175235 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1226537175234 2008.11.12 18:46:15)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705532)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(5)(4))(_sensitivity(7)(2)(3)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000051 55 2071          1226537175346 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1226537175343 2008.11.12 18:46:15)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705235)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000049 55 2111          1226537175425 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226537175421 2008.11.12 18:46:15)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705970)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000055 55 2123          1226537175518 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1226537175515 2008.11.12 18:46:15)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705705)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(3)(2)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000048 55 1666          1226537175610 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1226537175609 2008.11.12 18:46:15)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705626)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2723          1226537175721 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 16 ))
  (_version v32)
  (_time 1226537175718 2008.11.12 18:46:15)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705142)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1218 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1218 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(10))(_sensitivity(1)(2)(4)(7)(8)(6)(5)(0)(9)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
  )
  (_model . Multiplexor 4 -1
  )
)
I 000051 55 2286          1226537175813 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1226537175812 2008.11.12 18:46:15)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705047)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000046 55 1893          1226537175893 Tabla
(_unit VHDL (rom_iir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1226537175890 2008.11.12 18:46:15)
  (_source (\./src/rom_iir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704955)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 3 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 )
    (3 2 3 3 3 3 2 2 2 2 3 2 3 3 2 3 3 2 )
    (2 2 3 2 2 3 3 2 3 2 2 2 3 3 2 2 3 3 )
    (3 3 3 3 2 3 3 3 3 2 3 3 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000049 55 12157         1226537175985 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1226537175984 2008.11.12 18:46:15)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704626)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 16786         1226537176079 Filtro
(_unit VHDL (iir_4 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1226537176078 2008.11.12 18:46:16)
  (_source (\./src/iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705797)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 59 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (ROM_IIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 67 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1334 0 75 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 101 (_component MAC )
    (_generic
      ((n)(_code 19))
      ((m)(_code 20))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(YY))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 21))
        ((m)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y))
      ((Xb)(Y1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 108 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y1))
      ((Xb)(Y2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 109 (_component Registro_n )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y2))
      ((Xb)(Y3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_8 0 110 (_component Registro_n )
    (_generic
      ((n)(_code 37))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y3))
      ((Xb)(Y4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 38))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 112 (_component Selector_X )
    (_generic
      ((n)(_code 39))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((Y1)(Y1))
      ((Y2)(Y2))
      ((Y3)(Y3))
      ((Y4)(Y4))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 40))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((Y1)(Y1))
        ((Y2)(Y2))
        ((Y3)(Y3))
        ((Y4)(Y4))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 113 (_component ROM_IIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_iir)
    )
  )
  (_instantiation Unidad_4 0 114 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(YY))
      ((YK)(Y))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 115 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1334 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_signal (_internal YY ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1342 0 93 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(12)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(20)))))
      (line__117(_architecture 2 0 117 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(21)))))
      (line__118(_architecture 3 0 118 (_assignment (_simple)(_target(5))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 2 2 2 )
    (2 3 3 3 3 )
  )
  (_model . Filtro 46 -1
  )
)
I 000047 55 3622          1226537176190 Prueba
(_unit VHDL (tst_iir_4 0 4 (prueba 0 11 ))
  (_version v32)
  (_time 1226537176187 2008.11.12 18:46:16)
  (_source (\./src/tst_iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705344)
    (_use )
  )
  (_component
    (IIR_4
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component IIR_4 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . iir_4)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 6034          1226537252503 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1226537252500 2008.11.12 18:47:32)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705891)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2113          1226537252609 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226537252609 2008.11.12 18:47:32)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705423)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1226537252690 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1226537252687 2008.11.12 18:47:32)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704876)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6)(8)(7))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2318          1226537252797 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1226537252796 2008.11.12 18:47:32)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705532)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(5)(4))(_sensitivity(7)(2)(3)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000051 55 2071          1226537252893 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1226537252890 2008.11.12 18:47:32)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705235)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000049 55 2111          1226537252985 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226537252984 2008.11.12 18:47:32)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705970)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000055 55 2123          1226537253065 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1226537253062 2008.11.12 18:47:33)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705705)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(6)(3)(2)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000048 55 1666          1226537253156 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1226537253156 2008.11.12 18:47:33)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705626)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2723          1226537253237 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 16 ))
  (_version v32)
  (_time 1226537253234 2008.11.12 18:47:33)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705142)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1218 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1218 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(10))(_sensitivity(1)(4)(9)(0)(7)(8)(6)(5)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
  )
  (_model . Multiplexor 4 -1
  )
)
I 000051 55 2286          1226537253329 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1226537253328 2008.11.12 18:47:33)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705047)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000046 55 1893          1226537253410 Tabla
(_unit VHDL (rom_iir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1226537253406 2008.11.12 18:47:33)
  (_source (\./src/rom_iir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704955)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 3 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 )
    (3 2 3 3 3 3 2 2 2 2 3 2 3 3 2 3 3 2 )
    (2 2 3 2 2 3 3 2 3 2 2 2 3 3 2 2 3 3 )
    (3 3 3 3 2 3 3 3 3 2 3 3 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000049 55 12157         1226537253501 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1226537253500 2008.11.12 18:47:33)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704626)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 16786         1226537253596 Filtro
(_unit VHDL (iir_4 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1226537253593 2008.11.12 18:47:33)
  (_source (\./src/iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705797)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 59 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (ROM_IIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 67 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1334 0 75 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 101 (_component MAC )
    (_generic
      ((n)(_code 19))
      ((m)(_code 20))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(YY))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 21))
        ((m)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y))
      ((Xb)(Y1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 108 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y1))
      ((Xb)(Y2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 109 (_component Registro_n )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y2))
      ((Xb)(Y3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_8 0 110 (_component Registro_n )
    (_generic
      ((n)(_code 37))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y3))
      ((Xb)(Y4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 38))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 112 (_component Selector_X )
    (_generic
      ((n)(_code 39))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((Y1)(Y1))
      ((Y2)(Y2))
      ((Y3)(Y3))
      ((Y4)(Y4))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 40))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((Y1)(Y1))
        ((Y2)(Y2))
        ((Y3)(Y3))
        ((Y4)(Y4))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 113 (_component ROM_IIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_iir)
    )
  )
  (_instantiation Unidad_4 0 114 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(YY))
      ((YK)(Y))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 115 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1334 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_signal (_internal YY ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1342 0 93 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(12)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(20)))))
      (line__117(_architecture 2 0 117 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(21)))))
      (line__118(_architecture 3 0 118 (_assignment (_simple)(_target(5))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 2 2 2 )
    (3 2 2 2 2 )
  )
  (_model . Filtro 46 -1
  )
)
I 000047 55 3622          1226537253690 Prueba
(_unit VHDL (tst_iir_4 0 4 (prueba 0 11 ))
  (_version v32)
  (_time 1226537253687 2008.11.12 18:47:33)
  (_source (\./src/tst_iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705344)
    (_use )
  )
  (_component
    (IIR_4
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component IIR_4 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . iir_4)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Prueba 11 -1
  )
)
I 000047 55 16786         1226537303784 Filtro
(_unit VHDL (iir_4 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1226537303781 2008.11.12 18:48:23)
  (_source (\./src/iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705797)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 59 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (ROM_IIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 67 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1334 0 75 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 101 (_component MAC )
    (_generic
      ((n)(_code 19))
      ((m)(_code 20))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(YY))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 21))
        ((m)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y))
      ((Xb)(Y1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 108 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y1))
      ((Xb)(Y2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 109 (_component Registro_n )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y2))
      ((Xb)(Y3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_8 0 110 (_component Registro_n )
    (_generic
      ((n)(_code 37))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y3))
      ((Xb)(Y4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 38))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 112 (_component Selector_X )
    (_generic
      ((n)(_code 39))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((Y1)(Y1))
      ((Y2)(Y2))
      ((Y3)(Y3))
      ((Y4)(Y4))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 40))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((Y1)(Y1))
        ((Y2)(Y2))
        ((Y3)(Y3))
        ((Y4)(Y4))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 113 (_component ROM_IIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_iir)
    )
  )
  (_instantiation Unidad_4 0 114 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(YY))
      ((YK)(Y))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 115 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1334 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_signal (_internal YY ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1342 0 93 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(12)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(20)))))
      (line__117(_architecture 2 0 117 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(21)))))
      (line__118(_architecture 3 0 118 (_assignment (_simple)(_target(5))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 2 2 2 )
    (3 2 2 2 3 )
  )
  (_model . Filtro 46 -1
  )
)
I 000055 55 6034          1226537325174 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1226537325171 2008.11.12 18:48:45)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705891)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2113          1226537325269 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226537325265 2008.11.12 18:48:45)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705423)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1226537325360 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1226537325359 2008.11.12 18:48:45)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704876)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6)(7)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2318          1226537325454 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1226537325453 2008.11.12 18:48:45)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705532)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(5)(4))(_sensitivity(7)(2)(3)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000051 55 2071          1226537325565 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1226537325562 2008.11.12 18:48:45)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705235)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000049 55 2111          1226537325657 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226537325656 2008.11.12 18:48:45)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705970)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000055 55 2123          1226537325737 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1226537325734 2008.11.12 18:48:45)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705705)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(3)(2)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000048 55 1666          1226537325829 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1226537325828 2008.11.12 18:48:45)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705626)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2723          1226537325909 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 16 ))
  (_version v32)
  (_time 1226537325906 2008.11.12 18:48:45)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705142)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1218 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1218 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(10))(_sensitivity(7)(8)(0)(4)(1)(6)(5)(9)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
  )
  (_model . Multiplexor 4 -1
  )
)
I 000051 55 2286          1226537326001 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1226537326000 2008.11.12 18:48:46)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705047)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000046 55 1893          1226537326082 Tabla
(_unit VHDL (rom_iir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1226537326078 2008.11.12 18:48:46)
  (_source (\./src/rom_iir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704955)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 3 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 )
    (3 2 3 3 3 3 2 2 2 2 3 2 3 3 2 3 3 2 )
    (2 2 3 2 2 3 3 2 3 2 2 2 3 3 2 2 3 3 )
    (3 3 3 3 2 3 3 3 3 2 3 3 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000049 55 12157         1226537326172 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1226537326171 2008.11.12 18:48:46)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704626)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 16786         1226537326266 Filtro
(_unit VHDL (iir_4 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1226537326265 2008.11.12 18:48:46)
  (_source (\./src/iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705797)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 59 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (ROM_IIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 67 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1334 0 75 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 101 (_component MAC )
    (_generic
      ((n)(_code 19))
      ((m)(_code 20))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(YY))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 21))
        ((m)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y))
      ((Xb)(Y1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 108 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y1))
      ((Xb)(Y2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 109 (_component Registro_n )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y2))
      ((Xb)(Y3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_8 0 110 (_component Registro_n )
    (_generic
      ((n)(_code 37))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y3))
      ((Xb)(Y4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 38))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 112 (_component Selector_X )
    (_generic
      ((n)(_code 39))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((Y1)(Y1))
      ((Y2)(Y2))
      ((Y3)(Y3))
      ((Y4)(Y4))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 40))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((Y1)(Y1))
        ((Y2)(Y2))
        ((Y3)(Y3))
        ((Y4)(Y4))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 113 (_component ROM_IIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_iir)
    )
  )
  (_instantiation Unidad_4 0 114 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(YY))
      ((YK)(Y))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 115 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1334 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_signal (_internal YY ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1342 0 93 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(12)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(20)))))
      (line__117(_architecture 2 0 117 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(21)))))
      (line__118(_architecture 3 0 118 (_assignment (_simple)(_target(5))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 2 2 2 )
    (2 3 3 3 2 )
  )
  (_model . Filtro 46 -1
  )
)
I 000047 55 3622          1226537326347 Prueba
(_unit VHDL (tst_iir_4 0 4 (prueba 0 11 ))
  (_version v32)
  (_time 1226537326343 2008.11.12 18:48:46)
  (_source (\./src/tst_iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705344)
    (_use )
  )
  (_component
    (IIR_4
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component IIR_4 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . iir_4)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Prueba 11 -1
  )
)
I 000055 55 6034          1226537565924 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v32)
  (_time 1226537565921 2008.11.12 18:52:45)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705891)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{17~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{18~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 1))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{19~downto~2}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 2))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{20~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 3))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{21~downto~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 4))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{22~downto~5}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 5))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{23~downto~6}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 6))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{24~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 7))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{25~downto~8}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 8))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{26~downto~9}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 9))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{27~downto~10}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 10))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{28~downto~11}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 11))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{29~downto~12}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 12))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{30~downto~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 13))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{31~downto~14}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 14))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{32~downto~15}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 15))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{33~downto~16}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 33)(i 16))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{34~downto~17}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 34)(i 17))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{35~downto~18}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 18))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{36~downto~19}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 36)(i 19))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{37~downto~20}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 37)(i 20))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{38~downto~21}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 38)(i 21))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{39~downto~22}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 22))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{40~downto~23}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 40)(i 23))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{41~downto~24}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 24))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{42~downto~25}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 42)(i 25))))))
    (_type (_internal ~~std_logic_vector{43~downto~0}~12{43~downto~26}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 26))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Desplazamiento 1 -1
  )
)
I 000049 55 2113          1226537566004 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226537566000 2008.11.12 18:52:46)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705423)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000048 55 2177          1226537566096 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v32)
  (_time 1226537566093 2008.11.12 18:52:46)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704876)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4)(6)(7)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2318          1226537566204 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v32)
  (_time 1226537566203 2008.11.12 18:52:46)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705532)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(5)(4))(_sensitivity(7)(2)(3)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Programable 2 -1
  )
)
I 000051 55 2071          1226537566297 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v32)
  (_time 1226537566296 2008.11.12 18:52:46)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705235)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{{n+m-1}~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
I 000049 55 2111          1226537566378 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v32)
  (_time 1226537566375 2008.11.12 18:52:46)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705970)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
I 000055 55 2123          1226537566457 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v32)
  (_time 1226537566453 2008.11.12 18:52:46)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705705)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(3)(2)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
I 000048 55 1666          1226537566549 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v32)
  (_time 1226537566546 2008.11.12 18:52:46)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705626)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
  )
  (_model . Control 2 -1
  )
)
I 000052 55 2723          1226537566629 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 16 ))
  (_version v32)
  (_time 1226537566625 2008.11.12 18:52:46)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705142)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1216 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1218 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1218 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(10))(_sensitivity(7)(8)(0)(4)(1)(6)(5)(9)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
  )
  (_model . Multiplexor 4 -1
  )
)
I 000051 55 2286          1226537566721 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v32)
  (_time 1226537566718 2008.11.12 18:52:46)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705047)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~UNSIGNED{n~downto~0}~13{{n-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
I 000046 55 1893          1226537566800 Tabla
(_unit VHDL (rom_iir 0 13 (tabla 0 20 ))
  (_version v32)
  (_time 1226537566796 2008.11.12 18:52:46)
  (_source (\./src/rom_iir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704955)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 3 3 2 3 2 3 3 2 2 2 2 2 2 3 2 3 )
    (3 2 3 3 3 3 2 2 2 2 3 2 3 3 2 3 3 2 )
    (2 2 3 2 2 3 3 2 3 2 2 2 3 3 2 2 3 3 )
    (3 3 3 3 2 3 3 3 3 2 3 3 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Tabla 1 -1
  )
)
I 000049 55 12157         1226537566893 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v32)
  (_time 1226537566890 2008.11.12 18:52:46)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536704626)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~138 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{m+n-1}~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1310 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{n-1}~downto~0}~1312 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{{n-1}~downto~0}~1314 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{n-1}~downto~0}~1316 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1318 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1322 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{{n+m-1}~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{{n+m+7}~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m+7}~downto~{n+m}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~~std_logic_vector{{n+m+7}~downto~0}~13{{n+m-1}~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
I 000047 55 16786         1226537566987 Filtro
(_unit VHDL (iir_4 0 4 (filtro 0 19 ))
  (_version v32)
  (_time 1226537566984 2008.11.12 18:52:46)
  (_source (\./src/iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705797)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~134 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{m-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{m+n+7}~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{{n-1}~downto~0}~136 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{{n-1}~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~1318 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1318~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1318~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1318~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1318~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1326 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1326~__5 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1326~~__6 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1326~~~__7 0 58 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1328 0 59 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{n-1}~downto~0}~1330 0 60 (_entity (_out ))))
      )
    )
    (ROM_IIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 67 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1334 0 75 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 101 (_component MAC )
    (_generic
      ((n)(_code 19))
      ((m)(_code 20))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(YY))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 21))
        ((m)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y))
      ((Xb)(Y1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 108 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y1))
      ((Xb)(Y2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 109 (_component Registro_n )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y2))
      ((Xb)(Y3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_8 0 110 (_component Registro_n )
    (_generic
      ((n)(_code 37))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y3))
      ((Xb)(Y4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 38))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 112 (_component Selector_X )
    (_generic
      ((n)(_code 39))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((Y1)(Y1))
      ((Y2)(Y2))
      ((Y3)(Y3))
      ((Y4)(Y4))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 40))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((Y1)(Y1))
        ((Y2)(Y2))
        ((Y3)(Y3))
        ((Y4)(Y4))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 113 (_component ROM_IIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_iir)
    )
  )
  (_instantiation Unidad_4 0 114 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(YY))
      ((YK)(Y))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 115 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1334 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{{n-1}~downto~0}~1336 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{{m-1}~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y1 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y2 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y3 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_signal (_internal Y4 ~std_logic_vector{{n-1}~downto~0}~1336 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_signal (_internal YY ~std_logic_vector{{n+m+7}~downto~0}~13 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1342 0 93 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(12)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(20)))))
      (line__117(_architecture 2 0 117 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(21)))))
      (line__118(_architecture 3 0 118 (_assignment (_simple)(_target(5))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 2 2 2 )
    (2 3 3 3 2 )
  )
  (_model . Filtro 46 -1
  )
)
I 000047 55 3666          1226537567081 Prueba
(_unit VHDL (tst_iir_4 0 4 (prueba 0 11 ))
  (_version v32)
  (_time 1226537567078 2008.11.12 18:52:47)
  (_source (\./src/tst_iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1226536705344)
    (_use )
  )
  (_component
    (IIR_4
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{{n-1}~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{{n-1}~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component IIR_4 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . iir_4)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{{n-1}~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Prueba 11 -1
  )
)
V 000055 55 2035          1268067262974 Desplazamiento
(_unit VHDL (barrel_shf 0 4 (desplazamiento 0 12 ))
  (_version v38)
  (_time 1268067262974 2010.03.08 10:54:22)
  (_source (\./src/barrel_shf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067262970)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal AFM ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{43~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_port (_internal Y ~std_logic_vector{43~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal YK ~std_logic_vector{17~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 2 )
    (33686018 3 )
    (50463234 2 )
    (50463234 3 )
    (33751554 2 )
    (33751554 3 )
    (50528770 2 )
    (50528770 3 )
    (33686274 2 )
    (33686274 3 )
    (50463490 2 )
    (50463490 3 )
    (33751810 2 )
    (33751810 3 )
    (50529026 2 )
    (50529026 3 )
    (33686019 2 )
    (33686019 3 )
    (50463235 2 )
    (50463235 3 )
    (33751555 2 )
    (33751555 3 )
    (50528771 2 )
    (50528771 3 )
    (33686275 2 )
    (33686275 3 )
    (50463491 2 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Desplazamiento 1 -1
  )
)
V 000049 55 2099          1268067263464 Registro
(_unit VHDL (acumulador_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268067263463 2010.03.08 10:54:23)
  (_source (\./src/acumulador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067263459)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(6)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
V 000048 55 2177          1268067263638 Control
(_unit VHDL (fsm_mac 0 4 (control 0 17 ))
  (_version v38)
  (_time 1268067263638 2010.03.08 10:54:23)
  (_source (\./src/fsm_mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067263634)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(6)(7)(5)(4)(8))(_sensitivity(3)(2)(9)))))
      (Secuencial(_architecture 1 0 55 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (515 )
    (771 )
    (514 )
    (770 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
V 000052 55 2324          1268067263813 Programable
(_unit VHDL (contador_8 0 6 (programable 0 17 ))
  (_version v38)
  (_time 1268067263812 2010.03.08 10:54:23)
  (_source (\./src/contador_8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067263793)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal OPC ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(3)(7)))))
      (Secuencial(_architecture 1 0 39 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (515 )
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33686018 )
  )
  (_model . Programable 2 -1
  )
)
V 000051 55 2055          1268067263955 Aritmetica
(_unit VHDL (multiplicador_nm_ss 0 6 (aritmetica 0 18 ))
  (_version v38)
  (_time 1268067263954 2010.03.08 10:54:23)
  (_source (\./src/multiplicador_nm_ss.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067263948)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~SIGNED{n+m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Q ~SIGNED{n+m-1~downto~0}~13 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
  )
  (_model . Aritmetica 5 -1
  )
)
V 000049 55 2097          1268067264150 Registro
(_unit VHDL (resultado_n 0 4 (registro 0 17 ))
  (_version v38)
  (_time 1268067264150 2010.03.08 10:54:24)
  (_source (\./src/resultado_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067264145)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal R ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(3)(2)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Registro 5 -1
  )
)
V 000055 55 2109          1268067264300 Desplazamiento
(_unit VHDL (registro_n 0 4 (desplazamiento 0 17 ))
  (_version v38)
  (_time 1268067264299 2010.03.08 10:54:24)
  (_source (\./src/registro_n.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067264297)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 23 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
      (Secuencial(_architecture 1 0 33 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Desplazamiento 5 -1
  )
)
V 000048 55 1666          1268067264397 Control
(_unit VHDL (sincroniza 0 4 (control 0 13 ))
  (_version v38)
  (_time 1268067264396 2010.03.08 10:54:24)
  (_source (\./src/sincroniza.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067264393)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Qn ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal Qp ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (Combinacional(_architecture 0 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
      (Secuencial(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (514 )
    (770 )
    (770 )
    (515 )
    (514 )
    (514 )
  )
  (_model . Control 2 -1
  )
)
V 000052 55 2715          1268067264482 Multiplexor
(_unit VHDL (selector_x 0 4 (multiplexor 0 16 ))
  (_version v38)
  (_time 1268067264482 2010.03.08 10:54:24)
  (_source (\./src/selector_x.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067264479)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~128 0 9 (_entity (_in ))))
    (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{n-1~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y2 ~std_logic_vector{n-1~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y3 ~std_logic_vector{n-1~downto~0}~1216 0 10 (_entity (_in ))))
    (_port (_internal Y4 ~std_logic_vector{n-1~downto~0}~1216 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1218 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~1218 0 12 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(10))(_sensitivity(4)(2)(3)(1)(0)(7)(8)(6)(5)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686019 )
  )
  (_model . Multiplexor 4 -1
  )
)
V 000051 55 2258          1268067264590 Aritmetica
(_unit VHDL (sumador_n 0 6 (aritmetica 0 19 ))
  (_version v38)
  (_time 1268067264590 2010.03.08 10:54:24)
  (_source (\./src/sumador_n.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067264582)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{n-1~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal B ~std_logic_vector{n-1~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal S ~std_logic_vector{n-1~downto~0}~124 0 14 (_entity (_out ))))
    (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal Suma ~UNSIGNED{n~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~UNSIGNED{n{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_model . Aritmetica 6 -1
  )
)
V 000046 55 1951          1268067264703 Tabla
(_unit VHDL (rom_iir 0 13 (tabla 0 20 ))
  (_version v38)
  (_time 1268067264702 2010.03.08 10:54:24)
  (_source (\./src/rom_iir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067264701)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal A ~std_logic_vector{17~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 )
    (33686018 50463234 )
    (33686018 33751554 )
    (33686018 50528770 )
    (33686018 33686274 )
    (33686018 50463490 )
    (33686018 33751810 )
    (33686018 50529026 )
    (33686018 33686019 )
    (33686018 33686018 33686018 33686018 771 )
    (33686018 33686018 33686018 50528770 514 )
    (33686018 33686018 33686018 33686274 515 )
    (33686018 33686018 33686018 50528770 514 )
    (33686018 33686018 33686018 33686018 771 )
    (50528770 50463490 33686019 50463234 770 )
    (50528771 33686275 33751554 50463491 515 )
    (33751554 33751810 33686019 33686275 771 )
    (50529027 50529026 50528771 33686019 515 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Tabla 1 -1
  )
)
V 000049 55 12053         1268067264798 Completa
(_unit VHDL (mac 0 4 (completa 0 22 ))
  (_version v38)
  (_time 1268067264797 2010.03.08 10:54:24)
  (_source (\./src/mac.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067264790)
    (_use )
  )
  (_component
    (Sumador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~13 0 29 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal B ~std_logic_vector{n-1~downto~0}~132 0 30 (_entity (_in ))))
        (_port (_internal Ci ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~134 0 32 (_entity (_out ))))
        (_port (_internal Co ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Multiplicador_nm_ss
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 8)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~136 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{m+n-1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (Acumulador_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~138 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{n-1~downto~0}~1310 0 58 (_entity (_out ))))
      )
    )
    (Resultado_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal S ~std_logic_vector{n-1~downto~0}~1312 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal R ~std_logic_vector{n-1~downto~0}~1314 0 71 (_entity (_out ))))
      )
    )
    (Contador_8
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 82 (_entity (_out ))))
      )
    )
    (FSM_MAC
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal LDA ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal LDR ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
        (_port (_internal OPC ~std_logic_vector{1~downto~0}~1318 0 94 (_entity (_out ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Bloque_1 0 107 (_component Sumador_n )
    (_generic
      ((n)(_code 13))
    )
    (_port
      ((A)(ACC))
      ((B)(PP))
      ((Ci)(Ci))
      ((S)(S))
      ((Co)(Co))
    )
    (_use (_entity . sumador_n)
      (_generic
        ((n)(_code 14))
      )
      (_port
        ((A)(A))
        ((B)(B))
        ((Ci)(Ci))
        ((S)(S))
        ((Co)(Co))
      )
    )
  )
  (_instantiation Bloque_2 0 110 (_component Multiplicador_nm_ss )
    (_generic
      ((n)(_code 15))
      ((m)(_code 16))
    )
    (_port
      ((X)(X))
      ((A)(A))
      ((R)(P))
    )
    (_use (_entity . multiplicador_nm_ss)
      (_generic
        ((n)(_code 17))
        ((m)(_code 18))
      )
      (_port
        ((X)(X))
        ((A)(A))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_3 0 113 (_component Acumulador_n )
    (_generic
      ((n)(_code 19))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDA)(LDA))
      ((S)(S))
      ((A)(ACC))
    )
    (_use (_entity . acumulador_n)
      (_generic
        ((n)(_code 20))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDA)(LDA))
        ((S)(S))
        ((A)(A))
      )
    )
  )
  (_instantiation Bloque_4 0 116 (_component Resultado_n )
    (_generic
      ((n)(_code 21))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDR)(LDR))
      ((S)(S))
      ((R)(Y))
    )
    (_use (_entity . resultado_n)
      (_generic
        ((n)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDR)(LDR))
        ((S)(S))
        ((R)(R))
      )
    )
  )
  (_instantiation Bloque_5 0 119 (_component Contador_8 )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((OPC)(OPC))
      ((K)(K))
      ((Z)(Z))
      ((I)(I))
    )
    (_use (_entity . contador_8)
    )
  )
  (_instantiation Bloque_6 0 121 (_component FSM_MAC )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STM))
      ((Z)(Z))
      ((LDA)(LDA))
      ((LDR)(LDR))
      ((OPC)(OPC))
      ((RDY)(RDY))
    )
    (_use (_entity . fsm_mac)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal K ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal X ~std_logic_vector{n-1~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal A ~std_logic_vector{m-1~downto~0}~12 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ci ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Co ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal LDA ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal LDR ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal OPC ~std_logic_vector{1~downto~0}~1320 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal P ~std_logic_vector{n+m-1~downto~0}~13 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal PP ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_signal (_internal ACC ~std_logic_vector{n+m+7~downto~0}~13 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m+7~downto~n+m}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
    (_type (_internal ~std_logic_vector{n+m+7{n+m-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_process
      (line__124(_architecture 0 0 124 (_assignment (_simple)(_target(16(_range 31)))(_sensitivity(15(_index 32))))))
      (line__125(_architecture 1 0 125 (_assignment (_simple)(_target(16(_range 33)))(_sensitivity(15)))))
      (line__126(_architecture 2 0 126 (_assignment (_simple)(_alias((Ci)(_string \"0"\)))(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Completa 34 -1
  )
)
V 000047 55 16691         1268067264908 Filtro
(_unit VHDL (iir_4 0 4 (filtro 0 19 ))
  (_version v38)
  (_time 1268067264907 2010.03.08 10:54:24)
  (_source (\./src/iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067264896)
    (_use )
  )
  (_component
    (MAC
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal STM ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal K ~std_logic_vector{7~downto~0}~13 0 31 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~132 0 32 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~13 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal A ~std_logic_vector{m-1~downto~0}~13 0 34 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{m+n+7~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (Registro_n
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 8)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Xa ~std_logic_vector{n-1~downto~0}~134 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal Xb ~std_logic_vector{n-1~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
    (Selector_X
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~1316 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1316~__1 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal X1 ~std_logic_vector{n-1~downto~0}~1316~__1 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1316~~__2 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal X2 ~std_logic_vector{n-1~downto~0}~1316~~__2 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1316~~~__3 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal X3 ~std_logic_vector{n-1~downto~0}~1316~~~__3 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1316~~~~__4 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal X4 ~std_logic_vector{n-1~downto~0}~1316~~~~__4 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal Y1 ~std_logic_vector{n-1~downto~0}~1324 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1324~__5 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal Y2 ~std_logic_vector{n-1~downto~0}~1324~__5 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1324~~__6 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal Y3 ~std_logic_vector{n-1~downto~0}~1324~~__6 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1324~~~__7 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal Y4 ~std_logic_vector{n-1~downto~0}~1324~~~__7 0 58 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1326 0 59 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal X ~std_logic_vector{n-1~downto~0}~1328 0 60 (_entity (_out ))))
      )
    )
    (ROM_IIR
      (_object
        (_port (_internal I ~std_logic_vector{7~downto~0}~1330 0 66 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{17~downto~0}~13 0 67 (_entity (_out ))))
      )
    )
    (Barrel_Shf
      (_object
        (_port (_internal AFM ~std_logic_vector{4~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{43~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal YK ~std_logic_vector{17~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (Sincroniza
      (_object
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal RDY ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal LDK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unidad_1 0 101 (_component MAC )
    (_generic
      ((n)(_code 19))
      ((m)(_code 20))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STM)(STF))
      ((RDY)(RDY))
      ((K)(K))
      ((I)(I))
      ((X)(X))
      ((A)(A))
      ((Y)(YY))
    )
    (_use (_entity . mac)
      (_generic
        ((n)(_code 21))
        ((m)(_code 22))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STM)(STM))
        ((RDY)(RDY))
        ((K)(K))
        ((I)(I))
        ((X)(X))
        ((A)(A))
        ((Y)(Y))
      )
    )
  )
  (_instantiation Registro_1 0 103 (_component Registro_n )
    (_generic
      ((n)(_code 23))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(XK))
      ((Xb)(X1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 24))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_2 0 104 (_component Registro_n )
    (_generic
      ((n)(_code 25))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X1))
      ((Xb)(X2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 26))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_3 0 105 (_component Registro_n )
    (_generic
      ((n)(_code 27))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X2))
      ((Xb)(X3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 28))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_4 0 106 (_component Registro_n )
    (_generic
      ((n)(_code 29))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(X3))
      ((Xb)(X4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 30))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_5 0 107 (_component Registro_n )
    (_generic
      ((n)(_code 31))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y))
      ((Xb)(Y1))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 32))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_6 0 108 (_component Registro_n )
    (_generic
      ((n)(_code 33))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y1))
      ((Xb)(Y2))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 34))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_7 0 109 (_component Registro_n )
    (_generic
      ((n)(_code 35))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y2))
      ((Xb)(Y3))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 36))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Registro_8 0 110 (_component Registro_n )
    (_generic
      ((n)(_code 37))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((LDK)(LDK))
      ((Xa)(Y3))
      ((Xb)(Y4))
    )
    (_use (_entity . registro_n)
      (_generic
        ((n)(_code 38))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((LDK)(LDK))
        ((Xa)(Xa))
        ((Xb)(Xb))
      )
    )
  )
  (_instantiation Unidad_2 0 112 (_component Selector_X )
    (_generic
      ((n)(_code 39))
    )
    (_port
      ((XK)(XK))
      ((X1)(X1))
      ((X2)(X2))
      ((X3)(X3))
      ((X4)(X4))
      ((Y1)(Y1))
      ((Y2)(Y2))
      ((Y3)(Y3))
      ((Y4)(Y4))
      ((I)(I))
      ((X)(X))
    )
    (_use (_entity . selector_x)
      (_generic
        ((n)(_code 40))
      )
      (_port
        ((XK)(XK))
        ((X1)(X1))
        ((X2)(X2))
        ((X3)(X3))
        ((X4)(X4))
        ((Y1)(Y1))
        ((Y2)(Y2))
        ((Y3)(Y3))
        ((Y4)(Y4))
        ((I)(I))
        ((X)(X))
      )
    )
  )
  (_instantiation Unidad_3 0 113 (_component ROM_IIR )
    (_port
      ((I)(I))
      ((A)(A))
    )
    (_use (_entity . rom_iir)
    )
  )
  (_instantiation Unidad_4 0 114 (_component Barrel_Shf )
    (_port
      ((AFM)(AFM))
      ((Y)(YY))
      ((YK)(Y))
    )
    (_use (_entity . barrel_shf)
    )
  )
  (_instantiation Unidad_5 0 115 (_component Sincroniza )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((RDY)(RDY))
      ((LDK)(LDK))
    )
    (_use (_entity . sincroniza)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal XK ~std_logic_vector{n-1~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_port (_internal YK ~std_logic_vector{n-1~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{43~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 0))))))
    (_type (_internal ~std_logic_vector{17~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_signal (_internal X ~std_logic_vector{n-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_signal (_internal X1 ~std_logic_vector{n-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_signal (_internal X2 ~std_logic_vector{n-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_signal (_internal X3 ~std_logic_vector{n-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_signal (_internal X4 ~std_logic_vector{n-1~downto~0}~1334 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{m-1~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_signal (_internal A ~std_logic_vector{m-1~downto~0}~1336 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal K ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni ))))
    (_signal (_internal I ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{n-1~downto~0}~1334 0 91 (_architecture (_uni ))))
    (_signal (_internal Y1 ~std_logic_vector{n-1~downto~0}~1334 0 91 (_architecture (_uni ))))
    (_signal (_internal Y2 ~std_logic_vector{n-1~downto~0}~1334 0 91 (_architecture (_uni ))))
    (_signal (_internal Y3 ~std_logic_vector{n-1~downto~0}~1334 0 91 (_architecture (_uni ))))
    (_signal (_internal Y4 ~std_logic_vector{n-1~downto~0}~1334 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n+m+7~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_signal (_internal YY ~std_logic_vector{n+m+7~downto~0}~13 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal AFM ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal RDY ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal LDK ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(12)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(20)))))
      (line__117(_architecture 2 0 117 (_assignment (_simple)(_alias((EOF)(RDY)))(_target(3))(_sensitivity(21)))))
      (line__118(_architecture 3 0 118 (_assignment (_simple)(_target(5))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686019 )
    (50529026 2 )
  )
  (_model . Filtro 46 -1
  )
)
V 000047 55 3664          1268067265352 Prueba
(_unit VHDL (tst_iir_4 0 4 (prueba 0 11 ))
  (_version v38)
  (_time 1268067265351 2010.03.08 10:54:25)
  (_source (\./src/tst_iir_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1268067265347)
    (_use )
  )
  (_component
    (IIR_4
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 18)))))
        (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 18)))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal STF ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal EOF ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal XK ~std_logic_vector{n-1~downto~0}~13 0 23 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n-1~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal YK ~std_logic_vector{n-1~downto~0}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DUT 0 35 (_component IIR_4 )
    (_generic
      ((n)(_code 6))
      ((m)(_code 7))
    )
    (_port
      ((RST)(RST))
      ((CLK)(CLK))
      ((STF)(STF))
      ((EOF)(EOF))
      ((XK)(XK))
      ((YK)(YK))
    )
    (_use (_entity . iir_4)
      (_generic
        ((n)(_code 8))
        ((m)(_code 9))
      )
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((STF)(STF))
        ((EOF)(EOF))
        ((XK)(XK))
        ((YK)(YK))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \18\ (_entity ((i 18)))))
    (_generic (_internal m ~extSTD.STANDARD.INTEGER 0 7 \18\ (_entity ((i 18)))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal STF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal EOF ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{n-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal XK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_signal (_internal YK ~std_logic_vector{n-1~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (Reset(_architecture 0 0 38 (_process (_wait_for)(_target(0)))))
      (Reloj(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
      (Muestreo(_architecture 2 0 56 (_process (_wait_for)(_target(2)))))
      (Impulso(_architecture 3 0 67 (_process (_wait_for)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33686018 33686018 33686018 33686018 514 )
    (33686274 33686018 33686018 33686018 514 )
    (33686018 33686018 33686018 33686018 514 )
  )
  (_model . Prueba 11 -1
  )
)
