{
  "top_module": "mips_pipeline",
  "modules": {
    "mips_pipeline": {
      "annotations": {
        "source": [
          "reset",
          "ID_instr"
        ],
        "sink": [
          "EX_rt"
        ],
        "always_eq": [
          "reset"
        ],
        "initial_eq": [
          "EX_ALUOp",
          "EX_ALUSrc",
          "EX_Branch",
          "EX_MemRead",
          "EX_MemWrite",
          "EX_MemtoReg",
          "EX_RegDst",
          "EX_RegWrite",
          "EX_extend",
          "EX_pc4",
          "EX_rd",
          "EX_rd1",
          "EX_rd2",
          "EX_rs",
          "EX_rt",
          "ForwardA",
          "ForwardB",
          "ID_instr",
          "MEM_ALUOut",
          "MEM_Branch",
          "MEM_MemRead",
          "MEM_MemWrite",
          "MEM_MemtoReg",
          "MEM_RegRd",
          "MEM_RegWrite",
          "MEM_Zero",
          "MEM_btgt",
          "MEM_rd2",
          "Stall",
          "WB_ALUOut",
          "WB_MemtoReg",
          "WB_RegRd",
          "WB_RegWrite",
          "WB_memout"
        ]
      },
      "clock": "clk"
    },
    "control_pipeline": {
      "annotations": {
        "initial_eq": [
          "ALUOp",
          "ALUSrc",
          "Branch",
          "Jump",
          "MemRead",
          "MemWrite",
          "MemtoReg",
          "RegDst",
          "RegWrite"
        ]
      }
    }
  }
}