{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 72,
   "id": "f8a4cf2e-5e71-4e5b-bf7d-ed5ff82cb110",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR0\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR1\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR2\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR3\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR4\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR5\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR6\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR7\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR8\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR9\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR10\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR11\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR12\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR13\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR14\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x764f60d17a90> overwrites register AR15\n",
      "a2: 00000001 a14: 00000009 q0: 00000000000000000000000000000000 \n",
      "a2: 00000002 a14: 00000008 q0: 00000000000000000000000000000000 \n",
      "a2: 00000003 a14: 00000007 q0: 00000000000000000000000000000000 \n",
      "a2: 00000004 a14: 00000006 q0: 00000000000000000000000000000000 \n",
      "a2: 00000005 a14: 00000005 q0: 00000000000000000000000000000000 \n",
      "a2: 00000006 a14: 00000004 q0: 00000000000000000000000000000000 \n",
      "a2: 00000007 a14: 00000003 q0: 00000000000000000000000000000000 \n",
      "a2: 00000008 a14: 00000002 q0: 00000000000000000000000000000000 \n",
      "a2: 00000009 a14: 00000001 q0: 00000000000000000000000000000000 \n",
      "a2: 0000000A a14: 00000000 q0: 00000000000000000000000000000000 \n",
      "q0: [00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D, 0E, 0F] \n",
      "q1: [00, 02, 04, 06, 08, 0A, 0C, 0E, 10, 12, 14, 16, 18, 1A, 1C, 1E] \n",
      "q0: [  256,   770,  1284,  1798,  2312,  2826,  3340,  3854] \n",
      "q1: [  512,  1540,  2568,  3596,  4624,  5652,  6680,  7708] \n",
      "q0: [  50397440,  117769476,  185141512,  252513548] \n",
      "q1: [ 100794880,  235538952,  370283024,  505027096] \n",
      "a2: 0000000A a15: 00000090 \n",
      "q1: [ 100794880,  235538952,  370283024,  505027096] \n",
      "q2: [ 201589760,  471077904,  740566048, 1010054192] \n"
     ]
    },
    {
     "ename": "AssertionError",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAssertionError\u001b[0m                            Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[72], line 1895\u001b[0m\n\u001b[1;32m   1893\u001b[0m \u001b[38;5;28;01mwhile\u001b[39;00m \u001b[38;5;28;01mTrue\u001b[39;00m:\n\u001b[1;32m   1894\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m debug:\n\u001b[0;32m-> 1895\u001b[0m         \u001b[43mcore\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mstep\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m   1896\u001b[0m         \u001b[38;5;28;01mcontinue\u001b[39;00m\n\u001b[1;32m   1897\u001b[0m     \u001b[38;5;28;01melse\u001b[39;00m:\n",
      "Cell \u001b[0;32mIn[72], line 274\u001b[0m, in \u001b[0;36mInstructionSet.step\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    272\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mstep\u001b[39m(\u001b[38;5;28mself\u001b[39m):\n\u001b[1;32m    273\u001b[0m     pc \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mfind_register(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mPC\u001b[39m\u001b[38;5;124m\"\u001b[39m)\u001b[38;5;241m.\u001b[39muint\n\u001b[0;32m--> 274\u001b[0m     \u001b[38;5;28;01massert\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mvpc \u001b[38;5;241m<\u001b[39m \u001b[38;5;28mlen\u001b[39m(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mprogram)\n\u001b[1;32m    275\u001b[0m     instr \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mprogram[\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mvpc]\n\u001b[1;32m    276\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mvpc \u001b[38;5;241m+\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;241m1\u001b[39m\n",
      "\u001b[0;31mAssertionError\u001b[0m: "
     ]
    }
   ],
   "source": [
    "from collections import OrderedDict\n",
    "def uint32(v): return (v & 0xFFFFFFFF)\n",
    "def uint40(v): return (v & 0xFFFFFFFFFF)\n",
    "\n",
    "def warn(msg):\n",
    "    print(\"WARNING\", msg)\n",
    "\n",
    "class Register:\n",
    "    def __init__(self, number, hardware_name, assembly_name, bits):\n",
    "        self.number = number\n",
    "        self.name = hardware_name\n",
    "        self.hardware_name = hardware_name\n",
    "        self.assembly_name = assembly_name\n",
    "        self.bits = bits\n",
    "        self.data = [0] * (bits // 8)\n",
    "\n",
    "    def copy(self, src, offset=0):\n",
    "        for i,s in enumerate(src):\n",
    "            self.data[i+offset] = s\n",
    "            \n",
    "    def __str__(self):\n",
    "        if self.number >= 0:\n",
    "            r = f\"{self.assembly_name} [{self.hardware_name}={self.number}]\"\n",
    "        elif self.hardware_name != self.assembly_name and self.assembly_name is not None:\n",
    "            r = f\"{self.assembly_name} [{self.hardware_name}]\"\n",
    "        else:\n",
    "            r = self.hardware_name\n",
    "        return r + \" \" + str(self.data)\n",
    "        \n",
    "    @property\n",
    "    def int(self):\n",
    "        v = self.uint\n",
    "        if v & 0x80000000:\n",
    "            v &= 0x7FFFFFFF\n",
    "            v -= 0x80000000\n",
    "        return v\n",
    "\n",
    "    @int.setter\n",
    "    def int(self, value):\n",
    "        if value < -(1<<self.bits-1):\n",
    "            warn(\"value < min when setting int\" + str(self.bits))\n",
    "        if value >= 1 << (self.bits-1):\n",
    "            warn(\"value > max when setting int\" + str(self.bits))\n",
    "        for i in range(len(self.data)):\n",
    "            self.data[i] = (value >> (i<<3)) & 0xFF\n",
    "            \n",
    "        v = value \n",
    "    \n",
    "    @property\n",
    "    def uint(self):\n",
    "        return sum(d << (i << 3) for i,d in enumerate(self.data)) \n",
    "\n",
    "    @uint.setter\n",
    "    def uint(self, value):\n",
    "        if value < 0:\n",
    "            warn(\"value < min when setting uint\" + str(self.bits))\n",
    "        if value >= 1 << self.bits:\n",
    "            warn(\"value > max when setting uint\" + str(self.bits))\n",
    "        for i in range(len(self.data)):\n",
    "            self.data[i] = (value >> (i<<3)) & 0xFF\n",
    "\n",
    "    @property\n",
    "    def u8vec(self):\n",
    "        return self.data\n",
    "\n",
    "    @u8vec.setter\n",
    "    def u8vec(self, value):\n",
    "        self.copy(value)\n",
    "\n",
    "    @property\n",
    "    def s8vec(self):\n",
    "        s8 = []\n",
    "        for i in range(0,len(self.data)):\n",
    "            v = self.data[i]\n",
    "            if v & 0x80: v = v - 256\n",
    "            s8.append(v)\n",
    "        return s8\n",
    "        \n",
    "    @s8vec.setter\n",
    "    def s8vec(self, value):\n",
    "        u8 = []\n",
    "        for v in value:\n",
    "            u8.append(v & 0xFF)\n",
    "        self.copy(u8)\n",
    "\n",
    "    @property\n",
    "    def u16vec(self):\n",
    "        u16 = []\n",
    "        for i in range(0,len(self.data), 2):\n",
    "            l = self.data[i]\n",
    "            h = self.data[i+1]\n",
    "            u16.append(l | (h << 8))\n",
    "        return u16\n",
    "        \n",
    "    @u16vec.setter\n",
    "    def u16vec(self, value):\n",
    "        u8 = []\n",
    "        for v in value:\n",
    "            u8.append(v & 0xFF)\n",
    "            u8.append((v >> 8) & 0xFF)\n",
    "        self.copy(u8)\n",
    "\n",
    "    @property\n",
    "    def s16vec(self):\n",
    "        s16 = []\n",
    "        for i in range(0,len(self.data), 2):\n",
    "            l = self.data[i]\n",
    "            h = self.data[i+1]\n",
    "            v = l | (h << 8)\n",
    "            if v & 0x8000: v -= 65536\n",
    "            s16.append(v)\n",
    "        return s16\n",
    "        \n",
    "    @s16vec.setter\n",
    "    def s16vec(self, value):\n",
    "        u8 = []\n",
    "        for v in value:\n",
    "            u8.append(v & 0xFF)\n",
    "            u8.append((v >> 8) & 0xFF)\n",
    "        self.copy(u8)\n",
    "\n",
    "    @property\n",
    "    def u32vec(self):\n",
    "        u32 = []\n",
    "        for i in range(0,len(self.data), 4):\n",
    "            ll = self.data[i]\n",
    "            lh = self.data[i+1]\n",
    "            hl = self.data[i+2]\n",
    "            hh = self.data[i+3]\n",
    "            u32.append(ll | (lh << 8) | (lh << 16) | (hh << 24))\n",
    "        return u32\n",
    "        \n",
    "    @u32vec.setter\n",
    "    def u32vec(self, value):\n",
    "        u8 = []\n",
    "        for v in value:\n",
    "            u8.append(v & 0xFF)\n",
    "            u8.append((v >> 8) & 0xFF)\n",
    "            u8.append((v >> 16) & 0xFF)\n",
    "            u8.append((v >> 24) & 0xFF)\n",
    "        self.copy(u8)\n",
    "\n",
    "    @property\n",
    "    def s32vec(self):\n",
    "        s32 = []\n",
    "        for i in range(0,len(self.data), 4):\n",
    "            ll = self.data[i]\n",
    "            lh = self.data[i+1]\n",
    "            hl = self.data[i+2]\n",
    "            hh = self.data[i+3]\n",
    "            v = ll | (lh << 8) | (lh << 16) | (hh << 24)\n",
    "            if v & 0x80000000: v -= 1<<32\n",
    "            s32.append(v)\n",
    "        return s32\n",
    "        \n",
    "    @s32vec.setter\n",
    "    def s32vec(self, value):\n",
    "        u8 = []\n",
    "        for v in value:\n",
    "            u8.append(v & 0xFF)\n",
    "            u8.append((v >> 8) & 0xFF)\n",
    "            u8.append((v >> 16) & 0xFF)\n",
    "            u8.append((v >> 24) & 0xFF)\n",
    "        self.copy(u8)\n",
    "\n",
    "\n",
    "class InstructionFormat(OrderedDict):\n",
    "    def __init__(self, name=\"---\"):\n",
    "        if name == \"RRR\": super().__init__(dict(op2=4, op1=4, r=4, s=4, t=4, op0=4))\n",
    "        elif name == \"RRI4\": super().__init__(dict(imm4=4, op1=4, r=4, s=4, t=4, op0=4))\n",
    "        elif name == \"RRI8\": super().__init__(dict(imm8=8, r=4, s=4, t=4, op0=4))\n",
    "        elif name == \"RI16\": super().__init__(dict(imm16=16, t=4, op0=4))\n",
    "        elif name == \"RSR\": super().__init__(dict(op2=4, op1=4, rs=8, t=4, op0=4))\n",
    "        elif name == \"CALL\": super().__init__(dict(ofset=18, n=2, op0=4))\n",
    "        elif name == \"CALLX\": super().__init__(dict(op2=4, op1=4, r=4, s=4, m=2, n=2, op0=4))\n",
    "        elif name == \"BRI8\": super().__init__(dict(imm8=8, r=4, s=4, m=2, n=2, op0=4))\n",
    "        elif name == \"BRI12\": super().__init__(dict(imm12=12, s=4, m=2, n=2, op0=4))\n",
    "        elif name == \"RRRN\": super().__init__(dict(r=4, s=4, t=4, op0=4))\n",
    "        elif name == \"RI7\": super().__init__(dict(imm7_l=4,s=4, i_imm7_h=4, op0=4))\n",
    "        elif name == \"RI6\": super().__init__(dict(imm6_l=4, s=4, i_z_imm6_h=4, op0=4))\n",
    "        else: super().__init__(dict(op0=24))\n",
    "        self.name = name\n",
    "\n",
    "class InstructionDescriptor(object):\n",
    "    def __init__(self, template, format, description):\n",
    "        self.template = template\n",
    "        self.name, *argument_names = template.split(\" \",1)\n",
    "        self.argument_names = argument_names[0].replace(\" \",\"\").split(\",\") if argument_names else []\n",
    "        self.format = format\n",
    "        self.description = description\n",
    "        \n",
    "    def __str__(self):\n",
    "        return \"[\" + \", \".join(self.argument_names) + \"] \" + self.description\n",
    "\n",
    "class Instruction(object):\n",
    "    def __init__(self, context, address, descriptor, arguments, comments):\n",
    "        self.context = context\n",
    "        self.address = address\n",
    "        self.descriptor = descriptor\n",
    "        self.arguments = arguments\n",
    "        self.comments = comments\n",
    "        \n",
    "        if descriptor.name.startswith(\"!\"):\n",
    "            self.size = 0 \n",
    "            self.virtual = True\n",
    "        elif descriptor.name.endswith(\".N\"):\n",
    "            self.size = 2\n",
    "            self.virtual = False\n",
    "        else:\n",
    "            self.size = 3\n",
    "            self.virtual = False\n",
    "            \n",
    "    @classmethod\n",
    "    def parse(cls, context, address, line):\n",
    "        line, *comments = line.split(\"#\")\n",
    "        line = line.strip()\n",
    "        comments = [c.strip() for c in comments]\n",
    "        \n",
    "        if \":\" in line:\n",
    "            name = \"!LABEL\"\n",
    "            arguments = [line.split(\":\")[0]]\n",
    "        else:\n",
    "            name, *arguments = line.split(\" \",1)\n",
    "            arguments = arguments[0] if arguments else \"\"\n",
    "            arguments = arguments.replace(\" \",\"\").split(\",\")\n",
    "        descriptor = context.find_instruction(name.upper())\n",
    "        return cls(context, address, descriptor, arguments, comments)\n",
    "\n",
    "    def execute(self):\n",
    "        i = self.context\n",
    "        fn = \"_\" + self.descriptor.name.lower().replace(\".\",\"_\").replace(\"!\",\"\")\n",
    "        if not hasattr(i, fn):\n",
    "            for o in self.context.options.values():\n",
    "                if hasattr(o, fn): \n",
    "                    i=o\n",
    "                    break\n",
    "        assert hasattr(i, fn)\n",
    "        cb = getattr(i, fn)\n",
    "        assert callable(cb)\n",
    "        cb(*self.arguments)\n",
    "        \n",
    "    def __str__(self):\n",
    "        line = \" \".join((self.descriptor.name, \", \".join(self.arguments)))\n",
    "        return line + (\" \" * (32-len(line)) if len(line) < 32 else \" \") + \"# \" + str(self.descriptor)\n",
    "\n",
    "\n",
    "class InstructionSet(object):\n",
    "    def __init__(self, name=\"\"):\n",
    "        self.name = name\n",
    "        self.parent = None\n",
    "        self.register = {}\n",
    "        self.instructions = {}\n",
    "            \n",
    "        self.expansions = {}\n",
    "        self.endianness = \"le\"\n",
    "        self.options = {}\n",
    "        self.labels = {}\n",
    "        self.program = []\n",
    "        self.wptr = 0\n",
    "        self.vpc = 0\n",
    "        \n",
    "    def add_code(self, code):\n",
    "        for line in code.split(\"\\n\"):\n",
    "            line = line.strip()\n",
    "            if not line: continue\n",
    "            i = Instruction.parse(self, self.wptr, line)\n",
    "            self.program.append(i)\n",
    "            if i.descriptor.name == \"!LABEL\":\n",
    "                self.labels[i.arguments[0]] = len(self.program) \n",
    "            self.wptr += i.size\n",
    "            \n",
    "    def step(self):\n",
    "        pc = self.find_register(\"PC\").uint\n",
    "        assert self.vpc < len(self.program)\n",
    "        instr = self.program[self.vpc]\n",
    "        self.vpc += 1\n",
    "        pc += instr.size\n",
    "        self.find_register(\"PC\").uint = pc\n",
    "        instr.execute()\n",
    "        next_pc = self.find_register(\"PC\").uint\n",
    "        if next_pc != pc:\n",
    "            for i, instr in enumerate(self.program):\n",
    "                if instr.address == next_pc:\n",
    "                    self.vpc = i\n",
    "                    break\n",
    "            else:\n",
    "                raise RuntimeException(\"No instruction at PC\")        \n",
    "    \n",
    "    def find_instruction(self, instruction):\n",
    "        while isinstance(instruction,str):\n",
    "            name = instruction\n",
    "            if name not in self.instructions and self.parent is not None:\n",
    "                return self.parent.find_instruction(name)\n",
    "            instruction = self.instructions[name]\n",
    "            if isinstance(instruction, InstructionSetOption):\n",
    "                return instruction.find_instruction(name)\n",
    "        assert isinstance(instruction, InstructionDescriptor)\n",
    "        return instruction\n",
    "\n",
    "\n",
    "    def find_register(self, register):\n",
    "        while isinstance(register, str):\n",
    "            name = register\n",
    "            if name not in self.registers and self.parent is not None:\n",
    "                return self.parent.find_register(name)\n",
    "            register = self.registers[name]\n",
    "            if isinstance(register, InstructionSetOption):\n",
    "                return register.find_register(name)\n",
    "        assert isinstance(register, Register)\n",
    "        return register\n",
    "        \n",
    "    def extend(self, option):\n",
    "        option.parent = self\n",
    "        self.options[option.name] = option\n",
    "        \n",
    "        for r in option.registers:\n",
    "            if r in self.registers:\n",
    "                print(f\"WARNING. {option} overwrites register {r}\")\n",
    "            self.registers[r] = option #.registers[r]\n",
    "        for i in option.instructions:\n",
    "            if i in self.instructions:\n",
    "                print(f\"WARNING. {option} overwrites instruction {i}\")\n",
    "            self.instructions[i] = option #.instructions[i]\n",
    "\n",
    "        \n",
    "class InstructionSetOption(InstructionSet): ...\n",
    "class CoreInstructionSet(InstructionSet): \n",
    "    def __init__(self):\n",
    "        super().__init__(\"core\")\n",
    "        self.registers = {\n",
    "            \"AR0\": Register(0, \"AR0\", \"a0\", 32),\n",
    "            \"AR1\": Register(1, \"AR1\", \"a1\", 32),\n",
    "            \"AR2\": Register(2, \"AR0\", \"a2\", 32),\n",
    "            \"AR3\": Register(3, \"AR1\", \"a3\", 32),\n",
    "            \"AR4\": Register(4, \"AR0\", \"a4\", 32),\n",
    "            \"AR5\": Register(5, \"AR1\", \"a5\", 32),\n",
    "            \"AR6\": Register(6, \"AR0\", \"a6\", 32),\n",
    "            \"AR7\": Register(7, \"AR1\", \"a7\", 32),\n",
    "            \"AR8\": Register(8, \"AR0\", \"a8\", 32),\n",
    "            \"AR9\": Register(9, \"AR9\", \"a9\", 32),\n",
    "            \"AR10\": Register(10, \"AR10\", \"a10\", 32),\n",
    "            \"AR11\": Register(11, \"AR11\", \"a11\", 32),\n",
    "            \"AR12\": Register(12, \"AR12\", \"a12\", 32),\n",
    "            \"AR13\": Register(13, \"AR13\", \"a13\", 32),\n",
    "            \"AR14\": Register(14, \"AR14\", \"a14\", 32),\n",
    "            \"AR15\": Register(15, \"AR15\", \"a15\", 32),\n",
    "            \"a0\": \"AR0\",\n",
    "            \"a1\": \"AR1\",\n",
    "            \"a2\": \"AR2\",\n",
    "            \"a3\": \"AR\",\n",
    "            \"a4\": \"AR4\",\n",
    "            \"a5\": \"AR5\",\n",
    "            \"a6\": \"AR6\",\n",
    "            \"a7\": \"AR7\",\n",
    "            \"a8\": \"AR8\",\n",
    "            \"a9\": \"AR9\",\n",
    "            \"a10\": \"AR10\",\n",
    "            \"a11\": \"AR11\",\n",
    "            \"a12\": \"AR12\",\n",
    "            \"a13\": \"AR13\",\n",
    "            \"a14\": \"AR14\",\n",
    "            \"a15\": \"AR15\",\n",
    "            \"PC\": Register(-1, \"PC\", \"PC\", 32),\n",
    "            \"SAR\": Register(-1, \"SAR\",\"SAR\", 8),    \n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"LABEL\": InstructionDescriptor(\"LABEL label\", InstructionFormat(), \"\"),\n",
    "            \"L8UI\": InstructionDescriptor(\"L8UI at, as, 0..255\", InstructionFormat(\"RRI8\"), \"8-bit unsigned load (8-bit offset)\"),\n",
    "            \"L16SI\": InstructionDescriptor(\"L16SI at, as, 0..510\", InstructionFormat(\"RRI8\"), \"16-bit signed load (8-bit shifted offset)\"),\n",
    "            \"L16UI\": InstructionDescriptor(\"L16UI at, as, 0..510\", InstructionFormat(\"RRI8\"), \"16-bit unsigned load (8-bit shifted offset)\"),\n",
    "            \"L32I\": InstructionDescriptor(\"L32I at, as, 0..1020\", InstructionFormat(\"RRI8\"), \"32-bit load (8-bit shifted offset)\"),\n",
    "            \"L32R\": InstructionDescriptor(\"L32R at, label\", InstructionFormat(\"RI16\"), \"32-bit load PC-relative (16-bit negative word offset)\"),\n",
    "            \"S8I\": InstructionDescriptor(\"S8I at, as, 0..255\", InstructionFormat(\"RRI8\"), \"8-bit store (8-bit offset)\"),\n",
    "            \"S16I\": InstructionDescriptor(\"S16I at, as, 0..510\", InstructionFormat(\"RRI8\"), \"16-bit store (8-bit shifted offset)\"),\n",
    "            \"S32I\": InstructionDescriptor(\"S32I at, as, 0..1020\", InstructionFormat(\"RRI8\"), \"32-bit store (8-bit shifted offset)\"),\n",
    "            \"MEMW\": InstructionDescriptor(\"MEMW\", InstructionFormat(\"RRR\"), \"Order memory accesses before with memory access after\"),\n",
    "            \"EXTW\": InstructionDescriptor(\"EXTW\", InstructionFormat(\"RRR\"), \"Order all external effects before with all external effects after\"),\n",
    "            \"CALLO\": InstructionDescriptor(\"CALL0 label\", InstructionFormat(\"CALL\"), \"Call subroutine, PC-relative\"),\n",
    "            \"CALLX0\": InstructionDescriptor(\"CALLX0 label\", InstructionFormat(\"CALLX\"), \"Call subroutine, address in register\"),\n",
    "            \"RET\": InstructionDescriptor(\"RET\", InstructionFormat(\"CALLX\"), \"Subroutine return -- jump to return address\"),\n",
    "            \"J\": InstructionDescriptor(\"J label\", InstructionFormat(\"CALLX\"),\"Unconditional jump, PC-relative\"),\n",
    "            \"JX\": InstructionDescriptor(\"JX as\", InstructionFormat(\"CALLX\"), \"Unconditional jump, address in register\"),\n",
    "            \"BALL\": InstructionDescriptor(\"BALL as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if all of the masked bits are set\"),\n",
    "            \"BNALL\": InstructionDescriptor(\"BNALL as, at, label\", InstructionFormat(\"RRI8\"),\"Branch if not all of the masked bits are set\"),\n",
    "            \"BANY\": InstructionDescriptor(\"BANY as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if any of the masked bits are set\"),\n",
    "            \"BNONE\": InstructionDescriptor(\"BNONE as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if none of the masked bits are set (All Clear)\"),\n",
    "            \"BBC\": InstructionDescriptor(\"BBC as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if bit clear\"),\n",
    "            \"BBCI\": InstructionDescriptor(\"BBCI as, 0..31, label\", InstructionFormat(\"RRI8\"), \"Branch if bit clear immediate\"),\n",
    "            \"BBS\": InstructionDescriptor(\"BBS as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if bit set\"),\n",
    "            \"BBSI\": InstructionDescriptor(\"BBSI as, 0..31, label\", InstructionFormat(\"RRI8\"), \"Branch is bit set immediate\"),\n",
    "            \"BEQ\": InstructionDescriptor(\"BEQ as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if equal\"),\n",
    "            \"BEQI\": InstructionDescriptor(\"BEQI as, imm, label\", InstructionFormat(\"BRI8\"), \"Branch if equal immediate\"),\n",
    "            \"BEQZ\": InstructionDescriptor(\"BEQZ as, label\", InstructionFormat(\"BRI12\"), \"Branch is equal to zero\"),\n",
    "            \"BNE\": InstructionDescriptor(\"BNE as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if not equal\"),\n",
    "            \"BNEI\": InstructionDescriptor(\"BNEI as, imm, label\", InstructionFormat(\"BRI8\"), \"Branch if not equal to immediate\"),\n",
    "            \"BNEZ\": InstructionDescriptor(\"BNEZ as, label\", InstructionFormat(\"BRI12\"), \"Branch if not equal to zero\"),\n",
    "            \"BGE\": InstructionDescriptor(\"BGE as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if greater than or equal\"),\n",
    "            \"BGEI\": InstructionDescriptor(\"BGEI as, imm, label\", InstructionFormat(\"BRI8\"),\"Branch if greater than or equal to immediate\"),\n",
    "            \"BGEU\": InstructionDescriptor(\"BGEU as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if greater than or equal unsigned\"),\n",
    "            \"BGEUI\": InstructionDescriptor(\"BGEUI as, imm, label\", InstructionFormat(\"BRI8\"), \"Branch if greater than or equal to unsigned immediate\"),\n",
    "            \"BGEZ\": InstructionDescriptor(\"BGEZ as, label\", InstructionFormat(\"BRI12\"), \"Branch to greater than or equal to zero\"),\n",
    "            \"BLT\": InstructionDescriptor(\"BLT as, at, label\", InstructionFormat(\"RRI8\"),\"Branch if less than\"),\n",
    "            \"BLTI\": InstructionDescriptor(\"BLTI as, imm, label\", InstructionFormat(\"BRI8\"), \"Branch if less than immediate\"),\n",
    "            \"BLTU\": InstructionDescriptor(\"BLTU as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if less than unsigned\"),\n",
    "            \"BLTUI\": InstructionDescriptor(\"BLTUI as, imm, label\", InstructionFormat(\"BRI8\"), \"Branch if less than unsigned immediate\"),\n",
    "            \"BLTZ\": InstructionDescriptor(\"BLTZ as, label\", InstructionFormat(\"RRI8\"), \"Branch if less than zero\"),\n",
    "            \"MOVI\": InstructionDescriptor(\"MOVI at, -2048..2047\", InstructionFormat(\"RRI8\"), \"Load register with 12-bit signed constant\"),\n",
    "            \"MOVEQZ\": InstructionDescriptor(\"MOVEQZ ar, as, at\", InstructionFormat(\"RRR\"), \"Conditional move if zero\"),\n",
    "            \"MOVNEZ\": InstructionDescriptor(\"MOVNEZ ar, as, at\", InstructionFormat(\"RRR\"), \"Conditional move if non-zero\"),\n",
    "            \"MOVLTZ\": InstructionDescriptor(\"MOVLTZ ar, as, at\", InstructionFormat(\"RRR\"), \"Conditional move if less than zero\"),\n",
    "            \"MOVGEZ\": InstructionDescriptor(\"MOVGEZ ar, as, at\", InstructionFormat(\"RRR\"), \"Conditional move if greater than or equal to zero\"),\n",
    "            \"ADD\": InstructionDescriptor(\"ADD ar, as, at\", InstructionFormat(\"RRR\"), \"Add two registers\"),\n",
    "            \"ADDI\": InstructionDescriptor(\"ADDI at, as, -128..127\", InstructionFormat(\"RRI8\"), \"Add signed constant to register\"),\n",
    "            \"ADDMI\": InstructionDescriptor(\"ADDMI at, as, -32768..32512\", InstructionFormat(\"RRI8\"), \"Add signed constant shifted by 8 to register\"),\n",
    "            \"ADDX2\": InstructionDescriptor(\"ADDX2 ar, as, at\", InstructionFormat(\"RRR\"), \"Add register to register shifted by 1\"),\n",
    "            \"ADDX4\": InstructionDescriptor(\"ADDX4 ar, as, at\", InstructionFormat(\"RRR\"), \"Add register to register shifted by 2\"),\n",
    "            \"ADDX8\": InstructionDescriptor(\"ADDX8 ar, as, at\", InstructionFormat(\"RRR\"), \"Add register to register shifted by 3\"),\n",
    "            \"SUB\": InstructionDescriptor(\"SUB ar, as, at\", InstructionFormat(\"RRR\"), \"Subtract two registers\"),\n",
    "            \"SUBX2\": InstructionDescriptor(\"SUBX2 ar, as, at\", InstructionFormat(\"RRR\"), \"Subtract register from register shifted by 1\"),\n",
    "            \"SUBX4\": InstructionDescriptor(\"SUBX4 ar, as, at\", InstructionFormat(\"RRR\"), \"Subtract register from register shifted by 2\"),\n",
    "            \"SUBX8\": InstructionDescriptor(\"SUBX8 ar, as, at\", InstructionFormat(\"RRR\"), \"Subtract register from register shifted by 3\"),\n",
    "            \"NEG\": InstructionDescriptor(\"NEG ar, at\", InstructionFormat(\"RRR\"), \"Negate\"),\n",
    "            \"ABS\": InstructionDescriptor(\"ABS ar, at\", InstructionFormat(\"RRR\"), \"Absolute value\"),\n",
    "            \"SALT\": InstructionDescriptor(\"SALT ar, as, at\", InstructionFormat(\"RRR\"), \"Set AR if less than\"),\n",
    "            \"SALTU\": InstructionDescriptor(\"SALTU ar, as, at\", InstructionFormat(\"RRR\"), \"Set AR if less than unsigned\"),\n",
    "            \"AND\": InstructionDescriptor(\"AND ar, as, at\", InstructionFormat(\"RRR\"), \"Bitwise logical and\"),\n",
    "            \"OR\": InstructionDescriptor(\"OR ar, as, at\", InstructionFormat(\"RRR\"), \"Bitwise logical or\"),\n",
    "            \"XOR\": InstructionDescriptor(\"XOR ar, as, at\", InstructionFormat(\"RRR\"), \"Bitwise logical xor\"),\n",
    "            \"EXTUI\": InstructionDescriptor(\"EXTUI ar, at, shiftimm, maskimm\", InstructionFormat(\"RRR\"), \"Extract unsigned field immediate\"),\n",
    "            \"SRLI\": InstructionDescriptor(\"SRLI ar, at, 0..15\", InstructionFormat(\"RRR\"), \"Shift right logical immediate\"),\n",
    "            \"SRAI\": InstructionDescriptor(\"SRAI ar, at, 0..15\", InstructionFormat(\"RRR\"), \"Shift right arithmetic immediate\"),\n",
    "            \"SLLI\": InstructionDescriptor(\"SLLI ar, at, 0..15\", InstructionFormat(\"RRR\"), \"Shift left logical immediate\"),\n",
    "            \"SRC\": InstructionDescriptor(\"SRC ar, as, at\", InstructionFormat(\"RRR\"), \"Shift right combined\"),\n",
    "            \"SLL\": InstructionDescriptor(\"SLL ar, at\", InstructionFormat(\"RRR\"), \"Shift left logical\"),\n",
    "            \"SRL\": InstructionDescriptor(\"SRL ar, at\", InstructionFormat(\"RRR\"), \"Shift right logical\"),\n",
    "            \"SRA\": InstructionDescriptor(\"SRA ar, at\", InstructionFormat(\"RRR\"), \"Shift right arithmetic\"),\n",
    "            \"SSL\": InstructionDescriptor(\"SSL as\", InstructionFormat(\"RRR\"), \"Set shift amount register for shift left logical\"),\n",
    "            \"SSR\": InstructionDescriptor(\"SSR as\", InstructionFormat(\"RRR\"), \"Set shift amount register for shift right logical\"),\n",
    "            \"SSAI\":InstructionDescriptor(\"SRAI ar, at, 0..31\", InstructionFormat(\"RRR\"), \"Set shift amount register immediate\"),\n",
    "            \"SSA8B\":InstructionDescriptor(\"SSA8B as\", InstructionFormat(\"RRR\"), \"Set shift amount register for big-endian byte align\"),\n",
    "            \"SSA8L\": InstructionDescriptor(\"SSA8L as\", InstructionFormat(\"RRR\"), \"Set shift amount register for little-endian byte align\"),\n",
    "            \"RSR\": InstructionDescriptor(\"RSR ar, sr\", InstructionFormat(\"RSR\"), \"Read special register\"),\n",
    "            \"WSR\": InstructionDescriptor(\"WSR at, sr\", InstructionFormat(\"RSR\"), \"Write special register\"),\n",
    "            \"XSR\": InstructionDescriptor(\"XSR at, sr\", InstructionFormat(\"RSR\"), \"Exchange special register\"),\n",
    "            \"RUR\": InstructionDescriptor(\"RUR ar, sr\", InstructionFormat(\"RUR\"), \"Read user defined register\"),\n",
    "            \"WUR\": InstructionDescriptor(\"WUR at, sr\", InstructionFormat(\"RUR\"), \"Write user defined register\"),\n",
    "            \"ISYNC\": InstructionDescriptor(\"ISYNC\", InstructionFormat(\"RRR\"), \"Instruction fetch synchronize\"),\n",
    "            \"RSYNC\": InstructionDescriptor(\"RSYNC\", InstructionFormat(\"RRR\"), \"Instruction register synchronize\"),\n",
    "            \"ESYNC\": InstructionDescriptor(\"ESYNC\", InstructionFormat(\"RRR\"), \"Register value synchronize\"),\n",
    "            \"DSYNC\": InstructionDescriptor(\"DSYNC\", InstructionFormat(\"RRR\"), \"Load/store synchronize\"),\n",
    "            \"FSYNC\": InstructionDescriptor(\"FSYNC\", InstructionFormat(\"RRR\"), \"Fetch synchronize\"),\n",
    "            \"NOP\": InstructionDescriptor(\"NOP\", InstructionFormat(\"RRR\"), \"No operation\"),\n",
    "            \"ILL\": InstructionDescriptor(\"ILL\", InstructionFormat(\"RRR\"), \"Illegal instruction\"),\n",
    "            \"!DUMP\": InstructionDescriptor(\"!DUMP *ar\", InstructionFormat(), \"Emulator dump register\"),\n",
    "            \"!DUMPX\": InstructionDescriptor(\"!DUMPX *ar\", InstructionFormat(), \"Emulator dump register in hex format\"),\n",
    "            \"!DUMPI\": InstructionDescriptor(\"!DUMPI *ar\", InstructionFormat(), \"Emulator dump register in signed format\"),\n",
    "            \"!DUMPU\": InstructionDescriptor(\"!DUMPU *ar\", InstructionFormat(), \"Emulator dump register in unsigned format\"),\n",
    "            \"!LABEL\": InstructionDescriptor(\"!LABEL label\", InstructionFormat(), \"Label declaration (virtual)\")\n",
    "        }\n",
    "\n",
    "        self.b4const = [-1,1,2,3,4,5,6,7,8,10,12,16,32,64,128,256]\n",
    "        self.b4constu = [32768, 65536, 2,3,4,5,6,7,8,10,12,16,32,64,128,256]\n",
    "        self.memory = [0] * (1<<23) # 8MB\n",
    "\n",
    "    def _label(self, label):\n",
    "        pass\n",
    "        \n",
    "    def _dump(self, *regs):\n",
    "        for r in regs:\n",
    "            print(r+\":\", self.find_register(r).data, end=\" \")\n",
    "        print()\n",
    "        \n",
    "    def _dumpx(self, *regs):\n",
    "        for r in regs:\n",
    "            print(r+\":\", \"\".join(f\"{byte:02X}\" for byte in reversed(self.find_register(r).data)), end=\" \")\n",
    "        print()\n",
    "        \n",
    "    def _dumpu(self, *regs):\n",
    "        for r in regs:\n",
    "            print(r+\":\", self.find_register(r).uint, end=\" \")\n",
    "        print()\n",
    "        \n",
    "    def _dumpi(self, *regs):\n",
    "        for r in regs:\n",
    "            print(r+\":\", self.find_register(r).int, end=\" \")\n",
    "        print()\n",
    "        \n",
    "    def _abs(self, r, t):\n",
    "        self.find_register(r).uint = abs(self.find_register(r).int)\n",
    "\n",
    "    def _add(self, r, s, t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int\n",
    "        self.find_register(r).int = t + s\n",
    "\n",
    "    def _addi(self, r, s, imm):\n",
    "        self.find_register(r).int = self.find_register(s).int + int(imm)\n",
    "\n",
    "    def _addmi(self, r, s, imm):\n",
    "        self.find_register(r).int = self.find_register(s).int + int(imm)\n",
    "\n",
    "    def _addx2(self, r, s, t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int << 1\n",
    "        self.find_register(r).int = t + s\n",
    "\n",
    "    def _addx4(self, r, s, t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int << 2\n",
    "        self.find_register(r).int = t + s\n",
    "\n",
    "    def _addx8(self, r, s, t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int << 3\n",
    "        self.find_register(r).int = t + s\n",
    "\n",
    "    def _and(self, r, s, t):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        self.find_register(r).uint = t & s\n",
    "\n",
    "    def _ball(self, s, t, label):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        if ((~s) & t) == 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bany(self, s, t, label):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        if (s & t) != 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bbc(self, s, t, label):\n",
    "        t = self.find_register(t).uint & 0x1F\n",
    "        s = self.find_register(s).uint\n",
    "        if (s & (1<<t)) == 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "        \n",
    "    def _bbci(self, s, imm, label):\n",
    "        s = self.find_register(s).uint\n",
    "        if (s & (1<<int(imm))) == 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bbs(self, s, t, label):\n",
    "        t = self.find_register(t).uint & 0x1F\n",
    "        s = self.find_register(s).uint\n",
    "        if (s & (1<<t)) != 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "        \n",
    "    def _bbsi(self, s, imm, label):\n",
    "        s = self.find_register(s).uint\n",
    "        if (s & (1<<int(imm))) != 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _beq(self, s, t, label):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        if s == t:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _beqi(self, s, imm, label):\n",
    "        assert int(imm) in self.b4const\n",
    "        s = self.find_register(s).uint\n",
    "        if s == int(imm):\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _beqz(self, s, label):\n",
    "        s = self.find_register(s).uint\n",
    "        if s == 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bge(self, s, t, label):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int\n",
    "        if s >= t:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "    \n",
    "    def _bgei(self, s, imm, label):\n",
    "        assert int(imm) in self.b4const\n",
    "        s = self.find_register(s).int\n",
    "        if s >= int(imm):\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "    \n",
    "    def _bgeu(self, s, t, label):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        if s >= t:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "    \n",
    "    def _bgeui(self, s, imm, label):\n",
    "        assert int(imm) in self.b4constu\n",
    "        s = self.find_register(s).uint\n",
    "        if s >= int(imm):\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "    \n",
    "    def _bgez(self, s, label):\n",
    "        s = self.find_register(s).int\n",
    "        if s >= 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _blt(self, s, t, label):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int\n",
    "        if s < t:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _blti(self, s, imm, label):\n",
    "        assert int(imm) in self.b4const\n",
    "        s = self.find_register(s).int\n",
    "        if s < int(imm):\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bltu(self, s, t, label):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        if s < t:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bltui(self, s, imm, label):\n",
    "        assert im in self.b4constu\n",
    "        s = self.find_register(s).uint\n",
    "        if s < int(imm):\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bltz(self, s, label):\n",
    "        s = self.find_register(s).int\n",
    "        if s < 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bnall(self, s, t, label):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        if ((~s) & t) != 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bne(self, s, t, label):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        if s != t:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bnei(self, s, imm, label):\n",
    "        assert int(imm) in self.b4const\n",
    "        s = self.find_register(s).uint\n",
    "        if s != int(imm):\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "    \n",
    "    def _bnez(self, s, label):\n",
    "        s = self.find_register(s).uint\n",
    "        if s != 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _bnone(self, s, t, label):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        if (s & t) == 0:\n",
    "            self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _extui(self, r, t, shiftimm, maskimm):\n",
    "        t = self.find_register(t).uint >> int(shiftimm)\n",
    "        m = 0xFFFFFFFF >> (32-int(maskimm))\n",
    "        self.find_register(r).uint = t & m\n",
    "\n",
    "    def _extw(self):\n",
    "        pass\n",
    "        \n",
    "    def _l8ui(self, t, s, offset):\n",
    "        addr = self.find_register(s).uint + int(offset)\n",
    "        self.find_register(t).uint = self.memory[addr]\n",
    "        \n",
    "    def _l16si(self, t, s, offset):\n",
    "        addr = self.find_register(s).uint + int(offset)\n",
    "        s16 = self.memory[addr] + (self.memory[addr+1]<<8)\n",
    "        if s16 & 0x8000: s16 |= 0xFFFF0000\n",
    "        self.find_register(t).uint = s16\n",
    "        \n",
    "    def _l16ui(self, t, s,  offset):\n",
    "        addr = self.find_register(s).uint + int(offset)\n",
    "        u16 = self.memory[addr] + (self.memory[addr+1]<<8)\n",
    "        self.find_register(t).uint = u16\n",
    "        \n",
    "    \n",
    "    def _l32i(self, t, s, offset):\n",
    "        addr = self.find_register(s).uint + int(offset)\n",
    "        i32 = sum(self.memory[addr+i]<<(i<<3) for i in range(4))\n",
    "        self.find_register(t).uint = i32\n",
    "        \n",
    "    def _l32r(self, t, label):\n",
    "        assert False # code and memory separate atm\n",
    "\n",
    "    def _memw(self): pass\n",
    "\n",
    "    def _mov(self, r, s):\n",
    "        self._or(r,s,s)\n",
    "\n",
    "    def _moveqz(self, r, s, t):\n",
    "        if self.find_register(t).uint == 0:\n",
    "            self._mov(r,s)\n",
    "\n",
    "    def _movgez(self, r, s, t):\n",
    "        if self.find_register(t).int >= 0:\n",
    "            self._mov(r,s)\n",
    "\n",
    "    def _movi(self, t, imm):\n",
    "        self.find_register(t).int = int(imm)\n",
    "\n",
    "    def _movltz(self, r, s, t):\n",
    "        if self.find_regster(t).int < 0:\n",
    "            self._mov(r,s)\n",
    "\n",
    "    def _movnez(self, r, s, t):\n",
    "        if self.find_register(t).int != 0:\n",
    "            self._mov(r,s)\n",
    "\n",
    "    def _mull(self, r, s, t):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        self.find_register(r).uint = (t * s) & 0xFFFFFFFF\n",
    "\n",
    "    def _neg(self, r, t):\n",
    "        self.find_register(r).int = - self.find_register(t).int\n",
    "\n",
    "    def _or(self, r, s, t):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        self.find_register(r).uint = (t | s)\n",
    "\n",
    "    def _rsr(self, t, sr):\n",
    "        self.find_register(t).uint = self.find_register(sr).uint\n",
    "\n",
    "    def _rur(self, t, sr):\n",
    "        self.find_register(t).uint = self.find_register(sr).uint\n",
    "\n",
    "    def _s8i(self, t, s, offset):\n",
    "        address = self.find_register(s).uint + int(offset)\n",
    "        self.memory[address] = self.find_register(t).uint & 0xFF\n",
    "    \n",
    "    def _s16i(self, t, s, offset):\n",
    "        address = self.find_register(s).uint + int(offset)\n",
    "        i16 = self.find_register(t).uint & 0xFFFF\n",
    "        self.memory[address] = i16 & 0xFF\n",
    "        self.memory[address+1] = (i16 >> 8) & 0xFF\n",
    "\n",
    "    def _s32i(self, t, s, offset):\n",
    "        address = self.find_register(s).uint + int(offset)\n",
    "        i16 = self.find_register(t).uint & 0xFFFFFFFF\n",
    "        self.memory[address] = i16 & 0xFF\n",
    "        self.memory[address+1] = (i16 >> 8) & 0xFF\n",
    "        self.memory[address+2] = (i16 >> 16) & 0xFF\n",
    "        self.memory[address+3] = (i16 >> 24) & 0xFF\n",
    "\n",
    "    def _salt(self, r, s, t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int\n",
    "        self.find_register(r).uint = 1 if (s < t) else 0\n",
    "    \n",
    "    def _saltu(self, r, s, t):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        self.find_register(r).uint = 1 if (s < t) else 0\n",
    "\n",
    "    def _sll(self, r, s):\n",
    "        sa = self.find_register(\"SAR\").uint\n",
    "        assert sa <= 32\n",
    "        s = self.find_register(s).uint << (32-sa)\n",
    "        s = s & 0xFFFFFFFF\n",
    "        self.find_register(r).uint = s\n",
    "\n",
    "    def _slli(self, r, s, imm):\n",
    "        s = self.find_register(s).uint << int(imm)\n",
    "        s = s & 0xFFFFFFFF\n",
    "        self.find_register(r).uint = s\n",
    "\n",
    "    def _sra(self, r, t):\n",
    "        sa = self.find_register(\"SAR\").uint\n",
    "        assert sa <= 32\n",
    "        t = self.find_register(t).int >> (sa)\n",
    "        t = t & 0xFFFFFFFF\n",
    "        self.find_register(r).uint = t\n",
    "\n",
    "    def _src(self, r, s, t):\n",
    "        sa = self.find_register(\"SAR\").uint\n",
    "        assert sa <= 32\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int\n",
    "        v = ((s << 32) | t) >> sa\n",
    "        v = v & 0xFFFFFFFF\n",
    "        self.find_register(r).uint = v\n",
    "    \n",
    "    def _srl(self, r, t):\n",
    "        sa = self.find_register(\"SAR\").uint\n",
    "        assert sa <= 32\n",
    "        t = self.find_register(t).uint >> (sa)\n",
    "        t = t & 0xFFFFFFFF\n",
    "        self.find_register(r).uint = t\n",
    "\n",
    "    def _srli(self, r, t, imm):\n",
    "        t = self.find_register(t).uint >> int(imm)\n",
    "        self.find_register(r).uint = t\n",
    "\n",
    "    def _ssa8b(self, s):\n",
    "        self.find_register(\"SAR\").uint = 32 - ((self.find_register(s).uint & 3) << 3)\n",
    "\n",
    "    def _ssa8l(self, s):\n",
    "        self.find_register(\"SAR\").uint = (self.find_register(s).uint & 3) << 3\n",
    "\n",
    "    def _ssai(self, imm):\n",
    "        self.find_register(\"SAR\").uint = int(imm)\n",
    "\n",
    "    def _ssl(self, s):\n",
    "        s = self.find_register(s).uint\n",
    "        self.find_register(\"SAR\").uint = 32 - (s & 0x1F)\n",
    "\n",
    "    def _ssr(self, s):\n",
    "        s = self.find_register(s).uint\n",
    "        self.find_register(\"SAR\").uint = s & 0x1F\n",
    "\n",
    "    def _sub(self, r,s,t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int\n",
    "        self.find_register(r).int = s - t\n",
    "\n",
    "    def _subx2(self, r,s,t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int << 1\n",
    "        self.find_register(r).int = s - t\n",
    "    \n",
    "    def _subx4(self, r,s,t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int << 2\n",
    "        self.find_register(r).int = s - t\n",
    "\n",
    "    def _subx8(self, r,s,t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int << 3\n",
    "        self.find_register(r).int = s - t\n",
    "\n",
    "    def _wsr(self, t, sr):\n",
    "        self.find_register(sr).uint = self.find_register(t).uint\n",
    "\n",
    "    def _wur(self, t, sr):\n",
    "        self.find_register(sr).uint = self.find_register(t).uint\n",
    "\n",
    "    def _xor(self, r, s, t):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        self.find_register(r).uint = s ^ t\n",
    "\n",
    "    def _xsr(self, t, sr):\n",
    "        v = self.find_register(t).uint\n",
    "        self.find_register(t).uint = self.find_register(sr).uint\n",
    "        self.find_register(sr).uint = v\n",
    "        \n",
    "    def _isync(self): pass\n",
    "    def _rsync(self): pass\n",
    "    def _esync(self): pass\n",
    "    def _dsync(self): pass\n",
    "    def _fsync(self): pass\n",
    "    def _nop(self): pass\n",
    "        \n",
    "    def _j(self, label):\n",
    "        self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _jx(self, ar):\n",
    "        self.find_register(\"PC\").uint = self.find_register(ar).uint\n",
    "\n",
    "    def _call0(self, label):\n",
    "        self.find_register(\"a0\").uint = self.find_register(\"PC\").uint\n",
    "        self.find_register(\"PC\").uint = self.labels[label]\n",
    "\n",
    "    def _callx0(self, ar):\n",
    "        dst = self.find_register(ar).uint\n",
    "        self.find_register(\"a0\").uint = self.find_register(\"PC\").uint\n",
    "        self.find_register(\"PC\").uint = dst\n",
    "        \n",
    "    def _ret(self):\n",
    "        self._jx(\"a0\")\n",
    "        \n",
    "class MAC16Option(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"mac16\")\n",
    "        self.registers = {\n",
    "            \"ACCHI\": [0,0,0,0],\n",
    "            \"ACCLO\": [0],\n",
    "            \"MR[0]\": [0,0,0,0],\n",
    "            \"MR[1]\": [0,0,0,0],\n",
    "            \"MR[2]\": [0,0,0,0],\n",
    "            \"MR[3]\": [0,0,0,0],\n",
    "            \"m0\": \"MR[0]\",\n",
    "            \"m1\": \"MR[1]\",\n",
    "            \"m2\": \"MR[2]\",\n",
    "            \"m3\": \"MR[3]\"\n",
    "        }\n",
    "        \n",
    "        self.instructions = {\n",
    "            \"LDDEC\": [\"RRR\", \"Load MAC16 data register (MR) with auto decrement\"],\n",
    "            \"LDINC\": [\"RRR\", \"Load MAC16 data register (MR) with auto increment\"],\n",
    "            \"MUL.AA.qq\": [\"RRR\", \"Signed multiply of two address registers\"],\n",
    "            \"MUL.AD.qq\": [\"RRR\", \"Signed multiply of an address register and a MAC16 data register\"],\n",
    "            \"MUL.DA.qq\": [\"RRR\", \"Signed multiply of a MAC16 data register and an address register\"],\n",
    "            \"MUL.DD.qq\": [\"RRR\", \"Signed multiply of two MAC16 data registers\"],\n",
    "            \"MULA.AA.qq\": [\"RRR\", \"Signed multiply-accumulate of two address registers\"],\n",
    "            \"MULA.AD.qq\": [\"RRR\", \"Signed multiply-accumulate of an address register and a MAC16 data register\"],\n",
    "            \"MULA.DA.qq\": [\"RRR\", \"Signed multiply-accumulate of a MAC16 data register and an address register\"],\n",
    "            \"MULA.DD.qq\": [\"RRR\", \"Signed multiply-accumulate of two MAC16 data registers\"],\n",
    "            \"MULS.AA.qq\": [\"RRR\", \"Signed multiply/subtract of two address registers\"],\n",
    "            \"MULS.AD.qq\": [\"RRR\", \"Signed multiply/subtract of an address register and a MAC16 data register\"],\n",
    "            \"MULS.DA.qq\": [\"RRR\", \"Signed multiply/subtract of a MAC16 data register and an address register\"],\n",
    "            \"MULS.DD.qq\": [\"RRR\", \"Signed multiply/subtract of two MAC16 data registers\"],\n",
    "            \"MULA.DA.qq.LDDEC\": [\"RRR\", \"Signed multiply-accumulate of a MAC16 data register and an address register, and load a MAC16 data register with auto decrement\"],\n",
    "            \"MULA.DA.qq.LDINC\": [\"RRR\", \"Signed multiply-accumulate of a MAC16 data register and an address register, and load a MAC16 data register with auto increment\"],\n",
    "            \"MULA.DD.qq.LDDEC\": [\"RRR\", \"Signed multiply-accumulate of two MAC16 data registers, and load a MAC16 data register with auto decrement\"],\n",
    "            \"MULA.DD.qq.LDINC\": [\"RRR\", \"Signed multiply-accumulate of two MAC16 data registers, and load a MAC16 data register with auto increment\"],\n",
    "            \"UMUL.AA.qq\": [\"RRR\", \"Unsigned multiply of two address registers\"],\n",
    "        }\n",
    "\n",
    "        self.expansions = {\n",
    "            \"qq\": [\"LL\",\"HL\",\"LH\",\"HH\"],\n",
    "        }\n",
    "\n",
    "class WindowedRegisterOption(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"windowed_register\")\n",
    "        self.registers = {\n",
    "            \"_AR0\": Register(-1, \"_AR0\", None, 32),\n",
    "            \"_AR1\": Register(-1, \"_AR1\", None, 32),\n",
    "            \"_AR2\": Register(-1, \"_AR2\", None, 32),\n",
    "            \"_AR3\": Register(-1, \"_AR3\", None, 32),\n",
    "            \"_AR4\": Register(-1, \"_AR4\", None, 32),\n",
    "            \"_AR5\": Register(-1, \"_AR5\", None, 32),\n",
    "            \"_AR6\": Register(-1, \"_AR6\", None, 32),\n",
    "            \"_AR7\": Register(-1, \"_AR7\", None, 32),\n",
    "            \"_AR8\": Register(-1, \"_AR8\", None, 32),\n",
    "            \"_AR9\": Register(-1, \"_AR9\", None, 32),\n",
    "            \"_AR10\": Register(-1, \"_AR10\", None, 32),\n",
    "            \"_AR11\": Register(-1, \"_AR11\", None, 32),\n",
    "            \"_AR12\": Register(-1, \"_AR12\", None, 32),\n",
    "            \"_AR13\": Register(-1, \"_AR13\", None, 32),\n",
    "            \"_AR14\": Register(-1, \"_AR14\", None, 32),\n",
    "            \"_AR15\": Register(-1, \"_AR15\", None, 32),\n",
    "            \"_AR16\": Register(-1, \"_AR16\", None, 32),\n",
    "            \"_AR17\": Register(-1, \"_AR17\", None, 32),\n",
    "            \"_AR18\": Register(-1, \"_AR18\", None, 32),\n",
    "            \"_AR19\": Register(-1, \"_AR19\", None, 32),\n",
    "            \"_AR20\": Register(-1, \"_AR20\", None, 32),\n",
    "            \"_AR21\": Register(-1, \"_AR21\", None, 32),\n",
    "            \"_AR22\": Register(-1, \"_AR22\", None, 32),\n",
    "            \"_AR23\": Register(-1, \"_AR23\", None, 32),\n",
    "            \"_AR24\": Register(-1, \"_AR24\", None, 32),\n",
    "            \"_AR25\": Register(-1, \"_AR25\", None, 32),\n",
    "            \"_AR26\": Register(-1, \"_AR26\", None, 32),\n",
    "            \"_AR27\": Register(-1, \"_AR27\", None, 32),\n",
    "            \"_AR28\": Register(-1, \"_AR28\", None, 32),\n",
    "            \"_AR29\": Register(-1, \"_AR29\", None, 32),\n",
    "            \"_AR30\": Register(-1, \"_AR30\", None, 32),\n",
    "            \"_AR31\": Register(-1, \"_AR31\", None, 32),\n",
    "            \"_AR32\": Register(-1, \"_AR32\", None, 32),\n",
    "            \"_AR33\": Register(-1, \"_AR33\", None, 32),\n",
    "            \"_AR34\": Register(-1, \"_AR34\", None, 32),\n",
    "            \"_AR35\": Register(-1, \"_AR35\", None, 32),\n",
    "            \"_AR36\": Register(-1, \"_AR36\", None, 32),\n",
    "            \"_AR37\": Register(-1, \"_AR37\", None, 32),\n",
    "            \"_AR38\": Register(-1, \"_AR38\", None, 32),\n",
    "            \"_AR39\": Register(-1, \"_AR39\", None, 32),\n",
    "            \"_AR40\": Register(-1, \"_AR40\", None, 32),\n",
    "            \"_AR41\": Register(-1, \"_AR41\", None, 32),\n",
    "            \"_AR42\": Register(-1, \"_AR42\", None, 32),\n",
    "            \"_AR43\": Register(-1, \"_AR43\", None, 32),\n",
    "            \"_AR44\": Register(-1, \"_AR44\", None, 32),\n",
    "            \"_AR45\": Register(-1, \"_AR45\", None, 32),\n",
    "            \"_AR46\": Register(-1, \"_AR46\", None, 32),\n",
    "            \"_AR47\": Register(-1, \"_AR47\", None, 32),\n",
    "            \"_AR48\": Register(-1, \"_AR48\", None, 32),\n",
    "            \"_AR49\": Register(-1, \"_AR49\", None, 32),\n",
    "            \"_AR50\": Register(-1, \"_AR50\", None, 32),\n",
    "            \"_AR51\": Register(-1, \"_AR51\", None, 32),\n",
    "            \"_AR52\": Register(-1, \"_AR52\", None, 32),\n",
    "            \"_AR53\": Register(-1, \"_AR53\", None, 32),\n",
    "            \"_AR54\": Register(-1, \"_AR54\", None, 32),\n",
    "            \"_AR55\": Register(-1, \"_AR55\", None, 32),\n",
    "            \"_AR56\": Register(-1, \"_AR56\", None, 32),\n",
    "            \"_AR57\": Register(-1, \"_AR57\", None, 32),\n",
    "            \"_AR58\": Register(-1, \"_AR58\", None, 32),\n",
    "            \"_AR59\": Register(-1, \"_AR59\", None, 32),\n",
    "            \"_AR60\": Register(-1, \"_AR60\", None, 32),\n",
    "            \"_AR61\": Register(-1, \"_AR61\", None, 32),\n",
    "            \"_AR62\": Register(-1, \"_AR62\", None, 32),\n",
    "            \"_AR63\": Register(-1, \"_AR63\", None, 32),\n",
    "            \"AR0\": \"_AR0\",\n",
    "            \"AR1\": \"_AR1\",\n",
    "            \"AR2\": \"_AR2\",\n",
    "            \"AR3\": \"_AR3\",\n",
    "            \"AR4\": \"_AR4\",\n",
    "            \"AR5\": \"_AR5\",\n",
    "            \"AR6\": \"_AR6\",\n",
    "            \"AR7\": \"_AR7\",\n",
    "            \"AR8\": \"_AR8\",\n",
    "            \"AR9\": \"_AR9\",\n",
    "            \"AR10\": \"_AR10\",\n",
    "            \"AR11\": \"_AR11\",\n",
    "            \"AR12\": \"_AR12\",\n",
    "            \"AR13\": \"_AR13\",\n",
    "            \"AR14\": \"_AR14\",\n",
    "            \"AR15\": \"_AR15\",\n",
    "            \"WindowBase\": Register(-1, \"WindowBase\", \"WindowBase\", 8),\n",
    "            \"WindowStart\": Register(-1,\"WindowStart\", \"WindowStart\",8),\n",
    "            \"PS.CALLINC\": Register(-1, \"PS.CALLINC\", \"PS.CALLINC\", 8),\n",
    "            \"PS.OWB\": Register(-1, \"PS.OWB\", \"PS.OWB\", 8),\n",
    "            \"PS.WOE\": Register(-1, \"PS.WOE\", \"PS.WOE\", 8),\n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"MOVSP\": InstructionDescriptor(\"MOVSP at, as\", InstructionFormat(\"RRR\"), \"Atomic check window and move\"),\n",
    "            \"CALL4\": InstructionDescriptor(\"CALL4 label\", InstructionFormat(\"CALLX\"), \"Call subroutine, PC-relative, hide four registers\"),\n",
    "            \"CALL8\": InstructionDescriptor(\"CALL8 label\", InstructionFormat(\"CALLX\"), \"Call subroutine, PC-relative, hide eight registers\"),\n",
    "            \"CALL12\": InstructionDescriptor(\"CALL12 label\", InstructionFormat(\"CALLX\"), \"Call subroutine, PC-relative, hide twelve registers\"),\n",
    "            \"CALLX4\": InstructionDescriptor(\"CALLX4 as\", InstructionFormat(\"CALLX\"), \"Call subroutine, address in register, hide four registers\"),\n",
    "            \"CALLX8\": InstructionDescriptor(\"CALLX8 as\", InstructionFormat(\"CALLX\"), \"Call subroutine, address in register, hide eight registers\"),\n",
    "            \"CALLX12\": InstructionDescriptor(\"CALLX12 as\", InstructionFormat(\"CALLX\"), \"Call subroutine, address in register, hide twelve registers\"),\n",
    "            \"ENTRY\": InstructionDescriptor(\"ENTRY as, 0..32760\", InstructionFormat(\"BRI12\"), \"Subroutine entry, rotate registers, adjust stack pointer\"),\n",
    "            \"RETW\": InstructionDescriptor(\"RETW\", InstructionFormat(\"CALLX\"), \"Subroutine return, unrotate registers, jump to return address\"),\n",
    "            \"RETW.N\": InstructionDescriptor(\"RETW.N\", InstructionFormat(\"CALLX\"), \"Subroutine return, unrotate registers, jump to return address (16-bit encoding)\"),\n",
    "            \"ROTW\": InstructionDescriptor(\"ROTW -8..7\", InstructionFormat(\"RRR\"), \"Rotate window by a constant\"),\n",
    "            \"L32E\": InstructionDescriptor(\"L32E at, as, -64..-4\", InstructionFormat(\"RRI4\"), \"Load 32 bits for window exception\"),\n",
    "            \"S32E\": InstructionDescriptor(\"S32E at, as, -64..-4\", InstructionFormat(\"RRI4\"), \"Store 32 bits for window exception\"),\n",
    "            \"RFWO\": InstructionDescriptor(\"RFWO\", InstructionFormat(\"RRR\"), \"Return from window overflow exception\"),\n",
    "            \"RFWU\": InstructionDescriptor(\"RFWU\", InstructionFormat(\"RRR\"), \"Return from window underflow exception\"),\n",
    "        }\n",
    "    \n",
    "    def _entry(self, imm12, s):\n",
    "        assert s >= 0 and s <= 3\n",
    "        \n",
    "        callinc = self.find_register(\"PS.CALLINC\").uint\n",
    "        window_base = self.find_register(\"WindowBase\").uint\n",
    "        window_start = self.find_register(\"WindowStart\").uint\n",
    "        window_start |= 1 << window_base\n",
    "        self.find_register(\"WindowBase\").uint = window_base + (callinc << 2)\n",
    "        self.find_register(\"WindowStart\").uint = window_start\n",
    "        \n",
    "        sp_reg = \"AR\" + str(s)\n",
    "        sp_val = self.find_register(sp_reg).uint\n",
    "        self.find_register(sp_reg).uint = sp_val - imm12\n",
    "        for i in range(16):\n",
    "            dst = i + window_base\n",
    "            self.registers[\"AR\" + str(i)] = (\"_AR\" + str(dst)) if dst < 64 else None\n",
    "        self.find_register(sp_reg).uint = sp_val\n",
    "        a0 = self.find_register(\"AR0\").uint\n",
    "        self.find_register(\"AR0\").uint =  (a0 & 0x3FFFFFFF) | (callinc << 30)\n",
    "        return self\n",
    "\n",
    "    def _retw(self):\n",
    "        # TODO window overflow / underflow + exceptions\n",
    "        pc = self.find_register(\"PC\").uint\n",
    "        ws = self.find_register(\"WindowStart\").uint\n",
    "        address = self.find_register(\"AR0\").uint\n",
    "        callinc = (address >> 30) & 0x3\n",
    "        address = (address & 0x3FFFFFFF) | (pc & 0xC0000000)\n",
    "        window_base = self.find_register(\"WindowBase\").uint\n",
    "        self.find_register(\"WindowBase\").uint = window_base - (callinc << 2)\n",
    "        for i in range(16):\n",
    "            dst = i + window_base\n",
    "            self.registers[\"AR\" + str(i)] = (\"_AR\" + str(dst)) if dst < 64 else None\n",
    "        if ws & (1<<window_base):\n",
    "            ws &= ~(1<<window_base)\n",
    "            self.find_register(\"WindowStart\").uint =  ws\n",
    "            self.find_register(\"PS.CALLINC\").uint = callinc\n",
    "            self.find_register(\"PC\").uint = address\n",
    "        \n",
    "class MiscellaneousOperationsOption(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"miscellaneous\")\n",
    "        self.registers = {}\n",
    "        self.instructions = {\n",
    "            \"CLAMPS\": [\"RRR\", \"Clamp to signed power of two range\"],\n",
    "            \"MAX\": [\"RRR\", \"Max value signed\"],\n",
    "            \"MAXU\": [\"RRR\", \"Max value unsigned\"],\n",
    "            \"MIN\": [\"RRR\", \"Min value signed\"],\n",
    "            \"MINU\": [\"RRR\", \"Min value signed\"],\n",
    "            \"NSA\": [\"RRR\", \"Normalization shift amount signed\"],\n",
    "            \"NSAU\": [\"RRR\", \"Normalization shift amount unsigned\"],\n",
    "            \"SEXT\": [\"RRR\", \"Sign extend\"]\n",
    "        }\n",
    "\n",
    "\n",
    "    def _max(self, r, s, t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int\n",
    "        self.find_register(r).int = max(s,t)\n",
    "\n",
    "    def _maxu(self, r, s, t):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        self.find_register(r).uint = max(s,t)\n",
    "\n",
    "    def _min(self, r, s, t):\n",
    "        t = self.find_register(t).int\n",
    "        s = self.find_register(s).int\n",
    "        self.find_register(r).int = min(s,t)\n",
    "\n",
    "    def _minu(self, r, s, t):\n",
    "        t = self.find_register(t).uint\n",
    "        s = self.find_register(s).uint\n",
    "        self.find_register(r).uint = min(s,t)\n",
    "\n",
    "\n",
    "class FloatingPointCoprocessorOption(InstructionSetOption):\n",
    "    def __init__(self, double_precision=True):\n",
    "        super().__init__(\"floating_point_coprocessor\")\n",
    "        self.registers = {\n",
    "            \"FR0\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR1\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR2\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR3\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR4\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR5\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR6\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR7\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR8\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR9\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR10\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR11\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR12\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR13\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR14\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR15\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FCR\": [0,0,0,0],\n",
    "            \"FSR\": [0,0,0,0],\n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"ABS.p\": [\"RRR\", \"Absolute value\", [0b1111, \"p\", \"fr\",\"fs\", 0b0001, 0b0000]],\n",
    "            \"ADD.p\": [\"RRR\", \"Add\", [0b0000, \"p\", \"fr\",\"fs\",\"ft\", 0b0000]],\n",
    "            \"ADDEXP.p\": [\"RRR\", \"Add exponent\", [0b1111, \"p\",\"fr\",\"fs\",0b1110, 0b0000]],\n",
    "            \"ADDEXPM.p\": [\"RRR\", \"Add exponent from mantissa segment\", [0b1111, \"p\", \"fr\",\"fs\",0b1111,0b0000]],\n",
    "            \"CEIL.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to +inf\"],\n",
    "            \"CONST.p\": [\"RRR\", \"Create floating-point constant\"],\n",
    "            \"DIV0.p\": [\"RRR\", \"IEEE divide initial step\"],\n",
    "            \"DIVN.p\": [\"RRR\", \"IEEE divide final step\"],\n",
    "            \"FLOAT.p\": [\"RRR\", \"Signed integer to floating-point conversion (current rounding mode\"],\n",
    "            \"FLOOR.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to -inf\"],\n",
    "            \"LpI\": [\"RRI8\", \"Load immediate\"],\n",
    "            \"LpIP\": [\"RRI8\", \"Load immediate with base post-increment\"],\n",
    "            \"LpX\": [\"RRR\", \"Load indexed\"],\n",
    "            \"LpXP\": [\"RRR\", \"Load with base post-increment\"],\n",
    "            \"MADD.p\": [\"RRR\", \"Multiply-add\"],\n",
    "            \"MADDN.p\": [\"RRR\", \"Multiply-add with round mode override to round-to-nearest\"],\n",
    "            \"MKDADJ.p\": [\"RRR\", \"Make divide adjust amounts\"],\n",
    "            \"MKSADJ.p\": [\"RRR\", \"Make square-root adjust amounts\"],\n",
    "            \"MOV.p\": [\"RRR\", \"Move\"],\n",
    "            \"MOVEQZ.p\": [\"RRR\", \"Move if equal to zero\"],\n",
    "            \"MOVF.p\": [\"RRR\", \"Move if boolean condition false\"],\n",
    "            \"MOVGEZ.p\": [\"RRR\", \"Move if greater than or equal to zero\"],\n",
    "            \"MOVLTZ.p\": [\"RRR\", \"Move if less than zero\"],\n",
    "            \"MOVNEZ.p\": [\"RRR\", \"Move if not equal to zero\"],\n",
    "            \"MOVT.p\": [\"RRR\", \"Move if boolean condition true\"],\n",
    "            \"MSUB.p\": [\"RRR\", \"Multiply-subtract\"],\n",
    "            \"MUL.p\": [\"RRR\", \"Multiply\"],\n",
    "            \"NEG.p\": [\"RRR\", \"Negate\"],\n",
    "            \"NEXP01.p\": [\"RRR\", \"Narrow exponent\"],\n",
    "            \"OEQ.p\": [\"RRR\", \"Compare equal\"],\n",
    "            \"OLE.p\": [\"RRR\", \"Compare less than or equal\"],\n",
    "            \"OLT.p\": [\"RRR\", \"Compare less than\"],\n",
    "            \"RECIP0.p\": [\"RRR\", \"Reciprocal initial step\"],\n",
    "            \"RFR\": [\"RRR\", \"Read floating-point register (FR to AR)\"],\n",
    "            \"ROUND.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to nearest\"],\n",
    "            \"RSQRT0.p\": [\"RRR\", \"Reciprocal square root initial step\"],\n",
    "            \"RUR.FCR\": [\"RRR\", \"Read floating-point control register (to AR)\"],\n",
    "            \"RUR.FSR\": [\"RRR\", \"Read floating-point status register (to AR)\"],\n",
    "            \"SQRT0.p\": [\"RRR\", \"Square root initial step\"],\n",
    "            \"SSI\": [\"RRI8\", \"Store immediate\"],\n",
    "            \"SSIP\": [\"RRI8\", \"Store immidiate with base post-increment\"],\n",
    "            \"SSX\": [\"RRR\", \"Store indexed\"],\n",
    "            \"SSXP\": [\"RRR\", \"Store indexed with base post-increment\"],\n",
    "            \"SUB.p\": [\"RRR\", \"Subtract\"],\n",
    "            \"TRUNC.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to 0\"],\n",
    "            \"UEQ.p\": [\"RRR\", \"Compare unordered or equal\"],\n",
    "            \"UFLOAT.p\": [\"RRR\", \"Unsigned integer to floating-point conversion (current rounding mode\"],\n",
    "            \"ULE.p\": [\"RRR\", \"Compare unordered or less than or equal\"],\n",
    "            \"ULT.p\": [\"RRR\", \"Compare unordered or less than\"],\n",
    "            \"UN.p\": [\"RRR\", \"Compare unordered\"],\n",
    "            \"UTRUNC.p\": [\"RRR\", \"Floating-point to unsigned integer conversion with round to 0\"],\n",
    "            \"WFR\": [\"RRR\", \"Write floating-point register (AR to FR)\"],\n",
    "            \"RUR.FCR\": [\"RRR\", \"Write floating-point control register\"],\n",
    "            \"RUR.FSR\": [\"RRR\", \"Write floating-point status register\"],\n",
    "            # double precision only\n",
    "            \"CVTD.S\": [\"RRR\", \"Convert single-precision to double-precision\"],\n",
    "            \"CVTS.D\": [\"RRR\", \"Convert double-precision to single-precision\"],\n",
    "            \"RFRD\": [\"RRR\", \"Read floating-point register upper (FR to AR)\"],\n",
    "        }\n",
    "\n",
    "        self.expansions = {\n",
    "            \"p\": { \"S\": 0b1010, \"D\":0b1111 } \n",
    "        }\n",
    "\n",
    "class ESP32S3ExtensionOption(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"esp32s3_extension\")\n",
    "        self.registers = {\n",
    "            \"QR0\": Register(0, \"QR0\", \"q0\", 128),\n",
    "            \"QR1\": Register(1, \"QR1\", \"q1\", 128),\n",
    "            \"QR2\": Register(2, \"QR2\", \"q2\", 128),\n",
    "            \"QR3\": Register(3, \"QR3\", \"q3\", 128),\n",
    "            \"QR4\": Register(4, \"QR4\", \"q4\", 128),\n",
    "            \"QR5\": Register(5, \"QR5\", \"q5\", 128),\n",
    "            \"QR6\": Register(6, \"QR6\", \"q6\", 128),\n",
    "            \"QR7\": Register(7, \"QR7\", \"q7\", 128),\n",
    "            \"q0\": \"QR0\",\n",
    "            \"q1\": \"QR1\",\n",
    "            \"q2\": \"QR2\",\n",
    "            \"q3\": \"QR3\",\n",
    "            \"q4\": \"QR4\",\n",
    "            \"q5\": \"QR5\",\n",
    "            \"q6\": \"QR6\",\n",
    "            \"q7\": \"QR7\",\n",
    "            \"SAR_BYTE\": Register(-1, \"SAR_BYTE\",\"SAR_BYTE\", 8), # 4 bit actually\n",
    "            \"ACCX\": Register(-1, \"ACCX\", \"ACCX\", 40),\n",
    "            \"QACC_H\": Register(-1, \"QACC_H\", \"QACC_H\", 160),\n",
    "            \"QACC_L\": Register(-1, \"QACC_L\", \"QACC_L\", 160),\n",
    "            \"FFT_BIT_WIDTH\": Register(-1, \"FFT_BIT_WIDTH\", \"FFT_BIT_WIDTH\", 8), # 4 bit actually\n",
    "            \"UA_STATE\": Register(-1, \"QACC_H\", \"QACC_H\", 128),\n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"LD.QR\": [\"\",\"Load 16-byte data to QR\"],\n",
    "            \"EE.VLD.128.IP\": InstructionDescriptor(\"EE.VLD.128.IP qu, as, -2048..2032\", InstructionFormat(\"EE\"), \"Vector load 128 bit from memory\"),\n",
    "            \"EE.VLD.128.XP\": InstructionDescriptor(\"EE.VLD.128.IP qu, as, ad\", InstructionFormat(\"EE\"), \"Vector load 128 bit from memory\"),\n",
    "            \n",
    "            \"EE.VLD.H.64.IP\": InstructionDescriptor(\"EE.VLD.H.64.IP qu, as, -1024..1016\", InstructionFormat(\"EE\"), \"Vector load 64 bit into memory (high)\"),\n",
    "            \"EE.VLD.H.64.XP\": InstructionDescriptor(\"EE.VLD.H.64.XP qu, as, ad\", InstructionFormat(\"EE\"), \"Vector load 64 bit into memory (high)\"),\n",
    "            \"EE.VLD.L.64.IP\": InstructionDescriptor(\"EE.VLD.H.64.IP qu, as, -1024..1016\", InstructionFormat(\"EE\"), \"Vector load 64 bit into memory (low)\"),\n",
    "            \"EE.VLD.L.64.XP\": InstructionDescriptor(\"EE.VLD.H.64.XP qu, as, ad\", InstructionFormat(\"EE\"), \"Vector load 64 bit into memory (low)\"),\n",
    "            \n",
    "            \"EE.VLDBC.8\": InstructionDescriptor(\"EE.VLDBC.8 qu, as\", InstructionFormat(\"EE\"), \"Load and broadcast 8 bit from memory\"),\n",
    "            \"EE.VLDBC.8.IP\": InstructionDescriptor(\"EE.VLDBC.8.IP qu, as, 0..254\", InstructionFormat(\"EE\"), \"Load and broadcast 8 bit from memory\"),\n",
    "            \"EE.VLDBC.8.XP\": InstructionDescriptor(\"EE.VLDBC.8.XP qu, as, ad\", InstructionFormat(\"EE\"), \"Load and broadcast 8 bit from memory\"),\n",
    "            \"EE.VLDBC.16\": InstructionDescriptor(\"EE.VLDBC.16 qu, as\", InstructionFormat(\"EE\"), \"Load and broadcast 16 bit from memory\"),\n",
    "            \"EE.VLDBC.16.IP\": InstructionDescriptor(\"EE.VLDBC.16.IP qu, as, 0..254\", InstructionFormat(\"EE\"), \"Load and broadcast 16 bit from memory\"),\n",
    "            \"EE.VLDBC.16.XP\": InstructionDescriptor(\"EE.VLDBC.16.XP qu, as, ad\", InstructionFormat(\"EE\"), \"Load and broadcast 16 bit from memory\"),\n",
    "            \"EE.VLDBC.32\": InstructionDescriptor(\"EE.VLDBC.32 qu, as\", InstructionFormat(\"EE\"), \"Load and broadcast 32 bit from memory\"),\n",
    "            \"EE.VLDBC.32.IP\": InstructionDescriptor(\"EE.VLDBC.32.IP qu, as, 0..254\", InstructionFormat(\"EE\"), \"Load and broadcast 32 bit from memory\"),\n",
    "            \"EE.VLDBC.32.XP\": InstructionDescriptor(\"EE.VLDBC.32.XP qu, as, ad\", InstructionFormat(\"EE\"), \"Load and broadcast 32 bit from memory\"),\n",
    "            \n",
    "            \"EE.VLDHBC.16.INCP\": InstructionDescriptor(\"EE.VLDHBC.16.INCP qu qu1, as\", InstructionFormat(\"EE\"), \"Load 128 bit data from memory, extend to 256 bit and assing to registers qu, qu1\"),\n",
    "            \"EE.LDF.m.p\": [],\n",
    "            \"EE.LD.128.USAR.p\": [],\n",
    "            \"EE.LDQA.usn16.128.p\": [],\n",
    "            \"EE.LD.QACC_hl.z.IP\": [],\n",
    "            \"EE.LD.ACCX.IP\": [],\n",
    "            \"EE.LD.UA_STATE.IP\": [],\n",
    "            \"EE.LDXQ.32\": [],\n",
    "            \"ST.QR\": [],\n",
    "            \"EE.VST.128.p\": [],\n",
    "            \"EE.VST.hl.64.p\": [],\n",
    "            \"EE.STF.m.p\": [],\n",
    "            \"EE.ST.QACC_hl.z.IP\": [],\n",
    "            \"EE.ST.ACCX.IP\": [],\n",
    "            \"EE.ST.UA_STATE.IP\": [],\n",
    "            \"EE.STXQ.32\": [],\n",
    "            \"MV.QR\": [],\n",
    "            \"EE.MOVI.32.A\": [],\n",
    "            \"EE.MOVI.32.Q\": [],\n",
    "            \"EE.VZIP.n32\": [],\n",
    "            \"EE.VUNZIP.n32\": [],\n",
    "            \"EE.ZERO.Q\": [],\n",
    "            \"EE.ZERO.QACC\": [],\n",
    "            \"EE.ZERO.ACCX\": [],\n",
    "            \"EE.MOV.usn16.QACC\": [],\n",
    "            \n",
    "            \"EE.VADDS.S8\": InstructionDescriptor(\"EE.VADDS.S8 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector addition (saturate)\"),\n",
    "            \"EE.VADDS.S8.LD.INCP\": InstructionDescriptor(\"EE.VADDS.S8.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector addition (saturate) + load\"),\n",
    "            \"EE.VADDS.S8.ST.INCP\": InstructionDescriptor(\"EE.VADDS.S8.ST.INCP qv, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector addition (saturate) + store\"),\n",
    "            \"EE.VADDS.S16\": InstructionDescriptor(\"EE.VADDS.S16 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector addition (saturate)\"),\n",
    "            \"EE.VADDS.S16.LD.INCP\": InstructionDescriptor(\"EE.VADDS.S16.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector addition (saturate) + load\"),\n",
    "            \"EE.VADDS.S16.ST.INCP\": InstructionDescriptor(\"EE.VADDS.S16.ST.INCP qv, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector addition (saturate) + store\"),\n",
    "            \"EE.VADDS.S32\": InstructionDescriptor(\"EE.VADDS.S32 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector addition (saturate)\"),\n",
    "            \"EE.VADDS.S32.LD.INCP\": InstructionDescriptor(\"EE.VADDS.S32.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector addition (saturate) + load\"),\n",
    "            \"EE.VADDS.S32.ST.INCP\": InstructionDescriptor(\"EE.VADDS.S32.ST.INCP qv, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector addition (saturate) + store\"),\n",
    "\n",
    "            \"EE.VSUBS.S8\": InstructionDescriptor(\"EE.VSUBS.S8 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector subtraction (saturate)\"),\n",
    "            \"EE.VSUBS.S8.LD.INCP\": InstructionDescriptor(\"EE.VSUBS.S8.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector subtraction (saturate) + load\"),\n",
    "            \"EE.VSUBS.S8.ST.INCP\": InstructionDescriptor(\"EE.VSUBS.S8.ST.INCP qv, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector subtraction (saturate) + store\"),\n",
    "            \"EE.VSUBS.S16\": InstructionDescriptor(\"EE.VSUBS.S16 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector subtraction (saturate)\"),\n",
    "            \"EE.VSUBS.S16.LD.INCP\": InstructionDescriptor(\"EE.VSUBS.S16.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector subtraction (saturate) + load\"),\n",
    "            \"EE.VSUBS.S16.ST.INCP\": InstructionDescriptor(\"EE.VSUBS.S16.ST.INCP qv, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector subtraction (saturate) + store\"),\n",
    "            \"EE.VSUBS.S32\": InstructionDescriptor(\"EE.VSUBS.S32 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector subtraction (saturate)\"),\n",
    "            \"EE.VSUBS.S32.LD.INCP\": InstructionDescriptor(\"EE.VSUBS.S32.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector subtraction (saturate) + load\"),\n",
    "            \"EE.VSUBS.S32.ST.INCP\": InstructionDescriptor(\"EE.VSUBS.S32.ST.INCP qv, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector subtraction (saturate) + store\"),\n",
    "            \n",
    "            \"EE.VMUL.S8\": InstructionDescriptor(\"EE.VMUL.S8 qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate)\"),\n",
    "            \"EE.VMUL.S8.LD.INCP\": InstructionDescriptor(\"EE.VMUL.S8.LD.INCP qu, as, qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate) + load\"),\n",
    "            \"EE.VMUL.S8.ST.INCP\": InstructionDescriptor(\"EE.VMUL.S8.ST.INCP qu, as, qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate) + store\"),\n",
    "            \"EE.VMUL.S16\": InstructionDescriptor(\"EE.VMUL.S16 qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate)\"),\n",
    "            \"EE.VMUL.S16.LD.INCP\": InstructionDescriptor(\"EE.VMUL.S16.LD.INCP qu, as, qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate) + load\"),\n",
    "            \"EE.VMUL.S16.ST.INCP\": InstructionDescriptor(\"EE.VMUL.S16.ST.INCP qu, as, qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate) + store\"),\n",
    "            \"EE.VMUL.U8\": InstructionDescriptor(\"EE.VMUL.U8 qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate)\"),\n",
    "            \"EE.VMUL.U8.LD.INCP\": InstructionDescriptor(\"EE.VMUL.U8.LD.INCP qu, as, qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate) + load\"),\n",
    "            \"EE.VMUL.U8.ST.INCP\": InstructionDescriptor(\"EE.VMUL.U8.ST.INCP qu, as, qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate) + store\"),\n",
    "            \"EE.VMUL.U16\": InstructionDescriptor(\"EE.VMUL.U16 qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate)\"),\n",
    "            \"EE.VMUL.U16.LD.INCP\": InstructionDescriptor(\"EE.VMUL.U16.LD.INCP qu, as, qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate) + load\"),\n",
    "            \"EE.VMUL.U16.ST.INCP\": InstructionDescriptor(\"EE.VMUL.U16.ST.INCP qu, as, qz, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply with right shift by SAR (truncate) + store\"),\n",
    "            \n",
    "            \"EE.CMUL.S16.w1\": [],\n",
    "            \"EE.VMULAS.S8.ACCX\": InstructionDescriptor(\"EE.VMULAS.S8.ACCX qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate)\"),\n",
    "            \"EE.VMULAS.S8.ACCX.LD.IP\": InstructionDescriptor(\"EE.VMULAS.S8.ACCX.LD.IP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S8.ACCX.LD.IP.QUP\": InstructionDescriptor(\"EE.VMULAS.S8.ACCX.LD.IP.QUP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S8.ACCX.LD.XP\": InstructionDescriptor(\"EE.VMULAS.S8.ACCX.LD.XP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S8.ACCX.LD.XP.QUP\": InstructionDescriptor(\"EE.VMULAS.S8.ACCX.LD.XP.QUP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S8.QACC\": InstructionDescriptor(\"EE.VMULAS.S8.QACC qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate)\"),\n",
    "            \"EE.VMULAS.S8.QACC.LD.IP\": InstructionDescriptor(\"EE.VMULAS.S8.QACC.LD.IP qu, as, imm16, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S8.QACC.LD.IP.QUP\": InstructionDescriptor(\"EE.VMULAS.S8.QACC.LD.IP.QUP qu, as, imm16, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S8.QACC.LD.XP\": InstructionDescriptor(\"EE.VMULAS.S8.QACC.LD.IP qu, as, ad, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S8.QACC.LD.XP.QUP\": InstructionDescriptor(\"EE.VMULAS.S8.QACC.LD.IP.QUP qu, as, ad, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S8.QACC.LDBC.INCP\": InstructionDescriptor(\"EE.VMULAS.S8.QACC.LDBC.INCP qu, as, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load and broadcast\"),\n",
    "            \"EE.VMULAS.S8.QACC.LDBC.INCP.QUP\": InstructionDescriptor(\"EE.VMULAS.S8.QACC.LDBC.INCP.QUP qu, as, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load and broadcast\"),\n",
    "            \"EE.VMULAS.S16.ACCX\": InstructionDescriptor(\"EE.VMULAS.S16.ACCX qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate)\"),\n",
    "            \"EE.VMULAS.S16.ACCX.LD.IP\": InstructionDescriptor(\"EE.VMULAS.S16.ACCX.LD.IP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S16.ACCX.LD.IP.QUP\": InstructionDescriptor(\"EE.VMULAS.S16.ACCX.LD.IP.QUP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S16.ACCX.LD.XP\": InstructionDescriptor(\"EE.VMULAS.S16.ACCX.LD.XP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S16.ACCX.LD.XP.QUP\": InstructionDescriptor(\"EE.VMULAS.S16.ACCX.LD.XP.QUP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S16.QACC\": InstructionDescriptor(\"EE.VMULAS.S16.QACC qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate)\"),\n",
    "            \"EE.VMULAS.S16.QACC.LD.IP\": InstructionDescriptor(\"EE.VMULAS.S16.QACC.LD.IP qu, as, imm16, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S16.QACC.LD.IP.QUP\": InstructionDescriptor(\"EE.VMULAS.S16.QACC.LD.IP.QUP qu, as, imm16, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S16.QACC.LD.XP\": InstructionDescriptor(\"EE.VMULAS.S16.QACC.LD.IP qu, as, ad, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S16.QACC.LD.XP.QUP\": InstructionDescriptor(\"EE.VMULAS.S16.QACC.LD.IP.QUP qu, as, ad, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.S16.QACC.LDBC.INCP\": InstructionDescriptor(\"EE.VMULAS.S16.QACC.LDBC.INCP qu, as, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load and broadcast\"),\n",
    "            \"EE.VMULAS.S16.QACC.LDBC.INCP.QUP\": InstructionDescriptor(\"EE.VMULAS.S16.QACC.LDBC.INCP.QUP qu, as, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load and broadcast\"),\n",
    "            \"EE.VMULAS.U8.ACCX\": InstructionDescriptor(\"EE.VMULAS.U8.ACCX qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate)\"),\n",
    "            \"EE.VMULAS.U8.ACCX.LD.IP\": InstructionDescriptor(\"EE.VMULAS.U8.ACCX.LD.IP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U8.ACCX.LD.IP.QUP\": InstructionDescriptor(\"EE.VMULAS.U8.ACCX.LD.IP.QUP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U8.ACCX.LD.XP\": InstructionDescriptor(\"EE.VMULAS.U8.ACCX.LD.XP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U8.ACCX.LD.XP.QUP\": InstructionDescriptor(\"EE.VMULAS.U8.ACCX.LD.XP.QUP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U8.QACC\": InstructionDescriptor(\"EE.VMULAS.U8.QACC qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate)\"),\n",
    "            \"EE.VMULAS.U8.QACC.LD.IP\": InstructionDescriptor(\"EE.VMULAS.U8.QACC.LD.IP qu, as, imm16, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U8.QACC.LD.IP.QUP\": InstructionDescriptor(\"EE.VMULAS.U8.QACC.LD.IP.QUP qu, as, imm16, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U8.QACC.LD.XP\": InstructionDescriptor(\"EE.VMULAS.U8.QACC.LD.IP qu, as, ad, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U8.QACC.LD.XP.QUP\": InstructionDescriptor(\"EE.VMULAS.U8.QACC.LD.IP.QUP qu, as, ad, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U8.QACC.LDBC.INCP\": InstructionDescriptor(\"EE.VMULAS.U8.QACC.LDBC.INCP qu, as, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load and broadcast\"),\n",
    "            \"EE.VMULAS.U8.QACC.LDBC.INCP.QUP\": InstructionDescriptor(\"EE.VMULAS.U8.QACC.LDBC.INCP.QUP qu, as, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load and broadcast\"),\n",
    "            \"EE.VMULAS.U16.ACCX\": InstructionDescriptor(\"EE.VMULAS.U16.ACCX qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate)\"),\n",
    "            \"EE.VMULAS.U16.ACCX.LD.IP\": InstructionDescriptor(\"EE.VMULAS.U16.ACCX.LD.IP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U16.ACCX.LD.IP.QUP\": InstructionDescriptor(\"EE.VMULAS.U16.ACCX.LD.IP.QUP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U16.ACCX.LD.XP\": InstructionDescriptor(\"EE.VMULAS.U16.ACCX.LD.XP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U16.ACCX.LD.XP.QUP\": InstructionDescriptor(\"EE.VMULAS.U16.ACCX.LD.XP.QUP qu, as, -512..496, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U16.QACC\": InstructionDescriptor(\"EE.VMULAS.U16.QACC qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate)\"),\n",
    "            \"EE.VMULAS.U16.QACC.LD.IP\": InstructionDescriptor(\"EE.VMULAS.U16.QACC.LD.IP qu, as, imm16, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U16.QACC.LD.IP.QUP\": InstructionDescriptor(\"EE.VMULAS.U16.QACC.LD.IP.QUP qu, as, imm16, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U16.QACC.LD.XP\": InstructionDescriptor(\"EE.VMULAS.U16.QACC.LD.IP qu, as, ad, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U16.QACC.LD.XP.QUP\": InstructionDescriptor(\"EE.VMULAS.U16.QACC.LD.IP.QUP qu, as, ad, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load\"),\n",
    "            \"EE.VMULAS.U16.QACC.LDBC.INCP\": InstructionDescriptor(\"EE.VMULAS.U16.QACC.LDBC.INCP qu, as, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load and broadcast\"),\n",
    "            \"EE.VMULAS.U16.QACC.LDBC.INCP.QUP\": InstructionDescriptor(\"EE.VMULAS.U16.QACC.LDBC.INCP.QUP qu, as, qx, qy\", InstructionFormat(\"EE\"), \"Vector multiply and accumulate (saturate) + load and broadcast\"),\n",
    "            \n",
    "            \"EE.SMULAS.Sn16.QACC.w4\": [],\n",
    "            \"EE.SRCMB.Sn16.QACC\": [],\n",
    "            \"EE.SRS.ACCX\": [],\n",
    "            \"EE.VRELU.S8\": InstructionDescriptor(\"EE.VRELU.S8 qz, qx, qy, ay\", InstructionFormat(\"EE\"), \"Vector RELU\"),\n",
    "            \"EE.VRELU.S16\": InstructionDescriptor(\"EE.VRELU.S16 qz, qx, qy, ay\", InstructionFormat(\"EE\"), \"Vector RELU\"),\n",
    "            \"EE.VPRELU.S8\": InstructionDescriptor(\"EE.VPRELU.S8 qz, qx, qy, ay\", InstructionFormat(\"EE\"), \"Vector PRELU\"),\n",
    "            \"EE.VPRELU.S16\": InstructionDescriptor(\"EE.VPRELU.S16 qz, qx, qy, ay\", InstructionFormat(\"EE\"), \"Vector PRELU\"),\n",
    "            \"EE.VMAX.S8\": InstructionDescriptor(\"EE.VMAX.S8 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector maximum\"),\n",
    "            \"EE.VMAX.S8.LD.INCP\": InstructionDescriptor(\"EE.VMAX.S8.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector maximum + load\"),\n",
    "            \"EE.VMAX.S8.ST.INCP\": InstructionDescriptor(\"EE.VMAX.S8.ST.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector maximum + store\"),\n",
    "            \"EE.VMAX.S16\": InstructionDescriptor(\"EE.VMAX.S16 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector maximum\"),\n",
    "            \"EE.VMAX.S16.LD.INCP\": InstructionDescriptor(\"EE.VMAX.S16.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector maximum + load\"),\n",
    "            \"EE.VMAX.S16.ST.INCP\": InstructionDescriptor(\"EE.VMAX.S16.ST.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector maximum + store\"),\n",
    "            \"EE.VMAX.S32\": InstructionDescriptor(\"EE.VMAX.S32 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector maximum\"),\n",
    "            \"EE.VMAX.S32.LD.INCP\": InstructionDescriptor(\"EE.VMAX.S32.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector maximum + load\"),\n",
    "            \"EE.VMAX.S32.ST.INCP\": InstructionDescriptor(\"EE.VMAX.S32.ST.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector maximum + store\"),\n",
    "            \"EE.VMIN.S8\": InstructionDescriptor(\"EE.VMIN.S8 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector minimum\"),\n",
    "            \"EE.VMIN.S8.LD.INCP\": InstructionDescriptor(\"EE.VMIN.S8.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector minimum + load\"),\n",
    "            \"EE.VMIN.S8.ST.INCP\": InstructionDescriptor(\"EE.VMIN.S8.ST.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector minimum + store\"),\n",
    "            \"EE.VMIN.S16\": InstructionDescriptor(\"EE.VMIN.S16 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector minimum\"),\n",
    "            \"EE.VMIN.S16.LD.INCP\": InstructionDescriptor(\"EE.VMIN.S16.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector minimum + load\"),\n",
    "            \"EE.VMIN.S16.ST.INCP\": InstructionDescriptor(\"EE.VMIN.S16.ST.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector minimum + store\"),\n",
    "            \"EE.VMIN.S32\": InstructionDescriptor(\"EE.VMIN.S32 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector minimum\"),\n",
    "            \"EE.VMIN.S32.LD.INCP\": InstructionDescriptor(\"EE.VMIN.S32.LD.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector minimum + load\"),\n",
    "            \"EE.VMIN.S32.ST.INCP\": InstructionDescriptor(\"EE.VMIN.S32.ST.INCP qu, as, qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector minimum + store\"),\n",
    "            \n",
    "            \"EE.VCMP.EQ.S8\": InstructionDescriptor(\"EE.VCMP.EQ.S8 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector compare equal\"), \n",
    "            \"EE.VCMP.EQ.S16\": InstructionDescriptor(\"EE.VCMP.EQ.S16 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector compare equal\"), \n",
    "            \"EE.VCMP.EQ.S32\": InstructionDescriptor(\"EE.VCMP.EQ.S32 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector compare equal\"), \n",
    "            \"EE.VCMP.GT.S8\": InstructionDescriptor(\"EE.VCMP.GT.S8 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector compare greater than\"), \n",
    "            \"EE.VCMP.GT.S16\": InstructionDescriptor(\"EE.VCMP.GT.S16 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector compare greater than\"), \n",
    "            \"EE.VCMP.GT.S32\": InstructionDescriptor(\"EE.VCMP.GT.S32 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector compare greater than\"), \n",
    "            \"EE.VCMP.LT.S8\": InstructionDescriptor(\"EE.VCMP.LT.S8 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector compare less than\"), \n",
    "            \"EE.VCMP.LT.S16\": InstructionDescriptor(\"EE.VCMP.LT.S16 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector compare less than\"), \n",
    "            \"EE.VCMP.LT.S32\": InstructionDescriptor(\"EE.VCMP.LT.S32 qa, qx, qy\", InstructionFormat(\"EE\"), \"Vector compare less than\"), \n",
    "            \"EE.ORQ\": [],\n",
    "            \"EE.XORQ\": [],\n",
    "            \"EE.ANDQ\": [],\n",
    "            \"EE.NOTQ\": [],\n",
    "            \"EE.SRC.Q\": [],\n",
    "            \"EE.SRC.Q.QUP\": [],\n",
    "            \"EE.SRC.Q.LD.p\": [],\n",
    "            \"EE.SLCI.2Q\": [],\n",
    "            \"EE.SLCXXP.2Q\": [],\n",
    "            \"EE.SRCI.2Q\": [],\n",
    "            \"EE.SRCXXP.2Q\": [],\n",
    "            \"EE.SRCQ.128.ST.INCP\": [],\n",
    "            \"EE.VSR.32\": [],\n",
    "            \"EE.VSL.32\": [],\n",
    "            \"EE.FFT.R2BF.S16\": [],\n",
    "            \"EE.FFT.R2BF.S16.ST.INCP\": [],\n",
    "            \"EE.FFT.CMUL.S16.w5\": [],\n",
    "            \"EE.BITREV\": [],\n",
    "            \"EE.FFT.AMS.S16.w6\": [],\n",
    "            \"EE.FFT.VST.R32.DECP\": [],\n",
    "            \"EE.WR_MASK_GPIO_OUT\": [],\n",
    "            \"EE.SET_BIT_GPIO_OUT\": [],\n",
    "            \"EE.CLR_BIT_GPIO_OUT\": [],\n",
    "            \"EE.GET_GPIO_IN\": [],\n",
    "            \"!DUMPS8\": InstructionDescriptor(\"!DUMPS8 *ar\", InstructionFormat(), \"Emulator dump vector of signed 8 bit\"),\n",
    "            \"!DUMPU8\": InstructionDescriptor(\"!DUMPU8 *ar\", InstructionFormat(), \"Emulator dump vector of unsigned 8 bit\"),\n",
    "            \"!DUMPX8\": InstructionDescriptor(\"!DUMPX8 *ar\", InstructionFormat(), \"Emulator dump vector of unsigned 8 bit in hex\"),\n",
    "            \"!DUMPS16\": InstructionDescriptor(\"!DUMPS16 *ar\", InstructionFormat(), \"Emulator dump vector of signed 16 bit\"),\n",
    "            \"!DUMPU16\": InstructionDescriptor(\"!DUMPU16 *ar\", InstructionFormat(), \"Emulator dump vector of unsigned 16 bit\"),\n",
    "            \"!DUMPX16\": InstructionDescriptor(\"!DUMPX16 *ar\", InstructionFormat(), \"Emulator dump vector of unsigned 16 bit in hex\"),\n",
    "            \"!DUMPS32\": InstructionDescriptor(\"!DUMPS32 *ar\", InstructionFormat(), \"Emulator dump vector of signed 32 bit\"),\n",
    "            \"!DUMPU32\": InstructionDescriptor(\"!DUMPU32 *ar\", InstructionFormat(), \"Emulator dump vector of unsigned 32 bit\"),\n",
    "            \"!DUMPX32\": InstructionDescriptor(\"!DUMPX32 *ar\", InstructionFormat(), \"Emulator dump vector of unsigned 32 bit in hex\"),\n",
    "            \n",
    "        }\n",
    "\n",
    "    def _dumps8(self, *regs):\n",
    "        for r in regs:\n",
    "            data = self.find_register(r).s8vec\n",
    "            print(r + \": [\" + \", \".join(f\"{d:3d}\" for d in data), end=\"] \")\n",
    "        print()\n",
    "\n",
    "    def _dumpu8(self, *regs):\n",
    "        for r in regs:\n",
    "            data = self.find_register(r).u8vec\n",
    "            print(r + \": [\" + \", \".join(f\"{d:3d}\" for d in data), end=\"] \")\n",
    "        print()\n",
    "    \n",
    "    def _dumpx8(self, *regs):\n",
    "        for r in regs:\n",
    "            data = self.find_register(r).u8vec\n",
    "            print(r + \": [\" + \", \".join(f\"{d:02X}\" for d in data), end=\"] \")\n",
    "        print()\n",
    "    \n",
    "    def _dumps16(self, *regs):\n",
    "        for r in regs:\n",
    "            data = self.find_register(r).s16vec\n",
    "            print(r + \": [\" + \", \".join(f\"{d:5d}\" for d in data), end=\"] \")\n",
    "        print()\n",
    "\n",
    "    def _dumpu16(self, *regs):\n",
    "        for r in regs:\n",
    "            data = self.find_register(r).u16vec\n",
    "            print(r + \": [\" + \", \".join(f\"{d:5d}\" for d in data), end=\"] \")\n",
    "        print()\n",
    "    \n",
    "    def _dumpx16(self, *regs):\n",
    "        for r in regs:\n",
    "            data = self.find_register(r).u16vec\n",
    "            print(r + \": [\" + \", \".join(f\"{d:04X}\" for d in data), end=\"] \")\n",
    "        print()\n",
    "        \n",
    "    def _dumps32(self, *regs):\n",
    "        for r in regs:\n",
    "            data = self.find_register(r).s32vec\n",
    "            print(r + \": [\" + \", \".join(f\"{d:10d}\" for d in data), end=\"] \")\n",
    "        print()\n",
    "\n",
    "    def _dumpu32(self, *regs):\n",
    "        for r in regs:\n",
    "            data = self.find_register(r).u32vec\n",
    "            print(r + \": [\" + \", \".join(f\"{d:10d}\" for d in data), end=\"] \")\n",
    "        print()\n",
    "    \n",
    "    def _dumpx32(self, *regs):\n",
    "        for r in regs:\n",
    "            data = self.find_register(r).u32vec\n",
    "            print(r + \": [\" + \", \".join(f\"{d:08X}\" for d in data), end=\"] \")\n",
    "        print()\n",
    "\n",
    "    def _ld_incp(self, u, s):\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFF0\n",
    "        self.find_register(u).copy(self.parent.memory[aligned:aligned+16])\n",
    "        self.find_register(s).uint = address + 16\n",
    "\n",
    "    def _st_incp(self, v, s):\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFF0\n",
    "        vec = self.find_register(v).u8vec\n",
    "        for i in range(0, 16):\n",
    "            self.parent.memory[address + i] = vec[i]\n",
    "        self.find_register(s).uint = address + 16\n",
    "\n",
    "    def _ee_vmul_u8(self, z, x, y):\n",
    "        xdata = self.find_register(x).u8vec\n",
    "        ydata = self.find_register(y).u8vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u8vec = [((x*y) >> sar) & 0xFF for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vmul_u8_ld_incp(self, u, s, z, x, y):\n",
    "        xdata = self.find_register(x).u8vec\n",
    "        ydata = self.find_register(y).u8vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u8vec = [((x*y) >> sar) & 0xFF for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "\n",
    "    def _ee_vmul_u8_st_incp(self, u, s, z, x, y):\n",
    "        xdata = self.find_register(x).u8vec\n",
    "        ydata = self.find_register(y).u8vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u8vec = [((x*y) >> sar) & 0xFF for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "    \n",
    "    def _ee_vmul_u16(self, z, x, y):\n",
    "        xdata = self.find_register(x).u16vec\n",
    "        ydata = self.find_register(y).u16vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u16vec = [((x*y) >> sar) & 0xFFFF for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vmul_u16_ld_incp(self, u, s, z, x, y):\n",
    "        xdata = self.find_register(x).u16vec\n",
    "        ydata = self.find_register(y).u16vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u16vec = [((x*y) >> sar) & 0xFFFF for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "\n",
    "    def _ee_vmul_u16_st_incp(self, u, s, z, x, y):\n",
    "        xdata = self.find_register(x).u16vec\n",
    "        ydata = self.find_register(y).u16vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u16vec = [((x*y) >> sar) & 0xFFFF for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "    \n",
    "    def _ee_vmul_s8(self, z, x, y):\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u8vec = [((x*y) >> sar) & 0xFF for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vmul_s8_ld_incp(self, u, s, z, x, y):\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u8vec = [((x*y) >> sar) & 0xFF for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "\n",
    "    def _ee_vmul_s8_st_incp(self, u, s, z, x, y):\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u8vec = [((x*y) >> sar) & 0xFF for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "    \n",
    "    def _ee_vmul_s16(self, z, x, y):\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u16vec = [((x*y) >> sar) & 0xFFFF for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vmul_s16_ld_incp(self, u, s, z, x, y):\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u16vec = [((x*y) >> sar) & 0xFFFF for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "\n",
    "    def _ee_vmul_s16_st_incp(self, u, s, z, x, y):\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        sar = self.find_register(\"SAR\").uint\n",
    "        self.find_register(z).u16vec = [((x*y) >> sar) & 0xFFFF for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "    \n",
    "    def _ee_vld_128_ip(self, u, s, i):\n",
    "        i = int(i)\n",
    "        assert i & 0xF == 0\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFF0\n",
    "        self.find_register(u).copy(self.parent.memory[aligned:aligned+16])\n",
    "        self.find_register(s).uint = address + i\n",
    "    \n",
    "    def _ee_vld_128_xp(self, u, s, d):\n",
    "        i = self.find_register(d).int\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFF0\n",
    "        self.find_register(u).copy(self.parent.memory[aligned:aligned+16])\n",
    "        self.find_register(s).uint = address + i\n",
    "\n",
    "    def _ee_vld_h_64_ip(self, u, s, i):\n",
    "        i = int(i)\n",
    "        assert i & 0x7 == 0\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFF8\n",
    "        self.find_register(u).copy(self.parent.memory[aligned:aligned+8], offset=8)\n",
    "        self.find_register(s).uint = address + i\n",
    "\n",
    "    def _ee_vld_h_64_xp(self, u, s, d):\n",
    "        i = self.find_register(d).int\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFF8\n",
    "        self.find_register(u).copy(self.parent.memory[aligned:aligned+8], offset=8)\n",
    "        self.find_register(s).uint = address + i\n",
    "    \n",
    "    def _ee_vld_l_64_ip(self, u, s, i):\n",
    "        i = int(i)\n",
    "        assert i & 0x7 == 0\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFF8\n",
    "        self.find_register(u).copy(self.parent.memory[aligned:aligned+8], offset=0)\n",
    "        self.find_register(s).uint = address + i\n",
    "\n",
    "    def _ee_vld_l_64_xp(self, u, s, d):\n",
    "        i = self.find_register(d).int\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFF8\n",
    "        self.find_register(u).copy(self.parent.memory[aligned:aligned+8], offset=0)\n",
    "        self.find_register(s).uint = address + i\n",
    "\n",
    "    def _ee_vldbc_8(self, u, s):\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address\n",
    "        u8 = self.parent.memory[aligned]\n",
    "        v = [u8] * 16 \n",
    "        self.find_register(u).u8vec = v\n",
    "        \n",
    "    def _ee_vldbc_8_ip(self, u, s, i):\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address\n",
    "        u8 = self.parent.memory[aligned]\n",
    "        v = [u8] * 16 \n",
    "        self.find_register(u).u8vec = v\n",
    "        self.find_register(s).uint = address + i\n",
    "\n",
    "    def _ee_vldbc_8_xp(self, u, s, d):\n",
    "        i = self.find_register(d).uint\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address\n",
    "        u8 = self.parent.memory[aligned]\n",
    "        v = [u8] * 16 \n",
    "        self.find_register(u).u8vec = v\n",
    "        self.find_register(s).uint = address + i\n",
    "\n",
    "    def _ee_vldbc_16(self, u, s):\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFFE\n",
    "        l = self.parent.memory[aligned]\n",
    "        h = self.parent.memory[aligned+1]\n",
    "        u16 = l | (h << 8)\n",
    "        v = [u16] * 8 \n",
    "        self.find_register(u).u16vec = v\n",
    "        \n",
    "    def _ee_vldbc_16_ip(self, u, s, i):\n",
    "        assert i & 0x1 == 0\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFFE\n",
    "        l = self.parent.memory[aligned]\n",
    "        h = self.parent.memory[aligned+1]\n",
    "        u16 = l | (h << 8)\n",
    "        v = [u16] * 8 \n",
    "        self.find_register(u).u16vec = v\n",
    "        self.find_register(s).uint = address + i\n",
    "\n",
    "    def _ee_vldbc_16_xp(self, u, s, d):\n",
    "        i = self.find_register(d).uint\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFFE\n",
    "        l = self.parent.memory[aligned]\n",
    "        h = self.parent.memory[aligned+1]\n",
    "        u16 = l | (h << 8)\n",
    "        v = [u16] * 8\n",
    "        self.find_register(u).u16vec = v\n",
    "        self.find_register(s).uint = address + i\n",
    "    \n",
    "    def _ee_vldbc_32(self, u, s):\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFFC\n",
    "        ll = self.parent.memory[aligned]\n",
    "        lh = self.parent.memory[aligned+1]\n",
    "        hl = self.parent.memory[aligned+2]\n",
    "        hh = self.parent.memory[aligned+3]\n",
    "        u32 = ll | (lh << 8) | (hl << 16) | (hh << 24) \n",
    "        v = [u32] * 4 \n",
    "        self.find_register(u).u32vec = v\n",
    "        \n",
    "    def _ee_vldbc_16_ip(self, u, s, i):\n",
    "        assert i & 0x1 == 0\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFFC\n",
    "        ll = self.parent.memory[aligned]\n",
    "        lh = self.parent.memory[aligned+1]\n",
    "        hl = self.parent.memory[aligned+2]\n",
    "        hh = self.parent.memory[aligned+3]\n",
    "        u32 = ll | (lh << 8) | (hl << 16) | (hh << 24) \n",
    "        v = [u32] * 4 \n",
    "        self.find_register(u).u32vec = v\n",
    "        self.find_register(s).uint = address + i\n",
    "\n",
    "    def _ee_vldbc_16_xp(self, u, s, d):\n",
    "        i = self.find_register(d).uint\n",
    "        address = self.find_register(s).uint\n",
    "        aligned = address & 0xFFFFFFFC\n",
    "        ll = self.parent.memory[aligned]\n",
    "        lh = self.parent.memory[aligned+1]\n",
    "        hl = self.parent.memory[aligned+2]\n",
    "        hh = self.parent.memory[aligned+3]\n",
    "        u32 = ll | (lh << 8) | (hl << 16) | (hh << 24) \n",
    "        v = [u32] * 4 \n",
    "        self.find_register(u).u32vec = v\n",
    "        self.find_register(s).uint = address + i\n",
    "        \n",
    "    def _ee_vadds_s8(self, a, x, y):\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [min(max(x+y,-128),127) for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vadds_s8_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [min(max(x+y,-128),127) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vadds_s8_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [min(max(x+y,-128),127) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vadds_s16(self, a, x, y):\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [min(max(x+y,-(1<<15)),(1<<15)-1) for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vadds_s16_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [min(max(x+y,-(1<<15)),(1<<15)-1) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vadds_s16_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [min(max(x+y,-(1<<15)),(1<<15)-1) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vadds_s32(self, a, x, y):\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [min(max(x+y,-(1<<31)),(1<<31)-1) for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vadds_s32_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [min(max(x+y,-(1<<31)),(1<<31)-1) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vadds_s32_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [min(max(x+y,-(1<<31)),(1<<31)-1) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vsubs_s8(self, a, x, y):\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [min(max(x-y,-128),127) for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vsubs_s8_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [min(max(x-y,-128),127) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vsubs_s8_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [min(max(x-y,-128),127) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vsubs_s16(self, a, x, y):\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [min(max(x-y,-(1<<15)),(1<<15)-1) for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vsubs_s16_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [min(max(x-y,-(1<<15)),(1<<15)-1) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vsubs_s16_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [min(max(x-y,-(1<<15)),(1<<15)-1) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vsubs_s32(self, a, x, y):\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [min(max(x-y,-(1<<31)),(1<<31)-1) for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vsubs_s32_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [min(max(x-y,-(1<<31)),(1<<31)-1) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vsubs_s32_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [min(max(x-y,-(1<<31)),(1<<31)-1) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vmin_s8(self, a, x, y):\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [min(x,y) for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vmin_s8_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [min(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vmin_s8_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [min(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vmin_s16(self, a, x, y):\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [min(x,y) for x,y in zip(xdata, ydata)]\n",
    "        \n",
    "    def _ee_vmin_s16_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [min(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vmin_s16_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [min(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vmin_s32(self, a, x, y):\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [min(x,y) for x,y in zip(xdata, ydata)]\n",
    "        \n",
    "    def _ee_vmin_s32_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [min(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vmin_s32_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [min(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vmax_s8(self, a, x, y):\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [max(x,y) for x,y in zip(xdata, ydata)]\n",
    "\n",
    "    def _ee_vmax_s8_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [max(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vmax_s8_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s8vec\n",
    "        ydata = self.find_register(y).s8vec\n",
    "        self.find_register(a).s8vec = [max(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vmax_s16(self, a, x, y):\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [max(x,y) for x,y in zip(xdata, ydata)]\n",
    "        \n",
    "    def _ee_vmax_s16_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [max(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vmax_s16_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s16vec\n",
    "        ydata = self.find_register(y).s16vec\n",
    "        self.find_register(a).s16vec = [max(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "    def _ee_vmax_s32(self, a, x, y):\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [max(x,y) for x,y in zip(xdata, ydata)]\n",
    "        \n",
    "    def _ee_vmax_s32_ld_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [max(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._ld_incp(u, s)\n",
    "    \n",
    "    def _ee_vmax_s32_st_incp(self, u, s, a, x, y):\n",
    "        assert u != a\n",
    "        xdata = self.find_register(x).s32vec\n",
    "        ydata = self.find_register(y).s32vec\n",
    "        self.find_register(a).s32vec = [max(x,y) for x,y in zip(xdata, ydata)]\n",
    "        self._st_incp(u, s)\n",
    "\n",
    "core = CoreInstructionSet()\n",
    "core.extend(MAC16Option())\n",
    "core.extend(WindowedRegisterOption())\n",
    "core.extend(ESP32S3ExtensionOption())\n",
    "\n",
    "for i in range(16): core.memory[256+i] = i\n",
    "\n",
    "code = \"\"\"\n",
    "movi a14, 10\n",
    "movi a15, 128\n",
    "entrypoint:\n",
    "    l8ui a2, a15, 0\n",
    "    addi a2, a2, 1\n",
    "    s8i a2, a15, 0\n",
    "    addi a14, a14, -1\n",
    "    !dumpx a2, a14, q0\n",
    "    bgei a14, 1, entrypoint\n",
    "l8ui a2, a15, 0\n",
    "movi a12, 256\n",
    "ee.vld.128.ip q0, a12, 16\n",
    "ee.vadds.s8.st.incp q0, a15, q1, q0, q0\n",
    "!dumpx8 q0\n",
    "!dumpx8 q1\n",
    "!dumpu16 q0\n",
    "!dumpu16 q1\n",
    "!dumps32 q0\n",
    "!dumpS32 q1\n",
    "addi a15, a15, -16\n",
    "ee.vadds.s32.ld.incp q0, a15, q2, q1, q1\n",
    "!dumpx a2, a15\n",
    "!dumps32 q1\n",
    "!dumps32 q2\n",
    "\"\"\"\n",
    "debug = True\n",
    "core.add_code(code)\n",
    "while True:\n",
    "    if debug:\n",
    "        core.step()\n",
    "        continue\n",
    "    else:\n",
    "        try: core.step()\n",
    "        except Exception as e: \n",
    "            print(e)\n",
    "            break\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bd8c9b7f-002d-4fd4-a2f3-57c117faa50c",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "8a2c6ab1-1eba-4e9d-b9ce-94d3b5d50d33",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
