# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab12.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab12.gen/sources_1/ip/vgaram/sim/vgaram.v" \
"../../../../lab12.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../lab12.gen/sources_1/ip/mem/sim/mem.v" \
"../../../../lab12.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../lab12.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../lab12.srcs/sources_1/new/CPUinAll.v" \
"../../../../lab12.srcs/sources_1/new/bcd7seg.v" \
"../../../../lab12.srcs/sources_1/imports/sevenseg/clkgen.v" \
"../../../../lab12.srcs/sources_1/new/decode38.v" \
"../../../../lab12.srcs/sources_1/new/kbd_buffer.v" \
"../../../../lab12.srcs/sources_1/imports/new/keyboard.v" \
"../../../../lab12.srcs/sources_1/new/lab12.v" \
"../../../../lab12.srcs/sources_1/new/mydmem.v" \
"../../../../lab12.srcs/sources_1/new/read_vga_data.v" \
"../../../../lab12.srcs/sources_1/new/sevenseg.v" \
"../../../../lab12.srcs/sources_1/new/vga_ctrl.v" \
"../../../../lab12.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
