Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue May 07 17:58:04 2024

drc -z main_schema.ncd main_schema.pcf

WARNING:PhysDesignRules:367 - The signal <DIVIDE_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
