// Seed: 3745168019
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.id_13 = 0;
  logic id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd37,
    parameter id_7 = 32'd98
) (
    input uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wor _id_6,
    input uwire _id_7,
    input tri id_8,
    output tri id_9[1  -  id_6 : 1],
    output tri0 id_10[id_7 : 1  -  1],
    output tri1 id_11,
    input tri0 id_12,
    output tri0 id_13
);
  struct packed {id_15 id_16;} id_17;
  module_0 modCall_1 (
      id_17,
      id_16,
      id_15
  );
endmodule
