// Seed: 4188129723
module module_0 (
    input wor id_0,
    input wor id_1,
    output wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    output uwire id_7,
    input uwire id_8
);
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5,
    output uwire id_6,
    input uwire id_7,
    output tri0 id_8,
    output tri1 id_9,
    output wire id_10,
    output tri1 id_11,
    output tri0 id_12,
    output supply0 id_13,
    input tri1 id_14,
    output tri0 id_15,
    output tri id_16,
    output tri0 id_17,
    input tri0 id_18,
    input wor id_19,
    input tri1 id_20
);
  uwire id_22, id_23, id_24, id_25, id_26, id_27 = 1 ? 1 : id_25;
  module_0(
      id_20, id_0, id_10, id_14, id_14, id_19, id_3, id_15, id_20
  );
endmodule
