(PCB Devices_Select3
 (parser
  (host_cad ARES)
  (host_version 8.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -142.51759 -60.11760 -95.03600 64.01760))
  (boundary (path signal 0.20320 -142.39059 -59.99060 -95.16300 -59.99060 -95.16300 63.89060
   -142.39059 63.89060 -142.39059 -59.99060))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction orthogonal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
    PS4
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.38100 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "MYCONSIL-40_B_J1" (place J1 -137.54240 44.72620 front -90))
  (component "MYCONSIL-6_EX1" (place EX1 -137.50760 60.01620 front -90))
  (component "ARDUINO-SIL8_J_DATA" (place J_DATA -133.20000 -21.40000 front -90))
  (component "MYCONSIL-6_EX2" (place EX2 -133.41820 59.99080 front -90))
  (component "MYCONSIL-6_SP2" (place SP2 -133.24041 -41.68540 front -90))
  (component DIL16_U1 (place U1 -112.20000 -50.80000 front -270))
  (component DIL14_U2 (place U2 -118.30000 -3.90000 front -270))
  (component DIL14_U3 (place U3 -103.80000 -3.76000 front -270))
  (component DIL16_U4 (place U4 -113.10000 39.60000 front -270))
  (component "ARDUINO-SIL8_J2" (place J2 -128.15959 -54.43460 front -270))
  (component "ARDUINO-SIL8_J3" (place J3 -127.70000 42.10000 front -270))
  (component CAP10_C1 (place C1 -118.55005 34.53823 front -180))
  (component CAP10_C2 (place C2 -123.40000 -9.00000 front 180))
  (component CAP10_C3 (place C3 -108.80000 -9.30000 front -180))
  (component CAP10_C4 (place C4 -117.20000 -56.50000 front -180))
 )
 (library
  (image "MYCONSIL-40_B_J1" (side front)
   (outline (rect TOP -1.37160 -2.00660 101.35160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.20000 0.00000)
   (pin PS0 (rotate 0) 7 17.74000 0.00000)
   (pin PS0 (rotate 0) 8 20.28000 0.00000)
   (pin PS0 (rotate 0) 9 22.82000 0.00000)
   (pin PS0 (rotate 0) 10 25.36000 0.00000)
   (pin PS0 (rotate 0) 11 27.90000 0.00000)
   (pin PS0 (rotate 0) 12 30.50000 0.00000)
   (pin PS0 (rotate 0) 13 33.04000 0.00000)
   (pin PS0 (rotate 0) 14 35.58000 0.00000)
   (pin PS0 (rotate 0) 15 38.12000 0.00000)
   (pin PS0 (rotate 0) 16 40.66000 0.00000)
   (pin PS0 (rotate 0) 17 43.20000 0.00000)
   (pin PS0 (rotate 0) 18 45.80000 0.00000)
   (pin PS0 (rotate 0) 19 48.34000 0.00000)
   (pin PS0 (rotate 0) 20 50.88000 0.00000)
   (pin PS0 (rotate 0) 21 53.42000 0.00000)
   (pin PS0 (rotate 0) 22 55.96000 0.00000)
   (pin PS0 (rotate 0) 23 58.50000 0.00000)
   (pin PS0 (rotate 0) 24 61.00000 0.00000)
   (pin PS0 (rotate 0) 25 63.54000 0.00000)
   (pin PS0 (rotate 0) 26 66.08000 0.00000)
   (pin PS0 (rotate 0) 27 68.62000 0.00000)
   (pin PS0 (rotate 0) 28 71.16000 0.00000)
   (pin PS0 (rotate 0) 29 73.70000 0.00000)
   (pin PS0 (rotate 0) 30 76.30000 0.00000)
   (pin PS0 (rotate 0) 31 78.84000 0.00000)
   (pin PS0 (rotate 0) 32 81.38000 0.00000)
   (pin PS0 (rotate 0) 33 83.92000 0.00000)
   (pin PS0 (rotate 0) 34 86.46000 0.00000)
   (pin PS0 (rotate 0) 35 89.00000 0.00000)
   (pin PS0 (rotate 0) 36 91.48000 0.00000)
   (pin PS0 (rotate 0) 37 94.02000 0.00000)
   (pin PS0 (rotate 0) 38 96.56000 0.00000)
   (pin PS0 (rotate 0) 39 99.10000 0.00000)
  )
  (image "MYCONSIL-6_EX1" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "ARDUINO-SIL8_J_DATA" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "MYCONSIL-6_EX2" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "MYCONSIL-6_SP2" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image DIL16_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U3 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_U4 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image "ARDUINO-SIL8_J2" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "ARDUINO-SIL8_J3" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image CAP10_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C2 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C3 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C4 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00069"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-5 U2-2)
  )
  (net "#00071"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-4 U3-5 U4-4)
  )
  (net "#00082"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-0 U3-1)
  )
  (net "#00083"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-1 U3-3)
  )
  (net "#00095"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-5 U4-5)
  )
  (net "#00108"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-4 U3-11)
  )
  (net "$INT"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-21)
  )
  (net "$IORQ"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-25 U1-3 U4-3)
  )
  (net "$M1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-18 U3-4)
  )
  (net "$MREQ"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-22)
  )
  (net "$RD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-24)
  )
  (net "$RESET"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-19)
  )
  (net "$WR"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-23)
  )
  (net "A0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-15)
  )
  (net "A1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-14)
  )
  (net "A10"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-5)
  )
  (net "A11"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-4)
  )
  (net "A12"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-3)
  )
  (net "A13"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-2)
  )
  (net "A14"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-1)
  )
  (net "A15"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-0)
  )
  (net "A2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-13)
  )
  (net "A3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-12 U1-0 U4-0)
  )
  (net "A4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-11 U1-1 U4-1)
  )
  (net "A5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-10 U1-2 U4-2)
  )
  (net "A6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-9 U2-3 U3-0)
  )
  (net "A7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-8 U3-2 U3-12)
  )
  (net "A8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-7)
  )
  (net "A9"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-6)
  )
  (net "CLOCK"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-20)
  )
  (net "D0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-26 J_DATA-0)
  )
  (net "D1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-27 J_DATA-1)
  )
  (net "D2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-28 J_DATA-2)
  )
  (net "D3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-29 J_DATA-3)
  )
  (net "D4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-30 J_DATA-4)
  )
  (net "D5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-31 J_DATA-5)
  )
  (net "D6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-32 J_DATA-6)
  )
  (net "D7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-33 J_DATA-7)
  )
  (net "EXT1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-0 EX2-0)
  )
  (net "EXT2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-1 EX2-1)
  )
  (net "EXT3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-2 EX2-2)
  )
  (net "EXT4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-3 EX2-3)
  )
  (net "EXT5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-4 EX2-4)
  )
  (net "EXT6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-5 EX2-5)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-16 U1-7 U2-6 U3-6 U4-7 C1-0 C2-0 C3-0 C4-0)
  )
  (net "SP0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-34 SP2-0)
  )
  (net "SP1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-35 SP2-1)
  )
  (net "SP2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-36 SP2-2)
  )
  (net "SP3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-37 SP2-3)
  )
  (net "SP4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-38 SP2-4)
  )
  (net "SP5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-39 SP2-5)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-17 U1-15 U2-13 U3-13 U4-15 C1-1 C2-1 C3-1 C4-1)
  )
  (net "Y00"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-14 J2-0)
  )
  (net "Y08"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-13 J2-1)
  )
  (net "Y10"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-12 J2-2)
  )
  (net "Y18"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-11 J2-3)
  )
  (net "Y20"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-10 J2-4)
  )
  (net "Y28"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-9 J2-5)
  )
  (net "Y30"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-8 J2-6)
  )
  (net "Y38"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-6 J2-7)
  )
  (net "Y40"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-14 J3-0)
  )
  (net "Y48"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-13 J3-1)
  )
  (net "Y50"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-12 J3-2)
  )
  (net "Y58"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-11 J3-3)
  )
  (net "Y60"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-10 J3-4)
  )
  (net "Y68"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-9 J3-5)
  )
  (net "Y70"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-8 J3-6)
  )
  (net "Y78"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-6 J3-7)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.38100 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00069"
   "#00071"
   "#00082"
   "#00083"
   "#00095"
   "#00108"
   "$INT"
   "$IORQ"
   "$M1"
   "$MREQ"
   "$RD"
   "$RESET"
   "$WR"
   "A0"
   "A1"
   "A10"
   "A11"
   "A12"
   "A13"
   "A14"
   "A15"
   "A2"
   "A3"
   "A4"
   "A5"
   "A6"
   "A7"
   "A8"
   "A9"
   "CLOCK"
   "D0"
   "D1"
   "D2"
   "D3"
   "D4"
   "D5"
   "D6"
   "D7"
   "EXT1"
   "EXT2"
   "EXT3"
   "EXT4"
   "EXT5"
   "EXT6"
   "SP0"
   "SP1"
   "SP2"
   "SP3"
   "SP4"
   "SP5"
   "Y00"
   "Y08"
   "Y10"
   "Y18"
   "Y20"
   "Y28"
   "Y30"
   "Y38"
   "Y40"
   "Y48"
   "Y50"
   "Y58"
   "Y60"
   "Y68"
   "Y70"
   "Y78"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.50800)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.38100 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path TOP 0.50800 -112.20000 -40.64000 -102.23500 -40.64000 -100.96500 -39.37000
   -100.96500 6.10500 -103.80000 8.94000) (net "#00071"))
   (wire (path TOP 0.63499 -119.82000 -50.80000 -119.82000 -53.97500 -119.74000 -54.05500
   -119.74000 -56.50000) (net "VCC/VDD"))
  (wire (path TOP 0.50800 -119.82000 -43.18000 -119.82000 -43.18001) (net "Y10"))
   (wire (path TOP 0.50800 -119.82000 -43.18000 -125.99459 -49.35460 -128.15959 -49.35460
  ) (net "Y10"))
  (wire (path TOP 0.50800 -119.82000 -40.64000 -119.82000 -40.64001) (net "Y18"))
   (wire (path TOP 0.50800 -119.82000 -40.64000 -125.09500 -40.64001 -126.36500 -41.91001
   -126.36500 -46.81460 -128.15959 -46.81460) (net "Y18"))
  (wire (path TOP 0.50800 -119.82000 -33.02000 -119.82000 -33.02001) (net "Y30"))
   (wire (path TOP 0.50800 -119.82000 -33.02000 -125.09500 -33.02001 -126.36500 -34.29001
   -126.36500 -39.19460 -128.15959 -39.19460) (net "Y30"))
  (wire (path TOP 0.50800 -120.72000 42.14000 -120.72000 42.13999) (net "Y40"))
   (wire (path TOP 0.50800 -120.72000 42.14000 -125.69001 42.13999 -125.73000 42.10000
   -127.70000 42.10000) (net "Y40"))
   (wire (path TOP 0.50800 -113.10000 54.84000 -118.14000 59.88000 -127.70000 59.88000
  ) (net "Y78"))
  (wire (path BOT 0.50800 -113.66500 -24.13000 -113.66500 -28.57500) (net "$IORQ"))
   (wire (path BOT 0.50800 -113.66500 -28.57500 -113.66500 -34.29000 -111.76000 -34.29000
   -110.49000 -35.56000 -110.49000 -41.47000 -112.20000 -43.18000) (net "$IORQ"))
   (wire (path BOT 0.50800 -137.54240 -18.81380 -118.98120 -18.81380 -113.66500 -24.13000
  ) (net "$IORQ"))
   (wire (path BOT 0.50800 -137.54240 19.36620 -139.70000 19.36620 -139.70000 -30.29000
    -130.81000 -30.29000 -130.81000 -45.54460 -124.46000 -45.54460 -123.36540 -44.45000
   -113.47000 -44.45000 -112.20000 -45.72000) (net "A5"))
   (wire (path BOT 0.50800 -137.54240 19.36620 -118.42880 19.36620 -116.84000 20.95500
   -116.84000 40.94000 -113.10000 44.68000) (net "A5"))
   (wire (path BOT 0.50800 -137.54240 -21.35380 -137.54240 -21.40000 -133.20000 -21.40000
  ) (net "D0"))
   (wire (path BOT 0.50800 -137.54240 -23.89380 -137.54240 -23.94000 -133.20000 -23.94000
  ) (net "D1"))
   (wire (path BOT 0.50800 -137.54240 -26.43380 -137.54240 -26.48000 -133.20000 -26.48000
  ) (net "D2"))
   (wire (path BOT 0.50800 -137.54240 -28.97380 -137.54240 -29.02000 -133.20000 -29.02000
  ) (net "D3"))
   (wire (path BOT 0.50800 -137.54240 -31.57380 -135.25500 -31.57380 -135.24120 -31.56000
   -133.20000 -31.56000) (net "D4"))
   (wire (path BOT 0.50800 -137.54240 -34.11380 -135.25500 -34.11380 -135.24120 -34.10000
   -133.20000 -34.10000) (net "D5"))
   (wire (path BOT 0.50800 -137.54240 -36.65380 -135.25500 -36.65380 -135.24120 -36.64000
   -133.20000 -36.64000) (net "D6"))
   (wire (path BOT 0.50800 -137.54240 -39.19380 -135.25500 -39.19380 -135.24120 -39.18000
   -133.20000 -39.18000) (net "D7"))
   (wire (path BOT 0.50800 -137.50760 60.01620 -137.50760 59.99080 -133.41820 59.99080
  ) (net "EXT1"))
   (wire (path BOT 0.50800 -137.50760 57.47620 -137.50760 57.45080 -133.41820 57.45080
  ) (net "EXT2"))
   (wire (path BOT 0.50800 -137.50760 54.93620 -137.50760 54.91080 -133.41820 54.91080
  ) (net "EXT3"))
   (wire (path BOT 0.50800 -137.50760 52.39620 -137.50760 52.37080 -133.41820 52.37080
  ) (net "EXT4"))
   (wire (path BOT 0.50800 -137.50760 49.85620 -137.50760 49.83080 -133.41820 49.83080
  ) (net "EXT5"))
   (wire (path BOT 0.50800 -137.50760 47.31620 -137.50760 47.29080 -133.41820 47.29080
  ) (net "EXT6"))
   (wire (path BOT 0.63499 -109.85500 -32.38500 -109.22000 -33.02000 -109.22000 -45.72000
    -110.49000 -46.99000 -115.93000 -46.99000 -117.20000 -48.26000 -117.20000 -56.50000
  ) (net "GND"))
   (wire (path BOT 0.63499 -113.10000 57.38000 -118.55005 51.92995 -118.55005 34.53823
  ) (net "GND"))
   (wire (path BOT 0.63499 -109.85500 -11.43000 -123.40000 -11.43000 -123.40000 -9.00000
  ) (net "GND"))
   (wire (path BOT 0.63499 -109.85500 -32.38500 -110.49000 -33.02000 -112.20000 -33.02000
  ) (net "GND"))
   (wire (path BOT 0.63499 -109.85500 -32.38500 -109.22000 -31.75000 -109.22000 -12.06500
   -109.85500 -11.43000) (net "GND"))
   (wire (path BOT 0.63499 -109.85500 -11.43000 -109.22000 -10.79500 -108.80000 -10.79500
   -108.80000 -9.30000) (net "GND"))
   (wire (path BOT 0.50800 -137.54240 -41.73380 -135.25500 -41.73380 -135.20660 -41.68540
   -133.24041 -41.68540) (net "SP0"))
   (wire (path BOT 0.50800 -137.54240 -44.27380 -135.25500 -44.27380 -135.20660 -44.22540
   -133.24041 -44.22540) (net "SP1"))
   (wire (path BOT 0.50800 -137.54240 -46.75380 -137.54240 -46.76540 -133.24041 -46.76540
  ) (net "SP2"))
   (wire (path BOT 0.50800 -137.54240 -49.29380 -137.54240 -49.30540 -133.24041 -49.30540
  ) (net "SP3"))
   (wire (path BOT 0.50800 -137.54240 -51.83380 -137.54240 -51.84540 -133.24041 -51.84540
  ) (net "SP4"))
   (wire (path BOT 0.50800 -137.54240 -54.37380 -137.54240 -54.38540 -133.24041 -54.38540
  ) (net "SP5"))
   (wire (path BOT 0.63499 -121.09005 34.53823 -121.09005 23.68995 -124.46000 20.32000
  ) (net "VCC/VDD"))
   (wire (path BOT 0.63499 -120.72000 39.60000 -120.72000 36.56505 -121.09005 36.19500
   -121.09005 34.53823) (net "VCC/VDD"))
  (wire (path BOT 0.50800 -119.82000 -48.26000 -119.82000 -48.26001) (net "Y00"))
   (wire (path BOT 0.50800 -119.82000 -48.26000 -125.99459 -54.43460 -128.15959 -54.43460
  ) (net "Y00"))
  (wire (path BOT 0.50800 -119.82000 -45.72000 -119.82000 -45.72001) (net "Y08"))
   (wire (path BOT 0.50800 -119.82000 -45.72000 -121.08999 -46.99000 -121.46040 -46.99000
   -126.36500 -51.89460 -128.15959 -51.89460) (net "Y08"))
  (wire (path BOT 0.50800 -119.82000 -38.10000 -119.82000 -38.10001) (net "Y20"))
   (wire (path BOT 0.50800 -119.82000 -38.10000 -125.99459 -44.27460 -128.15959 -44.27460
  ) (net "Y20"))
  (wire (path BOT 0.50800 -119.82000 -35.56000 -119.82000 -35.56001) (net "Y28"))
   (wire (path BOT 0.50800 -119.82000 -35.56000 -125.09500 -35.56001 -126.36500 -36.83001
   -126.36500 -41.73460 -128.15959 -41.73460) (net "Y28"))
   (wire (path BOT 0.50800 -112.20000 -35.56000 -117.47500 -35.56000 -118.74500 -34.29000
   -128.15959 -34.29000 -128.15959 -36.65460) (net "Y38"))
  (wire (path BOT 0.50800 -120.72000 44.68000 -120.72000 44.67999) (net "Y48"))
   (wire (path BOT 0.50800 -120.72000 44.68000 -123.78501 44.67999 -123.82500 44.64000
   -127.70000 44.64000) (net "Y48"))
  (wire (path BOT 0.50800 -120.72000 47.22000 -120.72000 47.21999) (net "Y50"))
   (wire (path BOT 0.50800 -120.72000 47.22000 -125.69001 47.21999 -125.73000 47.18000
   -127.70000 47.18000) (net "Y50"))
  (wire (path BOT 0.50800 -120.72000 49.76000 -120.72000 49.75999) (net "Y58"))
   (wire (path BOT 0.50800 -120.72000 49.76000 -125.69001 49.75999 -125.73000 49.72000
   -127.70000 49.72000) (net "Y58"))
  (wire (path BOT 0.50800 -120.72000 52.30000 -120.72000 52.29999) (net "Y60"))
   (wire (path BOT 0.50800 -120.72000 52.30000 -125.69001 52.29999 -125.73000 52.26000
   -127.70000 52.26000) (net "Y60"))
  (wire (path BOT 0.50800 -120.72000 54.84000 -120.72000 54.83999) (net "Y68"))
   (wire (path BOT 0.50800 -120.72000 54.84000 -125.69001 54.83999 -125.73000 54.80000
   -127.70000 54.80000) (net "Y68"))
  (wire (path BOT 0.50800 -120.72000 57.38000 -120.72000 57.37999) (net "Y70"))
   (wire (path BOT 0.50800 -120.72000 57.38000 -125.69001 57.37999 -125.73000 57.34000
   -127.70000 57.34000) (net "Y70"))
  (via PS4 -121.92000 10.16000 (net "A7"))
  (via PS4 -124.46000 20.32000 (net "VCC/VDD"))
 )
)
