
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data1/scratch/syan/HLS_2019_2/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'syan' on host 'hep.knu.ac.kr' (Linux_x86_64 version 3.10.0-1160.45.1.el7.x86_64) on Wed Feb 02 16:57:15 KST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/syan/work/hlsmht'
Sourcing Tcl script 'do_jet.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/syan/work/hlsmht/proj0'.
INFO: [HLS 200-10] Adding design file 'src/JET.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'jet_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'jet_ref.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/syan/work/hlsmht/proj0/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.167ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../jet_ref.cpp in debug mode
   Compiling ../../../../jet_test.cpp in debug mode
   Compiling ../../../../src/JET.cpp in debug mode
   Generating csim.exe
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/JET.cpp' ... 
WARNING: [HLS 200-40] In file included from src/JET.cpp:4:
src/JET.h:171:2: warning: '/*' within block comment [-Wcomment]
        /* int INDEX = 0;  */
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 128641 ; free virtual = 200294
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 128641 ; free virtual = 200294
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1368.668 ; gain = 580.129 ; free physical = 128158 ; free virtual = 199849
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ProjX<ap_uint<16>, ap_int<11>, ap_int<17> >' into 'jet_hw' (src/JET.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'ProjY<ap_uint<16>, ap_int<11>, ap_int<17> >' into 'jet_hw' (src/JET.cpp:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1368.668 ; gain = 580.129 ; free physical = 128155 ; free virtual = 199850
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'jet_hw' (src/JET.cpp:15).
INFO: [HLS 200-489] Unrolling loop 'LOOP_COMPONENTS' (src/JET.cpp:27) in function 'jet_hw' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'jet_pt.V' (src/JET.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'jet_phi.V' (src/JET.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/JET.h:116:31) to (src/JET.h:125:5) in function 'ProjY<ap_uint<16>, ap_int<11>, ap_int<17> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/JET.h:72:31) to (src/JET.h:83:5) in function 'ProjX<ap_uint<16>, ap_int<11>, ap_int<17> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/JET.h:237:17) to (src/JET.h:267:1) in function 'PhiFromXY<ap_int<17>, ap_int<11> >'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'PhiFromXY<ap_int<17>, ap_int<11> >' into 'jet_hw' (src/JET.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1368.668 ; gain = 580.129 ; free physical = 128143 ; free virtual = 199850
WARNING: [XFORM 203-631] Renaming function 'ProjY<ap_uint<16>, ap_int<11>, ap_int<17> >' to 'ProjY' (src/JET.h:116:5)
WARNING: [XFORM 203-631] Renaming function 'ProjX<ap_uint<16>, ap_int<11>, ap_int<17> >' to 'ProjX' (src/JET.h:72:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1368.668 ; gain = 580.129 ; free physical = 128138 ; free virtual = 199846
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'jet_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProjX' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ProjX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.7 seconds; current allocated memory: 518.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 518.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProjY' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ProjY'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 518.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 518.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jet_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'jet_hw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 6, Final II = 6, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 518.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 519.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProjX' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'jet_hw_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProjX'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 519.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProjY' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'jet_hw_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProjY'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 520.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jet_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_pt_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_pt_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_pt_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_pt_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_pt_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_pt_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_pt_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_pt_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_pt_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_pt_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_phi_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_phi_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_phi_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_phi_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_phi_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_phi_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_phi_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_phi_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_phi_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/jet_phi_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/met_pt2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jet_hw/met_phi_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jet_hw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'jet_hw_mac_muladd_17s_17s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jet_hw_mul_mul_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jet_hw_mul_mul_17s_17s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jet_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 522.378 MB.
INFO: [RTMG 210-279] Implementing memory 'ProjX_cos_table1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ProjY_sin_table2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'jet_hw_inv_table3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'jet_hw_atan_table4_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1368.668 ; gain = 580.129 ; free physical = 128135 ; free virtual = 199847
INFO: [VHDL 208-304] Generating VHDL RTL for jet_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for jet_hw.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data1/scratch/syan/HLS_2019_2/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_jet_hw.cpp
   Compiling JET.cpp_pre.cpp.tb.cpp
   Compiling jet_ref.cpp_pre.cpp.tb.cpp
   Compiling jet_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data1/scratch/syan/HLS_2019_2/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_jet_hw_top glbl -prj jet_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s jet_hw -debug wave 
Multi-threading is on. Using 94 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_jet_hw_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjX'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjY'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_mul_mul_16ns_16ns_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_16ns_16ns_32_1_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_16ns_16ns_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjX_cos_table1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjX_cos_table1_rom'
INFO: [VRFC 10-3107] analyzing entity 'ProjX_cos_table1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjY_sin_table2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjY_sin_table2_rom'
INFO: [VRFC 10-3107] analyzing entity 'ProjY_sin_table2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_mul_mul_17s_17s_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_17s_17s_32_1_1_DSP48_1'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_17s_17s_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_mac_muladd_17s_17s_32s_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mac_muladd_17s_17s_32s_32_1_1_DSP48_2'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mac_muladd_17s_17s_32s_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_mul_mul_16s_16s_16_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_16s_16s_16_1_1_DSP48_3'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_16s_16s_16_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_inv_table3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_inv_table3_rom'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_inv_table3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_atan_table4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_atan_table4_rom'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_atan_table4'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.jet_hw_inv_table3_rom [jet_hw_inv_table3_rom_default]
Compiling architecture arch of entity xil_defaultlib.jet_hw_inv_table3 [jet_hw_inv_table3_default]
Compiling architecture rtl of entity xil_defaultlib.jet_hw_atan_table4_rom [jet_hw_atan_table4_rom_default]
Compiling architecture arch of entity xil_defaultlib.jet_hw_atan_table4 [jet_hw_atan_table4_default]
Compiling architecture rtl of entity xil_defaultlib.ProjX_cos_table1_rom [projx_cos_table1_rom_default]
Compiling architecture arch of entity xil_defaultlib.ProjX_cos_table1 [projx_cos_table1_default]
Compiling architecture behav of entity xil_defaultlib.jet_hw_mul_mul_16ns_16ns_32_1_1_DSP48_0 [jet_hw_mul_mul_16ns_16ns_32_1_1_...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_mul_mul_16ns_16ns_32_1_1 [\jet_hw_mul_mul_16ns_16ns_32_1_1...]
Compiling architecture behav of entity xil_defaultlib.ProjX [projx_default]
Compiling architecture rtl of entity xil_defaultlib.ProjY_sin_table2_rom [projy_sin_table2_rom_default]
Compiling architecture arch of entity xil_defaultlib.ProjY_sin_table2 [projy_sin_table2_default]
Compiling architecture behav of entity xil_defaultlib.ProjY [projy_default]
Compiling architecture behav of entity xil_defaultlib.jet_hw_mul_mul_17s_17s_32_1_1_DSP48_1 [jet_hw_mul_mul_17s_17s_32_1_1_ds...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_mul_mul_17s_17s_32_1_1 [\jet_hw_mul_mul_17s_17s_32_1_1(i...]
Compiling architecture behav of entity xil_defaultlib.jet_hw_mac_muladd_17s_17s_32s_32_1_1_DSP48_2 [jet_hw_mac_muladd_17s_17s_32s_32...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_mac_muladd_17s_17s_32s_32_1_1 [\jet_hw_mac_muladd_17s_17s_32s_3...]
Compiling architecture behav of entity xil_defaultlib.jet_hw_mul_mul_16s_16s_16_1_1_DSP48_3 [jet_hw_mul_mul_16s_16s_16_1_1_ds...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_mul_mul_16s_16s_16_1_1 [\jet_hw_mul_mul_16s_16s_16_1_1(i...]
Compiling architecture behav of entity xil_defaultlib.jet_hw [jet_hw_default]
Compiling architecture behav of entity xil_defaultlib.apatb_jet_hw_top
Built simulation snapshot jet_hw

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/syan/work/hlsmht/proj0/solution1/sim/vhdl/xsim.dir/jet_hw/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/xsim.dir/jet_hw/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb  2 16:59:19 2022. For additional details about this file, please refer to the WebTalk help file at /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb  2 16:59:19 2022...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/jet_hw/xsim_script.tcl
# xsim {jet_hw} -autoloadwcfg -tclbatch {jet_hw.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source jet_hw.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set met_phi_group [add_wave_group met_phi(wire) -into $coutputgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/met_phi_V_ap_vld -into $met_phi_group -color #ffff00 -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/met_phi_V -into $met_phi_group -radix hex
## set met_pt2_group [add_wave_group met_pt2(wire) -into $coutputgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/met_pt2_V_ap_vld -into $met_pt2_group -color #ffff00 -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/met_pt2_V -into $met_pt2_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set jet_phi_group [add_wave_group jet_phi(wire) -into $cinputgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_9_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_8_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_7_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_6_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_5_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_4_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_3_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_2_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_1_V -into $jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_phi_0_V -into $jet_phi_group -radix hex
## set jet_pt_group [add_wave_group jet_pt(wire) -into $cinputgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_9_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_8_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_7_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_6_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_5_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_4_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_3_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_2_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_1_V -into $jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/jet_pt_0_V -into $jet_pt_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_start -into $blocksiggroup
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_done -into $blocksiggroup
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_idle -into $blocksiggroup
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_jet_hw_top/AESL_inst_jet_hw/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_jet_hw_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_jet_hw_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_jet_hw_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_pt_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_jet_phi_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_met_pt2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_jet_hw_top/LENGTH_met_phi_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_met_phi_group [add_wave_group met_phi(wire) -into $tbcoutputgroup]
## add_wave /apatb_jet_hw_top/met_phi_V_ap_vld -into $tb_met_phi_group -color #ffff00 -radix hex
## add_wave /apatb_jet_hw_top/met_phi_V -into $tb_met_phi_group -radix hex
## set tb_met_pt2_group [add_wave_group met_pt2(wire) -into $tbcoutputgroup]
## add_wave /apatb_jet_hw_top/met_pt2_V_ap_vld -into $tb_met_pt2_group -color #ffff00 -radix hex
## add_wave /apatb_jet_hw_top/met_pt2_V -into $tb_met_pt2_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_jet_phi_group [add_wave_group jet_phi(wire) -into $tbcinputgroup]
## add_wave /apatb_jet_hw_top/jet_phi_9_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_8_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_7_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_6_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_5_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_4_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_3_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_2_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_1_V -into $tb_jet_phi_group -radix hex
## add_wave /apatb_jet_hw_top/jet_phi_0_V -into $tb_jet_phi_group -radix hex
## set tb_jet_pt_group [add_wave_group jet_pt(wire) -into $tbcinputgroup]
## add_wave /apatb_jet_hw_top/jet_pt_9_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_8_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_7_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_6_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_5_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_4_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_3_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_2_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_1_V -into $tb_jet_pt_group -radix hex
## add_wave /apatb_jet_hw_top/jet_pt_0_V -into $tb_jet_pt_group -radix hex
## save_wave_config jet_hw.wcfg
## run all
Note: simulation done!
Time: 2660320 ps  Iteration: 1  Process: /apatb_jet_hw_top/generate_sim_done_proc  File: /home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 2660320 ps  Iteration: 1  Process: /apatb_jet_hw_top/generate_sim_done_proc  File: /home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw.autotb.vhd
$finish called at time : 2660320 ps
## quit
INFO: [Common 17-206] Exiting xsim at Wed Feb  2 16:59:29 2022...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total elapsed time: 134.41 seconds; peak allocated memory: 522.378 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  2 16:59:30 2022...
