# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Register_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rafae/OneDrive/Área\ de\ Trabalho/Register {C:/Users/rafae/OneDrive/Área de Trabalho/Register/Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:51 on Nov 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rafae/OneDrive/Área de Trabalho/Register" C:/Users/rafae/OneDrive/Área de Trabalho/Register/Register.v 
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/rafae/OneDrive/Área de Trabalho/Register/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "C:/Users/rafae/OneDrive/Área de Trabalho/Register/simulation/modelsim/rtl_work/_temp/vlogd36s9y".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: C:/Users/rafae/OneDrive/Área de Trabalho/Register/Register.v(1): Verilog Compiler exiting
# End time: 15:25:51 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Register_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/rafae/OneDrive/Área\ de\ Trabalho/Register {C:/Users/rafae/OneDrive/Área de Trabalho/Register/Register...."
