Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 18 14:30:48 2021
| Host         : LAPTOP-BFI2BQC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopRAM_timing_summary_routed.rpt -pb TopRAM_timing_summary_routed.pb -rpx TopRAM_timing_summary_routed.rpx -warn_on_violation
| Design       : TopRAM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (120)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clkdiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (120)
--------------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.185        0.000                      0                   66        0.302        0.000                      0                   66        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.185        0.000                      0                   66        0.302        0.000                      0                   66        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 3.367ns (58.022%)  route 2.436ns (41.978%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  i_reg[7]/Q
                         net (fo=3, routed)           0.835     6.436    i_reg[7]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.560    i[0]_i_30_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    i_reg[0]_i_16_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.199    i_reg[0]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.316    i_reg[0]_i_7_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.570 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.583     9.153    estado1
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.367     9.520 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.520    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.921 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    i_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    i_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    i_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    i_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.386    i_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    i_reg[20]_i_1_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.614    i_reg[24]_i_1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.948 r  i_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.948    i_reg[28]_i_1_n_6
    SLICE_X3Y27          FDRE                                         r  i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  i_reg[29]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)        0.062    15.133    i_reg[29]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 3.346ns (57.870%)  route 2.436ns (42.130%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  i_reg[7]/Q
                         net (fo=3, routed)           0.835     6.436    i_reg[7]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.560    i[0]_i_30_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    i_reg[0]_i_16_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.199    i_reg[0]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.316    i_reg[0]_i_7_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.570 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.583     9.153    estado1
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.367     9.520 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.520    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.921 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    i_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    i_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    i_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    i_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.386    i_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    i_reg[20]_i_1_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.614    i_reg[24]_i_1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.927 r  i_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.927    i_reg[28]_i_1_n_4
    SLICE_X3Y27          FDRE                                         r  i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  i_reg[31]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)        0.062    15.133    i_reg[31]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 3.272ns (57.324%)  route 2.436ns (42.676%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  i_reg[7]/Q
                         net (fo=3, routed)           0.835     6.436    i_reg[7]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.560    i[0]_i_30_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    i_reg[0]_i_16_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.199    i_reg[0]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.316    i_reg[0]_i_7_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.570 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.583     9.153    estado1
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.367     9.520 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.520    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.921 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    i_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    i_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    i_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    i_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.386    i_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    i_reg[20]_i_1_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.614    i_reg[24]_i_1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.853 r  i_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.853    i_reg[28]_i_1_n_5
    SLICE_X3Y27          FDRE                                         r  i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  i_reg[30]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)        0.062    15.133    i_reg[30]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 3.256ns (57.204%)  route 2.436ns (42.796%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  i_reg[7]/Q
                         net (fo=3, routed)           0.835     6.436    i_reg[7]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.560    i[0]_i_30_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    i_reg[0]_i_16_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.199    i_reg[0]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.316    i_reg[0]_i_7_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.570 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.583     9.153    estado1
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.367     9.520 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.520    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.921 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    i_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    i_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    i_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    i_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.386    i_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    i_reg[20]_i_1_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.614 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.614    i_reg[24]_i_1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.837 r  i_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.837    i_reg[28]_i_1_n_7
    SLICE_X3Y27          FDRE                                         r  i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  i_reg[28]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)        0.062    15.133    i_reg[28]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 3.253ns (57.181%)  route 2.436ns (42.819%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  i_reg[7]/Q
                         net (fo=3, routed)           0.835     6.436    i_reg[7]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.560    i[0]_i_30_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    i_reg[0]_i_16_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.199    i_reg[0]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.316    i_reg[0]_i_7_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.570 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.583     9.153    estado1
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.367     9.520 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.520    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.921 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    i_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    i_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    i_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    i_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.386    i_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    i_reg[20]_i_1_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.834 r  i_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.834    i_reg[24]_i_1_n_6
    SLICE_X3Y26          FDRE                                         r  i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  i_reg[25]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.062    15.132    i_reg[25]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 3.232ns (57.023%)  route 2.436ns (42.977%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  i_reg[7]/Q
                         net (fo=3, routed)           0.835     6.436    i_reg[7]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.560    i[0]_i_30_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    i_reg[0]_i_16_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.199    i_reg[0]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.316    i_reg[0]_i_7_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.570 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.583     9.153    estado1
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.367     9.520 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.520    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.921 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    i_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    i_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    i_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    i_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.386    i_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    i_reg[20]_i_1_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.813 r  i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.813    i_reg[24]_i_1_n_4
    SLICE_X3Y26          FDRE                                         r  i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  i_reg[27]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.062    15.132    i_reg[27]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 3.158ns (56.454%)  route 2.436ns (43.546%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  i_reg[7]/Q
                         net (fo=3, routed)           0.835     6.436    i_reg[7]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.560    i[0]_i_30_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    i_reg[0]_i_16_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.199    i_reg[0]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.316    i_reg[0]_i_7_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.570 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.583     9.153    estado1
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.367     9.520 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.520    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.921 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    i_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    i_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    i_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    i_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.386    i_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    i_reg[20]_i_1_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.739 r  i_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.739    i_reg[24]_i_1_n_5
    SLICE_X3Y26          FDRE                                         r  i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  i_reg[26]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.062    15.132    i_reg[26]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 3.142ns (56.329%)  route 2.436ns (43.671%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  i_reg[7]/Q
                         net (fo=3, routed)           0.835     6.436    i_reg[7]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.560    i[0]_i_30_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    i_reg[0]_i_16_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.199    i_reg[0]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.316    i_reg[0]_i_7_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.570 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.583     9.153    estado1
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.367     9.520 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.520    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.921 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    i_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    i_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    i_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    i_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.386    i_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    i_reg[20]_i_1_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.723 r  i_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.723    i_reg[24]_i_1_n_7
    SLICE_X3Y26          FDRE                                         r  i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  i_reg[24]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.062    15.132    i_reg[24]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 3.139ns (56.306%)  route 2.436ns (43.694%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  i_reg[7]/Q
                         net (fo=3, routed)           0.835     6.436    i_reg[7]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.560    i[0]_i_30_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    i_reg[0]_i_16_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.199    i_reg[0]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.316    i_reg[0]_i_7_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.570 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.583     9.153    estado1
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.367     9.520 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.520    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.921 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    i_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    i_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    i_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    i_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.386    i_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.720 r  i_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.720    i_reg[20]_i_1_n_6
    SLICE_X3Y25          FDRE                                         r  i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  i_reg[21]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.062    15.130    i_reg[21]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 3.118ns (56.140%)  route 2.436ns (43.860%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  i_reg[7]/Q
                         net (fo=3, routed)           0.835     6.436    i_reg[7]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.560    i[0]_i_30_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.073 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.073    i_reg[0]_i_16_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.199    i_reg[0]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.316    i_reg[0]_i_7_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.570 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.583     9.153    estado1
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.367     9.520 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.520    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.921 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    i_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    i_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    i_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    i_reg[12]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.386    i_reg[16]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.699 r  i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.699    i_reg[20]_i_1_n_4
    SLICE_X3Y25          FDRE                                         r  i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  i_reg[23]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.062    15.130    i_reg[23]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  4.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  i_reg[3]/Q
                         net (fo=1, routed)           0.158     1.768    i_reg_n_0_[3]
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     1.813    i[0]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.876 r  i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    i_reg[0]_i_1_n_4
    SLICE_X3Y20          FDRE                                         r  i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  i_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  i_reg[4]/Q
                         net (fo=1, routed)           0.156     1.765    i_reg_n_0_[4]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  i[4]_i_5/O
                         net (fo=1, routed)           0.000     1.810    i[4]_i_5_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.880 r  i_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    i_reg[4]_i_1_n_7
    SLICE_X3Y21          FDRE                                         r  i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  i_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  i_reg[0]/Q
                         net (fo=1, routed)           0.156     1.766    i_reg_n_0_[0]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  i[0]_i_6/O
                         net (fo=1, routed)           0.000     1.811    i[0]_i_6_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.881 r  i_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    i_reg[0]_i_1_n_7
    SLICE_X3Y20          FDRE                                         r  i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  i_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.292%)  route 0.224ns (51.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  FSM_sequential_estado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  FSM_sequential_estado_reg/Q
                         net (fo=34, routed)          0.224     1.857    i
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.045     1.902 r  FSM_sequential_estado_i_1/O
                         net (fo=1, routed)           0.000     1.902    FSM_sequential_estado_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  FSM_sequential_estado_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  FSM_sequential_estado_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120     1.589    FSM_sequential_estado_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  i_reg[19]/Q
                         net (fo=3, routed)           0.169     1.775    i_reg[19]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  i[16]_i_2/O
                         net (fo=1, routed)           0.000     1.820    i[16]_i_2_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  i_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    i_reg[16]_i_1_n_4
    SLICE_X3Y24          FDRE                                         r  i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  i_reg[19]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  i_reg[23]/Q
                         net (fo=3, routed)           0.169     1.775    i_reg[23]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  i[20]_i_2/O
                         net (fo=1, routed)           0.000     1.820    i[20]_i_2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    i_reg[20]_i_1_n_4
    SLICE_X3Y25          FDRE                                         r  i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  i_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  i_reg[11]/Q
                         net (fo=2, routed)           0.170     1.779    i_reg[11]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  i[8]_i_2/O
                         net (fo=1, routed)           0.000     1.824    i[8]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    i_reg[8]_i_1_n_4
    SLICE_X3Y22          FDRE                                         r  i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  i_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  i_reg[15]/Q
                         net (fo=3, routed)           0.170     1.777    i_reg[15]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  i[12]_i_2/O
                         net (fo=1, routed)           0.000     1.822    i[12]_i_2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    i_reg[12]_i_1_n_4
    SLICE_X3Y23          FDRE                                         r  i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  i_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  i_reg[27]/Q
                         net (fo=2, routed)           0.170     1.777    i_reg[27]
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  i[24]_i_2/O
                         net (fo=1, routed)           0.000     1.822    i[24]_i_2_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    i_reg[24]_i_1_n_4
    SLICE_X3Y26          FDRE                                         r  i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  i_reg[27]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  i_reg[31]/Q
                         net (fo=3, routed)           0.170     1.779    i_reg[31]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  i[28]_i_2/O
                         net (fo=1, routed)           0.000     1.824    i[28]_i_2_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  i_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    i_reg[28]_i_1_n_4
    SLICE_X3Y27          FDRE                                         r  i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  i_reg[31]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.105     1.573    i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    FSM_sequential_estado_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    clkdiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    i_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    FSM_sequential_estado_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    clkdiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    i_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    i_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    i_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    i_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    i_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    i_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    i_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    i_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    i_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    i_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    i_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    i_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    i_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    i_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    i_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    i_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    i_reg[19]/C



