#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr 24 14:04:15 2024
# Process ID: 1444
# Current directory: D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.runs/impl_1/top.vdi
# Journal file: D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.runs/impl_1\vivado.jou
# Running On: DESKTOP-WXSS, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17001 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 481.879 ; gain = 174.570
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u1_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_9/floating_point_9.dcp' for cell 'u1_float_2_fixed_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_10/floating_point_10.dcp' for cell 'u1_float_2_fixed_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_4/floating_point_4.dcp' for cell 'u1_part_0/u1_float_add_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_5/floating_point_5.dcp' for cell 'u1_part_0/u1_float_add_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'u1_part_0/u1_float_multiply_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_1/floating_point_1.dcp' for cell 'u1_part_0/u1_float_mutiply_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_2/floating_point_2.dcp' for cell 'u1_part_0/u1_float_mutiply_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_3/floating_point_3.dcp' for cell 'u1_part_0/u1_float_mutiply_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_8/floating_point_8.dcp' for cell 'u1_part_1/u1_float_add_8'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_6/floating_point_6.dcp' for cell 'u1_part_1/u1_float_multiply_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/floating_point_7/floating_point_7.dcp' for cell 'u1_part_1/u1_float_multiply_7'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 972.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 597 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u1_clk_wiz_0/inst'
Finished Parsing XDC File [d:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u1_clk_wiz_0/inst'
Parsing XDC File [d:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u1_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1645.609 ; gain = 538.883
Finished Parsing XDC File [d:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u1_clk_wiz_0/inst'
Parsing XDC File [D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.srcs/constrs_1/new/top_xdc.xdc]
Finished Parsing XDC File [D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.srcs/constrs_1/new/top_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1645.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 54 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1645.609 ; gain = 1130.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1645.609 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 18525a89f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1662.539 ; gain = 16.930

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1483c1815

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.695 . Memory (MB): peak = 1996.543 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 238 cells and removed 438 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1439d6028

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.990 . Memory (MB): peak = 1996.543 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 231 cells and removed 1367 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17f1e8b21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1996.543 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 280 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17f1e8b21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1996.543 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: abeafa7d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.543 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 8 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bac32eda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.543 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             238  |             438  |                                              1  |
|  Constant propagation         |             231  |            1367  |                                              0  |
|  Sweep                        |               0  |             280  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               8  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1996.543 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13c677043

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.543 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13c677043

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1996.543 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13c677043

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1996.543 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1996.543 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13c677043

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1996.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1996.543 ; gain = 350.934
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1996.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1996.543 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 57c179d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1996.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1996.543 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1607a3399

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1996.543 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23fb3ab47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23fb3ab47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.602 ; gain = 0.059
Phase 1 Placer Initialization | Checksum: 23fb3ab47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25cb56ba3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fb17a481

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fb17a481

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 218bf78ca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 40 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 19 nets or LUTs. Breaked 0 LUT, combined 19 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1996.602 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             19  |                    19  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             19  |                    19  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1653517c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1996.602 ; gain = 0.059
Phase 2.4 Global Placement Core | Checksum: 16507edc0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1996.602 ; gain = 0.059
Phase 2 Global Placement | Checksum: 16507edc0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2404a5b2d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d3028630

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bd1b9d3b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f33a8cb9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c86de254

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 193547bed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14224d566

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.602 ; gain = 0.059
Phase 3 Detail Placement | Checksum: 14224d566

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.602 ; gain = 0.059

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14b2c739f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=37.216 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dc123085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.397 . Memory (MB): peak = 2012.797 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dc123085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2012.797 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 14b2c739f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.797 ; gain = 16.254

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=37.215. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16d0b5958

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.797 ; gain = 16.254

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.797 ; gain = 16.254
Phase 4.1 Post Commit Optimization | Checksum: 16d0b5958

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.797 ; gain = 16.254

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16d0b5958

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.797 ; gain = 16.254

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16d0b5958

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.797 ; gain = 16.254
Phase 4.3 Placer Reporting | Checksum: 16d0b5958

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.797 ; gain = 16.254

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2012.797 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.797 ; gain = 16.254
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15c894b01

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.797 ; gain = 16.254
Ending Placer Task | Checksum: e6ea2bbd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.797 ; gain = 16.254
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2012.797 ; gain = 16.254
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2012.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2012.797 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.919 . Memory (MB): peak = 2035.031 ; gain = 22.234
INFO: [Common 17-1381] The checkpoint 'D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2035.031 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2065.328 ; gain = 30.297
INFO: [Common 17-1381] The checkpoint 'D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bb59435 ConstDB: 0 ShapeSum: db349788 RouteDB: 0
Post Restoration Checksum: NetGraph: a21821ac | NumContArr: ad60bf5c | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1688336b5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.059 ; gain = 123.961

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1688336b5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.059 ; gain = 123.961

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1688336b5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2196.059 ; gain = 123.961
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d568de11

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2206.109 ; gain = 134.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=37.213 | TNS=0.000  | WHS=-0.406 | THS=-527.312|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4902
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4902
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25170100d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 2209.570 ; gain = 137.473

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25170100d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 2209.570 ; gain = 137.473
Phase 3 Initial Routing | Checksum: 14bf3e7b1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2209.570 ; gain = 137.473

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=36.891 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bf95ed69

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2215.090 ; gain = 142.992
Phase 4 Rip-up And Reroute | Checksum: bf95ed69

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2215.090 ; gain = 142.992

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: bf95ed69

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2215.090 ; gain = 142.992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=36.943 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: bf95ed69

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2215.090 ; gain = 142.992

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bf95ed69

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2215.090 ; gain = 142.992
Phase 5 Delay and Skew Optimization | Checksum: bf95ed69

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2215.090 ; gain = 142.992

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d57ed85e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2215.090 ; gain = 142.992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=36.943 | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 190229b53

Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2215.090 ; gain = 142.992
Phase 6 Post Hold Fix | Checksum: 190229b53

Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2215.090 ; gain = 142.992

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.670061 %
  Global Horizontal Routing Utilization  = 0.909989 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c47e6af3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2215.090 ; gain = 142.992

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c47e6af3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2215.430 ; gain = 143.332

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 105e191fa

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2215.430 ; gain = 143.332

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=36.943 | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 105e191fa

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 2215.430 ; gain = 143.332
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 138194dcf

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 2215.430 ; gain = 143.332

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 2215.430 ; gain = 143.332

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2215.430 ; gain = 150.102
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.984 . Memory (MB): peak = 2275.250 ; gain = 11.320
INFO: [Common 17-1381] The checkpoint 'D:/Users/Vivado2023.1/Projects/Memristor_demo/Memristor_demo.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 14:06:16 2024...
