
*** Running vivado
    with args -log Segment_Display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Segment_Display.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Segment_Display.tcl -notrace
Command: synth_design -top Segment_Display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Segment_Display' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/Segment_Display.vhd:22]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/FPGA/project/count_down_timer/count_down_timer.runs/synth_1/.Xil/Vivado-17416-DESKTOP-A1R0C29/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'CO' of component 'clk_wiz_0' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/Segment_Display.vhd:97]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/FPGA/project/count_down_timer/count_down_timer.runs/synth_1/.Xil/Vivado-17416-DESKTOP-A1R0C29/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'timer' declared at 'D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/timer.vhd:4' bound to instance 'C1' of component 'timer' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/Segment_Display.vhd:102]
INFO: [Synth 8-638] synthesizing module 'timer' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/timer.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/timer.vhd:78]
INFO: [Synth 8-226] default block is never used [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/timer.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'timer' (1#1) [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/timer.vhd:13]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/D_flip_flop.vhd:3' bound to instance 'C2' of component 'd_flip_flop' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/Segment_Display.vhd:110]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/D_flip_flop.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (2#1) [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/D_flip_flop.vhd:11]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/full_adder.vhd:7' bound to instance 'C3' of component 'full_adder' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/Segment_Display.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/full_adder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (3#1) [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/full_adder.vhd:15]
INFO: [Synth 8-3491] module 't_flip_flop' declared at 'D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/t_flip_flop.vhd:3' bound to instance 'C4' of component 't_flip_flop' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/Segment_Display.vhd:123]
INFO: [Synth 8-638] synthesizing module 't_flip_flop' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/t_flip_flop.vhd:10]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/t_flip_flop.vhd:13]
INFO: [Synth 8-256] done synthesizing module 't_flip_flop' (4#1) [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/t_flip_flop.vhd:10]
INFO: [Synth 8-3491] module 'MUX' declared at 'D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/MUX.vhd:33' bound to instance 'C5' of component 'MUX' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/Segment_Display.vhd:128]
INFO: [Synth 8-638] synthesizing module 'MUX' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/MUX.vhd:41]
WARNING: [Synth 8-614] signal 'mux_in' is read in the process but is not in the sensitivity list [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/MUX.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MUX' (5#1) [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/MUX.vhd:41]
INFO: [Synth 8-3491] module 'CLK_giver' declared at 'D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/CLK_giver.vhd:4' bound to instance 'C6' of component 'CLK_giver' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/Segment_Display.vhd:134]
INFO: [Synth 8-638] synthesizing module 'CLK_giver' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/CLK_giver.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'CLK_giver' (6#1) [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/CLK_giver.vhd:12]
INFO: [Synth 8-3491] module 'k_in' declared at 'D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/k_in.vhd:35' bound to instance 'C7' of component 'k_in' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/Segment_Display.vhd:143]
INFO: [Synth 8-638] synthesizing module 'k_in' [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/k_in.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'k_in' (7#1) [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/k_in.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Segment_Display' (8#1) [D:/FPGA/project/count_down_timer/count_down_timer.srcs/sources_1/new/Segment_Display.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.816 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1017.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/project/count_down_timer/count_down_timer.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CO'
Finished Parsing XDC File [d:/FPGA/project/count_down_timer/count_down_timer.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CO'
Parsing XDC File [D:/FPGA/project/count_down_timer/count_down_timer.srcs/constrs_1/imports/basys3/Basys3_Master.xdc]
WARNING: [Vivado 12-508] No pins matched 'C0/clk_out1'. [D:/FPGA/project/count_down_timer/count_down_timer.srcs/constrs_1/imports/basys3/Basys3_Master.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'switch_in_IBUF[3]'. [D:/FPGA/project/count_down_timer/count_down_timer.srcs/constrs_1/imports/basys3/Basys3_Master.xdc:9]
Finished Parsing XDC File [D:/FPGA/project/count_down_timer/count_down_timer.srcs/constrs_1/imports/basys3/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA/project/count_down_timer/count_down_timer.srcs/constrs_1/imports/basys3/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Segment_Display_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/project/count_down_timer/count_down_timer.srcs/constrs_1/imports/basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Segment_Display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Segment_Display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1063.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1063.137 ; gain = 45.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1063.137 ; gain = 45.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/FPGA/project/count_down_timer/count_down_timer.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/FPGA/project/count_down_timer/count_down_timer.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for CO. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1063.137 ; gain = 45.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1063.137 ; gain = 45.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  64 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1063.137 ; gain = 45.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------+---------------+---------------+----------------+
|Module Name     | RTL Object    | Depth x Width | Implemented As | 
+----------------+---------------+---------------+----------------+
|timer           | seg_output    | 64x7          | LUT            | 
|Segment_Display | C1/seg_output | 64x7          | LUT            | 
+----------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1063.137 ; gain = 45.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.137 ; gain = 45.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1063.137 ; gain = 45.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.301 ; gain = 47.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.301 ; gain = 47.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.301 ; gain = 47.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.301 ; gain = 47.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.301 ; gain = 47.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.301 ; gain = 47.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    14|
|4     |LUT1           |     5|
|5     |LUT2           |    10|
|6     |LUT3           |     8|
|7     |LUT4           |    11|
|8     |LUT5           |    20|
|9     |LUT6           |    32|
|10    |FDRE           |    74|
|11    |IBUF           |     4|
|12    |OBUF           |    12|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.301 ; gain = 47.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1065.301 ; gain = 2.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.301 ; gain = 47.484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1077.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1082.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1082.504 ; gain = 64.688
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/project/count_down_timer/count_down_timer.runs/synth_1/Segment_Display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Segment_Display_utilization_synth.rpt -pb Segment_Display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 14 11:45:03 2021...
