{
  "design": {
    "design_info": {
      "boundary_crc": "0x2A2BB60BE7DB85A4",
      "device": "xc7z045ffg900-3",
      "name": "OpenSSD2",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "CH2MMCMC1H200": "",
      "CH4MMCMC1H200": "",
      "CH3MMCMC1H200": "",
      "CH6MMCMC1H200": "",
      "CH7MMCMC1H200": "",
      "Dispatcher_uCode_1": "",
      "Dispatcher_uCode_2": "",
      "Dispatcher_uCode_3": "",
      "Dispatcher_uCode_4": "",
      "Dispatcher_uCode_5": "",
      "Dispatcher_uCode_6": "",
      "Dispatcher_uCode_7": "",
      "Tiger4SharedKES_0": "",
      "Tiger4SharedKES_1": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_1": "",
      "axi_bram_ctrl_2": "",
      "axi_bram_ctrl_3": "",
      "GPIC0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {
          "auto_cc": ""
        },
        "m05_couplers": {
          "auto_cc": ""
        },
        "m06_couplers": {
          "auto_cc": ""
        },
        "m07_couplers": {
          "auto_cc": ""
        }
      },
      "HPIC3": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "GPIC1": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_us_cc_df": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "auto_us_cc_df": ""
        },
        "s02_couplers": {
          "s02_regslice": "",
          "auto_us_cc_df": ""
        },
        "s03_couplers": {
          "s03_regslice": "",
          "auto_us_cc_df": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "m00_regslice": "",
          "auto_pc": ""
        },
        "m01_couplers": {
          "m01_regslice": "",
          "auto_cc": "",
          "auto_ds": ""
        }
      },
      "axi_interconnect_1": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_us_cc_df": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "auto_us_cc_df": ""
        },
        "s02_couplers": {
          "s02_regslice": "",
          "auto_us_cc_df": ""
        },
        "s03_couplers": {
          "s03_regslice": "",
          "auto_us_cc_df": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "m00_regslice": "",
          "auto_pc": ""
        },
        "m01_couplers": {
          "m01_regslice": "",
          "auto_cc": "",
          "auto_ds": ""
        }
      },
      "Dispatcher_uCode_0": "",
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "CH0MMCMC1H200": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "proc_sys_reset_2": "",
      "proc_sys_reset_3": "",
      "PS": "",
      "V2NFC100DDR_0": "",
      "V2NFC100DDR_1": "",
      "V2NFC100DDR_2": "",
      "V2NFC100DDR_3": "",
      "V2NFC100DDR_4": "",
      "V2NFC100DDR_5": "",
      "V2NFC100DDR_6": "",
      "V2NFC100DDR_7": "",
      "Tiger4NSC_0": "",
      "Tiger4NSC_1": "",
      "Tiger4NSC_2": "",
      "Tiger4NSC_3": "",
      "Tiger4NSC_4": "",
      "Tiger4NSC_5": "",
      "Tiger4NSC_6": "",
      "Tiger4NSC_7": "",
      "NVMeHostController_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "O_DEBUG": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "O_NAND_CH0_CLE": {
        "direction": "O"
      },
      "O_NAND_CH0_RE_P": {
        "direction": "O"
      },
      "O_NAND_CH0_RE_N": {
        "direction": "O"
      },
      "IO_NAND_CH0_DQS_N": {
        "direction": "IO"
      },
      "O_NAND_CH0_WE": {
        "direction": "O"
      },
      "IO_NAND_CH0_DQ": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH0_DQS_P": {
        "direction": "IO"
      },
      "O_NAND_CH0_CE": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "I_NAND_CH0_RB": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH0_ALE": {
        "direction": "O"
      },
      "O_NAND_CH0_WP": {
        "direction": "O"
      },
      "IO_NAND_CH1_DQS_N": {
        "direction": "IO"
      },
      "IO_NAND_CH1_DQS_P": {
        "direction": "IO"
      },
      "I_NAND_CH1_RB": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH1_DQ": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH1_ALE": {
        "direction": "O"
      },
      "O_NAND_CH1_CE": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH1_CLE": {
        "direction": "O"
      },
      "O_NAND_CH1_RE_N": {
        "direction": "O"
      },
      "O_NAND_CH1_RE_P": {
        "direction": "O"
      },
      "O_NAND_CH1_WE": {
        "direction": "O"
      },
      "O_NAND_CH1_WP": {
        "direction": "O"
      },
      "IO_NAND_CH2_DQS_P": {
        "direction": "IO"
      },
      "IO_NAND_CH2_DQ": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH2_DQS_N": {
        "direction": "IO"
      },
      "I_NAND_CH2_RB": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH2_ALE": {
        "direction": "O"
      },
      "O_NAND_CH2_CE": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH2_CLE": {
        "direction": "O"
      },
      "O_NAND_CH2_RE_N": {
        "direction": "O"
      },
      "O_NAND_CH2_RE_P": {
        "direction": "O"
      },
      "O_NAND_CH2_WE": {
        "direction": "O"
      },
      "O_NAND_CH2_WP": {
        "direction": "O"
      },
      "IO_NAND_CH3_DQ": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH3_DQS_N": {
        "direction": "IO"
      },
      "IO_NAND_CH3_DQS_P": {
        "direction": "IO"
      },
      "I_NAND_CH3_RB": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH3_ALE": {
        "direction": "O"
      },
      "O_NAND_CH3_CE": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH3_CLE": {
        "direction": "O"
      },
      "O_NAND_CH3_RE_N": {
        "direction": "O"
      },
      "O_NAND_CH3_RE_P": {
        "direction": "O"
      },
      "O_NAND_CH3_WE": {
        "direction": "O"
      },
      "O_NAND_CH3_WP": {
        "direction": "O"
      },
      "pcie_perst_n": {
        "direction": "I"
      },
      "pcie_ref_clk_n": {
        "direction": "I"
      },
      "pcie_rx_n": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "pcie_rx_p": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "pcie_ref_clk_p": {
        "direction": "I"
      },
      "pcie_tx_p": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "pcie_tx_n": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH4_DQ": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH4_DQS_N": {
        "direction": "IO"
      },
      "IO_NAND_CH4_DQS_P": {
        "direction": "IO"
      },
      "O_NAND_CH4_ALE": {
        "direction": "O"
      },
      "O_NAND_CH4_CE": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH4_CLE": {
        "direction": "O"
      },
      "O_NAND_CH4_RE_N": {
        "direction": "O"
      },
      "O_NAND_CH4_RE_P": {
        "direction": "O"
      },
      "O_NAND_CH4_WE": {
        "direction": "O"
      },
      "O_NAND_CH4_WP": {
        "direction": "O"
      },
      "I_NAND_CH4_RB": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH5_DQS_P": {
        "direction": "IO"
      },
      "I_NAND_CH5_RB": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH5_DQ": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH5_DQS_N": {
        "direction": "IO"
      },
      "O_NAND_CH5_ALE": {
        "direction": "O"
      },
      "O_NAND_CH5_CE": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH5_CLE": {
        "direction": "O"
      },
      "O_NAND_CH5_RE_N": {
        "direction": "O"
      },
      "O_NAND_CH5_RE_P": {
        "direction": "O"
      },
      "O_NAND_CH5_WE": {
        "direction": "O"
      },
      "O_NAND_CH5_WP": {
        "direction": "O"
      },
      "I_NAND_CH6_RB": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH6_DQ": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH6_DQS_N": {
        "direction": "IO"
      },
      "IO_NAND_CH6_DQS_P": {
        "direction": "IO"
      },
      "O_NAND_CH6_ALE": {
        "direction": "O"
      },
      "O_NAND_CH6_CE": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH6_CLE": {
        "direction": "O"
      },
      "O_NAND_CH6_RE_N": {
        "direction": "O"
      },
      "O_NAND_CH6_RE_P": {
        "direction": "O"
      },
      "O_NAND_CH6_WE": {
        "direction": "O"
      },
      "O_NAND_CH6_WP": {
        "direction": "O"
      },
      "I_NAND_CH7_RB": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH7_DQ": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "IO_NAND_CH7_DQS_N": {
        "direction": "IO"
      },
      "IO_NAND_CH7_DQS_P": {
        "direction": "IO"
      },
      "O_NAND_CH7_ALE": {
        "direction": "O"
      },
      "O_NAND_CH7_CE": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "O_NAND_CH7_CLE": {
        "direction": "O"
      },
      "O_NAND_CH7_RE_N": {
        "direction": "O"
      },
      "O_NAND_CH7_RE_P": {
        "direction": "O"
      },
      "O_NAND_CH7_WE": {
        "direction": "O"
      },
      "O_NAND_CH7_WP": {
        "direction": "O"
      }
    },
    "components": {
      "CH2MMCMC1H200": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "OpenSSD2_CH0MMCMC1H200_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "81.410"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "74.126"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.875"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "CH4MMCMC1H200": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "OpenSSD2_CH0MMCMC1H200_1",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "81.410"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "74.126"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.875"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "CH3MMCMC1H200": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "OpenSSD2_CH2MMCMC1H200_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "81.410"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "74.126"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.875"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "CH6MMCMC1H200": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "OpenSSD2_CH4MMCMC1H200_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "81.410"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "74.126"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.875"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "CH7MMCMC1H200": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "OpenSSD2_CH6MMCMC1H200_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "81.410"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "74.126"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.875"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "Dispatcher_uCode_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "OpenSSD2_Dispatcher_uCode_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../uProgROM_v2.0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "Dispatcher_uCode_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "OpenSSD2_Dispatcher_uCode_1_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../uProgROM_v2.0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "Dispatcher_uCode_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "OpenSSD2_Dispatcher_uCode_2_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../uProgROM_v2.0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "Dispatcher_uCode_4": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "OpenSSD2_Dispatcher_uCode_3_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../uProgROM_v2.0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "Dispatcher_uCode_5": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "OpenSSD2_Dispatcher_uCode_4_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../uProgROM_v2.0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "Dispatcher_uCode_6": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "OpenSSD2_Dispatcher_uCode_5_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../uProgROM_v2.0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "Dispatcher_uCode_7": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "OpenSSD2_Dispatcher_uCode_6_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../uProgROM_v2.0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "Tiger4SharedKES_0": {
        "vlnv": "ENCLab:ip:Tiger4SharedKES:1.0.1",
        "xci_name": "OpenSSD2_Tiger4SharedKES_0_0"
      },
      "Tiger4SharedKES_1": {
        "vlnv": "ENCLab:ip:Tiger4SharedKES:1.0.1",
        "xci_name": "OpenSSD2_Tiger4SharedKES_0_1"
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "OpenSSD2_axi_bram_ctrl_0_0",
        "parameters": {
          "MEM_DEPTH": {
            "value": "2048"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "OpenSSD2_axi_bram_ctrl_0_1",
        "parameters": {
          "ID_WIDTH": {
            "value": "12"
          },
          "MEM_DEPTH": {
            "value": "2048"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x80000000 32 > OpenSSD2 blk_mem_gen_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "OpenSSD2_axi_bram_ctrl_2_0",
        "parameters": {
          "MEM_DEPTH": {
            "value": "2048"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "OpenSSD2_axi_bram_ctrl_3_0",
        "parameters": {
          "ID_WIDTH": {
            "value": "12"
          },
          "MEM_DEPTH": {
            "value": "2048"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x80010000 32 > OpenSSD2 blk_mem_gen_1",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "GPIC0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "OpenSSD2_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "8"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "OpenSSD2_xbar_7",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "OpenSSD2_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "OpenSSD2_auto_cc_0",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "OpenSSD2_auto_cc_1",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "OpenSSD2_auto_cc_2",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "OpenSSD2_auto_cc_3",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_GPIC0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_GPIC0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_GPIC0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "GPIC0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_GPIC0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_GPIC0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_GPIC0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_GPIC0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_GPIC0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "GPIC0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "GPIC0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          }
        }
      },
      "HPIC3": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "OpenSSD2_axi_interconnect_0_1",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "OpenSSD2_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "HPIC3_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_HPIC3": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "HPIC3_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "HPIC3_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "GPIC1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "OpenSSD2_axi_interconnect_0_2",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "OpenSSD2_xbar_8",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "OpenSSD2_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "OpenSSD2_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m02_couplers_to_GPIC1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_GPIC1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_GPIC1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "GPIC1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "GPIC1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "GPIC1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "OpenSSD2_axi_interconnect_0_3",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "M00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_REGSLICE": {
            "value": "1"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_REGSLICE": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "2"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "OpenSSD2_xbar_9",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "4"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "S02_ARB_PRIORITY": {
                "value": "0"
              },
              "S03_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_s00_regslice_22"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "OpenSSD2_auto_us_cc_df_0",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_s01_regslice_22"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "OpenSSD2_auto_us_cc_df_1",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "s01_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_s02_regslice_22"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "OpenSSD2_auto_us_cc_df_2",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              },
              "s02_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s02_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_s03_regslice_22"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "OpenSSD2_auto_us_cc_df_3",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              },
              "s03_couplers_to_s03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s03_regslice/S_AXI"
                ]
              },
              "s03_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s03_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s03_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s03_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "OpenSSD2_m00_data_fifo_22"
              },
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_m00_regslice_22"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "OpenSSD2_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m00_data_fifo/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              },
              "m00_data_fifo_to_auto_pc": {
                "interface_ports": [
                  "m00_data_fifo/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m00_data_fifo/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m00_data_fifo/aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_m01_regslice_22"
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "OpenSSD2_auto_cc_4",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "OpenSSD2_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m01_regslice": {
                "interface_ports": [
                  "m01_regslice/S_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "axi_interconnect_0_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "axi_interconnect_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "S03_ACLK_1": {
            "ports": [
              "S03_ACLK",
              "s03_couplers/S_ACLK"
            ]
          },
          "S03_ARESETN_1": {
            "ports": [
              "S03_ARESETN",
              "s03_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "OpenSSD2_axi_interconnect_0_4",
        "parameters": {
          "Component_Name": {
            "value": "OpenSSD2_axi_interconnect_0_3"
          },
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "M00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_REGSLICE": {
            "value": "1"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_REGSLICE": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "2"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "OpenSSD2_xbar_10",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "4"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "S02_ARB_PRIORITY": {
                "value": "0"
              },
              "S03_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_s00_regslice_23"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "OpenSSD2_auto_us_cc_df_4",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_s01_regslice_23"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "OpenSSD2_auto_us_cc_df_5",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              },
              "s01_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_s02_regslice_23"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "OpenSSD2_auto_us_cc_df_6",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "s02_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s02_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              },
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_s03_regslice_23"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "OpenSSD2_auto_us_cc_df_7",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              },
              "s03_couplers_to_s03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s03_regslice/S_AXI"
                ]
              },
              "s03_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s03_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s03_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s03_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "OpenSSD2_m00_data_fifo_23"
              },
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_m00_regslice_23"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "OpenSSD2_auto_pc_5",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              },
              "m00_data_fifo_to_auto_pc": {
                "interface_ports": [
                  "m00_data_fifo/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m00_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m00_data_fifo/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m00_data_fifo/aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "OpenSSD2_m01_regslice_23"
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "OpenSSD2_auto_cc_5",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "OpenSSD2_auto_ds_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m01_regslice": {
                "interface_ports": [
                  "m01_regslice/S_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "axi_interconnect_1_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_1_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "axi_interconnect_1_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "S03_ACLK_1": {
            "ports": [
              "S03_ACLK",
              "s03_couplers/S_ACLK"
            ]
          },
          "S03_ARESETN_1": {
            "ports": [
              "S03_ARESETN",
              "s03_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          }
        }
      },
      "Dispatcher_uCode_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "OpenSSD2_blk_mem_gen_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../uProgROM_v2.0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "OpenSSD2_blk_mem_gen_0_1",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "OpenSSD2_blk_mem_gen_1_0",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "CH0MMCMC1H200": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "OpenSSD2_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "81.410"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "74.126"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.875"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "OpenSSD2_proc_sys_reset_0_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          },
          "C_EXT_RESET_HIGH": {
            "value": "0"
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "OpenSSD2_proc_sys_reset_1_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          },
          "C_EXT_RESET_HIGH": {
            "value": "0"
          }
        }
      },
      "proc_sys_reset_2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "OpenSSD2_proc_sys_reset_2_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          },
          "C_EXT_RESET_HIGH": {
            "value": "0"
          }
        }
      },
      "proc_sys_reset_3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "OpenSSD2_proc_sys_reset_3_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          },
          "C_EXT_RESET_HIGH": {
            "value": "0"
          }
        }
      },
      "PS": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "OpenSSD2_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "1000.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "25.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "250.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "1000"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "250000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "1000"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": {
            "value": "15"
          },
          "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": {
            "value": "2"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_PORT0_HPR_ENABLE": {
            "value": "0"
          },
          "PCW_DDR_PORT1_HPR_ENABLE": {
            "value": "0"
          },
          "PCW_DDR_PORT2_HPR_ENABLE": {
            "value": "0"
          },
          "PCW_DDR_PORT3_HPR_ENABLE": {
            "value": "0"
          },
          "PCW_DDR_PRIORITY_READPORT_0": {
            "value": "High"
          },
          "PCW_DDR_PRIORITY_READPORT_1": {
            "value": "Low"
          },
          "PCW_DDR_PRIORITY_READPORT_2": {
            "value": "Low"
          },
          "PCW_DDR_PRIORITY_READPORT_3": {
            "value": "Low"
          },
          "PCW_DDR_PRIORITY_WRITEPORT_0": {
            "value": "High"
          },
          "PCW_DDR_PRIORITY_WRITEPORT_1": {
            "value": "Low"
          },
          "PCW_DDR_PRIORITY_WRITEPORT_2": {
            "value": "Low"
          },
          "PCW_DDR_PRIORITY_WRITEPORT_3": {
            "value": "Low"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": {
            "value": "2"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": {
            "value": "x8"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "100 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 47"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "1"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "1"
          },
          "PCW_EN_RST2_PORT": {
            "value": "1"
          },
          "PCW_EN_RST3_PORT": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK3_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "250"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK3_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "0"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "0"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_BASEADDR": {
            "value": "0xE0004000"
          },
          "PCW_I2C0_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_HIGHADDR": {
            "value": "0xE0004FFF"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "MIO 50 .. 51"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_I2C_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SD 0#SD 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#I2C Reset#ENET Reset#UART 1#UART 1#I2C 0#I2C 0#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#qspi_fbclk#qspi1_sclk#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#cd#wp#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#reset#tx#rx#scl#sda#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_FREQMHZ": {
            "value": "100"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_FREQMHZ": {
            "value": "200"
          },
          "PCW_M_AXI_GP1_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "2"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "2"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "2"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "2"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "2"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "2"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "2"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "2"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "2"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "2"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_I2C0_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.100"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.113"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.111"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.100"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.017"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.039"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.040"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.016"
          },
          "PCW_PACKAGE_NAME": {
            "value": "ffg900"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_IO1_IO": {
            "value": "MIO 0 9 .. 13"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFDFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 14"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 15"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_FREQMHZ": {
            "value": "250"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_FREQMHZ": {
            "value": "250"
          },
          "PCW_S_AXI_HP1_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_FREQMHZ": {
            "value": "250"
          },
          "PCW_S_AXI_HP3_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": {
            "value": "3"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.521"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.636"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.540"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.621"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CL": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "92.3275"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "92.3275"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "92.3275"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "92.3275"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_COL_ADDR_COUNT": {
            "value": "10"
          },
          "PCW_UIPARAM_DDR_CWL": {
            "value": "6"
          },
          "PCW_UIPARAM_DDR_DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "108.9255"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "131.286"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "131.83"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "108.5285"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.226"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.278"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.184"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.309"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "107.643"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "132.917"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "129.6135"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "108.6395"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "Custom"
          },
          "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PCW_UIPARAM_DDR_SPEED_BIN": {
            "value": "DDR3_1066F"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_T_FAW": {
            "value": "50"
          },
          "PCW_UIPARAM_DDR_T_RAS_MIN": {
            "value": "37.5"
          },
          "PCW_UIPARAM_DDR_T_RC": {
            "value": "50.62"
          },
          "PCW_UIPARAM_DDR_T_RCD": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_T_RP": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 7"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "1"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "1"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > OpenSSD2 axi_bram_ctrl_1 OpenSSD2 axi_bram_ctrl_3",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "V2NFC100DDR_0": {
        "vlnv": "ENCLab:ip:V2NFC100DDR:1.0.4",
        "xci_name": "OpenSSD2_V2NFC100DDR_0_0"
      },
      "V2NFC100DDR_1": {
        "vlnv": "ENCLab:ip:V2NFC100DDR:1.0.4",
        "xci_name": "OpenSSD2_V2NFC100DDR_1_0",
        "parameters": {
          "IDelayValue": {
            "value": "13"
          },
          "NoIDelayCtrl": {
            "value": "1"
          }
        }
      },
      "V2NFC100DDR_2": {
        "vlnv": "ENCLab:ip:V2NFC100DDR:1.0.4",
        "xci_name": "OpenSSD2_V2NFC100DDR_2_0"
      },
      "V2NFC100DDR_3": {
        "vlnv": "ENCLab:ip:V2NFC100DDR:1.0.4",
        "xci_name": "OpenSSD2_V2NFC100DDR_3_0"
      },
      "V2NFC100DDR_4": {
        "vlnv": "ENCLab:ip:V2NFC100DDR:1.0.4",
        "xci_name": "OpenSSD2_V2NFC100DDR_4_0"
      },
      "V2NFC100DDR_5": {
        "vlnv": "ENCLab:ip:V2NFC100DDR:1.0.4",
        "xci_name": "OpenSSD2_V2NFC100DDR_4_1",
        "parameters": {
          "NoIDelayCtrl": {
            "value": "1"
          }
        }
      },
      "V2NFC100DDR_6": {
        "vlnv": "ENCLab:ip:V2NFC100DDR:1.0.4",
        "xci_name": "OpenSSD2_V2NFC100DDR_5_0"
      },
      "V2NFC100DDR_7": {
        "vlnv": "ENCLab:ip:V2NFC100DDR:1.0.4",
        "xci_name": "OpenSSD2_V2NFC100DDR_6_0"
      },
      "Tiger4NSC_0": {
        "vlnv": "ENCLab:ip:Tiger4NSC:1.2.6",
        "xci_name": "OpenSSD2_Tiger4NSC_0_0"
      },
      "Tiger4NSC_1": {
        "vlnv": "ENCLab:ip:Tiger4NSC:1.2.6",
        "xci_name": "OpenSSD2_Tiger4NSC_1_0"
      },
      "Tiger4NSC_2": {
        "vlnv": "ENCLab:ip:Tiger4NSC:1.2.6",
        "xci_name": "OpenSSD2_Tiger4NSC_2_0"
      },
      "Tiger4NSC_3": {
        "vlnv": "ENCLab:ip:Tiger4NSC:1.2.6",
        "xci_name": "OpenSSD2_Tiger4NSC_3_0"
      },
      "Tiger4NSC_4": {
        "vlnv": "ENCLab:ip:Tiger4NSC:1.2.6",
        "xci_name": "OpenSSD2_Tiger4NSC_4_0"
      },
      "Tiger4NSC_5": {
        "vlnv": "ENCLab:ip:Tiger4NSC:1.2.6",
        "xci_name": "OpenSSD2_Tiger4NSC_5_0"
      },
      "Tiger4NSC_6": {
        "vlnv": "ENCLab:ip:Tiger4NSC:1.2.6",
        "xci_name": "OpenSSD2_Tiger4NSC_5_1"
      },
      "Tiger4NSC_7": {
        "vlnv": "ENCLab:ip:Tiger4NSC:1.2.6",
        "xci_name": "OpenSSD2_Tiger4NSC_6_0"
      },
      "NVMeHostController_0": {
        "vlnv": "ENCLab:ip:NVMeHostController:2.0.0",
        "xci_name": "OpenSSD2_NVMeHostController_0_0",
        "parameters": {
          "C_S0_AXI_HIGHADDR": {
            "value": "0x83C1FFFF"
          }
        }
      }
    },
    "interface_nets": {
      "Tiger4NSC_1_uROMInterface": {
        "interface_ports": [
          "Tiger4NSC_1/uROMInterface",
          "Dispatcher_uCode_1/BRAM_PORTA"
        ]
      },
      "Tiger4NSC_2_NFCInterface": {
        "interface_ports": [
          "Tiger4NSC_2/NFCInterface",
          "V2NFC100DDR_2/NFCInterface"
        ]
      },
      "axi_bram_ctrl_3_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_3/BRAM_PORTA",
          "blk_mem_gen_1/BRAM_PORTB"
        ]
      },
      "GPIC0_M07_AXI": {
        "interface_ports": [
          "Tiger4NSC_7/C_AXI",
          "GPIC0/M07_AXI"
        ]
      },
      "Tiger4NSC_6_SharedKESInterface": {
        "interface_ports": [
          "Tiger4NSC_6/SharedKESInterface",
          "Tiger4SharedKES_1/SharedKESInterface_CH2"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS/FIXED_IO"
        ]
      },
      "GPIC1_M00_AXI": {
        "interface_ports": [
          "GPIC1/M00_AXI",
          "NVMeHostController_0/s0_axi"
        ]
      },
      "Tiger4NSC_0_uROMInterface": {
        "interface_ports": [
          "Tiger4NSC_0/uROMInterface",
          "Dispatcher_uCode_0/BRAM_PORTA"
        ]
      },
      "S03_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S03_AXI",
          "Tiger4NSC_3/D_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "Tiger4NSC_6_uROMInterface": {
        "interface_ports": [
          "Dispatcher_uCode_6/BRAM_PORTA",
          "Tiger4NSC_6/uROMInterface"
        ]
      },
      "Tiger4NSC_2_uROMInterface": {
        "interface_ports": [
          "Tiger4NSC_2/uROMInterface",
          "Dispatcher_uCode_2/BRAM_PORTA"
        ]
      },
      "GPIC0_M01_AXI": {
        "interface_ports": [
          "Tiger4NSC_1/C_AXI",
          "GPIC0/M01_AXI"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S01_AXI",
          "Tiger4NSC_1/D_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "PS/S_AXI_HP0"
        ]
      },
      "S01_AXI_2": {
        "interface_ports": [
          "axi_interconnect_1/S01_AXI",
          "Tiger4NSC_5/D_AXI"
        ]
      },
      "PS_M_AXI_GP0": {
        "interface_ports": [
          "PS/M_AXI_GP0",
          "GPIC0/S00_AXI"
        ]
      },
      "Tiger4NSC_7_uROMInterface": {
        "interface_ports": [
          "Tiger4NSC_7/uROMInterface",
          "Dispatcher_uCode_7/BRAM_PORTA"
        ]
      },
      "NVMeHostController_0_m0_axi": {
        "interface_ports": [
          "NVMeHostController_0/m0_axi",
          "HPIC3/S00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M00_AXI",
          "PS/S_AXI_HP1"
        ]
      },
      "Tiger4NSC_3_SharedKESInterface": {
        "interface_ports": [
          "Tiger4SharedKES_0/SharedKESInterface_CH3",
          "Tiger4NSC_3/SharedKESInterface"
        ]
      },
      "Tiger4NSC_5_uROMInterface": {
        "interface_ports": [
          "Tiger4NSC_5/uROMInterface",
          "Dispatcher_uCode_5/BRAM_PORTA"
        ]
      },
      "axi_interconnect_1_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M01_AXI",
          "axi_bram_ctrl_2/S_AXI"
        ]
      },
      "GPIC1_M01_AXI": {
        "interface_ports": [
          "GPIC1/M01_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "HPIC3_M00_AXI": {
        "interface_ports": [
          "HPIC3/M00_AXI",
          "PS/S_AXI_HP3"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      },
      "Tiger4NSC_0_SharedKESInterface": {
        "interface_ports": [
          "Tiger4SharedKES_0/SharedKESInterface_CH0",
          "Tiger4NSC_0/SharedKESInterface"
        ]
      },
      "Tiger4NSC_4_SharedKESInterface": {
        "interface_ports": [
          "Tiger4SharedKES_1/SharedKESInterface_CH0",
          "Tiger4NSC_4/SharedKESInterface"
        ]
      },
      "GPIC1_M02_AXI": {
        "interface_ports": [
          "GPIC1/M02_AXI",
          "axi_bram_ctrl_3/S_AXI"
        ]
      },
      "Tiger4NSC_7_NFCInterface": {
        "interface_ports": [
          "Tiger4NSC_7/NFCInterface",
          "V2NFC100DDR_7/NFCInterface"
        ]
      },
      "Tiger4NSC_7_SharedKESInterface": {
        "interface_ports": [
          "Tiger4NSC_7/SharedKESInterface",
          "Tiger4SharedKES_1/SharedKESInterface_CH3"
        ]
      },
      "GPIC0_M05_AXI": {
        "interface_ports": [
          "Tiger4NSC_5/C_AXI",
          "GPIC0/M05_AXI"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "GPIC1/S00_AXI",
          "PS/M_AXI_GP1"
        ]
      },
      "Tiger4NSC_2_SharedKESInterface": {
        "interface_ports": [
          "Tiger4SharedKES_0/SharedKESInterface_CH2",
          "Tiger4NSC_2/SharedKESInterface"
        ]
      },
      "Tiger4NSC_3_uROMInterface": {
        "interface_ports": [
          "Tiger4NSC_3/uROMInterface",
          "Dispatcher_uCode_3/BRAM_PORTA"
        ]
      },
      "Tiger4NSC_1_SharedKESInterface": {
        "interface_ports": [
          "Tiger4NSC_1/SharedKESInterface",
          "Tiger4SharedKES_0/SharedKESInterface_CH1"
        ]
      },
      "Tiger4NSC_5_NFCInterface": {
        "interface_ports": [
          "Tiger4NSC_5/NFCInterface",
          "V2NFC100DDR_5/NFCInterface"
        ]
      },
      "Tiger4NSC_1_NFCInterface": {
        "interface_ports": [
          "Tiger4NSC_1/NFCInterface",
          "V2NFC100DDR_1/NFCInterface"
        ]
      },
      "Tiger4NSC_2_D_AXI": {
        "interface_ports": [
          "Tiger4NSC_2/D_AXI",
          "axi_interconnect_0/S02_AXI"
        ]
      },
      "Tiger4NSC_4_NFCInterface": {
        "interface_ports": [
          "Tiger4NSC_4/NFCInterface",
          "V2NFC100DDR_4/NFCInterface"
        ]
      },
      "Tiger4NSC_3_NFCInterface": {
        "interface_ports": [
          "Tiger4NSC_3/NFCInterface",
          "V2NFC100DDR_3/NFCInterface"
        ]
      },
      "GPIC0_M02_AXI": {
        "interface_ports": [
          "GPIC0/M02_AXI",
          "Tiger4NSC_2/C_AXI"
        ]
      },
      "GPIC0_M04_AXI": {
        "interface_ports": [
          "Tiger4NSC_4/C_AXI",
          "GPIC0/M04_AXI"
        ]
      },
      "Tiger4NSC_5_SharedKESInterface": {
        "interface_ports": [
          "Tiger4SharedKES_1/SharedKESInterface_CH1",
          "Tiger4NSC_5/SharedKESInterface"
        ]
      },
      "Tiger4NSC_0_D_AXI": {
        "interface_ports": [
          "Tiger4NSC_0/D_AXI",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "Tiger4NSC_4_D_AXI": {
        "interface_ports": [
          "Tiger4NSC_4/D_AXI",
          "axi_interconnect_1/S00_AXI"
        ]
      },
      "Tiger4NSC_6_NFCInterface": {
        "interface_ports": [
          "Tiger4NSC_6/NFCInterface",
          "V2NFC100DDR_6/NFCInterface"
        ]
      },
      "Tiger4NSC_0_NFCInterface": {
        "interface_ports": [
          "Tiger4NSC_0/NFCInterface",
          "V2NFC100DDR_0/NFCInterface"
        ]
      },
      "GPIC0_M03_AXI": {
        "interface_ports": [
          "Tiger4NSC_3/C_AXI",
          "GPIC0/M03_AXI"
        ]
      },
      "axi_bram_ctrl_2_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_2/BRAM_PORTA",
          "blk_mem_gen_1/BRAM_PORTA"
        ]
      },
      "GPIC0_M00_AXI": {
        "interface_ports": [
          "GPIC0/M00_AXI",
          "Tiger4NSC_0/C_AXI"
        ]
      },
      "Tiger4NSC_4_uROMInterface": {
        "interface_ports": [
          "Tiger4NSC_4/uROMInterface",
          "Dispatcher_uCode_4/BRAM_PORTA"
        ]
      },
      "S03_AXI_2": {
        "interface_ports": [
          "axi_interconnect_1/S03_AXI",
          "Tiger4NSC_7/D_AXI"
        ]
      },
      "Tiger4NSC_6_D_AXI": {
        "interface_ports": [
          "Tiger4NSC_6/D_AXI",
          "axi_interconnect_1/S02_AXI"
        ]
      },
      "GPIC0_M06_AXI": {
        "interface_ports": [
          "Tiger4NSC_6/C_AXI",
          "GPIC0/M06_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS/DDR"
        ]
      }
    },
    "nets": {
      "PS_FCLK_CLK2": {
        "ports": [
          "PS/FCLK_CLK2",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_bram_ctrl_2/s_axi_aclk",
          "axi_bram_ctrl_3/s_axi_aclk",
          "GPIC1/ACLK",
          "GPIC1/S00_ACLK",
          "GPIC1/M00_ACLK",
          "GPIC1/M01_ACLK",
          "GPIC1/M02_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_1/M01_ACLK",
          "proc_sys_reset_2/slowest_sync_clk",
          "PS/M_AXI_GP1_ACLK",
          "NVMeHostController_0/s0_axi_aclk"
        ]
      },
      "PS_FCLK_CLK0": {
        "ports": [
          "PS/FCLK_CLK0",
          "CH2MMCMC1H200/clk_in1",
          "CH3MMCMC1H200/clk_in1",
          "Tiger4SharedKES_0/iClock",
          "GPIC0/ACLK",
          "GPIC0/S00_ACLK",
          "GPIC0/M00_ACLK",
          "GPIC0/M01_ACLK",
          "GPIC0/M02_ACLK",
          "GPIC0/M03_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "axi_interconnect_0/S02_ACLK",
          "axi_interconnect_0/S03_ACLK",
          "CH0MMCMC1H200/clk_in1",
          "proc_sys_reset_0/slowest_sync_clk",
          "PS/M_AXI_GP0_ACLK",
          "V2NFC100DDR_0/iSystemClock",
          "V2NFC100DDR_1/iSystemClock",
          "V2NFC100DDR_2/iSystemClock",
          "V2NFC100DDR_3/iSystemClock",
          "Tiger4NSC_0/iClock",
          "Tiger4NSC_1/iClock",
          "Tiger4NSC_2/iClock",
          "Tiger4NSC_3/iClock"
        ]
      },
      "PS_FCLK_RESET0_N": {
        "ports": [
          "PS/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "PS_FCLK_CLK1": {
        "ports": [
          "PS/FCLK_CLK1",
          "CH4MMCMC1H200/clk_in1",
          "CH6MMCMC1H200/clk_in1",
          "CH7MMCMC1H200/clk_in1",
          "Tiger4SharedKES_1/iClock",
          "GPIC0/M04_ACLK",
          "GPIC0/M05_ACLK",
          "GPIC0/M06_ACLK",
          "GPIC0/M07_ACLK",
          "axi_interconnect_1/S00_ACLK",
          "axi_interconnect_1/S01_ACLK",
          "axi_interconnect_1/S02_ACLK",
          "axi_interconnect_1/S03_ACLK",
          "proc_sys_reset_1/slowest_sync_clk",
          "V2NFC100DDR_4/iSystemClock",
          "V2NFC100DDR_5/iSystemClock",
          "V2NFC100DDR_6/iSystemClock",
          "V2NFC100DDR_7/iSystemClock",
          "Tiger4NSC_4/iClock",
          "Tiger4NSC_5/iClock",
          "Tiger4NSC_6/iClock",
          "Tiger4NSC_7/iClock"
        ]
      },
      "PS_FCLK_RESET1_N": {
        "ports": [
          "PS/FCLK_RESET1_N",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "PS_FCLK_RESET2_N": {
        "ports": [
          "PS/FCLK_RESET2_N",
          "proc_sys_reset_2/ext_reset_in"
        ]
      },
      "PS_FCLK_RESET3_N": {
        "ports": [
          "PS/FCLK_RESET3_N",
          "proc_sys_reset_3/ext_reset_in"
        ]
      },
      "PS_FCLK_CLK3": {
        "ports": [
          "PS/FCLK_CLK3",
          "HPIC3/ACLK",
          "HPIC3/S00_ACLK",
          "HPIC3/M00_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/M00_ACLK",
          "proc_sys_reset_3/slowest_sync_clk",
          "PS/S_AXI_HP0_ACLK",
          "PS/S_AXI_HP1_ACLK",
          "PS/S_AXI_HP3_ACLK",
          "NVMeHostController_0/m0_axi_aclk"
        ]
      },
      "M00_ARESETN_1": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "GPIC0/S00_ARESETN",
          "GPIC0/M00_ARESETN",
          "GPIC0/M01_ARESETN",
          "GPIC0/M02_ARESETN",
          "GPIC0/M03_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/S01_ARESETN",
          "axi_interconnect_0/S02_ARESETN",
          "axi_interconnect_0/S03_ARESETN"
        ]
      },
      "proc_sys_reset_2_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_2/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_bram_ctrl_2/s_axi_aresetn",
          "axi_bram_ctrl_3/s_axi_aresetn",
          "GPIC1/S00_ARESETN",
          "GPIC1/M00_ARESETN",
          "GPIC1/M01_ARESETN",
          "GPIC1/M02_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_1/M01_ARESETN",
          "NVMeHostController_0/s0_axi_aresetn"
        ]
      },
      "ARESETN_2": {
        "ports": [
          "proc_sys_reset_3/interconnect_aresetn",
          "HPIC3/ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_1/ARESETN"
        ]
      },
      "M00_ARESETN_2": {
        "ports": [
          "proc_sys_reset_3/peripheral_aresetn",
          "HPIC3/S00_ARESETN",
          "HPIC3/M00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_1/M00_ARESETN",
          "NVMeHostController_0/m0_axi_aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "CH2MMCMC1H200/reset",
          "CH3MMCMC1H200/reset",
          "Tiger4SharedKES_0/iReset",
          "CH0MMCMC1H200/reset",
          "V2NFC100DDR_0/iReset",
          "V2NFC100DDR_1/iReset",
          "V2NFC100DDR_2/iReset",
          "V2NFC100DDR_3/iReset",
          "Tiger4NSC_0/iReset",
          "Tiger4NSC_1/iReset",
          "Tiger4NSC_2/iReset",
          "Tiger4NSC_3/iReset"
        ]
      },
      "CH0MMCMC1H200_clk_out1": {
        "ports": [
          "CH0MMCMC1H200/clk_out1",
          "V2NFC100DDR_0/iDelayRefClock",
          "V2NFC100DDR_0/iOutputDrivingClock",
          "V2NFC100DDR_1/iDelayRefClock",
          "V2NFC100DDR_1/iOutputDrivingClock"
        ]
      },
      "CH2MMCMC1H200_clk_out1": {
        "ports": [
          "CH2MMCMC1H200/clk_out1",
          "V2NFC100DDR_2/iDelayRefClock",
          "V2NFC100DDR_2/iOutputDrivingClock"
        ]
      },
      "CH3MMCMC1H200_clk_out1": {
        "ports": [
          "CH3MMCMC1H200/clk_out1",
          "V2NFC100DDR_3/iDelayRefClock",
          "V2NFC100DDR_3/iOutputDrivingClock"
        ]
      },
      "ARESETN_3": {
        "ports": [
          "proc_sys_reset_2/interconnect_aresetn",
          "GPIC1/ARESETN"
        ]
      },
      "NVMeHostController_0_dev_irq_assert": {
        "ports": [
          "NVMeHostController_0/dev_irq_assert",
          "PS/IRQ_F2P"
        ]
      },
      "V2NFC100DDR_0_O_NAND_CLE": {
        "ports": [
          "V2NFC100DDR_0/O_NAND_CLE",
          "O_NAND_CH0_CLE"
        ]
      },
      "V2NFC100DDR_0_O_NAND_RE_P": {
        "ports": [
          "V2NFC100DDR_0/O_NAND_RE_P",
          "O_NAND_CH0_RE_P"
        ]
      },
      "V2NFC100DDR_0_O_NAND_RE_N": {
        "ports": [
          "V2NFC100DDR_0/O_NAND_RE_N",
          "O_NAND_CH0_RE_N"
        ]
      },
      "Net": {
        "ports": [
          "IO_NAND_CH0_DQS_N",
          "V2NFC100DDR_0/IO_NAND_DQS_N"
        ]
      },
      "V2NFC100DDR_0_O_NAND_WE": {
        "ports": [
          "V2NFC100DDR_0/O_NAND_WE",
          "O_NAND_CH0_WE"
        ]
      },
      "Net1": {
        "ports": [
          "IO_NAND_CH0_DQ",
          "V2NFC100DDR_0/IO_NAND_DQ"
        ]
      },
      "Net2": {
        "ports": [
          "IO_NAND_CH0_DQS_P",
          "V2NFC100DDR_0/IO_NAND_DQS_P"
        ]
      },
      "V2NFC100DDR_0_O_NAND_CE": {
        "ports": [
          "V2NFC100DDR_0/O_NAND_CE",
          "O_NAND_CH0_CE"
        ]
      },
      "I_NAND_RB_1": {
        "ports": [
          "I_NAND_CH0_RB",
          "V2NFC100DDR_0/I_NAND_RB"
        ]
      },
      "V2NFC100DDR_0_O_NAND_ALE": {
        "ports": [
          "V2NFC100DDR_0/O_NAND_ALE",
          "O_NAND_CH0_ALE"
        ]
      },
      "V2NFC100DDR_0_O_NAND_WP": {
        "ports": [
          "V2NFC100DDR_0/O_NAND_WP",
          "O_NAND_CH0_WP"
        ]
      },
      "Net3": {
        "ports": [
          "IO_NAND_CH1_DQS_N",
          "V2NFC100DDR_1/IO_NAND_DQS_N"
        ]
      },
      "Net4": {
        "ports": [
          "IO_NAND_CH1_DQS_P",
          "V2NFC100DDR_1/IO_NAND_DQS_P"
        ]
      },
      "I_NAND_RB_2": {
        "ports": [
          "I_NAND_CH1_RB",
          "V2NFC100DDR_1/I_NAND_RB"
        ]
      },
      "Net5": {
        "ports": [
          "IO_NAND_CH1_DQ",
          "V2NFC100DDR_1/IO_NAND_DQ"
        ]
      },
      "V2NFC100DDR_1_O_NAND_ALE": {
        "ports": [
          "V2NFC100DDR_1/O_NAND_ALE",
          "O_NAND_CH1_ALE"
        ]
      },
      "V2NFC100DDR_1_O_NAND_CE": {
        "ports": [
          "V2NFC100DDR_1/O_NAND_CE",
          "O_NAND_CH1_CE"
        ]
      },
      "V2NFC100DDR_1_O_NAND_CLE": {
        "ports": [
          "V2NFC100DDR_1/O_NAND_CLE",
          "O_NAND_CH1_CLE"
        ]
      },
      "V2NFC100DDR_1_O_NAND_RE_N": {
        "ports": [
          "V2NFC100DDR_1/O_NAND_RE_N",
          "O_NAND_CH1_RE_N"
        ]
      },
      "V2NFC100DDR_1_O_NAND_RE_P": {
        "ports": [
          "V2NFC100DDR_1/O_NAND_RE_P",
          "O_NAND_CH1_RE_P"
        ]
      },
      "V2NFC100DDR_1_O_NAND_WE": {
        "ports": [
          "V2NFC100DDR_1/O_NAND_WE",
          "O_NAND_CH1_WE"
        ]
      },
      "V2NFC100DDR_1_O_NAND_WP": {
        "ports": [
          "V2NFC100DDR_1/O_NAND_WP",
          "O_NAND_CH1_WP"
        ]
      },
      "Net6": {
        "ports": [
          "IO_NAND_CH2_DQS_P",
          "V2NFC100DDR_2/IO_NAND_DQS_P"
        ]
      },
      "Net7": {
        "ports": [
          "IO_NAND_CH2_DQ",
          "V2NFC100DDR_2/IO_NAND_DQ"
        ]
      },
      "Net8": {
        "ports": [
          "IO_NAND_CH2_DQS_N",
          "V2NFC100DDR_2/IO_NAND_DQS_N"
        ]
      },
      "I_NAND_RB_3": {
        "ports": [
          "I_NAND_CH2_RB",
          "V2NFC100DDR_2/I_NAND_RB"
        ]
      },
      "V2NFC100DDR_2_O_NAND_ALE": {
        "ports": [
          "V2NFC100DDR_2/O_NAND_ALE",
          "O_NAND_CH2_ALE"
        ]
      },
      "V2NFC100DDR_2_O_NAND_CE": {
        "ports": [
          "V2NFC100DDR_2/O_NAND_CE",
          "O_NAND_CH2_CE"
        ]
      },
      "V2NFC100DDR_2_O_NAND_CLE": {
        "ports": [
          "V2NFC100DDR_2/O_NAND_CLE",
          "O_NAND_CH2_CLE"
        ]
      },
      "V2NFC100DDR_2_O_NAND_RE_N": {
        "ports": [
          "V2NFC100DDR_2/O_NAND_RE_N",
          "O_NAND_CH2_RE_N"
        ]
      },
      "V2NFC100DDR_2_O_NAND_RE_P": {
        "ports": [
          "V2NFC100DDR_2/O_NAND_RE_P",
          "O_NAND_CH2_RE_P"
        ]
      },
      "V2NFC100DDR_2_O_NAND_WE": {
        "ports": [
          "V2NFC100DDR_2/O_NAND_WE",
          "O_NAND_CH2_WE"
        ]
      },
      "V2NFC100DDR_2_O_NAND_WP": {
        "ports": [
          "V2NFC100DDR_2/O_NAND_WP",
          "O_NAND_CH2_WP"
        ]
      },
      "Net9": {
        "ports": [
          "IO_NAND_CH3_DQ",
          "V2NFC100DDR_3/IO_NAND_DQ"
        ]
      },
      "Net10": {
        "ports": [
          "IO_NAND_CH3_DQS_N",
          "V2NFC100DDR_3/IO_NAND_DQS_N"
        ]
      },
      "Net11": {
        "ports": [
          "IO_NAND_CH3_DQS_P",
          "V2NFC100DDR_3/IO_NAND_DQS_P"
        ]
      },
      "I_NAND_RB_4": {
        "ports": [
          "I_NAND_CH3_RB",
          "V2NFC100DDR_3/I_NAND_RB"
        ]
      },
      "V2NFC100DDR_3_O_NAND_ALE": {
        "ports": [
          "V2NFC100DDR_3/O_NAND_ALE",
          "O_NAND_CH3_ALE"
        ]
      },
      "V2NFC100DDR_3_O_NAND_CE": {
        "ports": [
          "V2NFC100DDR_3/O_NAND_CE",
          "O_NAND_CH3_CE"
        ]
      },
      "V2NFC100DDR_3_O_NAND_CLE": {
        "ports": [
          "V2NFC100DDR_3/O_NAND_CLE",
          "O_NAND_CH3_CLE"
        ]
      },
      "V2NFC100DDR_3_O_NAND_RE_N": {
        "ports": [
          "V2NFC100DDR_3/O_NAND_RE_N",
          "O_NAND_CH3_RE_N"
        ]
      },
      "V2NFC100DDR_3_O_NAND_RE_P": {
        "ports": [
          "V2NFC100DDR_3/O_NAND_RE_P",
          "O_NAND_CH3_RE_P"
        ]
      },
      "V2NFC100DDR_3_O_NAND_WE": {
        "ports": [
          "V2NFC100DDR_3/O_NAND_WE",
          "O_NAND_CH3_WE"
        ]
      },
      "V2NFC100DDR_3_O_NAND_WP": {
        "ports": [
          "V2NFC100DDR_3/O_NAND_WP",
          "O_NAND_CH3_WP"
        ]
      },
      "pcie_perst_n_1": {
        "ports": [
          "pcie_perst_n",
          "NVMeHostController_0/pcie_perst_n"
        ]
      },
      "pcie_ref_clk_n_1": {
        "ports": [
          "pcie_ref_clk_n",
          "NVMeHostController_0/pcie_ref_clk_n"
        ]
      },
      "pcie_rx_n_1": {
        "ports": [
          "pcie_rx_n",
          "NVMeHostController_0/pcie_rx_n"
        ]
      },
      "pcie_rx_p_1": {
        "ports": [
          "pcie_rx_p",
          "NVMeHostController_0/pcie_rx_p"
        ]
      },
      "pcie_ref_clk_p_1": {
        "ports": [
          "pcie_ref_clk_p",
          "NVMeHostController_0/pcie_ref_clk_p"
        ]
      },
      "NVMeHostController_0_pcie_tx_p": {
        "ports": [
          "NVMeHostController_0/pcie_tx_p",
          "pcie_tx_p"
        ]
      },
      "NVMeHostController_0_pcie_tx_n": {
        "ports": [
          "NVMeHostController_0/pcie_tx_n",
          "pcie_tx_n"
        ]
      },
      "M04_ARESETN_1": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "GPIC0/M04_ARESETN",
          "GPIC0/M05_ARESETN",
          "GPIC0/M06_ARESETN",
          "GPIC0/M07_ARESETN",
          "axi_interconnect_1/S00_ARESETN",
          "axi_interconnect_1/S01_ARESETN",
          "axi_interconnect_1/S02_ARESETN",
          "axi_interconnect_1/S03_ARESETN"
        ]
      },
      "proc_sys_reset_1_peripheral_reset": {
        "ports": [
          "proc_sys_reset_1/peripheral_reset",
          "CH4MMCMC1H200/reset",
          "CH6MMCMC1H200/reset",
          "CH7MMCMC1H200/reset",
          "Tiger4SharedKES_1/iReset",
          "V2NFC100DDR_4/iReset",
          "V2NFC100DDR_5/iReset",
          "V2NFC100DDR_6/iReset",
          "V2NFC100DDR_7/iReset",
          "Tiger4NSC_4/iReset",
          "Tiger4NSC_5/iReset",
          "Tiger4NSC_6/iReset",
          "Tiger4NSC_7/iReset"
        ]
      },
      "CH4MMCMC1H200_clk_out1": {
        "ports": [
          "CH4MMCMC1H200/clk_out1",
          "V2NFC100DDR_4/iDelayRefClock",
          "V2NFC100DDR_4/iOutputDrivingClock",
          "V2NFC100DDR_5/iDelayRefClock",
          "V2NFC100DDR_5/iOutputDrivingClock"
        ]
      },
      "Net12": {
        "ports": [
          "IO_NAND_CH4_DQ",
          "V2NFC100DDR_4/IO_NAND_DQ"
        ]
      },
      "Net13": {
        "ports": [
          "IO_NAND_CH4_DQS_N",
          "V2NFC100DDR_4/IO_NAND_DQS_N"
        ]
      },
      "Net14": {
        "ports": [
          "IO_NAND_CH4_DQS_P",
          "V2NFC100DDR_4/IO_NAND_DQS_P"
        ]
      },
      "V2NFC100DDR_4_O_NAND_ALE": {
        "ports": [
          "V2NFC100DDR_4/O_NAND_ALE",
          "O_NAND_CH4_ALE"
        ]
      },
      "V2NFC100DDR_4_O_NAND_CE": {
        "ports": [
          "V2NFC100DDR_4/O_NAND_CE",
          "O_NAND_CH4_CE"
        ]
      },
      "V2NFC100DDR_4_O_NAND_CLE": {
        "ports": [
          "V2NFC100DDR_4/O_NAND_CLE",
          "O_NAND_CH4_CLE"
        ]
      },
      "V2NFC100DDR_4_O_NAND_RE_N": {
        "ports": [
          "V2NFC100DDR_4/O_NAND_RE_N",
          "O_NAND_CH4_RE_N"
        ]
      },
      "V2NFC100DDR_4_O_NAND_RE_P": {
        "ports": [
          "V2NFC100DDR_4/O_NAND_RE_P",
          "O_NAND_CH4_RE_P"
        ]
      },
      "V2NFC100DDR_4_O_NAND_WE": {
        "ports": [
          "V2NFC100DDR_4/O_NAND_WE",
          "O_NAND_CH4_WE"
        ]
      },
      "V2NFC100DDR_4_O_NAND_WP": {
        "ports": [
          "V2NFC100DDR_4/O_NAND_WP",
          "O_NAND_CH4_WP"
        ]
      },
      "I_NAND_RB_5": {
        "ports": [
          "I_NAND_CH4_RB",
          "V2NFC100DDR_4/I_NAND_RB"
        ]
      },
      "Net15": {
        "ports": [
          "IO_NAND_CH5_DQS_P",
          "V2NFC100DDR_5/IO_NAND_DQS_P"
        ]
      },
      "I_NAND_RB_6": {
        "ports": [
          "I_NAND_CH5_RB",
          "V2NFC100DDR_5/I_NAND_RB"
        ]
      },
      "Net16": {
        "ports": [
          "IO_NAND_CH5_DQ",
          "V2NFC100DDR_5/IO_NAND_DQ"
        ]
      },
      "Net17": {
        "ports": [
          "IO_NAND_CH5_DQS_N",
          "V2NFC100DDR_5/IO_NAND_DQS_N"
        ]
      },
      "V2NFC100DDR_5_O_NAND_ALE": {
        "ports": [
          "V2NFC100DDR_5/O_NAND_ALE",
          "O_NAND_CH5_ALE"
        ]
      },
      "V2NFC100DDR_5_O_NAND_CE": {
        "ports": [
          "V2NFC100DDR_5/O_NAND_CE",
          "O_NAND_CH5_CE"
        ]
      },
      "V2NFC100DDR_5_O_NAND_CLE": {
        "ports": [
          "V2NFC100DDR_5/O_NAND_CLE",
          "O_NAND_CH5_CLE"
        ]
      },
      "V2NFC100DDR_5_O_NAND_RE_N": {
        "ports": [
          "V2NFC100DDR_5/O_NAND_RE_N",
          "O_NAND_CH5_RE_N"
        ]
      },
      "V2NFC100DDR_5_O_NAND_RE_P": {
        "ports": [
          "V2NFC100DDR_5/O_NAND_RE_P",
          "O_NAND_CH5_RE_P"
        ]
      },
      "V2NFC100DDR_5_O_NAND_WE": {
        "ports": [
          "V2NFC100DDR_5/O_NAND_WE",
          "O_NAND_CH5_WE"
        ]
      },
      "V2NFC100DDR_5_O_NAND_WP": {
        "ports": [
          "V2NFC100DDR_5/O_NAND_WP",
          "O_NAND_CH5_WP"
        ]
      },
      "CH6MMCMC1H200_clk_out1": {
        "ports": [
          "CH6MMCMC1H200/clk_out1",
          "V2NFC100DDR_6/iDelayRefClock",
          "V2NFC100DDR_6/iOutputDrivingClock"
        ]
      },
      "I_NAND_RB_7": {
        "ports": [
          "I_NAND_CH6_RB",
          "V2NFC100DDR_6/I_NAND_RB"
        ]
      },
      "Net18": {
        "ports": [
          "IO_NAND_CH6_DQ",
          "V2NFC100DDR_6/IO_NAND_DQ"
        ]
      },
      "Net19": {
        "ports": [
          "IO_NAND_CH6_DQS_N",
          "V2NFC100DDR_6/IO_NAND_DQS_N"
        ]
      },
      "Net20": {
        "ports": [
          "IO_NAND_CH6_DQS_P",
          "V2NFC100DDR_6/IO_NAND_DQS_P"
        ]
      },
      "V2NFC100DDR_6_O_NAND_ALE": {
        "ports": [
          "V2NFC100DDR_6/O_NAND_ALE",
          "O_NAND_CH6_ALE"
        ]
      },
      "V2NFC100DDR_6_O_NAND_CE": {
        "ports": [
          "V2NFC100DDR_6/O_NAND_CE",
          "O_NAND_CH6_CE"
        ]
      },
      "V2NFC100DDR_6_O_NAND_CLE": {
        "ports": [
          "V2NFC100DDR_6/O_NAND_CLE",
          "O_NAND_CH6_CLE"
        ]
      },
      "V2NFC100DDR_6_O_NAND_RE_N": {
        "ports": [
          "V2NFC100DDR_6/O_NAND_RE_N",
          "O_NAND_CH6_RE_N"
        ]
      },
      "V2NFC100DDR_6_O_NAND_RE_P": {
        "ports": [
          "V2NFC100DDR_6/O_NAND_RE_P",
          "O_NAND_CH6_RE_P"
        ]
      },
      "V2NFC100DDR_6_O_NAND_WE": {
        "ports": [
          "V2NFC100DDR_6/O_NAND_WE",
          "O_NAND_CH6_WE"
        ]
      },
      "V2NFC100DDR_6_O_NAND_WP": {
        "ports": [
          "V2NFC100DDR_6/O_NAND_WP",
          "O_NAND_CH6_WP"
        ]
      },
      "CH7MMCMC1H200_clk_out1": {
        "ports": [
          "CH7MMCMC1H200/clk_out1",
          "V2NFC100DDR_7/iDelayRefClock",
          "V2NFC100DDR_7/iOutputDrivingClock"
        ]
      },
      "I_NAND_RB_8": {
        "ports": [
          "I_NAND_CH7_RB",
          "V2NFC100DDR_7/I_NAND_RB"
        ]
      },
      "Net21": {
        "ports": [
          "IO_NAND_CH7_DQ",
          "V2NFC100DDR_7/IO_NAND_DQ"
        ]
      },
      "Net22": {
        "ports": [
          "IO_NAND_CH7_DQS_N",
          "V2NFC100DDR_7/IO_NAND_DQS_N"
        ]
      },
      "Net23": {
        "ports": [
          "IO_NAND_CH7_DQS_P",
          "V2NFC100DDR_7/IO_NAND_DQS_P"
        ]
      },
      "V2NFC100DDR_7_O_NAND_ALE": {
        "ports": [
          "V2NFC100DDR_7/O_NAND_ALE",
          "O_NAND_CH7_ALE"
        ]
      },
      "V2NFC100DDR_7_O_NAND_CE": {
        "ports": [
          "V2NFC100DDR_7/O_NAND_CE",
          "O_NAND_CH7_CE"
        ]
      },
      "V2NFC100DDR_7_O_NAND_CLE": {
        "ports": [
          "V2NFC100DDR_7/O_NAND_CLE",
          "O_NAND_CH7_CLE"
        ]
      },
      "V2NFC100DDR_7_O_NAND_RE_N": {
        "ports": [
          "V2NFC100DDR_7/O_NAND_RE_N",
          "O_NAND_CH7_RE_N"
        ]
      },
      "V2NFC100DDR_7_O_NAND_RE_P": {
        "ports": [
          "V2NFC100DDR_7/O_NAND_RE_P",
          "O_NAND_CH7_RE_P"
        ]
      },
      "V2NFC100DDR_7_O_NAND_WE": {
        "ports": [
          "V2NFC100DDR_7/O_NAND_WE",
          "O_NAND_CH7_WE"
        ]
      },
      "V2NFC100DDR_7_O_NAND_WP": {
        "ports": [
          "V2NFC100DDR_7/O_NAND_WP",
          "O_NAND_CH7_WP"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "GPIC0/ARESETN"
        ]
      }
    },
    "addressing": {
      "/PS": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_NVMeHostController_0_reg0": {
                "address_block": "/NVMeHostController_0/s0_axi/reg0",
                "offset": "0x83C00000",
                "range": "128K"
              },
              "SEG_Tiger4NSC_0_reg0": {
                "address_block": "/Tiger4NSC_0/C_AXI/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_Tiger4NSC_1_reg0": {
                "address_block": "/Tiger4NSC_1/C_AXI/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_Tiger4NSC_2_reg0": {
                "address_block": "/Tiger4NSC_2/C_AXI/reg0",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_Tiger4NSC_3_reg0": {
                "address_block": "/Tiger4NSC_3/C_AXI/reg0",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_Tiger4NSC_4_reg0": {
                "address_block": "/Tiger4NSC_4/C_AXI/reg0",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_Tiger4NSC_5_reg0": {
                "address_block": "/Tiger4NSC_5/C_AXI/reg0",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_Tiger4NSC_6_reg0": {
                "address_block": "/Tiger4NSC_6/C_AXI/reg0",
                "offset": "0x43C60000",
                "range": "64K"
              },
              "SEG_Tiger4NSC_7_reg0": {
                "address_block": "/Tiger4NSC_7/C_AXI/reg0",
                "offset": "0x43C70000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x80000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_3_Mem0": {
                "address_block": "/axi_bram_ctrl_3/S_AXI/Mem0",
                "offset": "0x80010000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/Tiger4NSC_0": {
        "address_spaces": {
          "D_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_PS_HP0_DDR_LOWOCM": {
                "address_block": "/PS/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x80000000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/Tiger4NSC_1": {
        "address_spaces": {
          "D_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_PS_HP0_DDR_LOWOCM": {
                "address_block": "/PS/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x80000000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/Tiger4NSC_2": {
        "address_spaces": {
          "D_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_PS_HP0_DDR_LOWOCM": {
                "address_block": "/PS/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x80000000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/Tiger4NSC_3": {
        "address_spaces": {
          "D_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_PS_HP0_DDR_LOWOCM": {
                "address_block": "/PS/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x80000000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/Tiger4NSC_4": {
        "address_spaces": {
          "D_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_PS_HP1_DDR_LOWOCM": {
                "address_block": "/PS/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_2/S_AXI/Mem0",
                "offset": "0x80010000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/Tiger4NSC_5": {
        "address_spaces": {
          "D_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_PS_HP1_DDR_LOWOCM": {
                "address_block": "/PS/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_2/S_AXI/Mem0",
                "offset": "0x80010000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/Tiger4NSC_6": {
        "address_spaces": {
          "D_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_PS_HP1_DDR_LOWOCM": {
                "address_block": "/PS/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_2/S_AXI/Mem0",
                "offset": "0x80010000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/Tiger4NSC_7": {
        "address_spaces": {
          "D_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_PS_HP1_DDR_LOWOCM": {
                "address_block": "/PS/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_2/S_AXI/Mem0",
                "offset": "0x80010000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/NVMeHostController_0": {
        "address_spaces": {
          "m0_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_PS_HP3_DDR_LOWOCM": {
                "address_block": "/PS/S_AXI_HP3/HP3_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}