--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4709 paths analyzed, 534 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.143ns.
--------------------------------------------------------------------------------

Paths for end point renderer/c/d4m/color_out_0 (SLICE_X6Y53.A1), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_1 (FF)
  Destination:          renderer/c/d4m/color_out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.103ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.325 - 0.330)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_1 to renderer/c/d4m/color_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y55.AQ       Tcko                  0.430   renderer/CounterX<4>
                                                       renderer/CounterX_1
    SLICE_X7Y53.B3       net (fanout=16)       1.481   renderer/CounterX<1>
    SLICE_X7Y53.B        Tilo                  0.259   renderer/c/d4m/_n01083
                                                       renderer/c/d4m/x[10]_BUS_0002_LessThan_9_o1_SW0
    SLICE_X7Y53.A5       net (fanout=2)        0.235   N22
    SLICE_X7Y53.A        Tilo                  0.259   renderer/c/d4m/_n01083
                                                       renderer/c/d4m/x[10]_BUS_0002_LessThan_9_o1
    SLICE_X3Y53.C5       net (fanout=4)        0.869   renderer/c/d4m/x[10]_BUS_0002_LessThan_9_o
    SLICE_X3Y53.C        Tilo                  0.259   renderer/c/SF1041
                                                       renderer/c/d4m/_n010813
    SLICE_X3Y53.B4       net (fanout=1)        0.352   renderer/c/d4m/_n010813
    SLICE_X3Y53.B        Tilo                  0.259   renderer/c/SF1041
                                                       renderer/c/d4m/_n010815
    SLICE_X6Y53.A1       net (fanout=1)        1.351   renderer/c/d4m/_n010815
    SLICE_X6Y53.CLK      Tas                   0.349   renderer/c/d4m/color_out<0>
                                                       renderer/c/d4m/color_out_0_rstpot1
                                                       renderer/c/d4m/color_out_0
    -------------------------------------------------  ---------------------------
    Total                                      6.103ns (1.815ns logic, 4.288ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterY_3 (FF)
  Destination:          renderer/c/d4m/color_out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.325 - 0.345)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterY_3 to renderer/c/d4m/color_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.DQ       Tcko                  0.476   renderer/CounterY<3>
                                                       renderer/CounterY_3
    SLICE_X3Y51.B2       net (fanout=15)       1.030   renderer/CounterY<3>
    SLICE_X3Y51.B        Tilo                  0.259   renderer/c/d1m/_n010810
                                                       renderer/c/SF01_SW1
    SLICE_X3Y51.A2       net (fanout=3)        1.211   N82
    SLICE_X3Y51.A        Tilo                  0.259   renderer/c/d1m/_n010810
                                                       renderer/c/d4m/_n010812
    SLICE_X3Y53.B1       net (fanout=1)        0.736   renderer/c/d4m/_n010812
    SLICE_X3Y53.B        Tilo                  0.259   renderer/c/SF1041
                                                       renderer/c/d4m/_n010815
    SLICE_X6Y53.A1       net (fanout=1)        1.351   renderer/c/d4m/_n010815
    SLICE_X6Y53.CLK      Tas                   0.349   renderer/c/d4m/color_out<0>
                                                       renderer/c/d4m/color_out_0_rstpot1
                                                       renderer/c/d4m/color_out_0
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (1.602ns logic, 4.328ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_4_1 (FF)
  Destination:          renderer/c/d4m/color_out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.925ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.325 - 0.330)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_4_1 to renderer/c/d4m/color_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y55.DMUX     Tshcko                0.518   renderer/CounterX<4>
                                                       renderer/CounterX_4_1
    SLICE_X9Y55.B3       net (fanout=2)        0.630   renderer/CounterX_4_1
    SLICE_X9Y55.B        Tilo                  0.259   renderer/CounterX<4>
                                                       renderer/c/d2m/x[10]_BUS_0012_LessThan_39_o21
    SLICE_X7Y53.A4       net (fanout=4)        0.820   renderer/c/d2m/x[10]_BUS_0012_LessThan_39_o2
    SLICE_X7Y53.A        Tilo                  0.259   renderer/c/d4m/_n01083
                                                       renderer/c/d4m/x[10]_BUS_0002_LessThan_9_o1
    SLICE_X3Y53.C5       net (fanout=4)        0.869   renderer/c/d4m/x[10]_BUS_0002_LessThan_9_o
    SLICE_X3Y53.C        Tilo                  0.259   renderer/c/SF1041
                                                       renderer/c/d4m/_n010813
    SLICE_X3Y53.B4       net (fanout=1)        0.352   renderer/c/d4m/_n010813
    SLICE_X3Y53.B        Tilo                  0.259   renderer/c/SF1041
                                                       renderer/c/d4m/_n010815
    SLICE_X6Y53.A1       net (fanout=1)        1.351   renderer/c/d4m/_n010815
    SLICE_X6Y53.CLK      Tas                   0.349   renderer/c/d4m/color_out<0>
                                                       renderer/c/d4m/color_out_0_rstpot1
                                                       renderer/c/d4m/color_out_0
    -------------------------------------------------  ---------------------------
    Total                                      5.925ns (1.903ns logic, 4.022ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point renderer/c/color_out_5 (SLICE_X4Y55.A5), 113 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_9_1 (FF)
  Destination:          renderer/c/color_out_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.488ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.321 - 0.332)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_9_1 to renderer/c/color_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.AMUX     Tshcko                0.576   renderer/CounterX_4_2
                                                       renderer/CounterX_9_1
    SLICE_X7Y56.B3       net (fanout=2)        0.907   renderer/CounterX_9_1
    SLICE_X7Y56.B        Tilo                  0.259   N26
                                                       renderer/c/GND_3_o_x[10]_LessThan_2_o121
    SLICE_X7Y56.C4       net (fanout=8)        0.341   renderer/c/GND_3_o_x[10]_LessThan_2_o12
    SLICE_X7Y56.C        Tilo                  0.259   N26
                                                       renderer/c/GND_3_o_x[10]_LessThan_2_o1
    SLICE_X4Y53.B4       net (fanout=6)        1.058   renderer/c/GND_3_o_x[10]_LessThan_2_o
    SLICE_X4Y53.B        Tilo                  0.254   renderer/c/d2m/_n01087
                                                       renderer/c/_n00532_SW1
    SLICE_X4Y55.B2       net (fanout=1)        0.994   N92
    SLICE_X4Y55.B        Tilo                  0.254   renderer/c/color_out<5>
                                                       renderer/c/_n00533
    SLICE_X4Y55.A5       net (fanout=1)        0.247   renderer/c/_n0053
    SLICE_X4Y55.CLK      Tas                   0.339   renderer/c/color_out<5>
                                                       renderer/c/color_out_5_rstpot
                                                       renderer/c/color_out_5
    -------------------------------------------------  ---------------------------
    Total                                      5.488ns (1.941ns logic, 3.547ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_9_1 (FF)
  Destination:          renderer/c/color_out_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.310ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.321 - 0.332)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_9_1 to renderer/c/color_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.AMUX     Tshcko                0.576   renderer/CounterX_4_2
                                                       renderer/CounterX_9_1
    SLICE_X7Y56.B3       net (fanout=2)        0.907   renderer/CounterX_9_1
    SLICE_X7Y56.B        Tilo                  0.259   N26
                                                       renderer/c/GND_3_o_x[10]_LessThan_2_o121
    SLICE_X7Y56.C4       net (fanout=8)        0.341   renderer/c/GND_3_o_x[10]_LessThan_2_o12
    SLICE_X7Y56.C        Tilo                  0.259   N26
                                                       renderer/c/GND_3_o_x[10]_LessThan_2_o1
    SLICE_X4Y55.C1       net (fanout=6)        1.564   renderer/c/GND_3_o_x[10]_LessThan_2_o
    SLICE_X4Y55.C        Tilo                  0.255   renderer/c/color_out<5>
                                                       renderer/c/_n00532_SW0
    SLICE_X4Y55.B4       net (fanout=1)        0.309   N91
    SLICE_X4Y55.B        Tilo                  0.254   renderer/c/color_out<5>
                                                       renderer/c/_n00533
    SLICE_X4Y55.A5       net (fanout=1)        0.247   renderer/c/_n0053
    SLICE_X4Y55.CLK      Tas                   0.339   renderer/c/color_out<5>
                                                       renderer/c/color_out_5_rstpot
                                                       renderer/c/color_out_5
    -------------------------------------------------  ---------------------------
    Total                                      5.310ns (1.942ns logic, 3.368ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_9_1 (FF)
  Destination:          renderer/c/color_out_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.321 - 0.332)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_9_1 to renderer/c/color_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.AMUX     Tshcko                0.576   renderer/CounterX_4_2
                                                       renderer/CounterX_9_1
    SLICE_X7Y56.B3       net (fanout=2)        0.907   renderer/CounterX_9_1
    SLICE_X7Y56.B        Tilo                  0.259   N26
                                                       renderer/c/GND_3_o_x[10]_LessThan_2_o121
    SLICE_X4Y55.D5       net (fanout=8)        0.543   renderer/c/GND_3_o_x[10]_LessThan_2_o12
    SLICE_X4Y55.D        Tilo                  0.254   renderer/c/color_out<5>
                                                       renderer/c/d1m/x[10]_BUS_0012_LessThan_39_o11
    SLICE_X4Y53.B3       net (fanout=5)        0.645   renderer/c/d1m/x[10]_BUS_0012_LessThan_39_o
    SLICE_X4Y53.B        Tilo                  0.254   renderer/c/d2m/_n01087
                                                       renderer/c/_n00532_SW1
    SLICE_X4Y55.B2       net (fanout=1)        0.994   N92
    SLICE_X4Y55.B        Tilo                  0.254   renderer/c/color_out<5>
                                                       renderer/c/_n00533
    SLICE_X4Y55.A5       net (fanout=1)        0.247   renderer/c/_n0053
    SLICE_X4Y55.CLK      Tas                   0.339   renderer/c/color_out<5>
                                                       renderer/c/color_out_5_rstpot
                                                       renderer/c/color_out_5
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (1.936ns logic, 3.336ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point renderer/c/d3m/color_out_0 (SLICE_X3Y54.A5), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_5_2 (FF)
  Destination:          renderer/c/d3m/color_out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.330 - 0.331)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_5_2 to renderer/c/d3m/color_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.CQ       Tcko                  0.430   renderer/CounterX_5_2
                                                       renderer/CounterX_5_2
    SLICE_X5Y54.B1       net (fanout=4)        1.065   renderer/CounterX_5_2
    SLICE_X5Y54.B        Tilo                  0.259   N70
                                                       renderer/c/d3m/x[10]_BUS_0002_LessThan_9_o1_SW0
    SLICE_X5Y54.A4       net (fanout=2)        0.510   N16
    SLICE_X5Y54.A        Tilo                  0.259   N70
                                                       renderer/c/d3m/x[10]_BUS_0002_LessThan_9_o1
    SLICE_X0Y53.C5       net (fanout=5)        1.064   renderer/c/d3m/x[10]_BUS_0002_LessThan_9_o
    SLICE_X0Y53.C        Tilo                  0.255   renderer/c/SF122
                                                       renderer/c/d3m/_n01083_SW1
    SLICE_X3Y54.B1       net (fanout=1)        0.725   N41
    SLICE_X3Y54.B        Tilo                  0.259   renderer/c/d3m/color_out<0>
                                                       renderer/c/d3m/_n01084
    SLICE_X3Y54.A5       net (fanout=1)        0.230   renderer/c/d3m/_n01084
    SLICE_X3Y54.CLK      Tas                   0.373   renderer/c/d3m/color_out<0>
                                                       renderer/c/d3m/color_out_0_rstpot1
                                                       renderer/c/d3m/color_out_0
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (1.835ns logic, 3.594ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_4 (FF)
  Destination:          renderer/c/d3m/color_out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.331ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_4 to renderer/c/d3m/color_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y55.DQ       Tcko                  0.430   renderer/CounterX<4>
                                                       renderer/CounterX_4
    SLICE_X5Y54.B3       net (fanout=19)       0.967   renderer/CounterX<4>
    SLICE_X5Y54.B        Tilo                  0.259   N70
                                                       renderer/c/d3m/x[10]_BUS_0002_LessThan_9_o1_SW0
    SLICE_X5Y54.A4       net (fanout=2)        0.510   N16
    SLICE_X5Y54.A        Tilo                  0.259   N70
                                                       renderer/c/d3m/x[10]_BUS_0002_LessThan_9_o1
    SLICE_X0Y53.C5       net (fanout=5)        1.064   renderer/c/d3m/x[10]_BUS_0002_LessThan_9_o
    SLICE_X0Y53.C        Tilo                  0.255   renderer/c/SF122
                                                       renderer/c/d3m/_n01083_SW1
    SLICE_X3Y54.B1       net (fanout=1)        0.725   N41
    SLICE_X3Y54.B        Tilo                  0.259   renderer/c/d3m/color_out<0>
                                                       renderer/c/d3m/_n01084
    SLICE_X3Y54.A5       net (fanout=1)        0.230   renderer/c/d3m/_n01084
    SLICE_X3Y54.CLK      Tas                   0.373   renderer/c/d3m/color_out<0>
                                                       renderer/c/d3m/color_out_0_rstpot1
                                                       renderer/c/d3m/color_out_0
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (1.835ns logic, 3.496ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_3 (FF)
  Destination:          renderer/c/d3m/color_out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.319ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_3 to renderer/c/d3m/color_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y55.CQ       Tcko                  0.430   renderer/CounterX<4>
                                                       renderer/CounterX_3
    SLICE_X5Y54.B4       net (fanout=22)       0.955   renderer/CounterX<3>
    SLICE_X5Y54.B        Tilo                  0.259   N70
                                                       renderer/c/d3m/x[10]_BUS_0002_LessThan_9_o1_SW0
    SLICE_X5Y54.A4       net (fanout=2)        0.510   N16
    SLICE_X5Y54.A        Tilo                  0.259   N70
                                                       renderer/c/d3m/x[10]_BUS_0002_LessThan_9_o1
    SLICE_X0Y53.C5       net (fanout=5)        1.064   renderer/c/d3m/x[10]_BUS_0002_LessThan_9_o
    SLICE_X0Y53.C        Tilo                  0.255   renderer/c/SF122
                                                       renderer/c/d3m/_n01083_SW1
    SLICE_X3Y54.B1       net (fanout=1)        0.725   N41
    SLICE_X3Y54.B        Tilo                  0.259   renderer/c/d3m/color_out<0>
                                                       renderer/c/d3m/_n01084
    SLICE_X3Y54.A5       net (fanout=1)        0.230   renderer/c/d3m/_n01084
    SLICE_X3Y54.CLK      Tas                   0.373   renderer/c/d3m/color_out<0>
                                                       renderer/c/d3m/color_out_0_rstpot1
                                                       renderer/c/d3m/color_out_0
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (1.835ns logic, 3.484ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point renderer/c/cl/kbInt/keyShrReg_7 (SLICE_X14Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/c/cl/kbInt/keyShrReg_6 (FF)
  Destination:          renderer/c/cl/kbInt/keyShrReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/c/cl/kbInt/keyShrReg_6 to renderer/c/cl/kbInt/keyShrReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.CQ      Tcko                  0.200   renderer/c/cl/kbInt/keyShrReg<7>
                                                       renderer/c/cl/kbInt/keyShrReg_6
    SLICE_X14Y46.DX      net (fanout=2)        0.144   renderer/c/cl/kbInt/keyShrReg<6>
    SLICE_X14Y46.CLK     Tckdi       (-Th)    -0.048   renderer/c/cl/kbInt/keyShrReg<7>
                                                       renderer/c/cl/kbInt/keyShrReg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point renderer/c/cl/kbInt/keyShrReg_3 (SLICE_X14Y47.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/c/cl/kbInt/keyShrReg_2 (FF)
  Destination:          renderer/c/cl/kbInt/keyShrReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/c/cl/kbInt/keyShrReg_2 to renderer/c/cl/kbInt/keyShrReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.CQ      Tcko                  0.200   renderer/c/cl/kbInt/keyShrReg<3>
                                                       renderer/c/cl/kbInt/keyShrReg_2
    SLICE_X14Y47.DX      net (fanout=2)        0.144   renderer/c/cl/kbInt/keyShrReg<2>
    SLICE_X14Y47.CLK     Tckdi       (-Th)    -0.048   renderer/c/cl/kbInt/keyShrReg<3>
                                                       renderer/c/cl/kbInt/keyShrReg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point renderer/c/cl/kbInt/keyShrReg__2 (SLICE_X14Y45.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/c/cl/kbInt/keyShrReg_4 (FF)
  Destination:          renderer/c/cl/kbInt/keyShrReg__2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/c/cl/kbInt/keyShrReg_4 to renderer/c/cl/kbInt/keyShrReg__2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.200   renderer/c/cl/kbInt/keyShrReg<7>
                                                       renderer/c/cl/kbInt/keyShrReg_4
    SLICE_X14Y45.CX      net (fanout=2)        0.191   renderer/c/cl/kbInt/keyShrReg<4>
    SLICE_X14Y45.CLK     Tckdi       (-Th)    -0.048   renderer/c/cl/kbInt/keyShrReg_<3>
                                                       renderer/c/cl/kbInt/keyShrReg__2
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.248ns logic, 0.191ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: renderer/c/cl/cnt<3>/CLK
  Logical resource: renderer/c/cl/cnt_0/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: renderer/c/cl/cnt<3>/CLK
  Logical resource: renderer/c/cl/cnt_1/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.143|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4709 paths, 0 nets, and 1153 connections

Design statistics:
   Minimum period:   6.143ns{1}   (Maximum frequency: 162.787MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 11 13:53:47 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



