//Verilog HDL for "KISTA_SOI_STDLIB2", "AdderHalf" "functional"


module AdderHalf ( );

endmodule
