=====
SETUP
-1.134
18.843
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n1473_s5
16.177
16.548
u_v9958/u_command/n2087_s4
17.510
17.881
u_v9958/u_command/n2087_s3
18.294
18.843
u_v9958/u_command/ff_nx_2_s1
18.843
=====
SETUP
-1.096
18.805
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/n3794_s124
15.986
16.357
u_v9958/u_command/ff_wait_count_5_s8
17.288
17.659
u_v9958/u_command/ff_wait_count_5_s7
17.663
18.233
u_v9958/u_command/ff_wait_count_5_s1
18.805
=====
SETUP
-1.059
18.768
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_2_s0
18.768
=====
SETUP
-1.059
18.768
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_3_s0
18.768
=====
SETUP
-1.059
18.768
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_7_s0
18.768
=====
SETUP
-1.059
18.768
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_13_s0
18.768
=====
SETUP
-1.059
18.768
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_14_s0
18.768
=====
SETUP
-1.059
18.768
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_15_s0
18.768
=====
SETUP
-1.056
18.765
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_9_s0
18.765
=====
SETUP
-1.056
18.765
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_11_s0
18.765
=====
SETUP
-1.048
18.757
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n1473_s5
16.177
16.548
u_v9958/u_command/n1473_s4
16.980
17.497
u_v9958/u_command/n1478_s3
18.295
18.757
u_v9958/u_command/ff_dx_3_s1
18.757
=====
SETUP
-1.036
18.745
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n1473_s5
16.177
16.548
u_v9958/u_command/n1473_s4
16.980
17.497
u_v9958/u_command/n1479_s3
18.374
18.745
u_v9958/u_command/ff_dx_2_s1
18.745
=====
SETUP
-1.036
18.745
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n1473_s5
16.177
16.548
u_v9958/u_command/n1473_s4
16.980
17.497
u_v9958/u_command/n1477_s3
18.374
18.745
u_v9958/u_command/ff_dx_4_s1
18.745
=====
SETUP
-1.036
18.745
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n1473_s5
16.177
16.548
u_v9958/u_command/n1473_s4
16.980
17.497
u_v9958/u_command/n1476_s3
18.374
18.745
u_v9958/u_command/ff_dx_5_s1
18.745
=====
SETUP
-1.036
18.745
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n1473_s5
16.177
16.548
u_v9958/u_command/n1473_s4
16.980
17.497
u_v9958/u_command/n1475_s3
18.374
18.745
u_v9958/u_command/ff_dx_6_s1
18.745
=====
SETUP
-1.004
18.713
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_12_s0
18.713
=====
SETUP
-0.949
18.658
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n1473_s5
16.177
16.548
u_v9958/u_command/n1473_s4
16.980
17.497
u_v9958/u_command/n1474_s3
18.196
18.658
u_v9958/u_command/ff_dx_7_s1
18.658
=====
SETUP
-0.949
18.658
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n1473_s5
16.177
16.548
u_v9958/u_command/n1473_s4
16.980
17.497
u_v9958/u_command/n1473_s3
18.196
18.658
u_v9958/u_command/ff_dx_8_s1
18.658
=====
SETUP
-0.933
18.641
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_count_valid_s16
16.114
16.669
u_v9958/u_command/ff_count_valid_s12
17.082
17.535
u_v9958/u_command/ff_count_valid_s10
17.948
18.497
u_v9958/u_command/ff_count_valid_s1
18.641
=====
SETUP
-0.915
18.624
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n1473_s5
16.177
16.548
u_v9958/u_command/n2086_s5
17.378
17.749
u_v9958/u_command/n2086_s3
18.162
18.624
u_v9958/u_command/ff_nx_3_s1
18.624
=====
SETUP
-0.913
18.621
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n1473_s5
16.177
16.548
u_v9958/u_command/n2081_s5
17.267
17.638
u_v9958/u_command/n2081_s3
18.051
18.621
u_v9958/u_command/ff_nx_8_s1
18.621
=====
SETUP
-0.876
18.585
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_6_s0
18.585
=====
SETUP
-0.876
18.585
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_8_s0
18.585
=====
SETUP
-0.876
18.585
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/n3912_s12
15.052
15.423
u_v9958/u_command/ff_cache_vram_write_s21
15.991
16.362
u_v9958/u_command/ff_cache_vram_write_s16
16.533
16.904
u_v9958/u_command/ff_cache_vram_address_17_s18
17.564
18.026
u_v9958/u_command/ff_cache_vram_address_10_s0
18.585
=====
SETUP
-0.873
18.582
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
7.975
8.428
u_v9958/u_timing_control/u_screen_mode/n2026_s2
9.505
9.958
u_v9958/u_command/w_next_1_s4
10.929
11.382
u_v9958/u_command/w_next_sx[1]_1_s
12.241
12.811
u_v9958/u_command/w_next_sx[2]_1_s
12.811
12.846
u_v9958/u_command/w_next_sx[3]_1_s
12.846
12.882
u_v9958/u_command/w_next_sx[4]_1_s
12.882
12.917
u_v9958/u_command/w_next_sx[5]_1_s
12.917
12.952
u_v9958/u_command/w_next_sx[6]_1_s
12.952
12.987
u_v9958/u_command/w_next_sx[7]_1_s
12.987
13.022
u_v9958/u_command/w_next_sx[8]_1_s
13.022
13.058
u_v9958/u_command/w_next_sx[9]_1_s
13.058
13.528
u_v9958/u_command/n3912_s19
13.702
14.155
u_v9958/u_command/ff_sy_18_s8
14.853
15.224
u_v9958/u_command/n605_s5
16.012
16.567
u_v9958/u_command/n612_s2
17.227
17.598
u_v9958/u_command/n612_s0
18.012
18.582
u_v9958/u_command/ff_sx_9_s1
18.582
=====
HOLD
0.077
5.670
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.670
=====
HOLD
0.199
5.792
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.792
=====
HOLD
0.199
5.792
5.592
u_v9958/u_color_palette/ff_vdp_g_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.792
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.210
5.671
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.671
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.216
5.809
5.592
u_v9958/u_color_palette/ff_vdp_b_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.809
=====
HOLD
0.225
5.818
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.818
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_30_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_29_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_15_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.666
=====
HOLD
0.316
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_3_s3
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.669
