Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Mar  8 11:37:54 2023
| Host         : DESKTOP-3UI6ATS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7z035i-fbg676
| Speed File   : -2L  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             4           
TIMING-7   Critical Warning  No common node between related clocks                      4           
TIMING-8   Critical Warning  No common period between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                95          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  3           
LUTAR-1    Warning           LUT drives async reset alert                               4           
PDRC-190   Warning           Suboptimally placed synchronized register chain            11          
TIMING-9   Warning           Unknown CDC Logic                                          1           
TIMING-16  Warning           Large setup violation                                      79          
TIMING-18  Warning           Missing input or output delay                              36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (11)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.987     -377.936                     82                 8967        0.060        0.000                      0                 8951        1.232        0.000                       0                  4255  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk0                                                                                        {0.000 2.000}        4.000           250.000         
clk1                                                                                        {0.000 2.000}        4.000           250.000         
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1                                            {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0                                                               {0.000 40.683}       81.366          12.290          
  clk_out2_system_clk_wiz_0_0                                                               {0.000 3.902}        7.805           128.125         
  clk_out3_system_clk_wiz_0_0                                                               {0.000 99.902}       199.805         5.005           
  clkfbout_system_clk_wiz_0_0                                                               {0.000 20.000}       40.000          25.000          
rx_clk                                                                                      {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        4.218        0.000                      0                 5647        0.074        0.000                      0                 5647        4.232        0.000                       0                  2879  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.283        0.000                      0                  933        0.060        0.000                      0                  933       15.732        0.000                       0                   487  
i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                    76.571        0.000                      0                   65        0.205        0.000                      0                   65       40.333        0.000                       0                    35  
  clk_out2_system_clk_wiz_0_0                                                                     4.336        0.000                      0                   20        0.214        0.000                      0                   20        3.552        0.000                       0                    12  
  clk_out3_system_clk_wiz_0_0                                                                   195.074        0.000                      0                   20        0.212        0.000                      0                   20       13.555        0.000                       0                    12  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                                                                38.592        0.000                       0                     3  
rx_clk                                                                                           -0.116       -0.145                      3                 1999        0.070        0.000                      0                 1999        1.232        0.000                       0                   826  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       32.293        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.261        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_out1_system_clk_wiz_0_0                                                                      -2.607       -2.607                      1                    1        0.068        0.000                      0                    1  
clk_fpga_0                                                                                  rx_clk                                                                                           -1.159      -16.324                     26                   30        0.404        0.000                      0                   30  
clk_out2_system_clk_wiz_0_0                                                                 rx_clk                                                                                           -7.607     -285.116                     54                   54        0.105        0.000                      0                   54  
clk_out3_system_clk_wiz_0_0                                                                 rx_clk                                                                                           -7.987     -303.404                     54                   54        0.111        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        8.403        0.000                      0                  111        0.282        0.000                      0                  111  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.508        0.000                      0                  100        0.278        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.014ns (17.924%)  route 4.643ns (82.076%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.602     3.034    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.204     3.238 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.744     4.982    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X38Y287        LUT3 (Prop_lut3_I1_O)        0.125     5.107 f  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.562     5.669    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.712 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.578    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y286        LUT3 (Prop_lut3_I2_O)        0.043     6.621 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.939     7.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y285        LUT4 (Prop_lut4_I3_O)        0.043     7.603 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.603    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.862 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.915 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y287        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.026 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.532     8.558    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X29Y286        LUT3 (Prop_lut3_I0_O)        0.133     8.691 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.691    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.397    12.721    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.284    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y286        FDRE (Setup_fdre_C_D)        0.058    12.909    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.986ns (17.842%)  route 4.540ns (82.158%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.602     3.034    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.204     3.238 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.744     4.982    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X38Y287        LUT3 (Prop_lut3_I1_O)        0.125     5.107 f  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.562     5.669    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.712 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.578    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y286        LUT3 (Prop_lut3_I2_O)        0.043     6.621 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.939     7.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y285        LUT4 (Prop_lut4_I3_O)        0.043     7.603 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.603    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.862 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y286        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.011 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.429     8.440    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y286        LUT3 (Prop_lut3_I0_O)        0.120     8.560 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.397    12.721    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.284    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y286        FDRE (Setup_fdre_C_D)        0.034    12.885    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.067ns (19.303%)  route 4.461ns (80.697%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.602     3.034    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.204     3.238 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.744     4.982    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X38Y287        LUT3 (Prop_lut3_I1_O)        0.125     5.107 f  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.562     5.669    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.712 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.578    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y286        LUT3 (Prop_lut3_I2_O)        0.043     6.621 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.939     7.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y285        LUT4 (Prop_lut4_I3_O)        0.043     7.603 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.603    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.862 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.915 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y287        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.081 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.350     8.431    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y287        LUT3 (Prop_lut3_I0_O)        0.131     8.562 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.562    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y287        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.397    12.721    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y287        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.284    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y287        FDRE (Setup_fdre_C_D)        0.058    12.909    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 0.952ns (17.309%)  route 4.548ns (82.691%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.602     3.034    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.204     3.238 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.744     4.982    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X38Y287        LUT3 (Prop_lut3_I1_O)        0.125     5.107 f  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.562     5.669    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.712 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.578    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y286        LUT3 (Prop_lut3_I2_O)        0.043     6.621 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.939     7.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y285        LUT4 (Prop_lut4_I3_O)        0.043     7.603 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.603    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.862 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y286        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.973 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.437     8.410    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X29Y286        LUT3 (Prop_lut3_I0_O)        0.124     8.534 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.534    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.397    12.721    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.284    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y286        FDRE (Setup_fdre_C_D)        0.033    12.884    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.014ns (18.522%)  route 4.461ns (81.478%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.602     3.034    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.204     3.238 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.744     4.982    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X38Y287        LUT3 (Prop_lut3_I1_O)        0.125     5.107 f  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.562     5.669    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.712 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.578    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y286        LUT3 (Prop_lut3_I2_O)        0.043     6.621 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.939     7.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y285        LUT4 (Prop_lut4_I3_O)        0.043     7.603 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.603    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.862 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y286        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.028 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.350     8.378    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y286        LUT3 (Prop_lut3_I0_O)        0.131     8.509 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.509    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.397    12.721    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.284    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y286        FDRE (Setup_fdre_C_D)        0.058    12.909    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.706ns (12.986%)  route 4.731ns (87.014%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.602     3.034    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.204     3.238 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.744     4.982    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X38Y287        LUT3 (Prop_lut3_I1_O)        0.125     5.107 f  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.562     5.669    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.712 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.578    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y286        LUT3 (Prop_lut3_I2_O)        0.043     6.621 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.939     7.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y285        LUT4 (Prop_lut4_I3_O)        0.043     7.603 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.603    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y285        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     7.727 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.620     8.347    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]
    SLICE_X31Y284        LUT3 (Prop_lut3_I0_O)        0.124     8.471 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.471    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[0]
    SLICE_X31Y284        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.395    12.719    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y284        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.284    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X31Y284        FDRE (Setup_fdre_C_D)        0.034    12.883    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 1.003ns (18.483%)  route 4.424ns (81.517%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.602     3.034    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.204     3.238 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.744     4.982    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X38Y287        LUT3 (Prop_lut3_I1_O)        0.125     5.107 f  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.562     5.669    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.712 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.578    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y286        LUT3 (Prop_lut3_I2_O)        0.043     6.621 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.939     7.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y285        LUT4 (Prop_lut4_I3_O)        0.043     7.603 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.603    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.862 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.915 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y287        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.026 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.313     8.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X29Y286        LUT3 (Prop_lut3_I0_O)        0.122     8.461 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.461    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.397    12.721    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.284    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y286        FDRE (Setup_fdre_C_D)        0.034    12.885    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.885ns (16.285%)  route 4.549ns (83.715%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.602     3.034    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.204     3.238 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.744     4.982    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X38Y287        LUT3 (Prop_lut3_I1_O)        0.125     5.107 f  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.562     5.669    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.712 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.578    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y286        LUT3 (Prop_lut3_I2_O)        0.043     6.621 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.939     7.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y285        LUT4 (Prop_lut4_I3_O)        0.043     7.603 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.603    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y285        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     7.899 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.438     8.337    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X31Y284        LUT3 (Prop_lut3_I0_O)        0.131     8.468 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.468    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X31Y284        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.395    12.719    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y284        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.284    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X31Y284        FDRE (Setup_fdre_C_D)        0.058    12.907    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 0.961ns (17.735%)  route 4.458ns (82.265%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.602     3.034    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.204     3.238 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.744     4.982    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X38Y287        LUT3 (Prop_lut3_I1_O)        0.125     5.107 f  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.562     5.669    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.712 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.578    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y286        LUT3 (Prop_lut3_I2_O)        0.043     6.621 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.939     7.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y285        LUT4 (Prop_lut4_I3_O)        0.043     7.603 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.603    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.862 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y286        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.973 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.347     8.320    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X29Y286        LUT3 (Prop_lut3_I0_O)        0.133     8.453 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.453    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.397    12.721    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y286        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.284    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y286        FDRE (Setup_fdre_C_D)        0.058    12.909    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.039ns (19.329%)  route 4.336ns (80.671%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.602     3.034    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.204     3.238 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.744     4.982    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X38Y287        LUT3 (Prop_lut3_I1_O)        0.125     5.107 f  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.562     5.669    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.712 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.866     6.578    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y286        LUT3 (Prop_lut3_I2_O)        0.043     6.621 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.939     7.560    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y285        LUT4 (Prop_lut4_I3_O)        0.043     7.603 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.603    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y285        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.862 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.915 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.915    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y287        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.064 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.225     8.289    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y287        LUT3 (Prop_lut3_I0_O)        0.120     8.409 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.409    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y287        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.397    12.721    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y287        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.284    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y287        FDRE (Setup_fdre_C_D)        0.034    12.885    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  4.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.686%)  route 0.101ns (50.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.708     1.459    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y289        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y289        FDRE (Prop_fdre_C_Q)         0.100     1.559 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.101     1.660    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X32Y289        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.954     1.753    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y289        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.261     1.492    
    SLICE_X32Y289        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.586    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.077%)  route 0.144ns (54.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.708     1.459    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y289        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y289        FDRE (Prop_fdre_C_Q)         0.118     1.577 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.144     1.721    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y288        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.954     1.753    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y288        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.261     1.492    
    SLICE_X34Y288        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.646    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.708     1.459    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y289        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y289        FDRE (Prop_fdre_C_Q)         0.100     1.559 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.095     1.654    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X34Y288        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.954     1.753    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y288        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.280     1.473    
    SLICE_X34Y288        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.575    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.709     1.460    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y291        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y291        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.096     1.656    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y292        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.955     1.754    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y292        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.280     1.474    
    SLICE_X34Y292        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.576    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.888%)  route 0.151ns (56.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.708     1.459    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y289        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y289        FDRE (Prop_fdre_C_Q)         0.118     1.577 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.151     1.728    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y290        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.955     1.754    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y290        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.261     1.493    
    SLICE_X34Y290        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.647    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.754%)  route 0.152ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.708     1.459    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y289        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y289        FDRE (Prop_fdre_C_Q)         0.118     1.577 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.152     1.729    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y289        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.954     1.753    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y289        SRLC32E                                      r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.261     1.492    
    SLICE_X34Y289        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.646    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.709     1.460    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y290        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y290        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.096     1.656    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X32Y291        SRL16E                                       r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.955     1.754    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y291        SRL16E                                       r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.280     1.474    
    SLICE_X32Y291        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.572    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.818     1.569    <hidden>
    SLICE_X161Y326       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y326       FDRE (Prop_fdre_C_Q)         0.100     1.669 r  <hidden>
                         net (fo=1, routed)           0.055     1.724    <hidden>
    SLICE_X160Y326       LUT6 (Prop_lut6_I4_O)        0.028     1.752 r  <hidden>
                         net (fo=1, routed)           0.000     1.752    <hidden>
    SLICE_X160Y326       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.082     1.881    <hidden>
    SLICE_X160Y326       FDRE                                         r  <hidden>
                         clock pessimism             -0.301     1.580    
    SLICE_X160Y326       FDRE (Hold_fdre_C_D)         0.087     1.667    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.742%)  route 0.260ns (72.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.795     1.546    <hidden>
    SLICE_X141Y313       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y313       FDRE (Prop_fdre_C_Q)         0.100     1.646 r  <hidden>
                         net (fo=34, routed)          0.260     1.906    <hidden>
    RAMB36_X6Y62         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.121     1.920    <hidden>
    RAMB36_X6Y62         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.281     1.639    
    RAMB36_X6Y62         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.822    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.260%)  route 0.095ns (48.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.811     1.562    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y303        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y303        FDRE (Prop_fdre_C_Q)         0.100     1.662 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.095     1.757    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y302        SRL16E                                       r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.079     1.878    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y302        SRL16E                                       r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.301     1.577    
    SLICE_X30Y302        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.672    i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X8Y64    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X5Y60    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X7Y60    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X6Y61    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X7Y61    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X6Y62    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X6Y60    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X5Y61    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X5Y64    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X5Y63    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X156Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.283ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.748ns (20.397%)  route 2.919ns (79.603%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns = ( 38.188 - 33.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.787     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y339       FDRE (Prop_fdre_C_Q)         0.223     6.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.975     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X140Y336       LUT4 (Prop_lut4_I1_O)        0.043     7.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.695     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X141Y337       LUT6 (Prop_lut6_I3_O)        0.043     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X141Y337       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X141Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.724     9.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X144Y339       LUT5 (Prop_lut5_I1_O)        0.054     9.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.525     9.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X146Y339       LUT3 (Prop_lut3_I1_O)        0.137     9.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X146Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.556    38.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.813    39.001    
                         clock uncertainty           -0.035    38.965    
    SLICE_X146Y339       FDRE (Setup_fdre_C_D)        0.034    38.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.999    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 29.283    

Slack (MET) :             29.288ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.748ns (20.425%)  route 2.914ns (79.575%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns = ( 38.188 - 33.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.787     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y339       FDRE (Prop_fdre_C_Q)         0.223     6.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.975     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X140Y336       LUT4 (Prop_lut4_I1_O)        0.043     7.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.695     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X141Y337       LUT6 (Prop_lut6_I3_O)        0.043     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X141Y337       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X141Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.724     9.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X144Y339       LUT5 (Prop_lut5_I1_O)        0.054     9.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.520     9.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X146Y339       LUT3 (Prop_lut3_I1_O)        0.137     9.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X146Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.556    38.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.813    39.001    
                         clock uncertainty           -0.035    38.965    
    SLICE_X146Y339       FDRE (Setup_fdre_C_D)        0.033    38.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 29.288    

Slack (MET) :             29.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.748ns (20.953%)  route 2.822ns (79.047%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 38.189 - 33.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.787     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y339       FDRE (Prop_fdre_C_Q)         0.223     6.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.975     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X140Y336       LUT4 (Prop_lut4_I1_O)        0.043     7.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.695     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X141Y337       LUT6 (Prop_lut6_I3_O)        0.043     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X141Y337       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X141Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.724     9.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X144Y339       LUT5 (Prop_lut5_I1_O)        0.054     9.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.428     9.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X146Y340       LUT3 (Prop_lut3_I1_O)        0.137     9.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X146Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.557    38.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.813    39.002    
                         clock uncertainty           -0.035    38.966    
    SLICE_X146Y340       FDRE (Setup_fdre_C_D)        0.034    39.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 29.382    

Slack (MET) :             29.416ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.748ns (21.161%)  route 2.787ns (78.839%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns = ( 38.188 - 33.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.787     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y339       FDRE (Prop_fdre_C_Q)         0.223     6.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.975     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X140Y336       LUT4 (Prop_lut4_I1_O)        0.043     7.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.695     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X141Y337       LUT6 (Prop_lut6_I3_O)        0.043     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X141Y337       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X141Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.724     9.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X144Y339       LUT5 (Prop_lut5_I1_O)        0.054     9.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.393     9.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X146Y339       LUT3 (Prop_lut3_I1_O)        0.137     9.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X146Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.556    38.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.813    39.001    
                         clock uncertainty           -0.035    38.965    
    SLICE_X146Y339       FDRE (Setup_fdre_C_D)        0.034    38.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.999    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 29.416    

Slack (MET) :             29.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.748ns (21.183%)  route 2.783ns (78.817%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns = ( 38.188 - 33.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.787     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y339       FDRE (Prop_fdre_C_Q)         0.223     6.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.975     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X140Y336       LUT4 (Prop_lut4_I1_O)        0.043     7.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.695     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X141Y337       LUT6 (Prop_lut6_I3_O)        0.043     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X141Y337       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X141Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.724     9.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X144Y339       LUT5 (Prop_lut5_I1_O)        0.054     9.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.389     9.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X146Y339       LUT3 (Prop_lut3_I1_O)        0.137     9.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X146Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.556    38.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.813    39.001    
                         clock uncertainty           -0.035    38.965    
    SLICE_X146Y339       FDRE (Setup_fdre_C_D)        0.034    38.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.999    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                 29.420    

Slack (MET) :             29.429ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.643ns (18.119%)  route 2.906ns (81.881%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 38.187 - 33.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.841ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.787     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y339       FDRE (Prop_fdre_C_Q)         0.223     6.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.975     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X140Y336       LUT4 (Prop_lut4_I1_O)        0.043     7.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.695     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X141Y337       LUT6 (Prop_lut6_I3_O)        0.043     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X141Y337       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X141Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.881     9.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X145Y339       LUT6 (Prop_lut6_I0_O)        0.043     9.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.355     9.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X145Y339       LUT6 (Prop_lut6_I0_O)        0.043     9.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X145Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.555    38.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.841    39.028    
                         clock uncertainty           -0.035    38.992    
    SLICE_X145Y339       FDRE (Setup_fdre_C_D)        0.034    39.026    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 29.429    

Slack (MET) :             29.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.748ns (21.580%)  route 2.718ns (78.420%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 38.187 - 33.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.841ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.787     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y339       FDRE (Prop_fdre_C_Q)         0.223     6.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.975     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X140Y336       LUT4 (Prop_lut4_I1_O)        0.043     7.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.695     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X141Y337       LUT6 (Prop_lut6_I3_O)        0.043     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X141Y337       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X141Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.724     9.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X144Y339       LUT5 (Prop_lut5_I1_O)        0.054     9.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.324     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.137     9.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X145Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.555    38.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.841    39.028    
                         clock uncertainty           -0.035    38.992    
    SLICE_X145Y339       FDRE (Setup_fdre_C_D)        0.033    39.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         39.025    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                 29.510    

Slack (MET) :             29.633ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.748ns (22.387%)  route 2.593ns (77.613%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns = ( 38.188 - 33.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.787     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y339       FDRE (Prop_fdre_C_Q)         0.223     6.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.975     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X140Y336       LUT4 (Prop_lut4_I1_O)        0.043     7.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.695     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X141Y337       LUT6 (Prop_lut6_I3_O)        0.043     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X141Y337       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X141Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.724     9.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X144Y339       LUT5 (Prop_lut5_I1_O)        0.054     9.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.199     9.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X144Y340       LUT3 (Prop_lut3_I1_O)        0.137     9.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X144Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.556    38.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.837    39.025    
                         clock uncertainty           -0.035    38.989    
    SLICE_X144Y340       FDRE (Setup_fdre_C_D)        0.034    39.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 29.633    

Slack (MET) :             29.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.643ns (19.309%)  route 2.687ns (80.691%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 38.187 - 33.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.862ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.787     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y339       FDRE (Prop_fdre_C_Q)         0.223     6.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.975     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X140Y336       LUT4 (Prop_lut4_I1_O)        0.043     7.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.695     7.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X141Y337       LUT6 (Prop_lut6_I3_O)        0.043     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X141Y337       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X141Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.912     9.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X144Y339       LUT6 (Prop_lut6_I5_O)        0.043     9.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.105     9.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X144Y339       LUT6 (Prop_lut6_I5_O)        0.043     9.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.555    38.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.862    39.049    
                         clock uncertainty           -0.035    39.013    
    SLICE_X144Y339       FDRE (Setup_fdre_C_D)        0.034    39.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         39.047    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                 29.669    

Slack (MET) :             30.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.388ns (14.932%)  route 2.211ns (85.068%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 38.185 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X154Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y335       FDPE (Prop_fdpe_C_Q)         0.259     6.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.560     6.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X156Y333       LUT6 (Prop_lut6_I4_O)        0.043     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.583     7.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X154Y333       LUT3 (Prop_lut3_I0_O)        0.043     7.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.486     8.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X156Y334       LUT4 (Prop_lut4_I1_O)        0.043     8.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.582     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X155Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.553    38.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X155Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.837    39.022    
                         clock uncertainty           -0.035    38.986    
    SLICE_X155Y329       FDRE (Setup_fdre_C_CE)      -0.201    38.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 30.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X159Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y331       FDCE (Prop_fdce_C_Q)         0.100     3.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.103     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X158Y331       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090     3.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X158Y331       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.636     3.197    
    SLICE_X158Y331       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.091ns (45.158%)  route 0.111ns (54.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X162Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y331       FDCE (Prop_fdce_C_Q)         0.091     3.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.111     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X160Y331       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090     3.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X160Y331       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.615     3.218    
    SLICE_X160Y331       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.314    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.746%)  route 0.114ns (53.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X162Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y331       FDCE (Prop_fdce_C_Q)         0.100     3.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.114     3.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X160Y331       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090     3.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X160Y331       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.615     3.218    
    SLICE_X160Y331       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.715%)  route 0.108ns (54.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X162Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y331       FDCE (Prop_fdce_C_Q)         0.091     3.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.108     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X160Y331       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090     3.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X160Y331       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.615     3.218    
    SLICE_X160Y331       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     3.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.826     3.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X153Y335       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y335       FDCE (Prop_fdce_C_Q)         0.100     3.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X153Y335       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.091     3.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X153Y335       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.647     3.187    
    SLICE_X153Y335       FDCE (Hold_fdce_C_D)         0.047     3.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.646ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.826     3.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X153Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y334       FDCE (Prop_fdce_C_Q)         0.100     3.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X153Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090     3.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X153Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.646     3.187    
    SLICE_X153Y334       FDCE (Hold_fdce_C_D)         0.047     3.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.829     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X155Y339       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y339       FDPE (Prop_fdpe_C_Q)         0.100     3.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X155Y339       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.096     3.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X155Y339       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.649     3.190    
    SLICE_X155Y339       FDPE (Hold_fdpe_C_D)         0.047     3.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X161Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y334       FDCE (Prop_fdce_C_Q)         0.100     3.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X161Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.093     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X161Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.647     3.189    
    SLICE_X161Y334       FDCE (Hold_fdce_C_D)         0.047     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X161Y333       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y333       FDCE (Prop_fdce_C_Q)         0.100     3.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.055     3.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[3]
    SLICE_X161Y333       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.092     3.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X161Y333       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.647     3.188    
    SLICE_X161Y333       FDCE (Hold_fdce_C_D)         0.047     3.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.502%)  route 0.080ns (38.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X155Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y334       FDCE (Prop_fdce_C_Q)         0.100     3.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=21, routed)          0.080     3.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0[1]
    SLICE_X154Y334       LUT2 (Prop_lut2_I1_O)        0.028     3.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.000     3.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[1]
    SLICE_X154Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.092     3.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X154Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.636     3.199    
    SLICE_X154Y334       FDCE (Hold_fdce_C_D)         0.087     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y2   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X148Y344  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X149Y338  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X152Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X151Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X151Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X151Y337  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X151Y336  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X152Y335  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X150Y335  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X158Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       76.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.571ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.366ns  (clk_out1_system_clk_wiz_0_0 rise@81.366ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.395ns (8.534%)  route 4.233ns (91.466%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 82.734 - 81.366 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567     1.569    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X52Y254        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y254        FDRE (Prop_fdre_C_Q)         0.259     1.828 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/Q
                         net (fo=1, routed)           2.392     4.220    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.313 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg_0_BUFG_inst/O
                         net (fo=97, routed)          1.842     6.154    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg_0_BUFG
    SLICE_X52Y254        LUT3 (Prop_lut3_I1_O)        0.043     6.197 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_i_1/O
                         net (fo=1, routed)           0.000     6.197    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_i_1_n_0
    SLICE_X52Y254        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     81.366    81.366 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.366 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627    82.993    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    79.256 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    81.285    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.368 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.366    82.734    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X52Y254        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/C
                         clock pessimism              0.201    82.935    
                         clock uncertainty           -0.230    82.705    
    SLICE_X52Y254        FDRE (Setup_fdre_C_D)        0.064    82.769    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg
  -------------------------------------------------------------------
                         required time                         82.769    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                 76.571    

Slack (MET) :             78.499ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.366ns  (clk_out1_system_clk_wiz_0_0 rise@81.366ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.309ns (13.389%)  route 1.999ns (86.611%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 82.568 - 81.366 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.370     1.372    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_fdre_C_Q)         0.223     1.595 f  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/Q
                         net (fo=2, routed)           0.447     2.042    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]
    SLICE_X88Y220        LUT6 (Prop_lut6_I3_O)        0.043     2.085 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7/O
                         net (fo=1, routed)           0.612     2.697    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7_n_0
    SLICE_X88Y217        LUT6 (Prop_lut6_I4_O)        0.043     2.740 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_1/O
                         net (fo=33, routed)          0.940     3.680    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     81.366    81.366 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.366 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627    82.993    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    79.256 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    81.285    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.368 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.200    82.568    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[28]/C
                         clock pessimism              0.145    82.713    
                         clock uncertainty           -0.230    82.483    
    SLICE_X89Y222        FDRE (Setup_fdre_C_R)       -0.304    82.179    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[28]
  -------------------------------------------------------------------
                         required time                         82.179    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                 78.499    

Slack (MET) :             78.499ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.366ns  (clk_out1_system_clk_wiz_0_0 rise@81.366ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.309ns (13.389%)  route 1.999ns (86.611%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 82.568 - 81.366 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.370     1.372    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_fdre_C_Q)         0.223     1.595 f  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/Q
                         net (fo=2, routed)           0.447     2.042    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]
    SLICE_X88Y220        LUT6 (Prop_lut6_I3_O)        0.043     2.085 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7/O
                         net (fo=1, routed)           0.612     2.697    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7_n_0
    SLICE_X88Y217        LUT6 (Prop_lut6_I4_O)        0.043     2.740 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_1/O
                         net (fo=33, routed)          0.940     3.680    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     81.366    81.366 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.366 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627    82.993    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    79.256 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    81.285    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.368 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.200    82.568    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[29]/C
                         clock pessimism              0.145    82.713    
                         clock uncertainty           -0.230    82.483    
    SLICE_X89Y222        FDRE (Setup_fdre_C_R)       -0.304    82.179    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[29]
  -------------------------------------------------------------------
                         required time                         82.179    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                 78.499    

Slack (MET) :             78.499ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.366ns  (clk_out1_system_clk_wiz_0_0 rise@81.366ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.309ns (13.389%)  route 1.999ns (86.611%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 82.568 - 81.366 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.370     1.372    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_fdre_C_Q)         0.223     1.595 f  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/Q
                         net (fo=2, routed)           0.447     2.042    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]
    SLICE_X88Y220        LUT6 (Prop_lut6_I3_O)        0.043     2.085 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7/O
                         net (fo=1, routed)           0.612     2.697    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7_n_0
    SLICE_X88Y217        LUT6 (Prop_lut6_I4_O)        0.043     2.740 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_1/O
                         net (fo=33, routed)          0.940     3.680    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     81.366    81.366 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.366 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627    82.993    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    79.256 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    81.285    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.368 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.200    82.568    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[30]/C
                         clock pessimism              0.145    82.713    
                         clock uncertainty           -0.230    82.483    
    SLICE_X89Y222        FDRE (Setup_fdre_C_R)       -0.304    82.179    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[30]
  -------------------------------------------------------------------
                         required time                         82.179    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                 78.499    

Slack (MET) :             78.499ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.366ns  (clk_out1_system_clk_wiz_0_0 rise@81.366ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.309ns (13.389%)  route 1.999ns (86.611%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 82.568 - 81.366 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.370     1.372    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_fdre_C_Q)         0.223     1.595 f  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/Q
                         net (fo=2, routed)           0.447     2.042    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]
    SLICE_X88Y220        LUT6 (Prop_lut6_I3_O)        0.043     2.085 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7/O
                         net (fo=1, routed)           0.612     2.697    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7_n_0
    SLICE_X88Y217        LUT6 (Prop_lut6_I4_O)        0.043     2.740 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_1/O
                         net (fo=33, routed)          0.940     3.680    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     81.366    81.366 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.366 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627    82.993    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    79.256 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    81.285    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.368 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.200    82.568    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]/C
                         clock pessimism              0.145    82.713    
                         clock uncertainty           -0.230    82.483    
    SLICE_X89Y222        FDRE (Setup_fdre_C_R)       -0.304    82.179    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]
  -------------------------------------------------------------------
                         required time                         82.179    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                 78.499    

Slack (MET) :             78.585ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.366ns  (clk_out1_system_clk_wiz_0_0 rise@81.366ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.309ns (13.904%)  route 1.913ns (86.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 82.569 - 81.366 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.370     1.372    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_fdre_C_Q)         0.223     1.595 f  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/Q
                         net (fo=2, routed)           0.447     2.042    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]
    SLICE_X88Y220        LUT6 (Prop_lut6_I3_O)        0.043     2.085 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7/O
                         net (fo=1, routed)           0.612     2.697    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7_n_0
    SLICE_X88Y217        LUT6 (Prop_lut6_I4_O)        0.043     2.740 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_1/O
                         net (fo=33, routed)          0.854     3.594    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     81.366    81.366 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.366 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627    82.993    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    79.256 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    81.285    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.368 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.201    82.569    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]/C
                         clock pessimism              0.145    82.714    
                         clock uncertainty           -0.230    82.484    
    SLICE_X89Y221        FDRE (Setup_fdre_C_R)       -0.304    82.180    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]
  -------------------------------------------------------------------
                         required time                         82.180    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 78.585    

Slack (MET) :             78.585ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.366ns  (clk_out1_system_clk_wiz_0_0 rise@81.366ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.309ns (13.904%)  route 1.913ns (86.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 82.569 - 81.366 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.370     1.372    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_fdre_C_Q)         0.223     1.595 f  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/Q
                         net (fo=2, routed)           0.447     2.042    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]
    SLICE_X88Y220        LUT6 (Prop_lut6_I3_O)        0.043     2.085 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7/O
                         net (fo=1, routed)           0.612     2.697    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7_n_0
    SLICE_X88Y217        LUT6 (Prop_lut6_I4_O)        0.043     2.740 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_1/O
                         net (fo=33, routed)          0.854     3.594    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     81.366    81.366 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.366 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627    82.993    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    79.256 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    81.285    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.368 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.201    82.569    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[25]/C
                         clock pessimism              0.145    82.714    
                         clock uncertainty           -0.230    82.484    
    SLICE_X89Y221        FDRE (Setup_fdre_C_R)       -0.304    82.180    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[25]
  -------------------------------------------------------------------
                         required time                         82.180    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 78.585    

Slack (MET) :             78.585ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.366ns  (clk_out1_system_clk_wiz_0_0 rise@81.366ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.309ns (13.904%)  route 1.913ns (86.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 82.569 - 81.366 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.370     1.372    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_fdre_C_Q)         0.223     1.595 f  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/Q
                         net (fo=2, routed)           0.447     2.042    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]
    SLICE_X88Y220        LUT6 (Prop_lut6_I3_O)        0.043     2.085 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7/O
                         net (fo=1, routed)           0.612     2.697    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7_n_0
    SLICE_X88Y217        LUT6 (Prop_lut6_I4_O)        0.043     2.740 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_1/O
                         net (fo=33, routed)          0.854     3.594    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     81.366    81.366 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.366 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627    82.993    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    79.256 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    81.285    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.368 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.201    82.569    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[26]/C
                         clock pessimism              0.145    82.714    
                         clock uncertainty           -0.230    82.484    
    SLICE_X89Y221        FDRE (Setup_fdre_C_R)       -0.304    82.180    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[26]
  -------------------------------------------------------------------
                         required time                         82.180    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 78.585    

Slack (MET) :             78.585ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.366ns  (clk_out1_system_clk_wiz_0_0 rise@81.366ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.309ns (13.904%)  route 1.913ns (86.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 82.569 - 81.366 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.370     1.372    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_fdre_C_Q)         0.223     1.595 f  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]/Q
                         net (fo=2, routed)           0.447     2.042    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[21]
    SLICE_X88Y220        LUT6 (Prop_lut6_I3_O)        0.043     2.085 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7/O
                         net (fo=1, routed)           0.612     2.697    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7_n_0
    SLICE_X88Y217        LUT6 (Prop_lut6_I4_O)        0.043     2.740 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_1/O
                         net (fo=33, routed)          0.854     3.594    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     81.366    81.366 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.366 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627    82.993    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    79.256 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    81.285    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.368 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.201    82.569    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]/C
                         clock pessimism              0.145    82.714    
                         clock uncertainty           -0.230    82.484    
    SLICE_X89Y221        FDRE (Setup_fdre_C_R)       -0.304    82.180    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]
  -------------------------------------------------------------------
                         required time                         82.180    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 78.585    

Slack (MET) :             78.690ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.366ns  (clk_out1_system_clk_wiz_0_0 rise@81.366ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.309ns (14.566%)  route 1.812ns (85.434%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 82.571 - 81.366 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.368     1.370    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y221        FDRE (Prop_fdre_C_Q)         0.223     1.593 f  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[25]/Q
                         net (fo=2, routed)           0.440     2.033    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[25]
    SLICE_X88Y220        LUT6 (Prop_lut6_I4_O)        0.043     2.076 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7/O
                         net (fo=1, routed)           0.612     2.687    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_7_n_0
    SLICE_X88Y217        LUT6 (Prop_lut6_I4_O)        0.043     2.730 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3[0]_i_1/O
                         net (fo=33, routed)          0.761     3.491    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     81.366    81.366 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.366 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627    82.993    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    79.256 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    81.285    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.368 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.203    82.571    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[20]/C
                         clock pessimism              0.145    82.716    
                         clock uncertainty           -0.230    82.486    
    SLICE_X89Y220        FDRE (Setup_fdre_C_R)       -0.304    82.182    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[20]
  -------------------------------------------------------------------
                         required time                         82.182    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                 78.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.603     0.605    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y216        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y216        FDRE (Prop_fdre_C_Q)         0.100     0.705 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[7]/Q
                         net (fo=2, routed)           0.099     0.804    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[7]
    SLICE_X89Y216        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.881 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.881    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[4]_i_1_n_4
    SLICE_X89Y216        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.827     0.829    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y216        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[7]/C
                         clock pessimism             -0.224     0.605    
    SLICE_X89Y216        FDRE (Hold_fdre_C_D)         0.071     0.676    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600     0.602    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y219        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y219        FDRE (Prop_fdre_C_Q)         0.100     0.702 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[19]/Q
                         net (fo=2, routed)           0.099     0.801    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[19]
    SLICE_X89Y219        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.878 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.878    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[16]_i_1_n_4
    SLICE_X89Y219        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.824     0.826    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y219        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[19]/C
                         clock pessimism             -0.224     0.602    
    SLICE_X89Y219        FDRE (Hold_fdre_C_D)         0.071     0.673    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.602     0.604    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y217        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y217        FDRE (Prop_fdre_C_Q)         0.100     0.704 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/Q
                         net (fo=2, routed)           0.099     0.803    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]
    SLICE_X89Y217        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.880 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.880    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[8]_i_1_n_4
    SLICE_X89Y217        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.826     0.828    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y217        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/C
                         clock pessimism             -0.224     0.604    
    SLICE_X89Y217        FDRE (Hold_fdre_C_D)         0.071     0.675    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.597     0.599    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y222        FDRE (Prop_fdre_C_Q)         0.100     0.699 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]/Q
                         net (fo=2, routed)           0.099     0.798    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]
    SLICE_X89Y222        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.875 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.875    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[28]_i_1_n_4
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.821     0.823    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y222        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]/C
                         clock pessimism             -0.224     0.599    
    SLICE_X89Y222        FDRE (Hold_fdre_C_D)         0.071     0.670    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599     0.601    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_fdre_C_Q)         0.100     0.701 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[23]/Q
                         net (fo=2, routed)           0.099     0.800    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[23]
    SLICE_X89Y220        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.877 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.877    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[20]_i_1_n_4
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.823     0.825    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y220        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[23]/C
                         clock pessimism             -0.224     0.601    
    SLICE_X89Y220        FDRE (Hold_fdre_C_D)         0.071     0.672    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598     0.600    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y221        FDRE (Prop_fdre_C_Q)         0.100     0.700 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]/Q
                         net (fo=2, routed)           0.101     0.801    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]
    SLICE_X89Y221        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.878 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.878    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]_i_1_n_4
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.822     0.824    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]/C
                         clock pessimism             -0.224     0.600    
    SLICE_X89Y221        FDRE (Hold_fdre_C_D)         0.071     0.671    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601     0.603    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y218        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y218        FDRE (Prop_fdre_C_Q)         0.100     0.703 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[15]/Q
                         net (fo=2, routed)           0.101     0.804    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[15]
    SLICE_X89Y218        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.881 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.881    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]_i_1_n_4
    SLICE_X89Y218        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.825     0.827    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y218        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[15]/C
                         clock pessimism             -0.224     0.603    
    SLICE_X89Y218        FDRE (Hold_fdre_C_D)         0.071     0.674    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.604     0.606    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y215        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y215        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[3]/Q
                         net (fo=2, routed)           0.101     0.807    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[3]
    SLICE_X89Y215        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.884 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.884    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[0]_i_2_n_4
    SLICE_X89Y215        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.828     0.830    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y215        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[3]/C
                         clock pessimism             -0.224     0.606    
    SLICE_X89Y215        FDRE (Hold_fdre_C_D)         0.071     0.677    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598     0.600    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y221        FDRE (Prop_fdre_C_Q)         0.100     0.700 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]/Q
                         net (fo=2, routed)           0.101     0.801    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]
    SLICE_X89Y221        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     0.884 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.884    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]_i_1_n_7
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.822     0.824    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y221        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]/C
                         clock pessimism             -0.224     0.600    
    SLICE_X89Y221        FDRE (Hold_fdre_C_D)         0.071     0.671    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601     0.603    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y218        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y218        FDRE (Prop_fdre_C_Q)         0.100     0.703 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/Q
                         net (fo=2, routed)           0.101     0.804    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]
    SLICE_X89Y218        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     0.887 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.887    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]_i_1_n_7
    SLICE_X89Y218        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.825     0.827    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X89Y218        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/C
                         clock pessimism             -0.224     0.603    
    SLICE_X89Y218        FDRE (Hold_fdre_C_D)         0.071     0.674    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 40.683 }
Period(ns):         81.366
Sources:            { i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         81.366      79.957     BUFGCTRL_X0Y1    i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         81.366      80.295     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         81.366      80.666     SLICE_X89Y215    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         81.366      80.666     SLICE_X89Y217    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         81.366      80.666     SLICE_X89Y217    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         81.366      80.666     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         81.366      80.666     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         81.366      80.666     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.700         81.366      80.666     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.700         81.366      80.666     SLICE_X89Y219    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.366      131.994    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y215    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y215    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y217    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y217    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y217    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y217    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y215    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y215    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y217    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y217    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y217    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y217    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         40.683      40.333     SLICE_X89Y218    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/clkCounter3_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.805ns  (clk_out2_system_clk_wiz_0_0 rise@7.805ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.309ns (10.250%)  route 2.706ns (89.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.241 - 7.805 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636     1.638    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223     1.861 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          1.663     3.524    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X160Y294       LUT6 (Prop_lut6_I3_O)        0.043     3.567 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.202     3.769    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X162Y294       LUT5 (Prop_lut5_I2_O)        0.043     3.812 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.841     4.653    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/p_0_in
    SLICE_X158Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      7.805     7.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627     9.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     5.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.434     9.241    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X158Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
                         clock pessimism              0.177     9.418    
                         clock uncertainty           -0.148     9.270    
    SLICE_X158Y299       FDRE (Setup_fdre_C_R)       -0.281     8.989    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.805ns  (clk_out2_system_clk_wiz_0_0 rise@7.805ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.309ns (10.357%)  route 2.674ns (89.643%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.241 - 7.805 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636     1.638    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223     1.861 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          1.663     3.524    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X160Y294       LUT6 (Prop_lut6_I3_O)        0.043     3.567 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.202     3.769    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X162Y294       LUT5 (Prop_lut5_I2_O)        0.043     3.812 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.810     4.621    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/p_0_in
    SLICE_X159Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      7.805     7.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627     9.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     5.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.434     9.241    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
                         clock pessimism              0.177     9.418    
                         clock uncertainty           -0.148     9.270    
    SLICE_X159Y294       FDRE (Setup_fdre_C_R)       -0.304     8.966    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.805ns  (clk_out2_system_clk_wiz_0_0 rise@7.805ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.309ns (10.544%)  route 2.622ns (89.456%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.241 - 7.805 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636     1.638    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223     1.861 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          1.663     3.524    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X160Y294       LUT6 (Prop_lut6_I3_O)        0.043     3.567 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.202     3.769    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X162Y294       LUT5 (Prop_lut5_I2_O)        0.043     3.812 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.757     4.569    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/p_0_in
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      7.805     7.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627     9.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     5.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.434     9.241    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                         clock pessimism              0.202     9.443    
                         clock uncertainty           -0.148     9.295    
    SLICE_X159Y298       FDRE (Setup_fdre_C_R)       -0.304     8.991    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.805ns  (clk_out2_system_clk_wiz_0_0 rise@7.805ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.309ns (10.901%)  route 2.526ns (89.100%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.241 - 7.805 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636     1.638    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223     1.861 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          1.663     3.524    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X160Y294       LUT6 (Prop_lut6_I3_O)        0.043     3.567 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.202     3.769    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X162Y294       LUT5 (Prop_lut5_I2_O)        0.043     3.812 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.661     4.473    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/p_0_in
    SLICE_X159Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      7.805     7.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627     9.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     5.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.434     9.241    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
                         clock pessimism              0.177     9.418    
                         clock uncertainty           -0.148     9.270    
    SLICE_X159Y296       FDRE (Setup_fdre_C_R)       -0.304     8.966    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.805ns  (clk_out2_system_clk_wiz_0_0 rise@7.805ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.309ns (10.901%)  route 2.526ns (89.100%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.241 - 7.805 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636     1.638    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223     1.861 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          1.663     3.524    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X160Y294       LUT6 (Prop_lut6_I3_O)        0.043     3.567 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.202     3.769    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X162Y294       LUT5 (Prop_lut5_I2_O)        0.043     3.812 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.661     4.473    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/p_0_in
    SLICE_X159Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      7.805     7.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627     9.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     5.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.434     9.241    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/C
                         clock pessimism              0.177     9.418    
                         clock uncertainty           -0.148     9.270    
    SLICE_X159Y296       FDRE (Setup_fdre_C_R)       -0.304     8.966    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.805ns  (clk_out2_system_clk_wiz_0_0 rise@7.805ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.320ns (10.535%)  route 2.718ns (89.465%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.241 - 7.805 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636     1.638    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223     1.861 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          1.663     3.524    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X160Y294       LUT6 (Prop_lut6_I3_O)        0.043     3.567 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.762     4.329    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X159Y293       LUT5 (Prop_lut5_I1_O)        0.054     4.383 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_2/O
                         net (fo=1, routed)           0.293     4.676    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_2_n_0
    SLICE_X160Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      7.805     7.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627     9.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     5.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.434     9.241    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X160Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]/C
                         clock pessimism              0.177     9.418    
                         clock uncertainty           -0.148     9.270    
    SLICE_X160Y296       FDRE (Setup_fdre_C_D)       -0.094     9.176    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.805ns  (clk_out2_system_clk_wiz_0_0 rise@7.805ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.317ns (10.820%)  route 2.613ns (89.180%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.241 - 7.805 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636     1.638    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223     1.861 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          1.663     3.524    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X160Y294       LUT6 (Prop_lut6_I3_O)        0.043     3.567 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.757     4.324    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X159Y295       LUT2 (Prop_lut2_I0_O)        0.051     4.375 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[6]_i_1/O
                         net (fo=1, routed)           0.193     4.568    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[6]_i_1_n_0
    SLICE_X159Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      7.805     7.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627     9.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     5.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.434     9.241    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
                         clock pessimism              0.177     9.418    
                         clock uncertainty           -0.148     9.270    
    SLICE_X159Y294       FDRE (Setup_fdre_C_D)       -0.112     9.158    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.805ns  (clk_out2_system_clk_wiz_0_0 rise@7.805ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.309ns (11.781%)  route 2.314ns (88.219%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.241 - 7.805 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636     1.638    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223     1.861 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          1.663     3.524    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X160Y294       LUT6 (Prop_lut6_I3_O)        0.043     3.567 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.202     3.769    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X162Y294       LUT5 (Prop_lut5_I2_O)        0.043     3.812 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.449     4.261    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/p_0_in
    SLICE_X159Y295       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      7.805     7.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627     9.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     5.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.434     9.241    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y295       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]/C
                         clock pessimism              0.177     9.418    
                         clock uncertainty           -0.148     9.270    
    SLICE_X159Y295       FDRE (Setup_fdre_C_R)       -0.304     8.966    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.805ns  (clk_out2_system_clk_wiz_0_0 rise@7.805ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.309ns (11.781%)  route 2.314ns (88.219%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.241 - 7.805 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636     1.638    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223     1.861 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          1.663     3.524    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X160Y294       LUT6 (Prop_lut6_I3_O)        0.043     3.567 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.202     3.769    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X162Y294       LUT5 (Prop_lut5_I2_O)        0.043     3.812 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.449     4.261    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/p_0_in
    SLICE_X159Y295       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      7.805     7.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627     9.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     5.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.434     9.241    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y295       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[7]/C
                         clock pessimism              0.177     9.418    
                         clock uncertainty           -0.148     9.270    
    SLICE_X159Y295       FDRE (Setup_fdre_C_R)       -0.304     8.966    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.805ns  (clk_out2_system_clk_wiz_0_0 rise@7.805ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.309ns (12.021%)  route 2.262ns (87.979%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 9.240 - 7.805 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636     1.638    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223     1.861 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          1.663     3.524    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X160Y294       LUT6 (Prop_lut6_I3_O)        0.043     3.567 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.202     3.769    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X162Y294       LUT5 (Prop_lut5_I2_O)        0.043     3.812 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.397     4.209    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/p_0_in
    SLICE_X159Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      7.805     7.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627     9.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     5.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     7.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.433     9.240    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
                         clock pessimism              0.177     9.417    
                         clock uncertainty           -0.148     9.269    
    SLICE_X159Y293       FDRE (Setup_fdre_C_R)       -0.304     8.965    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                  4.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.146ns (48.528%)  route 0.155ns (51.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.753     0.755    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X158Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y299       FDRE (Prop_fdre_C_Q)         0.118     0.873 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/Q
                         net (fo=19, routed)          0.155     1.028    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[3]
    SLICE_X158Y299       LUT4 (Prop_lut4_I3_O)        0.028     1.056 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[3]_i_1/O
                         net (fo=1, routed)           0.000     1.056    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[3]_i_1_n_0
    SLICE_X158Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.000     1.002    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X158Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
                         clock pessimism             -0.247     0.755    
    SLICE_X158Y299       FDRE (Hold_fdre_C_D)         0.087     0.842    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.395%)  route 0.244ns (65.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y294       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/Q
                         net (fo=143, routed)         0.244     1.098    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[6]
    SLICE_X159Y293       LUT4 (Prop_lut4_I0_O)        0.028     1.126 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[8]_i_1/O
                         net (fo=1, routed)           0.000     1.126    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[8]_i_1_n_0
    SLICE_X159Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
                         clock pessimism             -0.233     0.768    
    SLICE_X159Y293       FDRE (Hold_fdre_C_D)         0.060     0.828    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.587%)  route 0.336ns (72.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y295       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y295       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]/Q
                         net (fo=140, routed)         0.145     0.999    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[5]
    SLICE_X160Y295       LUT6 (Prop_lut6_I5_O)        0.028     1.027 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[5]_i_1/O
                         net (fo=1, routed)           0.191     1.218    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[5]_i_1_n_0
    SLICE_X159Y295       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y295       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]/C
                         clock pessimism             -0.247     0.754    
    SLICE_X159Y295       FDRE (Hold_fdre_C_D)         0.038     0.792    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.128ns (22.110%)  route 0.451ns (77.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y294       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/Q
                         net (fo=143, routed)         0.451     1.305    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[6]
    SLICE_X159Y295       LUT3 (Prop_lut3_I1_O)        0.028     1.333 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[7]_i_1/O
                         net (fo=1, routed)           0.000     1.333    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[7]_i_1_n_0
    SLICE_X159Y295       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y295       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[7]/C
                         clock pessimism             -0.233     0.768    
    SLICE_X159Y295       FDRE (Hold_fdre_C_D)         0.060     0.828    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.128ns (23.469%)  route 0.417ns (76.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y296       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/Q
                         net (fo=129, routed)         0.271     1.125    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[1]
    SLICE_X162Y294       LUT2 (Prop_lut2_I1_O)        0.028     1.153 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[1]_i_1/O
                         net (fo=1, routed)           0.146     1.299    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[1]_i_1_n_0
    SLICE_X159Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
                         clock pessimism             -0.247     0.754    
    SLICE_X159Y296       FDRE (Hold_fdre_C_D)         0.040     0.794    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.133ns (25.539%)  route 0.388ns (74.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y294       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/Q
                         net (fo=143, routed)         0.244     1.098    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[6]
    SLICE_X159Y293       LUT5 (Prop_lut5_I2_O)        0.033     1.131 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_2/O
                         net (fo=1, routed)           0.144     1.275    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_2_n_0
    SLICE_X160Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X160Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]/C
                         clock pessimism             -0.233     0.768    
    SLICE_X160Y296       FDRE (Hold_fdre_C_D)        -0.001     0.767    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.145ns (27.395%)  route 0.384ns (72.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.753     0.755    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X158Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y299       FDRE (Prop_fdre_C_Q)         0.118     0.873 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/Q
                         net (fo=19, routed)          0.155     1.028    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[3]
    SLICE_X158Y299       LUT5 (Prop_lut5_I3_O)        0.027     1.055 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[4]_i_1/O
                         net (fo=1, routed)           0.229     1.284    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[4]_i_1_n_0
    SLICE_X159Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/C
                         clock pessimism             -0.233     0.768    
    SLICE_X159Y296       FDRE (Hold_fdre_C_D)        -0.002     0.766    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.129ns (23.434%)  route 0.421ns (76.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y296       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/Q
                         net (fo=129, routed)         0.271     1.125    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[1]
    SLICE_X162Y294       LUT3 (Prop_lut3_I1_O)        0.029     1.154 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[2]_i_1/O
                         net (fo=1, routed)           0.150     1.304    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[2]_i_1_n_0
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                         clock pessimism             -0.233     0.768    
    SLICE_X161Y296       FDRE (Hold_fdre_C_D)        -0.003     0.765    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.128ns (20.367%)  route 0.500ns (79.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y294       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/Q
                         net (fo=143, routed)         0.329     1.183    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[6]
    SLICE_X162Y294       LUT5 (Prop_lut5_I3_O)        0.028     1.211 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.171     1.382    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/p_0_in
    SLICE_X160Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X160Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]/C
                         clock pessimism             -0.233     0.768    
    SLICE_X160Y296       FDRE (Hold_fdre_C_R)         0.006     0.774    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.128ns (20.367%)  route 0.500ns (79.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y294       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/Q
                         net (fo=143, routed)         0.329     1.183    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[6]
    SLICE_X162Y294       LUT5 (Prop_lut5_I3_O)        0.028     1.211 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.171     1.382    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/p_0_in
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                         clock pessimism             -0.233     0.768    
    SLICE_X161Y296       FDRE (Hold_fdre_C_R)        -0.014     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.628    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.902 }
Period(ns):         7.805
Sources:            { i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         7.805       6.396      BUFGCTRL_X0Y3    i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         7.805       6.734      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.700         7.805       7.105      SLICE_X159Y298   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.805       7.105      SLICE_X159Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.805       7.105      SLICE_X161Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.805       7.105      SLICE_X158Y299   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.805       7.105      SLICE_X159Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.805       7.105      SLICE_X159Y295   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[5]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.805       7.105      SLICE_X159Y294   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         7.805       7.105      SLICE_X159Y295   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.805       205.555    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y298   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y298   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X161Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X161Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X158Y299   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X158Y299   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y298   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y298   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X161Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X161Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X158Y299   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X158Y299   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.902       3.552      SLICE_X159Y296   i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_clk_wiz_0_0
  To Clock:  clk_out3_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      195.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.074ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            199.805ns  (clk_out3_system_clk_wiz_0_0 rise@199.805ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.345ns (8.250%)  route 3.837ns (91.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 201.371 - 199.805 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635     1.637    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y293       FDRE (Prop_fdre_C_Q)         0.259     1.896 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          2.119     4.015    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[0]
    SLICE_X154Y298       LUT6 (Prop_lut6_I3_O)        0.043     4.058 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.761     4.818    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y292       LUT5 (Prop_lut5_I2_O)        0.043     4.861 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.957     5.819    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X156Y304       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627   201.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737   197.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029   199.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.564   201.371    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y304       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
                         clock pessimism              0.073   201.444    
                         clock uncertainty           -0.270   201.174    
    SLICE_X156Y304       FDRE (Setup_fdre_C_R)       -0.281   200.893    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                        200.893    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                195.074    

Slack (MET) :             195.115ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            199.805ns  (clk_out3_system_clk_wiz_0_0 rise@199.805ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.345ns (8.384%)  route 3.770ns (91.616%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 201.241 - 199.805 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635     1.637    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y293       FDRE (Prop_fdre_C_Q)         0.259     1.896 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          2.119     4.015    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[0]
    SLICE_X154Y298       LUT6 (Prop_lut6_I3_O)        0.043     4.058 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.761     4.818    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y292       LUT5 (Prop_lut5_I2_O)        0.043     4.861 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.891     5.752    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X156Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627   201.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737   197.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029   199.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.434   201.241    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/C
                         clock pessimism              0.177   201.418    
                         clock uncertainty           -0.270   201.148    
    SLICE_X156Y296       FDRE (Setup_fdre_C_R)       -0.281   200.867    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                        200.867    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                195.115    

Slack (MET) :             195.174ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            199.805ns  (clk_out3_system_clk_wiz_0_0 rise@199.805ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.345ns (8.555%)  route 3.688ns (91.445%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 201.241 - 199.805 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635     1.637    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y293       FDRE (Prop_fdre_C_Q)         0.259     1.896 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          2.119     4.015    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[0]
    SLICE_X154Y298       LUT6 (Prop_lut6_I3_O)        0.043     4.058 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.761     4.818    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y292       LUT5 (Prop_lut5_I2_O)        0.043     4.861 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.808     5.670    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X157Y297       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627   201.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737   197.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029   199.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.434   201.241    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X157Y297       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/C
                         clock pessimism              0.177   201.418    
                         clock uncertainty           -0.270   201.148    
    SLICE_X157Y297       FDRE (Setup_fdre_C_R)       -0.304   200.844    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]
  -------------------------------------------------------------------
                         required time                        200.844    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                195.174    

Slack (MET) :             195.225ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            199.805ns  (clk_out3_system_clk_wiz_0_0 rise@199.805ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.345ns (8.719%)  route 3.612ns (91.281%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 201.240 - 199.805 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635     1.637    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y293       FDRE (Prop_fdre_C_Q)         0.259     1.896 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          2.119     4.015    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[0]
    SLICE_X154Y298       LUT6 (Prop_lut6_I3_O)        0.043     4.058 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.761     4.818    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y292       LUT5 (Prop_lut5_I2_O)        0.043     4.861 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.732     5.594    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X155Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627   201.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737   197.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029   199.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.433   201.240    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X155Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
                         clock pessimism              0.153   201.393    
                         clock uncertainty           -0.270   201.123    
    SLICE_X155Y299       FDRE (Setup_fdre_C_R)       -0.304   200.819    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                        200.819    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                195.225    

Slack (MET) :             195.256ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            199.805ns  (clk_out3_system_clk_wiz_0_0 rise@199.805ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.345ns (8.787%)  route 3.581ns (91.213%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 201.240 - 199.805 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635     1.637    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y293       FDRE (Prop_fdre_C_Q)         0.259     1.896 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          2.119     4.015    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[0]
    SLICE_X154Y298       LUT6 (Prop_lut6_I3_O)        0.043     4.058 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.761     4.818    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y292       LUT5 (Prop_lut5_I2_O)        0.043     4.861 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.702     5.563    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X155Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627   201.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737   197.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029   199.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.433   201.240    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X155Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/C
                         clock pessimism              0.153   201.393    
                         clock uncertainty           -0.270   201.123    
    SLICE_X155Y296       FDRE (Setup_fdre_C_R)       -0.304   200.819    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]
  -------------------------------------------------------------------
                         required time                        200.819    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                195.256    

Slack (MET) :             195.378ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            199.805ns  (clk_out3_system_clk_wiz_0_0 rise@199.805ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.345ns (9.014%)  route 3.482ns (90.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 201.240 - 199.805 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635     1.637    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y293       FDRE (Prop_fdre_C_Q)         0.259     1.896 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          2.119     4.015    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[0]
    SLICE_X154Y298       LUT6 (Prop_lut6_I3_O)        0.043     4.058 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.761     4.818    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y292       LUT5 (Prop_lut5_I2_O)        0.043     4.861 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.603     5.464    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627   201.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737   197.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029   199.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.433   201.240    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                         clock pessimism              0.153   201.393    
                         clock uncertainty           -0.270   201.123    
    SLICE_X154Y294       FDRE (Setup_fdre_C_R)       -0.281   200.842    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                        200.842    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                195.378    

Slack (MET) :             195.378ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            199.805ns  (clk_out3_system_clk_wiz_0_0 rise@199.805ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.345ns (9.014%)  route 3.482ns (90.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 201.240 - 199.805 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635     1.637    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y293       FDRE (Prop_fdre_C_Q)         0.259     1.896 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          2.119     4.015    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[0]
    SLICE_X154Y298       LUT6 (Prop_lut6_I3_O)        0.043     4.058 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.761     4.818    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y292       LUT5 (Prop_lut5_I2_O)        0.043     4.861 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.603     5.464    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627   201.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737   197.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029   199.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.433   201.240    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
                         clock pessimism              0.153   201.393    
                         clock uncertainty           -0.270   201.123    
    SLICE_X154Y294       FDRE (Setup_fdre_C_R)       -0.281   200.842    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                        200.842    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                195.378    

Slack (MET) :             195.610ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            199.805ns  (clk_out3_system_clk_wiz_0_0 rise@199.805ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.345ns (9.531%)  route 3.275ns (90.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 201.241 - 199.805 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635     1.637    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y293       FDRE (Prop_fdre_C_Q)         0.259     1.896 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          2.119     4.015    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[0]
    SLICE_X154Y298       LUT6 (Prop_lut6_I3_O)        0.043     4.058 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.761     4.818    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y292       LUT5 (Prop_lut5_I2_O)        0.043     4.861 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.395     5.257    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X156Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627   201.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737   197.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029   199.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.434   201.241    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]/C
                         clock pessimism              0.177   201.418    
                         clock uncertainty           -0.270   201.148    
    SLICE_X156Y294       FDRE (Setup_fdre_C_R)       -0.281   200.867    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                        200.867    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                195.610    

Slack (MET) :             195.674ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            199.805ns  (clk_out3_system_clk_wiz_0_0 rise@199.805ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.345ns (9.757%)  route 3.191ns (90.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 201.240 - 199.805 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635     1.637    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y293       FDRE (Prop_fdre_C_Q)         0.259     1.896 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          2.119     4.015    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[0]
    SLICE_X154Y298       LUT6 (Prop_lut6_I3_O)        0.043     4.058 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.761     4.818    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y292       LUT5 (Prop_lut5_I2_O)        0.043     4.861 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.311     5.173    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X157Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627   201.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737   197.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029   199.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.433   201.240    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X157Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]/C
                         clock pessimism              0.181   201.421    
                         clock uncertainty           -0.270   201.151    
    SLICE_X157Y293       FDRE (Setup_fdre_C_R)       -0.304   200.847    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                        200.847    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                195.674    

Slack (MET) :             195.718ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            199.805ns  (clk_out3_system_clk_wiz_0_0 rise@199.805ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.345ns (9.757%)  route 3.191ns (90.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 201.240 - 199.805 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787     1.787    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635     1.637    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y293       FDRE (Prop_fdre_C_Q)         0.259     1.896 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          2.119     4.015    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[0]
    SLICE_X154Y298       LUT6 (Prop_lut6_I3_O)        0.043     4.058 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.761     4.818    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y292       LUT5 (Prop_lut5_I2_O)        0.043     4.861 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.311     5.173    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627   201.432    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737   197.695 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029   199.724    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.433   201.240    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                         clock pessimism              0.202   201.442    
                         clock uncertainty           -0.270   201.172    
    SLICE_X156Y293       FDRE (Setup_fdre_C_R)       -0.281   200.891    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]
  -------------------------------------------------------------------
                         required time                        200.891    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                195.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.760%)  route 0.153ns (51.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.751     0.753    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.118     0.871 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.153     1.024    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[8]
    SLICE_X154Y294       LUT4 (Prop_lut4_I3_O)        0.028     1.052 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[8]_i_1/O
                         net (fo=1, routed)           0.000     1.052    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[8]_i_1_n_0
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.998     1.000    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
                         clock pessimism             -0.247     0.753    
    SLICE_X154Y294       FDRE (Hold_fdre_C_D)         0.087     0.840    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.718%)  route 0.203ns (61.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X155Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y299       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/Q
                         net (fo=19, routed)          0.203     1.057    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[3]
    SLICE_X155Y299       LUT4 (Prop_lut4_I3_O)        0.028     1.085 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[3]_i_1/O
                         net (fo=1, routed)           0.000     1.085    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[3]_i_1_n_0
    SLICE_X155Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X155Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
                         clock pessimism             -0.247     0.754    
    SLICE_X155Y299       FDRE (Hold_fdre_C_D)         0.060     0.814    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.156ns (21.148%)  route 0.582ns (78.852%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X155Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y299       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/Q
                         net (fo=19, routed)          0.290     1.144    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[3]
    SLICE_X154Y298       LUT6 (Prop_lut6_I1_O)        0.028     1.172 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3/O
                         net (fo=5, routed)           0.292     1.464    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_3_n_0
    SLICE_X156Y304       LUT3 (Prop_lut3_I0_O)        0.028     1.492 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[7]_i_1/O
                         net (fo=1, routed)           0.000     1.492    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[7]_i_1_n_0
    SLICE_X156Y304       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.099     1.101    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y304       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
                         clock pessimism             -0.048     1.053    
    SLICE_X156Y304       FDRE (Hold_fdre_C_D)         0.087     1.140    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.144ns (29.410%)  route 0.346ns (70.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.751     0.753    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.118     0.871 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.153     1.024    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[8]
    SLICE_X154Y294       LUT5 (Prop_lut5_I3_O)        0.026     1.050 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_2/O
                         net (fo=1, routed)           0.192     1.243    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_2_n_0
    SLICE_X157Y297       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.000     1.002    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X157Y297       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/C
                         clock pessimism             -0.213     0.789    
    SLICE_X157Y297       FDRE (Hold_fdre_C_D)        -0.003     0.786    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.128ns (22.059%)  route 0.452ns (77.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X155Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y299       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/Q
                         net (fo=19, routed)          0.187     1.041    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[3]
    SLICE_X154Y298       LUT6 (Prop_lut6_I0_O)        0.028     1.069 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[5]_i_1/O
                         net (fo=1, routed)           0.266     1.334    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[5]_i_1_n_0
    SLICE_X157Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X157Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]/C
                         clock pessimism             -0.213     0.788    
    SLICE_X157Y293       FDRE (Hold_fdre_C_D)         0.043     0.831    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.146ns (21.991%)  route 0.518ns (78.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.751     0.753    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.118     0.871 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.371     1.242    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[8]
    SLICE_X156Y292       LUT5 (Prop_lut5_I4_O)        0.028     1.270 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.146     1.417    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
                         clock pessimism             -0.213     0.788    
    SLICE_X156Y293       FDRE (Hold_fdre_C_R)         0.006     0.794    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.146ns (21.991%)  route 0.518ns (78.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.751     0.753    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.118     0.871 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.371     1.242    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[8]
    SLICE_X156Y292       LUT5 (Prop_lut5_I4_O)        0.028     1.270 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.146     1.417    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X157Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X157Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]/C
                         clock pessimism             -0.213     0.788    
    SLICE_X157Y293       FDRE (Hold_fdre_C_R)        -0.014     0.774    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.146ns (20.691%)  route 0.560ns (79.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.751     0.753    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.118     0.871 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.371     1.242    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[8]
    SLICE_X156Y292       LUT5 (Prop_lut5_I4_O)        0.028     1.270 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.188     1.459    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X156Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]/C
                         clock pessimism             -0.213     0.788    
    SLICE_X156Y294       FDRE (Hold_fdre_C_R)         0.006     0.794    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.133ns (18.973%)  route 0.568ns (81.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X155Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y299       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/Q
                         net (fo=19, routed)          0.203     1.057    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[3]
    SLICE_X155Y299       LUT5 (Prop_lut5_I3_O)        0.033     1.090 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[4]_i_1/O
                         net (fo=1, routed)           0.365     1.455    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[4]_i_1_n_0
    SLICE_X156Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.999     1.001    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/C
                         clock pessimism             -0.213     0.788    
    SLICE_X156Y296       FDRE (Hold_fdre_C_D)        -0.001     0.787    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.146ns (14.096%)  route 0.890ns (85.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y294       FDRE (Prop_fdre_C_Q)         0.118     0.872 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]/Q
                         net (fo=143, routed)         0.356     1.228    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[6]
    SLICE_X156Y292       LUT5 (Prop_lut5_I3_O)        0.028     1.256 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_rep[9]_i_1/O
                         net (fo=10, routed)          0.534     1.790    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/p_0_in
    SLICE_X156Y304       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.099     1.101    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y304       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
                         clock pessimism             -0.048     1.053    
    SLICE_X156Y304       FDRE (Hold_fdre_C_R)         0.006     1.059    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.731    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_clk_wiz_0_0
Waveform(ns):       { 0.000 99.902 }
Period(ns):         199.805
Sources:            { i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         199.805     198.396    BUFGCTRL_X0Y4    i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         199.805     198.734    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.700         199.805     199.105    SLICE_X156Y293   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         199.805     199.105    SLICE_X155Y296   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         199.805     199.105    SLICE_X154Y294   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         199.805     199.105    SLICE_X155Y299   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         199.805     199.105    SLICE_X156Y296   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         199.805     199.105    SLICE_X157Y293   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[5]/C
Min Period        n/a     FDRE/C              n/a            0.700         199.805     199.105    SLICE_X156Y294   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         199.805     199.105    SLICE_X156Y304   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       199.805     13.555     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X156Y293   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X156Y293   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X155Y296   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X155Y296   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X154Y294   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X154Y294   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X155Y299   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X155Y299   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X156Y296   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X156Y296   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X156Y293   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X156Y293   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X155Y296   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X155Y296   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X154Y294   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X154Y294   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X155Y299   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X155Y299   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X156Y296   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         99.902      99.552     SLICE_X156Y296   i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         40.000      38.592     BUFGCTRL_X0Y5    i_system_wrapper/system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         40.000      38.929     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         40.000      38.929     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.116ns,  Total Violation       -0.145ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 3.043ns (73.420%)  route 1.102ns (26.580%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 6.031 - 4.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.428     1.355    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     1.669 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.623     2.292    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X160Y335       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y335       FDRE (Prop_fdre_C_Q)         0.259     2.551 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/Q
                         net (fo=2, routed)           0.437     2.988    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_data[0]
    DSP48_X6Y134         DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      2.737     5.725 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0/P[7]
                         net (fo=1, routed)           0.665     6.390    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0_n_98
    SLICE_X158Y336       LUT3 (Prop_lut3_I0_O)        0.047     6.437 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[7]_i_1/O
                         net (fo=1, routed)           0.000     6.437    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[7]_i_1_n_0
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351     5.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289     5.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.566     6.031    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_clk
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[7]/C
                         clock pessimism              0.239     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X158Y336       FDRE (Setup_fdre_C_D)        0.086     6.321    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[7]
  -------------------------------------------------------------------
                         required time                          6.321    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 3.043ns (75.214%)  route 1.003ns (24.786%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 6.031 - 4.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.428     1.355    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     1.669 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.623     2.292    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X160Y335       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y335       FDRE (Prop_fdre_C_Q)         0.259     2.551 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/Q
                         net (fo=2, routed)           0.437     2.988    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_data[0]
    DSP48_X6Y134         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     5.725 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0/P[1]
                         net (fo=1, routed)           0.566     6.291    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0_n_104
    SLICE_X158Y336       LUT3 (Prop_lut3_I0_O)        0.047     6.338 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[1]_i_1/O
                         net (fo=1, routed)           0.000     6.338    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[1]_i_1_n_0
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351     5.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289     5.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.566     6.031    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_clk
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[1]/C
                         clock pessimism              0.239     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X158Y336       FDRE (Setup_fdre_C_D)        0.086     6.321    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[1]
  -------------------------------------------------------------------
                         required time                          6.321    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 3.042ns (75.297%)  route 0.998ns (24.703%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 6.031 - 4.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.428     1.355    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     1.669 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.623     2.292    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X160Y335       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y335       FDRE (Prop_fdre_C_Q)         0.259     2.551 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/Q
                         net (fo=2, routed)           0.437     2.988    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_data[0]
    DSP48_X6Y134         DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      2.737     5.725 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0/P[5]
                         net (fo=1, routed)           0.561     6.286    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0_n_100
    SLICE_X158Y336       LUT3 (Prop_lut3_I0_O)        0.046     6.332 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[5]_i_1/O
                         net (fo=1, routed)           0.000     6.332    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[5]_i_1_n_0
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351     5.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289     5.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.566     6.031    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_clk
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[5]/C
                         clock pessimism              0.239     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X158Y336       FDRE (Setup_fdre_C_D)        0.086     6.321    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[5]
  -------------------------------------------------------------------
                         required time                          6.321    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 3.039ns (76.665%)  route 0.925ns (23.335%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 6.031 - 4.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.428     1.355    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     1.669 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.623     2.292    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X160Y335       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y335       FDRE (Prop_fdre_C_Q)         0.259     2.551 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/Q
                         net (fo=2, routed)           0.437     2.988    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_data[0]
    DSP48_X6Y134         DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      2.737     5.725 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0/P[6]
                         net (fo=1, routed)           0.488     6.213    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0_n_99
    SLICE_X158Y336       LUT3 (Prop_lut3_I0_O)        0.043     6.256 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[6]_i_1/O
                         net (fo=1, routed)           0.000     6.256    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[6]_i_1_n_0
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351     5.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289     5.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.566     6.031    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_clk
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[6]/C
                         clock pessimism              0.239     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X158Y336       FDRE (Setup_fdre_C_D)        0.066     6.301    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[6]
  -------------------------------------------------------------------
                         required time                          6.301    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 3.039ns (76.761%)  route 0.920ns (23.239%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 6.031 - 4.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.428     1.355    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     1.669 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.623     2.292    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X160Y335       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y335       FDRE (Prop_fdre_C_Q)         0.259     2.551 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/Q
                         net (fo=2, routed)           0.437     2.988    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_data[0]
    DSP48_X6Y134         DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      2.737     5.725 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0/P[0]
                         net (fo=1, routed)           0.483     6.208    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0_n_105
    SLICE_X158Y336       LUT3 (Prop_lut3_I0_O)        0.043     6.251 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[0]_i_1/O
                         net (fo=1, routed)           0.000     6.251    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[0]_i_1_n_0
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351     5.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289     5.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.566     6.031    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_clk
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[0]/C
                         clock pessimism              0.239     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X158Y336       FDRE (Setup_fdre_C_D)        0.064     6.299    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[0]
  -------------------------------------------------------------------
                         required time                          6.299    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 3.049ns (76.876%)  route 0.917ns (23.124%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 6.031 - 4.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.428     1.355    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     1.669 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.623     2.292    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X160Y335       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y335       FDRE (Prop_fdre_C_Q)         0.259     2.551 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/Q
                         net (fo=2, routed)           0.437     2.988    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_data[0]
    DSP48_X6Y134         DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      2.737     5.725 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0/P[9]
                         net (fo=1, routed)           0.480     6.206    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0_n_96
    SLICE_X158Y337       LUT3 (Prop_lut3_I0_O)        0.053     6.259 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[9]_i_1/O
                         net (fo=1, routed)           0.000     6.259    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[9]_i_1_n_0
    SLICE_X158Y337       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351     5.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289     5.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.566     6.031    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_clk
    SLICE_X158Y337       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[9]/C
                         clock pessimism              0.239     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X158Y337       FDRE (Setup_fdre_C_D)        0.086     6.321    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[9]
  -------------------------------------------------------------------
                         required time                          6.321    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 3.039ns (77.274%)  route 0.894ns (22.726%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 6.031 - 4.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.428     1.355    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     1.669 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.623     2.292    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X160Y335       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y335       FDRE (Prop_fdre_C_Q)         0.259     2.551 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/Q
                         net (fo=2, routed)           0.437     2.988    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_data[0]
    DSP48_X6Y134         DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      2.737     5.725 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0/P[2]
                         net (fo=1, routed)           0.457     6.182    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0_n_103
    SLICE_X158Y336       LUT3 (Prop_lut3_I0_O)        0.043     6.225 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[2]_i_1/O
                         net (fo=1, routed)           0.000     6.225    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[2]_i_1_n_0
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351     5.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289     5.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.566     6.031    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_clk
    SLICE_X158Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[2]/C
                         clock pessimism              0.239     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X158Y336       FDRE (Setup_fdre_C_D)        0.065     6.300    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[2]
  -------------------------------------------------------------------
                         required time                          6.300    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 3.039ns (77.429%)  route 0.886ns (22.571%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 6.031 - 4.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.428     1.355    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     1.669 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.623     2.292    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X160Y335       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y335       FDRE (Prop_fdre_C_Q)         0.259     2.551 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/Q
                         net (fo=2, routed)           0.437     2.988    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_data[0]
    DSP48_X6Y134         DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      2.737     5.725 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0/P[8]
                         net (fo=1, routed)           0.449     6.174    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0_n_97
    SLICE_X158Y337       LUT3 (Prop_lut3_I0_O)        0.043     6.217 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[8]_i_1/O
                         net (fo=1, routed)           0.000     6.217    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[8]_i_1_n_0
    SLICE_X158Y337       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351     5.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289     5.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.566     6.031    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_clk
    SLICE_X158Y337       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[8]/C
                         clock pessimism              0.239     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X158Y337       FDRE (Setup_fdre_C_D)        0.065     6.300    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[8]
  -------------------------------------------------------------------
                         required time                          6.300    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 3.039ns (77.464%)  route 0.884ns (22.536%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 6.031 - 4.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.428     1.355    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     1.669 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.623     2.292    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X160Y335       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y335       FDRE (Prop_fdre_C_Q)         0.259     2.551 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_Channel_1_I_Value_reg[0]/Q
                         net (fo=2, routed)           0.437     2.988    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_data[0]
    DSP48_X6Y134         DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      2.737     5.725 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0/P[10]
                         net (fo=1, routed)           0.447     6.173    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData0_n_95
    SLICE_X158Y337       LUT3 (Prop_lut3_I0_O)        0.043     6.216 r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[10]_i_1/O
                         net (fo=1, routed)           0.000     6.216    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData[10]_i_1_n_0
    SLICE_X158Y337       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351     5.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289     5.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.566     6.031    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/i_clk
    SLICE_X158Y337       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[10]/C
                         clock pessimism              0.239     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X158Y337       FDRE (Setup_fdre_C_D)        0.064     6.299    i_system_wrapper/system_i/AMDemodulate/envelopDetector_0/inst/rectData_reg[10]
  -------------------------------------------------------------------
                         required time                          6.299    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.223ns (6.281%)  route 3.327ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 6.149 - 4.000 ) 
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.428     1.355    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     1.669 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.617     2.286    <hidden>
    SLICE_X151Y323       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y323       FDRE (Prop_fdre_C_Q)         0.223     2.509 r  <hidden>
                         net (fo=33, routed)          3.327     5.837    <hidden>
    RAMB36_X4Y62         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    J14                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825     4.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351     5.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289     5.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.684     6.149    <hidden>
    RAMB36_X4Y62         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.224     6.374    
                         clock uncertainty           -0.035     6.338    
    RAMB36_X4Y62         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     5.922    <hidden>
  -------------------------------------------------------------------
                         required time                          5.922    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  0.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.626%)  route 0.135ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.216     0.626    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     0.716 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.274     0.990    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X167Y341       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y341       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[10]/Q
                         net (fo=1, routed)           0.135     1.225    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[10]
    SLICE_X166Y341       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.313     1.147    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X166Y341       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][10]_srl32/CLK
                         clock pessimism             -0.146     1.001    
    SLICE_X166Y341       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.155    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.854%)  route 0.139ns (58.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.216     0.626    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     0.716 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.303     1.019    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/CLK
    SLICE_X157Y339       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y339       FDRE (Prop_fdre_C_Q)         0.100     1.119 r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.139     1.258    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[1]
    SLICE_X156Y340       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.344     1.178    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X156Y340       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][1]_srl32/CLK
                         clock pessimism             -0.144     1.034    
    SLICE_X156Y340       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.188    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.891%)  route 0.145ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.216     0.626    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     0.716 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.271     0.987    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X167Y336       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y336       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/Q
                         net (fo=1, routed)           0.145     1.232    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[7]
    SLICE_X166Y339       SRL16E                                       r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.312     1.146    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X166Y339       SRL16E                                       r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/CLK
                         clock pessimism             -0.143     1.003    
    SLICE_X166Y339       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.157    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.216     0.626    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     0.716 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.302     1.018    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/CLK
    SLICE_X161Y340       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y340       FDRE (Prop_fdre_C_Q)         0.100     1.118 r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.094     1.212    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[3]
    SLICE_X158Y340       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.343     1.177    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X158Y340       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][3]_srl32/CLK
                         clock pessimism             -0.145     1.032    
    SLICE_X158Y340       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.131    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.216     0.626    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     0.716 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.273     0.989    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X167Y339       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y339       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/Q
                         net (fo=1, routed)           0.095     1.184    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[9]
    SLICE_X166Y340       SRL16E                                       r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.313     1.147    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X166Y340       SRL16E                                       r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16/CLK
                         clock pessimism             -0.143     1.004    
    SLICE_X166Y340       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.102    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.216     0.626    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     0.716 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.303     1.019    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/CLK
    SLICE_X157Y339       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y339       FDRE (Prop_fdre_C_Q)         0.100     1.119 r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.096     1.215    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[2]
    SLICE_X156Y340       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.344     1.178    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X156Y340       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][2]_srl32/CLK
                         clock pessimism             -0.144     1.034    
    SLICE_X156Y340       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.133    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.396%)  route 0.154ns (60.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.216     0.626    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     0.716 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.303     1.019    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/CLK
    SLICE_X157Y339       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y339       FDRE (Prop_fdre_C_Q)         0.100     1.119 r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.154     1.273    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[4]
    SLICE_X156Y341       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.344     1.178    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X156Y341       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][4]_srl32/CLK
                         clock pessimism             -0.144     1.034    
    SLICE_X156Y341       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.188    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.273%)  route 0.155ns (60.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.216     0.626    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     0.716 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.274     0.990    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X167Y341       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y341       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.155     1.245    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X166Y342       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.313     1.147    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X166Y342       SRLC32E                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][7]_srl32/CLK
                         clock pessimism             -0.143     1.004    
    SLICE_X166Y342       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.158    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.251%)  route 0.131ns (56.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.216     0.626    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     0.716 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.304     1.020    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/CLK
    SLICE_X157Y342       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y342       FDRE (Prop_fdre_C_Q)         0.100     1.120 r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]/Q
                         net (fo=1, routed)           0.131     1.251    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/DATA_OUT[11]
    DSP48_X6Y136         DSP48E1                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.401     1.235    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/aclk
    DSP48_X6Y136         DSP48E1                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.144     1.091    
    DSP48_X6Y136         DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.070     1.161    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.251%)  route 0.131ns (56.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.216     0.626    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     0.716 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.305     1.021    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/CLK
    SLICE_X157Y343       FDRE                                         r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y343       FDRE (Prop_fdre_C_Q)         0.100     1.121 r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]/Q
                         net (fo=1, routed)           0.131     1.252    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/DATA_OUT[12]
    DSP48_X6Y136         DSP48E1                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.401     1.235    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/aclk
    DSP48_X6Y136         DSP48E1                                      r  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.144     1.091    
    DSP48_X6Y136         DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.070     1.161    i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rx_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I              n/a            1.851         4.000       2.149      BUFR_X1Y25      i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X8Y64    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X5Y60    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X7Y60    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y61    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X7Y61    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y62    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y60    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X5Y61    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X5Y64    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X158Y341  i_system_wrapper/system_i/AMDemodulate/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_31_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.293ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.415%)  route 0.378ns (61.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y333                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X160Y333       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.378     0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X159Y333       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X159Y333       FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                 32.293    

Slack (MET) :             32.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.670ns  (logic 0.259ns (38.685%)  route 0.411ns (61.315%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y334                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X154Y334       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.411     0.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X153Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X153Y336       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                 32.321    

Slack (MET) :             32.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.506ns  (logic 0.236ns (46.634%)  route 0.270ns (53.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y333                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X160Y333       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.270     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X159Y333       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X159Y333       FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                 32.404    

Slack (MET) :             32.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.584ns  (logic 0.259ns (44.332%)  route 0.325ns (55.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y336                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X154Y336       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.325     0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X153Y337       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X153Y337       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 32.407    

Slack (MET) :             32.413ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.577ns  (logic 0.259ns (44.883%)  route 0.318ns (55.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y336                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X154Y336       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.318     0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X153Y337       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X153Y337       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                 32.413    

Slack (MET) :             32.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.557ns  (logic 0.259ns (46.487%)  route 0.298ns (53.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y333                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X160Y333       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.298     0.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X159Y333       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X159Y333       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                 32.434    

Slack (MET) :             32.453ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.568ns  (logic 0.259ns (45.611%)  route 0.309ns (54.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y336                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X154Y336       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.309     0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X154Y337       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X154Y337       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                 32.453    

Slack (MET) :             32.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.551ns  (logic 0.259ns (46.992%)  route 0.292ns (53.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y333                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X160Y333       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.292     0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X160Y332       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X160Y332       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                 32.470    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.261ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.648ns  (logic 0.204ns (31.490%)  route 0.444ns (68.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y336                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X153Y336       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.444     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X153Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X153Y334       FDCE (Setup_fdce_C_D)       -0.091     9.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  9.261    

Slack (MET) :             9.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.559ns  (logic 0.204ns (36.499%)  route 0.355ns (63.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y336                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X153Y336       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.355     0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X154Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X154Y336       FDCE (Setup_fdce_C_D)       -0.059     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  9.382    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.588ns  (logic 0.223ns (37.923%)  route 0.365ns (62.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y335                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X161Y335       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.365     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X162Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X162Y334       FDCE (Setup_fdce_C_D)       -0.010     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.617ns  (logic 0.259ns (41.999%)  route 0.358ns (58.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y332                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X160Y332       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.358     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X160Y333       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X160Y333       FDCE (Setup_fdce_C_D)        0.022    10.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  9.405    

Slack (MET) :             9.488ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.310%)  route 0.280ns (55.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y335                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X161Y335       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.280     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X162Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X162Y334       FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  9.488    

Slack (MET) :             9.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.922%)  route 0.273ns (55.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y336                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X153Y336       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.273     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X153Y335       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X153Y335       FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  9.495    

Slack (MET) :             9.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.922%)  route 0.273ns (55.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y335                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X161Y335       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.273     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X161Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X161Y334       FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  9.495    

Slack (MET) :             9.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.487ns  (logic 0.223ns (45.815%)  route 0.264ns (54.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y336                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X153Y336       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.264     0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X153Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X153Y334       FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  9.504    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.607ns,  Total Violation       -2.607ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.607ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.049ns  (clk_out1_system_clk_wiz_0_0 rise@1790.049ns - clk_fpga_0 rise@1790.000ns)
  Data Path Delay:        0.498ns  (logic 0.302ns (60.694%)  route 0.196ns (39.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 1791.417 - 1790.049 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 1792.997 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1790.000  1790.000 r  
    PS7_X0Y0             PS7                          0.000  1790.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339  1791.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  1791.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.565  1792.997    i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0/slowest_sync_clk
    SLICE_X52Y255        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y255        FDRE (Prop_fdre_C_Q)         0.259  1793.256 r  i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.196  1793.452    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_reset_n
    SLICE_X52Y254        LUT3 (Prop_lut3_I0_O)        0.043  1793.495 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_i_1/O
                         net (fo=1, routed)           0.000  1793.495    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_i_1_n_0
    SLICE_X52Y254        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                   1790.049  1790.049 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1790.049 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.627  1791.676    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737  1787.939 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029  1789.968    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  1790.051 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.366  1791.417    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X52Y254        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/C
                         clock pessimism              0.000  1791.417    
                         clock uncertainty           -0.593  1790.824    
    SLICE_X52Y254        FDRE (Setup_fdre_C_D)        0.064  1790.888    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg
  -------------------------------------------------------------------
                         required time                       1790.888    
                         arrival time                       -1793.495    
  -------------------------------------------------------------------
                         slack                                 -2.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@40.683ns period=81.366ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.211%)  route 0.101ns (40.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.593ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.707     1.458    i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0/slowest_sync_clk
    SLICE_X52Y255        FDRE                                         r  i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y255        FDRE (Prop_fdre_C_Q)         0.118     1.576 r  i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.101     1.677    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_reset_n
    SLICE_X52Y254        LUT3 (Prop_lut3_I0_O)        0.028     1.705 r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_i_1/O
                         net (fo=1, routed)           0.000     1.705    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_i_1_n_0
    SLICE_X52Y254        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.973     0.973    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.955     0.957    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/i_mclk
    SLICE_X52Y254        FDRE                                         r  i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg/C
                         clock pessimism              0.000     0.957    
                         clock uncertainty            0.593     1.550    
    SLICE_X52Y254        FDRE (Hold_fdre_C_D)         0.087     1.637    i_system_wrapper/system_i/I2SSystem/i2sController_1/inst/o_bit_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rx_clk

Setup :           26  Failing Endpoints,  Worst Slack       -1.159ns,  Total Violation      -16.324ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.883ns  (logic 0.309ns (16.408%)  route 1.574ns (83.592%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 14.037 - 12.000 ) 
    Source Clock Delay      (SCD):    3.225ns = ( 13.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.793    13.225    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.223    13.448 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.788    14.236    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X156Y303       LUT3 (Prop_lut3_I1_O)        0.043    14.279 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[2]_INST_0/O
                         net (fo=3, routed)           0.787    15.065    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[2]
    SLICE_X154Y303       LUT4 (Prop_lut4_I2_O)        0.043    15.108 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[10]_i_1/O
                         net (fo=1, routed)           0.000    15.108    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[10]_i_1_n_0
    SLICE_X154Y303       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    12.000    12.000 r  
    J14                                               0.000    12.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    12.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351    13.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    13.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572    14.037    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X154Y303       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]/C
                         clock pessimism              0.000    14.037    
                         clock uncertainty           -0.154    13.883    
    SLICE_X154Y303       FDRE (Setup_fdre_C_D)        0.066    13.949    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.113ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.805ns  (logic 0.309ns (17.118%)  route 1.496ns (82.882%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 14.037 - 12.000 ) 
    Source Clock Delay      (SCD):    3.225ns = ( 13.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.793    13.225    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.223    13.448 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.788    14.236    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X156Y303       LUT3 (Prop_lut3_I1_O)        0.043    14.279 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[2]_INST_0/O
                         net (fo=3, routed)           0.708    14.987    <hidden>
    SLICE_X155Y303       LUT3 (Prop_lut3_I1_O)        0.043    15.030 r  <hidden>
                         net (fo=1, routed)           0.000    15.030    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    12.000    12.000 r  
    J14                                               0.000    12.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    12.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351    13.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    13.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572    14.037    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000    14.037    
                         clock uncertainty           -0.154    13.883    
    SLICE_X155Y303       FDRE (Setup_fdre_C_D)        0.034    13.917    <hidden>
  -------------------------------------------------------------------
                         required time                         13.917    
                         arrival time                         -15.030    
  -------------------------------------------------------------------
                         slack                                 -1.113    

Slack (VIOLATED) :        -1.029ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.772ns  (logic 0.317ns (17.893%)  route 1.455ns (82.107%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 14.036 - 12.000 ) 
    Source Clock Delay      (SCD):    3.225ns = ( 13.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.793    13.225    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.223    13.448 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.554    14.002    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y303       LUT3 (Prop_lut3_I1_O)        0.043    14.045 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[1]_INST_0/O
                         net (fo=3, routed)           0.900    14.946    <hidden>
    SLICE_X156Y303       LUT3 (Prop_lut3_I1_O)        0.051    14.997 r  <hidden>
                         net (fo=1, routed)           0.000    14.997    <hidden>
    SLICE_X156Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    12.000    12.000 r  
    J14                                               0.000    12.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    12.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351    13.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    13.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571    14.036    <hidden>
    SLICE_X156Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000    14.036    
                         clock uncertainty           -0.154    13.882    
    SLICE_X156Y303       FDRE (Setup_fdre_C_D)        0.086    13.968    <hidden>
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 -1.029    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.709ns  (logic 0.309ns (18.077%)  route 1.400ns (81.923%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 14.037 - 12.000 ) 
    Source Clock Delay      (SCD):    3.225ns = ( 13.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.793    13.225    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.223    13.448 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.589    14.037    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y302       LUT3 (Prop_lut3_I1_O)        0.043    14.080 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[4]_INST_0/O
                         net (fo=3, routed)           0.812    14.891    <hidden>
    SLICE_X154Y303       LUT3 (Prop_lut3_I1_O)        0.043    14.934 r  <hidden>
                         net (fo=1, routed)           0.000    14.934    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    12.000    12.000 r  
    J14                                               0.000    12.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    12.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351    13.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    13.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572    14.037    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000    14.037    
                         clock uncertainty           -0.154    13.883    
    SLICE_X154Y303       FDRE (Setup_fdre_C_D)        0.064    13.947    <hidden>
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -14.934    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.695ns  (logic 0.309ns (18.234%)  route 1.386ns (81.766%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 14.036 - 12.000 ) 
    Source Clock Delay      (SCD):    3.225ns = ( 13.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.793    13.225    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.223    13.448 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.654    14.102    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y305       LUT3 (Prop_lut3_I1_O)        0.043    14.145 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[6]_INST_0/O
                         net (fo=3, routed)           0.731    14.877    <hidden>
    SLICE_X156Y305       LUT3 (Prop_lut3_I1_O)        0.043    14.920 r  <hidden>
                         net (fo=1, routed)           0.000    14.920    <hidden>
    SLICE_X156Y305       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    12.000    12.000 r  
    J14                                               0.000    12.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    12.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351    13.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    13.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571    14.036    <hidden>
    SLICE_X156Y305       FDRE                                         r  <hidden>
                         clock pessimism              0.000    14.036    
                         clock uncertainty           -0.154    13.882    
    SLICE_X156Y305       FDRE (Setup_fdre_C_D)        0.065    13.947    <hidden>
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.651ns  (logic 0.309ns (18.716%)  route 1.342ns (81.284%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 14.036 - 12.000 ) 
    Source Clock Delay      (SCD):    3.225ns = ( 13.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.793    13.225    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.223    13.448 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.554    14.002    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y303       LUT3 (Prop_lut3_I1_O)        0.043    14.045 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[1]_INST_0/O
                         net (fo=3, routed)           0.788    14.833    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[1]
    SLICE_X157Y305       LUT4 (Prop_lut4_I2_O)        0.043    14.876 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[9]_i_1/O
                         net (fo=1, routed)           0.000    14.876    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[9]_i_1_n_0
    SLICE_X157Y305       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    12.000    12.000 r  
    J14                                               0.000    12.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    12.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351    13.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    13.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571    14.036    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X157Y305       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]/C
                         clock pessimism              0.000    14.036    
                         clock uncertainty           -0.154    13.882    
    SLICE_X157Y305       FDRE (Setup_fdre_C_D)        0.034    13.916    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.593ns  (logic 0.309ns (19.395%)  route 1.284ns (80.605%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 14.036 - 12.000 ) 
    Source Clock Delay      (SCD):    3.225ns = ( 13.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.793    13.225    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.223    13.448 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.654    14.102    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y305       LUT3 (Prop_lut3_I1_O)        0.043    14.145 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[6]_INST_0/O
                         net (fo=3, routed)           0.630    14.775    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[6]
    SLICE_X157Y305       LUT4 (Prop_lut4_I0_O)        0.043    14.818 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[8]_i_1/O
                         net (fo=1, routed)           0.000    14.818    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[8]_i_1_n_0
    SLICE_X157Y305       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    12.000    12.000 r  
    J14                                               0.000    12.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    12.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351    13.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    13.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571    14.036    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X157Y305       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[8]/C
                         clock pessimism              0.000    14.036    
                         clock uncertainty           -0.154    13.882    
    SLICE_X157Y305       FDRE (Setup_fdre_C_D)        0.034    13.916    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.901ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.593ns  (logic 0.309ns (19.393%)  route 1.284ns (80.607%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 14.037 - 12.000 ) 
    Source Clock Delay      (SCD):    3.225ns = ( 13.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.793    13.225    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.223    13.448 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.452    13.900    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X155Y303       LUT3 (Prop_lut3_I1_O)        0.043    13.943 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[5]_INST_0/O
                         net (fo=3, routed)           0.832    14.775    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[5]
    SLICE_X155Y300       LUT4 (Prop_lut4_I2_O)        0.043    14.818 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[13]_i_1/O
                         net (fo=1, routed)           0.000    14.818    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[13]_i_1_n_0
    SLICE_X155Y300       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    12.000    12.000 r  
    J14                                               0.000    12.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    12.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351    13.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    13.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572    14.037    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X155Y300       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]/C
                         clock pessimism              0.000    14.037    
                         clock uncertainty           -0.154    13.883    
    SLICE_X155Y300       FDRE (Setup_fdre_C_D)        0.034    13.917    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         13.917    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                 -0.901    

Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.523ns  (logic 0.266ns (17.469%)  route 1.257ns (82.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 14.039 - 12.000 ) 
    Source Clock Delay      (SCD):    3.225ns = ( 13.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.793    13.225    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.223    13.448 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.459    13.907    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y300       LUT3 (Prop_lut3_I1_O)        0.043    13.950 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[11]_INST_0/O
                         net (fo=3, routed)           0.798    14.748    <hidden>
    SLICE_X152Y300       SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    12.000    12.000 r  
    J14                                               0.000    12.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    12.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351    13.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    13.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.574    14.039    <hidden>
    SLICE_X152Y300       SRL16E                                       r  <hidden>
                         clock pessimism              0.000    14.039    
                         clock uncertainty           -0.154    13.885    
    SLICE_X152Y300       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034    13.851    <hidden>
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                         -14.748    
  -------------------------------------------------------------------
                         slack                                 -0.897    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.580ns  (logic 0.309ns (19.558%)  route 1.271ns (80.442%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 14.036 - 12.000 ) 
    Source Clock Delay      (SCD):    3.225ns = ( 13.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.793    13.225    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.223    13.448 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.589    14.037    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y302       LUT3 (Prop_lut3_I1_O)        0.043    14.080 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[4]_INST_0/O
                         net (fo=3, routed)           0.682    14.762    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[4]
    SLICE_X157Y302       LUT4 (Prop_lut4_I2_O)        0.043    14.805 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[12]_i_1/O
                         net (fo=1, routed)           0.000    14.805    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[12]_i_1_n_0
    SLICE_X157Y302       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    12.000    12.000 r  
    J14                                               0.000    12.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825    12.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351    13.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    13.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571    14.036    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X157Y302       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]/C
                         clock pessimism              0.000    14.036    
                         clock uncertainty           -0.154    13.882    
    SLICE_X157Y302       FDRE (Setup_fdre_C_D)        0.034    13.916    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                         -14.805    
  -------------------------------------------------------------------
                         slack                                 -0.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.357%)  route 0.116ns (47.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.830     1.581    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.100     1.681 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.116     1.797    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X154Y303       LUT3 (Prop_lut3_I1_O)        0.028     1.825 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[3]_INST_0/O
                         net (fo=3, routed)           0.000     1.825    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.154     1.335    
    SLICE_X154Y303       FDRE (Hold_fdre_C_D)         0.087     1.422    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (43.011%)  route 0.170ns (56.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.830     1.581    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.100     1.681 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.170     1.851    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X154Y304       LUT3 (Prop_lut3_I1_O)        0.028     1.879 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[9]_INST_0/O
                         net (fo=3, routed)           0.000     1.879    <hidden>
    SLICE_X154Y304       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X154Y304       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.154     1.335    
    SLICE_X154Y304       FDRE (Hold_fdre_C_D)         0.087     1.422    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.405%)  route 0.244ns (65.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.830     1.581    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.100     1.681 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.244     1.925    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X156Y300       LUT3 (Prop_lut3_I1_O)        0.028     1.953 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[10]_INST_0/O
                         net (fo=3, routed)           0.000     1.953    <hidden>
    SLICE_X156Y300       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X156Y300       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.154     1.335    
    SLICE_X156Y300       FDRE (Hold_fdre_C_D)         0.087     1.422    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.385%)  route 0.244ns (65.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.830     1.581    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.100     1.681 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.244     1.925    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X156Y303       LUT3 (Prop_lut3_I1_O)        0.028     1.953 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[0]_INST_0/O
                         net (fo=3, routed)           0.000     1.953    <hidden>
    SLICE_X156Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.345     1.179    <hidden>
    SLICE_X156Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.154     1.334    
    SLICE_X156Y303       FDRE (Hold_fdre_C_D)         0.087     1.421    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.034%)  route 0.227ns (63.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.830     1.581    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.100     1.681 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.227     1.908    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y305       LUT3 (Prop_lut3_I1_O)        0.028     1.936 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[7]_INST_0/O
                         net (fo=3, routed)           0.000     1.936    <hidden>
    SLICE_X157Y305       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.345     1.179    <hidden>
    SLICE_X157Y305       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.154     1.334    
    SLICE_X157Y305       FDRE (Hold_fdre_C_D)         0.060     1.394    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.694%)  route 0.231ns (64.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.830     1.581    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.100     1.681 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.231     1.912    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X155Y304       LUT3 (Prop_lut3_I1_O)        0.028     1.940 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[8]_INST_0/O
                         net (fo=3, routed)           0.000     1.940    <hidden>
    SLICE_X155Y304       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X155Y304       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.154     1.335    
    SLICE_X155Y304       FDRE (Hold_fdre_C_D)         0.061     1.396    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.644%)  route 0.241ns (65.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.830     1.581    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.100     1.681 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.241     1.922    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X155Y303       LUT3 (Prop_lut3_I1_O)        0.028     1.950 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[5]_INST_0/O
                         net (fo=3, routed)           0.000     1.950    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.154     1.335    
    SLICE_X155Y303       FDRE (Hold_fdre_C_D)         0.060     1.395    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.750%)  route 0.302ns (70.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.830     1.581    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.100     1.681 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.302     1.983    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y303       LUT3 (Prop_lut3_I1_O)        0.028     2.011 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[1]_INST_0/O
                         net (fo=3, routed)           0.000     2.011    <hidden>
    SLICE_X157Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.345     1.179    <hidden>
    SLICE_X157Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.154     1.334    
    SLICE_X157Y303       FDRE (Hold_fdre_C_D)         0.060     1.394    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.047%)  route 0.313ns (70.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.830     1.581    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.100     1.681 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.313     1.994    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y302       LUT3 (Prop_lut3_I1_O)        0.028     2.022 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[4]_INST_0/O
                         net (fo=3, routed)           0.000     2.022    <hidden>
    SLICE_X157Y302       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X157Y302       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.154     1.335    
    SLICE_X157Y302       FDRE (Hold_fdre_C_D)         0.061     1.396    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.489%)  route 0.355ns (73.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.830     1.581    i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X155Y302       FDSE                                         r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y302       FDSE (Prop_fdse_C_Q)         0.100     1.681 r  i_system_wrapper/system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=12, routed)          0.355     2.036    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/enable
    SLICE_X157Y305       LUT3 (Prop_lut3_I1_O)        0.028     2.064 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[6]_INST_0/O
                         net (fo=3, routed)           0.000     2.064    <hidden>
    SLICE_X157Y305       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.345     1.179    <hidden>
    SLICE_X157Y305       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.154     1.334    
    SLICE_X157Y305       FDRE (Hold_fdre_C_D)         0.061     1.395    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.670    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  rx_clk

Setup :           54  Failing Endpoints,  Worst Slack       -7.607ns,  Total Violation     -285.116ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.607ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (rx_clk rise@164.000ns - clk_out2_system_clk_wiz_0_0 rise@163.902ns)
  Data Path Delay:        7.704ns  (logic 3.045ns (39.527%)  route 4.659ns (60.473%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 166.037 - 164.000 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 165.540 - 163.902 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                    163.902   163.902 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   163.902 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   165.689    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040   161.649 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162   163.811    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   163.904 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636   165.540    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y296       FDRE (Prop_fdre_C_Q)         0.223   165.763 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.649   166.413    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[2]
    SLICE_X161Y296       LUT2 (Prop_lut2_I0_O)        0.043   166.456 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.683   167.138    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X161Y299       LUT6 (Prop_lut6_I4_O)        0.043   167.181 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           1.008   168.189    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT5 (Prop_lut5_I4_O)        0.043   168.232 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.602   168.834    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_carrier[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_B[17]_P[12])
                                                      2.607   171.441 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[12]
                         net (fo=1, routed)           0.931   172.372    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[12]
    SLICE_X156Y303       LUT3 (Prop_lut3_I0_O)        0.043   172.415 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[2]_INST_0/O
                         net (fo=3, routed)           0.787   173.201    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[2]
    SLICE_X154Y303       LUT4 (Prop_lut4_I2_O)        0.043   173.244 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[10]_i_1/O
                         net (fo=1, routed)           0.000   173.244    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[10]_i_1_n_0
    SLICE_X154Y303       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   164.000   164.000 r  
    J14                                               0.000   164.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   164.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   164.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   165.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   165.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   166.037    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X154Y303       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]/C
                         clock pessimism              0.000   166.037    
                         clock uncertainty           -0.466   165.571    
    SLICE_X154Y303       FDRE (Setup_fdre_C_D)        0.066   165.637    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                        165.637    
                         arrival time                        -173.244    
  -------------------------------------------------------------------
                         slack                                 -7.607    

Slack (VIOLATED) :        -7.561ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (rx_clk rise@164.000ns - clk_out2_system_clk_wiz_0_0 rise@163.902ns)
  Data Path Delay:        7.626ns  (logic 3.045ns (39.932%)  route 4.581ns (60.068%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 166.037 - 164.000 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 165.540 - 163.902 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                    163.902   163.902 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   163.902 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   165.689    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040   161.649 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162   163.811    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   163.904 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636   165.540    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y296       FDRE (Prop_fdre_C_Q)         0.223   165.763 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.649   166.413    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[2]
    SLICE_X161Y296       LUT2 (Prop_lut2_I0_O)        0.043   166.456 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.683   167.138    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X161Y299       LUT6 (Prop_lut6_I4_O)        0.043   167.181 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           1.008   168.189    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT5 (Prop_lut5_I4_O)        0.043   168.232 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.602   168.834    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_carrier[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_B[17]_P[12])
                                                      2.607   171.441 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[12]
                         net (fo=1, routed)           0.931   172.372    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[12]
    SLICE_X156Y303       LUT3 (Prop_lut3_I0_O)        0.043   172.415 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[2]_INST_0/O
                         net (fo=3, routed)           0.708   173.123    <hidden>
    SLICE_X155Y303       LUT3 (Prop_lut3_I1_O)        0.043   173.166 r  <hidden>
                         net (fo=1, routed)           0.000   173.166    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   164.000   164.000 r  
    J14                                               0.000   164.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   164.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   164.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   165.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   165.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   166.037    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000   166.037    
                         clock uncertainty           -0.466   165.571    
    SLICE_X155Y303       FDRE (Setup_fdre_C_D)        0.034   165.605    <hidden>
  -------------------------------------------------------------------
                         required time                        165.605    
                         arrival time                        -173.166    
  -------------------------------------------------------------------
                         slack                                 -7.561    

Slack (VIOLATED) :        -7.555ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (rx_clk rise@164.000ns - clk_out2_system_clk_wiz_0_0 rise@163.902ns)
  Data Path Delay:        7.650ns  (logic 3.045ns (39.806%)  route 4.605ns (60.194%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 166.037 - 164.000 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 165.540 - 163.902 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                    163.902   163.902 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   163.902 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   165.689    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040   161.649 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162   163.811    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   163.904 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636   165.540    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y296       FDRE (Prop_fdre_C_Q)         0.223   165.763 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.649   166.413    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[2]
    SLICE_X161Y296       LUT2 (Prop_lut2_I0_O)        0.043   166.456 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.683   167.138    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X161Y299       LUT6 (Prop_lut6_I4_O)        0.043   167.181 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           1.008   168.189    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT5 (Prop_lut5_I4_O)        0.043   168.232 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.602   168.834    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_carrier[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      2.607   171.441 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[14]
                         net (fo=1, routed)           0.852   172.292    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[14]
    SLICE_X157Y302       LUT3 (Prop_lut3_I0_O)        0.043   172.335 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[4]_INST_0/O
                         net (fo=3, routed)           0.812   173.147    <hidden>
    SLICE_X154Y303       LUT3 (Prop_lut3_I1_O)        0.043   173.190 r  <hidden>
                         net (fo=1, routed)           0.000   173.190    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   164.000   164.000 r  
    J14                                               0.000   164.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   164.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   164.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   165.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   165.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   166.037    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000   166.037    
                         clock uncertainty           -0.466   165.571    
    SLICE_X154Y303       FDRE (Setup_fdre_C_D)        0.064   165.635    <hidden>
  -------------------------------------------------------------------
                         required time                        165.635    
                         arrival time                        -173.190    
  -------------------------------------------------------------------
                         slack                                 -7.555    

Slack (VIOLATED) :        -7.528ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (rx_clk rise@164.000ns - clk_out2_system_clk_wiz_0_0 rise@163.902ns)
  Data Path Delay:        7.643ns  (logic 3.053ns (39.944%)  route 4.590ns (60.056%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 166.036 - 164.000 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 165.540 - 163.902 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                    163.902   163.902 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   163.902 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   165.689    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040   161.649 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162   163.811    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   163.904 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636   165.540    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y296       FDRE (Prop_fdre_C_Q)         0.223   165.763 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.649   166.413    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[2]
    SLICE_X161Y296       LUT2 (Prop_lut2_I0_O)        0.043   166.456 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.683   167.138    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X161Y299       LUT6 (Prop_lut6_I4_O)        0.043   167.181 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           1.008   168.189    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT5 (Prop_lut5_I4_O)        0.043   168.232 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.602   168.834    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_carrier[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_B[17]_P[11])
                                                      2.607   171.441 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[11]
                         net (fo=1, routed)           0.749   172.189    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[11]
    SLICE_X157Y303       LUT3 (Prop_lut3_I0_O)        0.043   172.232 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[1]_INST_0/O
                         net (fo=3, routed)           0.900   173.133    <hidden>
    SLICE_X156Y303       LUT3 (Prop_lut3_I1_O)        0.051   173.184 r  <hidden>
                         net (fo=1, routed)           0.000   173.184    <hidden>
    SLICE_X156Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   164.000   164.000 r  
    J14                                               0.000   164.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   164.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   164.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   165.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   165.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571   166.036    <hidden>
    SLICE_X156Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000   166.036    
                         clock uncertainty           -0.466   165.570    
    SLICE_X156Y303       FDRE (Setup_fdre_C_D)        0.086   165.656    <hidden>
  -------------------------------------------------------------------
                         required time                        165.656    
                         arrival time                        -173.184    
  -------------------------------------------------------------------
                         slack                                 -7.528    

Slack (VIOLATED) :        -7.506ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (rx_clk rise@164.000ns - clk_out2_system_clk_wiz_0_0 rise@163.902ns)
  Data Path Delay:        7.570ns  (logic 3.045ns (40.224%)  route 4.525ns (59.776%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 166.037 - 164.000 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 165.540 - 163.902 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                    163.902   163.902 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   163.902 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   165.689    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040   161.649 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162   163.811    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   163.904 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636   165.540    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y296       FDRE (Prop_fdre_C_Q)         0.223   165.763 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.649   166.413    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[2]
    SLICE_X161Y296       LUT2 (Prop_lut2_I0_O)        0.043   166.456 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.683   167.138    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X161Y299       LUT6 (Prop_lut6_I4_O)        0.043   167.181 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           1.008   168.189    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT5 (Prop_lut5_I4_O)        0.043   168.232 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.602   168.834    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_carrier[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_B[17]_P[15])
                                                      2.607   171.441 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[15]
                         net (fo=1, routed)           0.752   172.193    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[15]
    SLICE_X155Y303       LUT3 (Prop_lut3_I0_O)        0.043   172.236 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[5]_INST_0/O
                         net (fo=3, routed)           0.832   173.068    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[5]
    SLICE_X155Y300       LUT4 (Prop_lut4_I2_O)        0.043   173.111 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[13]_i_1/O
                         net (fo=1, routed)           0.000   173.111    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[13]_i_1_n_0
    SLICE_X155Y300       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   164.000   164.000 r  
    J14                                               0.000   164.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   164.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   164.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   165.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   165.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   166.037    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X155Y300       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]/C
                         clock pessimism              0.000   166.037    
                         clock uncertainty           -0.466   165.571    
    SLICE_X155Y300       FDRE (Setup_fdre_C_D)        0.034   165.605    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                        165.605    
                         arrival time                        -173.111    
  -------------------------------------------------------------------
                         slack                                 -7.506    

Slack (VIOLATED) :        -7.502ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (rx_clk rise@164.000ns - clk_out2_system_clk_wiz_0_0 rise@163.902ns)
  Data Path Delay:        7.566ns  (logic 3.045ns (40.245%)  route 4.521ns (59.755%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 166.037 - 164.000 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 165.540 - 163.902 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                    163.902   163.902 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   163.902 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   165.689    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040   161.649 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162   163.811    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   163.904 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636   165.540    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y296       FDRE (Prop_fdre_C_Q)         0.223   165.763 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.649   166.413    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[2]
    SLICE_X161Y296       LUT2 (Prop_lut2_I0_O)        0.043   166.456 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.683   167.138    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X161Y299       LUT6 (Prop_lut6_I4_O)        0.043   167.181 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           1.008   168.189    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT5 (Prop_lut5_I4_O)        0.043   168.232 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.602   168.834    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_carrier[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_B[17]_P[20])
                                                      2.607   171.441 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[20]
                         net (fo=1, routed)           0.818   172.258    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[20]
    SLICE_X156Y300       LUT3 (Prop_lut3_I0_O)        0.043   172.301 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[10]_INST_0/O
                         net (fo=3, routed)           0.763   173.064    <hidden>
    SLICE_X155Y300       LUT3 (Prop_lut3_I1_O)        0.043   173.107 r  <hidden>
                         net (fo=1, routed)           0.000   173.107    <hidden>
    SLICE_X155Y300       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   164.000   164.000 r  
    J14                                               0.000   164.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   164.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   164.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   165.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   165.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   166.037    <hidden>
    SLICE_X155Y300       FDRE                                         r  <hidden>
                         clock pessimism              0.000   166.037    
                         clock uncertainty           -0.466   165.571    
    SLICE_X155Y300       FDRE (Setup_fdre_C_D)        0.034   165.605    <hidden>
  -------------------------------------------------------------------
                         required time                        165.605    
                         arrival time                        -173.107    
  -------------------------------------------------------------------
                         slack                                 -7.502    

Slack (VIOLATED) :        -7.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (rx_clk rise@164.000ns - clk_out2_system_clk_wiz_0_0 rise@163.902ns)
  Data Path Delay:        7.522ns  (logic 3.045ns (40.479%)  route 4.477ns (59.521%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 166.036 - 164.000 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 165.540 - 163.902 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                    163.902   163.902 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   163.902 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   165.689    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040   161.649 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162   163.811    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   163.904 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636   165.540    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y296       FDRE (Prop_fdre_C_Q)         0.223   165.763 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.649   166.413    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[2]
    SLICE_X161Y296       LUT2 (Prop_lut2_I0_O)        0.043   166.456 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.683   167.138    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X161Y299       LUT6 (Prop_lut6_I4_O)        0.043   167.181 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           1.008   168.189    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT5 (Prop_lut5_I4_O)        0.043   168.232 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.602   168.834    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_carrier[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_B[17]_P[11])
                                                      2.607   171.441 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[11]
                         net (fo=1, routed)           0.749   172.189    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[11]
    SLICE_X157Y303       LUT3 (Prop_lut3_I0_O)        0.043   172.232 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[1]_INST_0/O
                         net (fo=3, routed)           0.788   173.020    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[1]
    SLICE_X157Y305       LUT4 (Prop_lut4_I2_O)        0.043   173.063 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[9]_i_1/O
                         net (fo=1, routed)           0.000   173.063    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[9]_i_1_n_0
    SLICE_X157Y305       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   164.000   164.000 r  
    J14                                               0.000   164.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   164.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   164.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   165.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   165.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571   166.036    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X157Y305       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]/C
                         clock pessimism              0.000   166.036    
                         clock uncertainty           -0.466   165.570    
    SLICE_X157Y305       FDRE (Setup_fdre_C_D)        0.034   165.604    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                        165.604    
                         arrival time                        -173.063    
  -------------------------------------------------------------------
                         slack                                 -7.459    

Slack (VIOLATED) :        -7.456ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (rx_clk rise@164.000ns - clk_out2_system_clk_wiz_0_0 rise@163.902ns)
  Data Path Delay:        7.520ns  (logic 3.045ns (40.492%)  route 4.475ns (59.508%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 166.036 - 164.000 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 165.540 - 163.902 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                    163.902   163.902 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   163.902 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   165.689    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040   161.649 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162   163.811    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   163.904 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636   165.540    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y296       FDRE (Prop_fdre_C_Q)         0.223   165.763 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.649   166.413    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[2]
    SLICE_X161Y296       LUT2 (Prop_lut2_I0_O)        0.043   166.456 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.683   167.138    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X161Y299       LUT6 (Prop_lut6_I4_O)        0.043   167.181 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           1.008   168.189    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT5 (Prop_lut5_I4_O)        0.043   168.232 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.602   168.834    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_carrier[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      2.607   171.441 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[14]
                         net (fo=1, routed)           0.852   172.292    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[14]
    SLICE_X157Y302       LUT3 (Prop_lut3_I0_O)        0.043   172.335 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[4]_INST_0/O
                         net (fo=3, routed)           0.682   173.018    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[4]
    SLICE_X157Y302       LUT4 (Prop_lut4_I2_O)        0.043   173.061 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[12]_i_1/O
                         net (fo=1, routed)           0.000   173.061    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[12]_i_1_n_0
    SLICE_X157Y302       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   164.000   164.000 r  
    J14                                               0.000   164.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   164.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   164.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   165.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   165.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571   166.036    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X157Y302       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]/C
                         clock pessimism              0.000   166.036    
                         clock uncertainty           -0.466   165.570    
    SLICE_X157Y302       FDRE (Setup_fdre_C_D)        0.034   165.604    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                        165.604    
                         arrival time                        -173.061    
  -------------------------------------------------------------------
                         slack                                 -7.456    

Slack (VIOLATED) :        -7.432ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (rx_clk rise@164.000ns - clk_out2_system_clk_wiz_0_0 rise@163.902ns)
  Data Path Delay:        7.549ns  (logic 3.049ns (40.391%)  route 4.500ns (59.609%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 166.037 - 164.000 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 165.540 - 163.902 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                    163.902   163.902 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   163.902 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   165.689    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040   161.649 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162   163.811    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   163.904 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636   165.540    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y296       FDRE (Prop_fdre_C_Q)         0.223   165.763 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.649   166.413    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[2]
    SLICE_X161Y296       LUT2 (Prop_lut2_I0_O)        0.043   166.456 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.683   167.138    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X161Y299       LUT6 (Prop_lut6_I4_O)        0.043   167.181 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           1.008   168.189    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT5 (Prop_lut5_I4_O)        0.043   168.232 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.602   168.834    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_carrier[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_B[17]_P[15])
                                                      2.607   171.441 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[15]
                         net (fo=1, routed)           0.752   172.193    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[15]
    SLICE_X155Y303       LUT3 (Prop_lut3_I0_O)        0.043   172.236 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[5]_INST_0/O
                         net (fo=3, routed)           0.806   173.042    <hidden>
    SLICE_X154Y303       LUT3 (Prop_lut3_I1_O)        0.047   173.089 r  <hidden>
                         net (fo=1, routed)           0.000   173.089    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   164.000   164.000 r  
    J14                                               0.000   164.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   164.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   164.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   165.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   165.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   166.037    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000   166.037    
                         clock uncertainty           -0.466   165.571    
    SLICE_X154Y303       FDRE (Setup_fdre_C_D)        0.086   165.657    <hidden>
  -------------------------------------------------------------------
                         required time                        165.657    
                         arrival time                        -173.089    
  -------------------------------------------------------------------
                         slack                                 -7.432    

Slack (VIOLATED) :        -7.415ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (rx_clk rise@164.000ns - clk_out2_system_clk_wiz_0_0 rise@163.902ns)
  Data Path Delay:        7.504ns  (logic 3.054ns (40.700%)  route 4.450ns (59.300%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 166.037 - 164.000 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 165.540 - 163.902 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                    163.902   163.902 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   163.902 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   165.689    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040   161.649 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162   163.811    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   163.904 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.636   165.540    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X161Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y296       FDRE (Prop_fdre_C_Q)         0.223   165.763 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.649   166.413    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[2]
    SLICE_X161Y296       LUT2 (Prop_lut2_I0_O)        0.043   166.456 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.683   167.138    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X161Y299       LUT6 (Prop_lut6_I4_O)        0.043   167.181 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           1.008   168.189    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT5 (Prop_lut5_I4_O)        0.043   168.232 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.602   168.834    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_carrier[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_B[17]_P[13])
                                                      2.607   171.441 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[13]
                         net (fo=1, routed)           0.807   172.247    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[13]
    SLICE_X154Y303       LUT3 (Prop_lut3_I0_O)        0.043   172.290 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[3]_INST_0/O
                         net (fo=3, routed)           0.702   172.992    <hidden>
    SLICE_X155Y303       LUT3 (Prop_lut3_I1_O)        0.052   173.044 r  <hidden>
                         net (fo=1, routed)           0.000   173.044    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   164.000   164.000 r  
    J14                                               0.000   164.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   164.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   164.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   165.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   165.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   166.037    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000   166.037    
                         clock uncertainty           -0.466   165.571    
    SLICE_X155Y303       FDRE (Setup_fdre_C_D)        0.058   165.629    <hidden>
  -------------------------------------------------------------------
                         required time                        165.629    
                         arrival time                        -173.044    
  -------------------------------------------------------------------
                         slack                                 -7.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.188ns (17.332%)  route 0.897ns (82.668%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y293       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.897     1.751    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[8]
    SLICE_X158Y303       LUT6 (Prop_lut6_I1_O)        0.028     1.779 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.779    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[9]_INST_0_i_6_n_0
    SLICE_X158Y303       MUXF7 (Prop_muxf7_I1_O)      0.043     1.822 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.822    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[9]_INST_0_i_2_n_0
    SLICE_X158Y303       MUXF8 (Prop_muxf8_I1_O)      0.017     1.839 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[9]_INST_0/O
                         net (fo=5, routed)           0.000     1.839    <hidden>
    SLICE_X158Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.344     1.178    <hidden>
    SLICE_X158Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.466     1.644    
    SLICE_X158Y303       FDRE (Hold_fdre_C_D)         0.089     1.733    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.128ns (11.810%)  route 0.956ns (88.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y293       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.956     1.810    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[8]
    SLICE_X158Y302       LUT6 (Prop_lut6_I4_O)        0.028     1.838 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[10]_INST_0/O
                         net (fo=5, routed)           0.000     1.838    <hidden>
    SLICE_X158Y302       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.345     1.179    <hidden>
    SLICE_X158Y302       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.466     1.645    
    SLICE_X158Y302       FDRE (Hold_fdre_C_D)         0.087     1.732    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.128ns (11.779%)  route 0.959ns (88.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y293       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.959     1.813    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[8]
    SLICE_X156Y301       LUT5 (Prop_lut5_I3_O)        0.028     1.841 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[11]_INST_0/O
                         net (fo=37, routed)          0.000     1.841    <hidden>
    SLICE_X156Y301       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X156Y301       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.466     1.646    
    SLICE_X156Y301       FDRE (Hold_fdre_C_D)         0.087     1.733    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.196ns (18.388%)  route 0.870ns (81.612%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y293       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.870     1.724    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[8]
    SLICE_X161Y301       LUT5 (Prop_lut5_I1_O)        0.028     1.752 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.752    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[8]_INST_0_i_6_n_0
    SLICE_X161Y301       MUXF7 (Prop_muxf7_I1_O)      0.051     1.803 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.803    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[8]_INST_0_i_2_n_0
    SLICE_X161Y301       MUXF8 (Prop_muxf8_I1_O)      0.017     1.820 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[8]_INST_0/O
                         net (fo=5, routed)           0.000     1.820    <hidden>
    SLICE_X161Y301       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.345     1.179    <hidden>
    SLICE_X161Y301       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.466     1.645    
    SLICE_X161Y301       FDRE (Hold_fdre_C_D)         0.067     1.712    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.240ns (21.341%)  route 0.885ns (78.659%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y293       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y293       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.432     1.286    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[8]
    SLICE_X155Y294       MUXF8 (Prop_muxf8_S_O)       0.070     1.356 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.453     1.809    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[1]_INST_0_i_1_n_0
    SLICE_X156Y301       LUT6 (Prop_lut6_I0_O)        0.070     1.879 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[1]_INST_0/O
                         net (fo=5, routed)           0.000     1.879    <hidden>
    SLICE_X156Y301       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X156Y301       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.466     1.646    
    SLICE_X156Y301       FDRE (Hold_fdre_C_D)         0.087     1.733    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.128ns (11.635%)  route 0.972ns (88.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.753     0.755    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.100     0.855 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          0.519     1.374    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X159Y300       LUT6 (Prop_lut6_I2_O)        0.028     1.402 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[6]_INST_0/O
                         net (fo=5, routed)           0.454     1.855    <hidden>
    SLICE_X161Y300       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.345     1.179    <hidden>
    SLICE_X161Y300       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.466     1.645    
    SLICE_X161Y300       FDRE (Hold_fdre_C_D)         0.047     1.692    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.146ns (13.013%)  route 0.976ns (86.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.753     0.755    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X158Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y299       FDRE (Prop_fdre_C_Q)         0.118     0.873 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/Q
                         net (fo=19, routed)          0.521     1.394    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[3]
    SLICE_X156Y301       LUT6 (Prop_lut6_I4_O)        0.028     1.422 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[5]_INST_0/O
                         net (fo=5, routed)           0.455     1.877    <hidden>
    SLICE_X157Y300       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X157Y300       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.466     1.646    
    SLICE_X157Y300       FDRE (Hold_fdre_C_D)         0.047     1.693    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.146ns (11.721%)  route 1.100ns (88.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.753     0.755    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X158Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y299       FDRE (Prop_fdre_C_Q)         0.118     0.873 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/Q
                         net (fo=19, routed)          0.541     1.414    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[3]
    SLICE_X157Y297       LUT6 (Prop_lut6_I4_O)        0.028     1.442 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[3]_INST_0/O
                         net (fo=5, routed)           0.558     2.001    <hidden>
    SLICE_X152Y300       SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.348     1.182    <hidden>
    SLICE_X152Y300       SRL16E                                       r  <hidden>
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.466     1.648    
    SLICE_X152Y300       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.802    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.128ns (11.184%)  route 1.016ns (88.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.753     0.755    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X159Y298       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.100     0.855 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[0]/Q
                         net (fo=19, routed)          0.510     1.365    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[0]
    SLICE_X159Y293       LUT6 (Prop_lut6_I2_O)        0.028     1.393 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[0]_INST_0/O
                         net (fo=5, routed)           0.506     1.899    <hidden>
    SLICE_X159Y300       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.345     1.179    <hidden>
    SLICE_X159Y300       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.466     1.645    
    SLICE_X159Y300       FDRE (Hold_fdre_C_D)         0.049     1.694    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.902ns period=7.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.146ns (12.185%)  route 1.052ns (87.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.753     0.755    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/i_clk
    SLICE_X158Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y299       FDRE (Prop_fdre_C_Q)         0.118     0.873 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr_reg_rep[3]/Q
                         net (fo=19, routed)          0.521     1.394    i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/rdAddr[3]
    SLICE_X156Y301       LUT6 (Prop_lut6_I4_O)        0.028     1.422 r  i_system_wrapper/system_i/AMModulate/angleLUT_0/inst/o_angle[5]_INST_0/O
                         net (fo=5, routed)           0.531     1.953    <hidden>
    SLICE_X148Y305       SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.348     1.182    <hidden>
    SLICE_X148Y305       SRL16E                                       r  <hidden>
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.466     1.648    
    SLICE_X148Y305       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.746    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_clk_wiz_0_0
  To Clock:  rx_clk

Setup :           54  Failing Endpoints,  Worst Slack       -7.987ns,  Total Violation     -303.404ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.987ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.195ns  (rx_clk rise@200.000ns - clk_out3_system_clk_wiz_0_0 rise@199.805ns)
  Data Path Delay:        8.060ns  (logic 3.211ns (39.837%)  route 4.849ns (60.163%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 202.037 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 201.442 - 199.805 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   201.592    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040   197.552 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162   199.714    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635   201.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.259   201.701 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.804   202.505    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[2]
    SLICE_X155Y296       LUT2 (Prop_lut2_I0_O)        0.043   202.548 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.743   203.291    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X156Y300       LUT6 (Prop_lut6_I4_O)        0.043   203.334 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.963   204.297    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X157Y300       LUT5 (Prop_lut5_I4_O)        0.043   204.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.622   204.962    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_baseband[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      2.737   207.699 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[12]
                         net (fo=1, routed)           0.931   208.630    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[12]
    SLICE_X156Y303       LUT3 (Prop_lut3_I0_O)        0.043   208.673 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[2]_INST_0/O
                         net (fo=3, routed)           0.787   209.459    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[2]
    SLICE_X154Y303       LUT4 (Prop_lut4_I2_O)        0.043   209.502 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[10]_i_1/O
                         net (fo=1, routed)           0.000   209.502    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[10]_i_1_n_0
    SLICE_X154Y303       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   200.000   200.000 r  
    J14                                               0.000   200.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   200.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   200.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   201.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   201.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   202.037    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X154Y303       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]/C
                         clock pessimism              0.000   202.037    
                         clock uncertainty           -0.588   201.449    
    SLICE_X154Y303       FDRE (Setup_fdre_C_D)        0.066   201.515    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                        201.515    
                         arrival time                        -209.502    
  -------------------------------------------------------------------
                         slack                                 -7.987    

Slack (VIOLATED) :        -7.941ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.195ns  (rx_clk rise@200.000ns - clk_out3_system_clk_wiz_0_0 rise@199.805ns)
  Data Path Delay:        7.982ns  (logic 3.211ns (40.227%)  route 4.771ns (59.773%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 202.037 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 201.442 - 199.805 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   201.592    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040   197.552 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162   199.714    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635   201.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.259   201.701 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.804   202.505    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[2]
    SLICE_X155Y296       LUT2 (Prop_lut2_I0_O)        0.043   202.548 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.743   203.291    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X156Y300       LUT6 (Prop_lut6_I4_O)        0.043   203.334 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.963   204.297    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X157Y300       LUT5 (Prop_lut5_I4_O)        0.043   204.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.622   204.962    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_baseband[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      2.737   207.699 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[12]
                         net (fo=1, routed)           0.931   208.630    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[12]
    SLICE_X156Y303       LUT3 (Prop_lut3_I0_O)        0.043   208.673 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[2]_INST_0/O
                         net (fo=3, routed)           0.708   209.381    <hidden>
    SLICE_X155Y303       LUT3 (Prop_lut3_I1_O)        0.043   209.424 r  <hidden>
                         net (fo=1, routed)           0.000   209.424    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   200.000   200.000 r  
    J14                                               0.000   200.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   200.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   200.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   201.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   201.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   202.037    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000   202.037    
                         clock uncertainty           -0.588   201.449    
    SLICE_X155Y303       FDRE (Setup_fdre_C_D)        0.034   201.483    <hidden>
  -------------------------------------------------------------------
                         required time                        201.483    
                         arrival time                        -209.424    
  -------------------------------------------------------------------
                         slack                                 -7.941    

Slack (VIOLATED) :        -7.935ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.195ns  (rx_clk rise@200.000ns - clk_out3_system_clk_wiz_0_0 rise@199.805ns)
  Data Path Delay:        8.006ns  (logic 3.211ns (40.106%)  route 4.795ns (59.894%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 202.037 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 201.442 - 199.805 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   201.592    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040   197.552 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162   199.714    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635   201.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.259   201.701 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.804   202.505    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[2]
    SLICE_X155Y296       LUT2 (Prop_lut2_I0_O)        0.043   202.548 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.743   203.291    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X156Y300       LUT6 (Prop_lut6_I4_O)        0.043   203.334 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.963   204.297    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X157Y300       LUT5 (Prop_lut5_I4_O)        0.043   204.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.622   204.962    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_baseband[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_A[15]_P[14])
                                                      2.737   207.699 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[14]
                         net (fo=1, routed)           0.852   208.550    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[14]
    SLICE_X157Y302       LUT3 (Prop_lut3_I0_O)        0.043   208.593 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[4]_INST_0/O
                         net (fo=3, routed)           0.812   209.405    <hidden>
    SLICE_X154Y303       LUT3 (Prop_lut3_I1_O)        0.043   209.448 r  <hidden>
                         net (fo=1, routed)           0.000   209.448    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   200.000   200.000 r  
    J14                                               0.000   200.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   200.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   200.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   201.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   201.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   202.037    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000   202.037    
                         clock uncertainty           -0.588   201.449    
    SLICE_X154Y303       FDRE (Setup_fdre_C_D)        0.064   201.513    <hidden>
  -------------------------------------------------------------------
                         required time                        201.513    
                         arrival time                        -209.448    
  -------------------------------------------------------------------
                         slack                                 -7.935    

Slack (VIOLATED) :        -7.908ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.195ns  (rx_clk rise@200.000ns - clk_out3_system_clk_wiz_0_0 rise@199.805ns)
  Data Path Delay:        8.000ns  (logic 3.219ns (40.238%)  route 4.781ns (59.762%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 202.036 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 201.442 - 199.805 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   201.592    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040   197.552 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162   199.714    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635   201.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.259   201.701 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.804   202.505    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[2]
    SLICE_X155Y296       LUT2 (Prop_lut2_I0_O)        0.043   202.548 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.743   203.291    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X156Y300       LUT6 (Prop_lut6_I4_O)        0.043   203.334 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.963   204.297    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X157Y300       LUT5 (Prop_lut5_I4_O)        0.043   204.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.622   204.962    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_baseband[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      2.737   207.699 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[11]
                         net (fo=1, routed)           0.749   208.447    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[11]
    SLICE_X157Y303       LUT3 (Prop_lut3_I0_O)        0.043   208.490 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[1]_INST_0/O
                         net (fo=3, routed)           0.900   209.391    <hidden>
    SLICE_X156Y303       LUT3 (Prop_lut3_I1_O)        0.051   209.442 r  <hidden>
                         net (fo=1, routed)           0.000   209.442    <hidden>
    SLICE_X156Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   200.000   200.000 r  
    J14                                               0.000   200.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   200.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   200.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   201.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   201.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571   202.036    <hidden>
    SLICE_X156Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000   202.036    
                         clock uncertainty           -0.588   201.448    
    SLICE_X156Y303       FDRE (Setup_fdre_C_D)        0.086   201.534    <hidden>
  -------------------------------------------------------------------
                         required time                        201.534    
                         arrival time                        -209.442    
  -------------------------------------------------------------------
                         slack                                 -7.908    

Slack (VIOLATED) :        -7.886ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.195ns  (rx_clk rise@200.000ns - clk_out3_system_clk_wiz_0_0 rise@199.805ns)
  Data Path Delay:        7.927ns  (logic 3.211ns (40.508%)  route 4.716ns (59.492%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 202.037 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 201.442 - 199.805 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   201.592    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040   197.552 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162   199.714    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635   201.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.259   201.701 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.804   202.505    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[2]
    SLICE_X155Y296       LUT2 (Prop_lut2_I0_O)        0.043   202.548 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.743   203.291    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X156Y300       LUT6 (Prop_lut6_I4_O)        0.043   203.334 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.963   204.297    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X157Y300       LUT5 (Prop_lut5_I4_O)        0.043   204.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.622   204.962    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_baseband[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_A[15]_P[15])
                                                      2.737   207.699 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[15]
                         net (fo=1, routed)           0.752   208.451    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[15]
    SLICE_X155Y303       LUT3 (Prop_lut3_I0_O)        0.043   208.494 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[5]_INST_0/O
                         net (fo=3, routed)           0.832   209.326    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[5]
    SLICE_X155Y300       LUT4 (Prop_lut4_I2_O)        0.043   209.369 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[13]_i_1/O
                         net (fo=1, routed)           0.000   209.369    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[13]_i_1_n_0
    SLICE_X155Y300       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   200.000   200.000 r  
    J14                                               0.000   200.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   200.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   200.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   201.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   201.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   202.037    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X155Y300       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]/C
                         clock pessimism              0.000   202.037    
                         clock uncertainty           -0.588   201.449    
    SLICE_X155Y300       FDRE (Setup_fdre_C_D)        0.034   201.483    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                        201.483    
                         arrival time                        -209.369    
  -------------------------------------------------------------------
                         slack                                 -7.886    

Slack (VIOLATED) :        -7.882ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.195ns  (rx_clk rise@200.000ns - clk_out3_system_clk_wiz_0_0 rise@199.805ns)
  Data Path Delay:        7.923ns  (logic 3.211ns (40.528%)  route 4.712ns (59.472%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 202.037 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 201.442 - 199.805 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   201.592    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040   197.552 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162   199.714    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635   201.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.259   201.701 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.804   202.505    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[2]
    SLICE_X155Y296       LUT2 (Prop_lut2_I0_O)        0.043   202.548 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.743   203.291    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X156Y300       LUT6 (Prop_lut6_I4_O)        0.043   203.334 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.963   204.297    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X157Y300       LUT5 (Prop_lut5_I4_O)        0.043   204.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.622   204.962    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_baseband[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_A[15]_P[20])
                                                      2.737   207.699 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[20]
                         net (fo=1, routed)           0.818   208.516    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[20]
    SLICE_X156Y300       LUT3 (Prop_lut3_I0_O)        0.043   208.559 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[10]_INST_0/O
                         net (fo=3, routed)           0.763   209.322    <hidden>
    SLICE_X155Y300       LUT3 (Prop_lut3_I1_O)        0.043   209.365 r  <hidden>
                         net (fo=1, routed)           0.000   209.365    <hidden>
    SLICE_X155Y300       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   200.000   200.000 r  
    J14                                               0.000   200.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   200.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   200.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   201.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   201.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   202.037    <hidden>
    SLICE_X155Y300       FDRE                                         r  <hidden>
                         clock pessimism              0.000   202.037    
                         clock uncertainty           -0.588   201.449    
    SLICE_X155Y300       FDRE (Setup_fdre_C_D)        0.034   201.483    <hidden>
  -------------------------------------------------------------------
                         required time                        201.483    
                         arrival time                        -209.365    
  -------------------------------------------------------------------
                         slack                                 -7.882    

Slack (VIOLATED) :        -7.839ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.195ns  (rx_clk rise@200.000ns - clk_out3_system_clk_wiz_0_0 rise@199.805ns)
  Data Path Delay:        7.879ns  (logic 3.211ns (40.753%)  route 4.668ns (59.247%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 202.036 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 201.442 - 199.805 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   201.592    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040   197.552 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162   199.714    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635   201.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.259   201.701 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.804   202.505    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[2]
    SLICE_X155Y296       LUT2 (Prop_lut2_I0_O)        0.043   202.548 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.743   203.291    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X156Y300       LUT6 (Prop_lut6_I4_O)        0.043   203.334 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.963   204.297    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X157Y300       LUT5 (Prop_lut5_I4_O)        0.043   204.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.622   204.962    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_baseband[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      2.737   207.699 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[11]
                         net (fo=1, routed)           0.749   208.447    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[11]
    SLICE_X157Y303       LUT3 (Prop_lut3_I0_O)        0.043   208.490 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[1]_INST_0/O
                         net (fo=3, routed)           0.788   209.278    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[1]
    SLICE_X157Y305       LUT4 (Prop_lut4_I2_O)        0.043   209.321 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[9]_i_1/O
                         net (fo=1, routed)           0.000   209.321    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[9]_i_1_n_0
    SLICE_X157Y305       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   200.000   200.000 r  
    J14                                               0.000   200.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   200.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   200.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   201.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   201.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571   202.036    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X157Y305       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]/C
                         clock pessimism              0.000   202.036    
                         clock uncertainty           -0.588   201.448    
    SLICE_X157Y305       FDRE (Setup_fdre_C_D)        0.034   201.482    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                        201.482    
                         arrival time                        -209.321    
  -------------------------------------------------------------------
                         slack                                 -7.839    

Slack (VIOLATED) :        -7.837ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.195ns  (rx_clk rise@200.000ns - clk_out3_system_clk_wiz_0_0 rise@199.805ns)
  Data Path Delay:        7.877ns  (logic 3.211ns (40.765%)  route 4.666ns (59.235%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 202.036 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 201.442 - 199.805 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   201.592    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040   197.552 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162   199.714    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635   201.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.259   201.701 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.804   202.505    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[2]
    SLICE_X155Y296       LUT2 (Prop_lut2_I0_O)        0.043   202.548 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.743   203.291    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X156Y300       LUT6 (Prop_lut6_I4_O)        0.043   203.334 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.963   204.297    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X157Y300       LUT5 (Prop_lut5_I4_O)        0.043   204.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.622   204.962    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_baseband[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_A[15]_P[14])
                                                      2.737   207.699 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[14]
                         net (fo=1, routed)           0.852   208.550    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[14]
    SLICE_X157Y302       LUT3 (Prop_lut3_I0_O)        0.043   208.593 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[4]_INST_0/O
                         net (fo=3, routed)           0.682   209.276    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_Channel_1_I_Value[4]
    SLICE_X157Y302       LUT4 (Prop_lut4_I2_O)        0.043   209.319 r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[12]_i_1/O
                         net (fo=1, routed)           0.000   209.319    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data[12]_i_1_n_0
    SLICE_X157Y302       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   200.000   200.000 r  
    J14                                               0.000   200.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   200.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   200.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   201.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   201.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.571   202.036    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/i_clk
    SLICE_X157Y302       FDRE                                         r  i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]/C
                         clock pessimism              0.000   202.036    
                         clock uncertainty           -0.588   201.448    
    SLICE_X157Y302       FDRE (Setup_fdre_C_D)        0.034   201.482    i_system_wrapper/system_i/LVDSIF/dataPackager_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                        201.482    
                         arrival time                        -209.319    
  -------------------------------------------------------------------
                         slack                                 -7.837    

Slack (VIOLATED) :        -7.812ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.195ns  (rx_clk rise@200.000ns - clk_out3_system_clk_wiz_0_0 rise@199.805ns)
  Data Path Delay:        7.906ns  (logic 3.215ns (40.668%)  route 4.691ns (59.332%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 202.037 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 201.442 - 199.805 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   201.592    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040   197.552 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162   199.714    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635   201.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.259   201.701 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.804   202.505    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[2]
    SLICE_X155Y296       LUT2 (Prop_lut2_I0_O)        0.043   202.548 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.743   203.291    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X156Y300       LUT6 (Prop_lut6_I4_O)        0.043   203.334 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.963   204.297    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X157Y300       LUT5 (Prop_lut5_I4_O)        0.043   204.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.622   204.962    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_baseband[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_A[15]_P[15])
                                                      2.737   207.699 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[15]
                         net (fo=1, routed)           0.752   208.451    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[15]
    SLICE_X155Y303       LUT3 (Prop_lut3_I0_O)        0.043   208.494 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[5]_INST_0/O
                         net (fo=3, routed)           0.806   209.300    <hidden>
    SLICE_X154Y303       LUT3 (Prop_lut3_I1_O)        0.047   209.347 r  <hidden>
                         net (fo=1, routed)           0.000   209.347    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   200.000   200.000 r  
    J14                                               0.000   200.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   200.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   200.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   201.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   201.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   202.037    <hidden>
    SLICE_X154Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000   202.037    
                         clock uncertainty           -0.588   201.449    
    SLICE_X154Y303       FDRE (Setup_fdre_C_D)        0.086   201.535    <hidden>
  -------------------------------------------------------------------
                         required time                        201.535    
                         arrival time                        -209.347    
  -------------------------------------------------------------------
                         slack                                 -7.812    

Slack (VIOLATED) :        -7.795ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.195ns  (rx_clk rise@200.000ns - clk_out3_system_clk_wiz_0_0 rise@199.805ns)
  Data Path Delay:        7.860ns  (logic 3.220ns (40.965%)  route 4.640ns (59.035%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 202.037 - 200.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 201.442 - 199.805 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                    199.805   199.805 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   199.805 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.787   201.592    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040   197.552 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162   199.714    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   199.807 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.635   201.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.259   201.701 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[2]/Q
                         net (fo=133, routed)         0.804   202.505    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[2]
    SLICE_X155Y296       LUT2 (Prop_lut2_I0_O)        0.043   202.548 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2/O
                         net (fo=2, routed)           0.743   203.291    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_2_n_0
    SLICE_X156Y300       LUT6 (Prop_lut6_I4_O)        0.043   203.334 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.963   204.297    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0_i_1_n_0
    SLICE_X157Y300       LUT5 (Prop_lut5_I4_O)        0.043   204.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.622   204.962    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/i_baseband[11]
    DSP48_X6Y120         DSP48E1 (Prop_dsp48e1_A[15]_P[13])
                                                      2.737   207.699 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3/P[13]
                         net (fo=1, routed)           0.807   208.505    i_system_wrapper/system_i/AMModulate/amModulator_0/inst/tmp3[13]
    SLICE_X154Y303       LUT3 (Prop_lut3_I0_O)        0.043   208.548 r  i_system_wrapper/system_i/AMModulate/amModulator_0/inst/o_amSignal[3]_INST_0/O
                         net (fo=3, routed)           0.702   209.250    <hidden>
    SLICE_X155Y303       LUT3 (Prop_lut3_I1_O)        0.052   209.302 r  <hidden>
                         net (fo=1, routed)           0.000   209.302    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   200.000   200.000 r  
    J14                                               0.000   200.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000   200.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.825   200.825 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.351   201.176    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289   201.465 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.572   202.037    <hidden>
    SLICE_X155Y303       FDRE                                         r  <hidden>
                         clock pessimism              0.000   202.037    
                         clock uncertainty           -0.588   201.449    
    SLICE_X155Y303       FDRE (Setup_fdre_C_D)        0.058   201.507    <hidden>
  -------------------------------------------------------------------
                         required time                        201.507    
                         arrival time                        -209.302    
  -------------------------------------------------------------------
                         slack                                 -7.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.266ns (21.911%)  route 0.948ns (78.089%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.751     0.753    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X155Y296       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y296       FDRE (Prop_fdre_C_Q)         0.100     0.853 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[1]/Q
                         net (fo=129, routed)         0.459     1.312    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[1]
    SLICE_X159Y297       LUT6 (Prop_lut6_I4_O)        0.028     1.340 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[4]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     1.340    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[4]_INST_0_i_28_n_0
    SLICE_X159Y297       MUXF7 (Prop_muxf7_I1_O)      0.051     1.391 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.391    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[4]_INST_0_i_12_n_0
    SLICE_X159Y297       MUXF8 (Prop_muxf8_I1_O)      0.017     1.408 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.489     1.897    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[4]_INST_0_i_4_n_0
    SLICE_X156Y302       LUT6 (Prop_lut6_I5_O)        0.070     1.967 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[4]_INST_0/O
                         net (fo=3, routed)           0.000     1.967    <hidden>
    SLICE_X156Y302       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X156Y302       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.588     1.769    
    SLICE_X156Y302       FDRE (Hold_fdre_C_D)         0.087     1.856    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.222ns (19.899%)  route 0.894ns (80.101%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.832     0.834    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y304       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y304       FDRE (Prop_fdre_C_Q)         0.118     0.952 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/Q
                         net (fo=75, routed)          0.894     1.846    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[7]
    SLICE_X157Y304       LUT6 (Prop_lut6_I4_O)        0.028     1.874 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.874    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[9]_INST_0_i_3_n_0
    SLICE_X157Y304       MUXF7 (Prop_muxf7_I0_O)      0.059     1.933 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.933    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[9]_INST_0_i_1_n_0
    SLICE_X157Y304       MUXF8 (Prop_muxf8_I0_O)      0.017     1.950 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[9]_INST_0/O
                         net (fo=3, routed)           0.000     1.950    <hidden>
    SLICE_X157Y304       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.345     1.179    <hidden>
    SLICE_X157Y304       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.588     1.768    
    SLICE_X157Y304       FDRE (Hold_fdre_C_D)         0.067     1.835    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.217ns (19.021%)  route 0.924ns (80.979%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.832     0.834    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y304       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y304       FDRE (Prop_fdre_C_Q)         0.118     0.952 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/Q
                         net (fo=75, routed)          0.924     1.876    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[7]
    SLICE_X158Y301       LUT5 (Prop_lut5_I3_O)        0.028     1.904 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.904    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[7]_INST_0_i_4_n_0
    SLICE_X158Y301       MUXF7 (Prop_muxf7_I1_O)      0.054     1.958 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.958    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[7]_INST_0_i_1_n_0
    SLICE_X158Y301       MUXF8 (Prop_muxf8_I0_O)      0.017     1.975 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[7]_INST_0/O
                         net (fo=3, routed)           0.000     1.975    <hidden>
    SLICE_X158Y301       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.345     1.179    <hidden>
    SLICE_X158Y301       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.588     1.768    
    SLICE_X158Y301       FDRE (Hold_fdre_C_D)         0.089     1.857    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.272ns (23.874%)  route 0.867ns (76.126%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.832     0.834    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y304       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y304       FDRE (Prop_fdre_C_Q)         0.118     0.952 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/Q
                         net (fo=75, routed)          0.462     1.414    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[7]
    SLICE_X157Y307       LUT6 (Prop_lut6_I0_O)        0.028     1.442 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.442    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[0]_INST_0_i_6_n_0
    SLICE_X157Y307       MUXF7 (Prop_muxf7_I1_O)      0.059     1.501 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.405     1.906    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[0]_INST_0_i_1_n_0
    SLICE_X156Y307       LUT6 (Prop_lut6_I0_O)        0.067     1.973 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[0]_INST_0/O
                         net (fo=3, routed)           0.000     1.973    <hidden>
    SLICE_X156Y307       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.344     1.178    <hidden>
    SLICE_X156Y307       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.588     1.767    
    SLICE_X156Y307       FDRE (Hold_fdre_C_D)         0.087     1.854    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.206ns (17.997%)  route 0.939ns (82.003%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.832     0.834    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X156Y304       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y304       FDRE (Prop_fdre_C_Q)         0.118     0.952 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[7]/Q
                         net (fo=75, routed)          0.939     1.891    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[7]
    SLICE_X154Y302       LUT5 (Prop_lut5_I3_O)        0.028     1.919 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.919    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[8]_INST_0_i_6_n_0
    SLICE_X154Y302       MUXF7 (Prop_muxf7_I1_O)      0.043     1.962 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.962    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[8]_INST_0_i_2_n_0
    SLICE_X154Y302       MUXF8 (Prop_muxf8_I1_O)      0.017     1.979 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[8]_INST_0/O
                         net (fo=3, routed)           0.000     1.979    <hidden>
    SLICE_X154Y302       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.347     1.181    <hidden>
    SLICE_X154Y302       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.588     1.770    
    SLICE_X154Y302       FDRE (Hold_fdre_C_D)         0.089     1.859    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.266ns (21.823%)  route 0.953ns (78.177%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.753     0.755    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X157Y297       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y297       FDRE (Prop_fdre_C_Q)         0.100     0.855 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/Q
                         net (fo=138, routed)         0.450     1.305    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[9]
    SLICE_X154Y295       LUT6 (Prop_lut6_I5_O)        0.028     1.333 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     1.333    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[2]_INST_0_i_26_n_0
    SLICE_X154Y295       MUXF7 (Prop_muxf7_I1_O)      0.054     1.387 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     1.387    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[2]_INST_0_i_11_n_0
    SLICE_X154Y295       MUXF8 (Prop_muxf8_I0_O)      0.017     1.404 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.503     1.907    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[2]_INST_0_i_4_n_0
    SLICE_X157Y300       LUT6 (Prop_lut6_I5_O)        0.067     1.974 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[2]_INST_0/O
                         net (fo=3, routed)           0.000     1.974    <hidden>
    SLICE_X157Y300       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X157Y300       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.588     1.769    
    SLICE_X157Y300       FDRE (Hold_fdre_C_D)         0.060     1.829    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.128ns (10.485%)  route 1.093ns (89.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.753     0.755    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X157Y297       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y297       FDRE (Prop_fdre_C_Q)         0.100     0.855 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[9]/Q
                         net (fo=138, routed)         1.093     1.948    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[9]
    SLICE_X157Y300       LUT5 (Prop_lut5_I2_O)        0.028     1.976 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[11]_INST_0/O
                         net (fo=21, routed)          0.000     1.976    <hidden>
    SLICE_X157Y300       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X157Y300       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.588     1.769    
    SLICE_X157Y300       FDRE (Hold_fdre_C_D)         0.061     1.830    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.128ns (10.160%)  route 1.132ns (89.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.752     0.754    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X155Y299       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y299       FDRE (Prop_fdre_C_Q)         0.100     0.854 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[3]/Q
                         net (fo=19, routed)          0.566     1.420    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[3]
    SLICE_X154Y298       LUT6 (Prop_lut6_I4_O)        0.028     1.448 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[3]_INST_0/O
                         net (fo=3, routed)           0.566     2.014    <hidden>
    SLICE_X155Y301       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.347     1.181    <hidden>
    SLICE_X155Y301       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.588     1.770    
    SLICE_X155Y301       FDRE (Hold_fdre_C_D)         0.047     1.817    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.146ns (11.144%)  route 1.164ns (88.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.751     0.753    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.118     0.871 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.622     1.493    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[8]
    SLICE_X155Y303       LUT6 (Prop_lut6_I4_O)        0.028     1.521 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[10]_INST_0/O
                         net (fo=3, routed)           0.542     2.063    <hidden>
    SLICE_X154Y305       SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.346     1.180    <hidden>
    SLICE_X154Y305       SRL16E                                       r  <hidden>
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.588     1.769    
    SLICE_X154Y305       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.855    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@99.902ns period=199.805ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.146ns (11.432%)  route 1.131ns (88.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.588ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.318ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.722     0.722    i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    i_system_wrapper/system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.751     0.753    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/i_clk
    SLICE_X154Y294       FDRE                                         r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y294       FDRE (Prop_fdre_C_Q)         0.118     0.871 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr_reg_rep[8]/Q
                         net (fo=45, routed)          0.622     1.493    i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/rdAddr[8]
    SLICE_X155Y303       LUT6 (Prop_lut6_I4_O)        0.028     1.521 r  i_system_wrapper/system_i/AMModulate/baseBandLUT/inst/o_angle[10]_INST_0/O
                         net (fo=3, routed)           0.509     2.030    <hidden>
    SLICE_X154Y302       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    J14                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_p
    J14                  IBUFDS (Prop_ibufds_I_O)     0.491     0.491 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.250     0.741    i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clk_in_int
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     0.834 r  i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=825, routed)         0.347     1.181    <hidden>
    SLICE_X154Y302       FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.588     1.770    
    SLICE_X154Y302       FDRE (Hold_fdre_C_D)         0.045     1.815    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.223ns (19.622%)  route 0.913ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.778     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X151Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y329       FDRE (Prop_fdre_C_Q)         0.223     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X143Y331       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.501    12.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X143Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.291    13.116    
                         clock uncertainty           -0.154    12.962    
    SLICE_X143Y331       FDCE (Recov_fdce_C_CLR)     -0.212    12.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.223ns (19.622%)  route 0.913ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.778     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X151Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y329       FDRE (Prop_fdre_C_Q)         0.223     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X143Y331       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.501    12.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X143Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism              0.291    13.116    
                         clock uncertainty           -0.154    12.962    
    SLICE_X143Y331       FDCE (Recov_fdce_C_CLR)     -0.212    12.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.223ns (18.596%)  route 0.976ns (81.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.778     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X151Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y329       FDRE (Prop_fdre_C_Q)         0.223     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.976     4.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y330       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.550    12.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y330       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.315    13.189    
                         clock uncertainty           -0.154    13.035    
    SLICE_X150Y330       FDCE (Recov_fdce_C_CLR)     -0.212    12.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.223ns (18.596%)  route 0.976ns (81.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.778     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X151Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y329       FDRE (Prop_fdre_C_Q)         0.223     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.976     4.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y330       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.550    12.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y330       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.315    13.189    
                         clock uncertainty           -0.154    13.035    
    SLICE_X150Y330       FDCE (Recov_fdce_C_CLR)     -0.212    12.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.461ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.223ns (19.622%)  route 0.913ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.778     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X151Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y329       FDRE (Prop_fdre_C_Q)         0.223     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.913     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X142Y331       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.501    12.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X142Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.291    13.116    
                         clock uncertainty           -0.154    12.962    
    SLICE_X142Y331       FDCE (Recov_fdce_C_CLR)     -0.154    12.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  8.461    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.330ns (28.374%)  route 0.833ns (71.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.788     3.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X155Y336       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y336       FDRE (Prop_fdre_C_Q)         0.204     3.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X155Y336       LUT2 (Prop_lut2_I1_O)        0.126     4.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.374     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X155Y338       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.557    12.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X155Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.315    13.196    
                         clock uncertainty           -0.154    13.042    
    SLICE_X155Y338       FDPE (Recov_fdpe_C_PRE)     -0.178    12.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.330ns (28.374%)  route 0.833ns (71.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.788     3.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X155Y336       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y336       FDRE (Prop_fdre_C_Q)         0.204     3.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X155Y336       LUT2 (Prop_lut2_I1_O)        0.126     4.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.374     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X155Y338       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.557    12.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X155Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.315    13.196    
                         clock uncertainty           -0.154    13.042    
    SLICE_X155Y338       FDPE (Recov_fdpe_C_PRE)     -0.178    12.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.330ns (28.374%)  route 0.833ns (71.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.788     3.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X155Y336       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y336       FDRE (Prop_fdre_C_Q)         0.204     3.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X155Y336       LUT2 (Prop_lut2_I1_O)        0.126     4.009 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.374     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X155Y338       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.557    12.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X155Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.315    13.196    
                         clock uncertainty           -0.154    13.042    
    SLICE_X155Y338       FDPE (Recov_fdpe_C_PRE)     -0.178    12.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.223ns (19.758%)  route 0.906ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 12.871 - 10.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.778     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X151Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y329       FDRE (Prop_fdre_C_Q)         0.223     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.906     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y328       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.547    12.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y328       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.315    13.186    
                         clock uncertainty           -0.154    13.032    
    SLICE_X150Y328       FDCE (Recov_fdce_C_CLR)     -0.212    12.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.223ns (19.758%)  route 0.906ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 12.871 - 10.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.778     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X151Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y329       FDRE (Prop_fdre_C_Q)         0.223     3.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.906     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X150Y328       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.547    12.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y328       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.315    13.186    
                         clock uncertainty           -0.154    13.032    
    SLICE_X150Y328       FDCE (Recov_fdce_C_CLR)     -0.212    12.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  8.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.056%)  route 0.163ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.820     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X150Y330       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y330       FDCE (Prop_fdce_C_Q)         0.100     1.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.163     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X148Y330       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.084     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X148Y330       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.281     1.602    
    SLICE_X148Y330       FDCE (Remov_fdce_C_CLR)     -0.050     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.995%)  route 0.150ns (60.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.826     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X157Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y335       FDPE (Prop_fdpe_C_Q)         0.100     1.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X161Y335       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.092     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X161Y335       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.281     1.610    
    SLICE_X161Y335       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.995%)  route 0.150ns (60.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.826     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X157Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y335       FDPE (Prop_fdpe_C_Q)         0.100     1.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X161Y335       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.092     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X161Y335       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.281     1.610    
    SLICE_X161Y335       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.995%)  route 0.150ns (60.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.826     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X157Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y335       FDPE (Prop_fdpe_C_Q)         0.100     1.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X161Y335       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.092     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X161Y335       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.281     1.610    
    SLICE_X161Y335       FDCE (Remov_fdce_C_CLR)     -0.069     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.443%)  route 0.160ns (61.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.820     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X149Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y331       FDCE (Prop_fdce_C_Q)         0.100     1.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.160     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X150Y331       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.085     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X150Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.281     1.603    
    SLICE_X150Y331       FDCE (Remov_fdce_C_CLR)     -0.069     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.477%)  route 0.182ns (64.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.826     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X157Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y335       FDPE (Prop_fdpe_C_Q)         0.100     1.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X158Y332       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.089     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X158Y332       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     1.607    
    SLICE_X158Y332       FDCE (Remov_fdce_C_CLR)     -0.050     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.477%)  route 0.182ns (64.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.826     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X157Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y335       FDPE (Prop_fdpe_C_Q)         0.100     1.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X158Y332       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.089     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X158Y332       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.281     1.607    
    SLICE_X158Y332       FDPE (Remov_fdpe_C_PRE)     -0.052     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.906%)  route 0.186ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.827     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X155Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y338       FDPE (Prop_fdpe_C_Q)         0.100     1.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X152Y338       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.092     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X152Y338       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     1.610    
    SLICE_X152Y338       FDCE (Remov_fdce_C_CLR)     -0.050     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.906%)  route 0.186ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.827     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X155Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y338       FDPE (Prop_fdpe_C_Q)         0.100     1.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X152Y338       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.092     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X152Y338       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     1.610    
    SLICE_X152Y338       FDCE (Remov_fdce_C_CLR)     -0.050     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.906%)  route 0.186ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        0.827     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X155Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y338       FDPE (Prop_fdpe_C_Q)         0.100     1.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X152Y338       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2880, routed)        1.092     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X152Y338       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     1.610    
    SLICE_X152Y338       FDCE (Remov_fdce_C_CLR)     -0.050     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.451ns (20.524%)  route 1.746ns (79.476%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 38.190 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y340       FDRE (Prop_fdre_C_Q)         0.223     6.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.437     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.043     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.463     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X145Y337       LUT4 (Prop_lut4_I3_O)        0.049     7.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.541     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X147Y339       LUT1 (Prop_lut1_I0_O)        0.136     7.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.305     8.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X150Y339       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    38.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X150Y339       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.813    39.003    
                         clock uncertainty           -0.035    38.967    
    SLICE_X150Y339       FDCE (Recov_fdce_C_CLR)     -0.212    38.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                 30.508    

Slack (MET) :             30.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.451ns (20.524%)  route 1.746ns (79.476%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 38.190 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y340       FDRE (Prop_fdre_C_Q)         0.223     6.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.437     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.043     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.463     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X145Y337       LUT4 (Prop_lut4_I3_O)        0.049     7.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.541     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X147Y339       LUT1 (Prop_lut1_I0_O)        0.136     7.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.305     8.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X150Y339       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    38.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X150Y339       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.813    39.003    
                         clock uncertainty           -0.035    38.967    
    SLICE_X150Y339       FDCE (Recov_fdce_C_CLR)     -0.212    38.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                 30.508    

Slack (MET) :             30.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.451ns (20.524%)  route 1.746ns (79.476%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 38.190 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y340       FDRE (Prop_fdre_C_Q)         0.223     6.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.437     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.043     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.463     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X145Y337       LUT4 (Prop_lut4_I3_O)        0.049     7.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.541     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X147Y339       LUT1 (Prop_lut1_I0_O)        0.136     7.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.305     8.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X150Y339       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    38.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X150Y339       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.813    39.003    
                         clock uncertainty           -0.035    38.967    
    SLICE_X150Y339       FDCE (Recov_fdce_C_CLR)     -0.212    38.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                 30.508    

Slack (MET) :             30.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.451ns (20.524%)  route 1.746ns (79.476%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 38.190 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y340       FDRE (Prop_fdre_C_Q)         0.223     6.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.437     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.043     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.463     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X145Y337       LUT4 (Prop_lut4_I3_O)        0.049     7.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.541     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X147Y339       LUT1 (Prop_lut1_I0_O)        0.136     7.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.305     8.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X150Y339       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    38.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X150Y339       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.813    39.003    
                         clock uncertainty           -0.035    38.967    
    SLICE_X150Y339       FDCE (Recov_fdce_C_CLR)     -0.212    38.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                 30.508    

Slack (MET) :             30.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.451ns (20.524%)  route 1.746ns (79.476%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 38.190 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y340       FDRE (Prop_fdre_C_Q)         0.223     6.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.437     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.043     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.463     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X145Y337       LUT4 (Prop_lut4_I3_O)        0.049     7.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.541     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X147Y339       LUT1 (Prop_lut1_I0_O)        0.136     7.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.305     8.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X150Y339       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    38.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X150Y339       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.813    39.003    
                         clock uncertainty           -0.035    38.967    
    SLICE_X150Y339       FDCE (Recov_fdce_C_CLR)     -0.212    38.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                 30.508    

Slack (MET) :             30.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.451ns (20.544%)  route 1.744ns (79.456%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 38.190 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y340       FDRE (Prop_fdre_C_Q)         0.223     6.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.437     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.043     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.463     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X145Y337       LUT4 (Prop_lut4_I3_O)        0.049     7.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.541     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X147Y339       LUT1 (Prop_lut1_I0_O)        0.136     7.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X151Y339       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    38.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X151Y339       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.813    39.003    
                         clock uncertainty           -0.035    38.967    
    SLICE_X151Y339       FDCE (Recov_fdce_C_CLR)     -0.212    38.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 30.510    

Slack (MET) :             30.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.451ns (20.544%)  route 1.744ns (79.456%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 38.190 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y340       FDRE (Prop_fdre_C_Q)         0.223     6.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.437     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.043     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.463     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X145Y337       LUT4 (Prop_lut4_I3_O)        0.049     7.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.541     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X147Y339       LUT1 (Prop_lut1_I0_O)        0.136     7.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X151Y339       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    38.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X151Y339       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.813    39.003    
                         clock uncertainty           -0.035    38.967    
    SLICE_X151Y339       FDCE (Recov_fdce_C_CLR)     -0.212    38.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 30.510    

Slack (MET) :             30.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.451ns (20.544%)  route 1.744ns (79.456%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 38.190 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y340       FDRE (Prop_fdre_C_Q)         0.223     6.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.437     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.043     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.463     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X145Y337       LUT4 (Prop_lut4_I3_O)        0.049     7.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.541     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X147Y339       LUT1 (Prop_lut1_I0_O)        0.136     7.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X151Y339       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    38.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X151Y339       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.813    39.003    
                         clock uncertainty           -0.035    38.967    
    SLICE_X151Y339       FDCE (Recov_fdce_C_CLR)     -0.212    38.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 30.510    

Slack (MET) :             30.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.451ns (20.544%)  route 1.744ns (79.456%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 38.190 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y340       FDRE (Prop_fdre_C_Q)         0.223     6.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.437     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.043     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.463     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X145Y337       LUT4 (Prop_lut4_I3_O)        0.049     7.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.541     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X147Y339       LUT1 (Prop_lut1_I0_O)        0.136     7.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X151Y339       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    38.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X151Y339       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.813    39.003    
                         clock uncertainty           -0.035    38.967    
    SLICE_X151Y339       FDCE (Recov_fdce_C_CLR)     -0.212    38.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 30.510    

Slack (MET) :             30.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.451ns (20.544%)  route 1.744ns (79.456%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 38.190 - 33.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     6.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y340       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y340       FDRE (Prop_fdre_C_Q)         0.223     6.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.437     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X145Y339       LUT6 (Prop_lut6_I2_O)        0.043     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.463     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X145Y337       LUT4 (Prop_lut4_I3_O)        0.049     7.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.541     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X147Y339       LUT1 (Prop_lut1_I0_O)        0.136     7.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X151Y339       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    38.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X151Y339       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.813    39.003    
                         clock uncertainty           -0.035    38.967    
    SLICE_X151Y339       FDCE (Recov_fdce_C_CLR)     -0.212    38.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 30.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.840ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.829     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X155Y339       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y339       FDPE (Prop_fdpe_C_Q)         0.091     3.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X155Y340       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.097     3.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X155Y340       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.635     3.205    
    SLICE_X155Y340       FDPE (Remov_fdpe_C_PRE)     -0.110     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.095    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.283%)  route 0.137ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.829     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X154Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y338       FDPE (Prop_fdpe_C_Q)         0.118     3.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137     3.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X154Y336       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.093     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X154Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.635     3.201    
    SLICE_X154Y336       FDCE (Remov_fdce_C_CLR)     -0.050     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.283%)  route 0.137ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.829     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X154Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y338       FDPE (Prop_fdpe_C_Q)         0.118     3.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137     3.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X154Y336       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.093     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X154Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.635     3.201    
    SLICE_X154Y336       FDCE (Remov_fdce_C_CLR)     -0.050     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.283%)  route 0.137ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.829     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X154Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y338       FDPE (Prop_fdpe_C_Q)         0.118     3.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137     3.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X154Y336       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.093     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X154Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.635     3.201    
    SLICE_X154Y336       FDCE (Remov_fdce_C_CLR)     -0.050     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.283%)  route 0.137ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.829     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X154Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y338       FDPE (Prop_fdpe_C_Q)         0.118     3.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137     3.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X154Y336       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.093     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X154Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.635     3.201    
    SLICE_X154Y336       FDCE (Remov_fdce_C_CLR)     -0.050     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.283%)  route 0.137ns (53.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.829     3.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X154Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y338       FDPE (Prop_fdpe_C_Q)         0.118     3.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137     3.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X154Y336       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.093     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X154Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.635     3.201    
    SLICE_X154Y336       FDCE (Remov_fdce_C_CLR)     -0.050     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.763%)  route 0.165ns (62.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X163Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y334       FDPE (Prop_fdpe_C_Q)         0.100     3.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.165     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X161Y334       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.093     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X161Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.615     3.221    
    SLICE_X161Y334       FDCE (Remov_fdce_C_CLR)     -0.069     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.763%)  route 0.165ns (62.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X163Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y334       FDPE (Prop_fdpe_C_Q)         0.100     3.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.165     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X161Y334       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.093     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X161Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.615     3.221    
    SLICE_X161Y334       FDCE (Remov_fdce_C_CLR)     -0.069     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.763%)  route 0.165ns (62.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X163Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y334       FDPE (Prop_fdpe_C_Q)         0.100     3.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.165     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X161Y334       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.093     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X161Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.615     3.221    
    SLICE_X161Y334       FDCE (Remov_fdce_C_CLR)     -0.069     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.763%)  route 0.165ns (62.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X163Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y334       FDPE (Prop_fdpe_C_Q)         0.100     3.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.165     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X161Y334       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.093     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X161Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.615     3.221    
    SLICE_X161Y334       FDCE (Remov_fdce_C_CLR)     -0.069     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.302    





