Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Oct 10 12:07:09 2017
| Host         : takagilab-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file blink_timing_summary_routed.rpt -rpx blink_timing_summary_routed.rpx
| Design       : blink
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.080        0.000                      0                   26        0.085        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.080        0.000                      0                   26        0.085        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.934ns (32.051%)  route 1.980ns (67.949%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 13.183 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.880     5.642    CLK_IBUF_BUFG
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  cnt3_reg[0]/Q
                         net (fo=8, routed)           1.036     7.135    cnt3[0]
    SLICE_X113Y48        LUT3 (Prop_lut3_I1_O)        0.152     7.287 r  cnt3[1]_i_2/O
                         net (fo=1, routed)           0.944     8.230    cnt3[1]_i_2_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.326     8.556 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     8.556    cnt3[1]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.700    13.183    CLK_IBUF_BUFG
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism              0.459    13.642    
                         clock uncertainty           -0.035    13.607    
    SLICE_X113Y49        FDRE (Setup_fdre_C_D)        0.029    13.636    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 cnt23_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.766ns (28.687%)  route 1.904ns (71.313%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 13.183 - 8.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.869     5.631    CLK_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.518     6.149 r  cnt23_reg[19]/Q
                         net (fo=2, routed)           1.075     7.224    cnt23_reg[19]
    SLICE_X113Y51        LUT5 (Prop_lut5_I1_O)        0.124     7.348 r  cnt3[2]_i_4/O
                         net (fo=3, routed)           0.829     8.178    cnt3[2]_i_4_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.302 r  cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     8.302    cnt3[0]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.700    13.183    CLK_IBUF_BUFG
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[0]/C
                         clock pessimism              0.280    13.463    
                         clock uncertainty           -0.035    13.427    
    SLICE_X113Y49        FDRE (Setup_fdre_C_D)        0.031    13.458    cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         13.458    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.704ns (26.380%)  route 1.965ns (73.620%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 13.183 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.880     5.642    CLK_IBUF_BUFG
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  cnt3_reg[1]/Q
                         net (fo=8, routed)           0.845     6.944    cnt3[1]
    SLICE_X113Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.068 r  cnt3[2]_i_2/O
                         net (fo=1, routed)           1.119     8.187    cnt3[2]_i_2_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.311 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     8.311    cnt3[2]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.700    13.183    CLK_IBUF_BUFG
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism              0.459    13.642    
                         clock uncertainty           -0.035    13.607    
    SLICE_X113Y49        FDRE (Setup_fdre_C_D)        0.031    13.638    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 1.966ns (78.064%)  route 0.552ns (21.936%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.880     5.642    CLK_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.552     6.712    cnt23_reg[1]
    SLICE_X112Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.369 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.486    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.604    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    cnt23_reg[16]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.161 r  cnt23_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.161    cnt23_reg[20]_i_1_n_6
    SLICE_X112Y52        FDRE                                         r  cnt23_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.690    13.172    CLK_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  cnt23_reg[21]/C
                         clock pessimism              0.280    13.452    
                         clock uncertainty           -0.035    13.417    
    SLICE_X112Y52        FDRE (Setup_fdre_C_D)        0.109    13.526    cnt23_reg[21]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.882ns (77.307%)  route 0.552ns (22.693%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.880     5.642    CLK_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.552     6.712    cnt23_reg[1]
    SLICE_X112Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.369 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.486    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.604    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    cnt23_reg[16]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.077 r  cnt23_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.077    cnt23_reg[20]_i_1_n_5
    SLICE_X112Y52        FDRE                                         r  cnt23_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.690    13.172    CLK_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  cnt23_reg[22]/C
                         clock pessimism              0.280    13.452    
                         clock uncertainty           -0.035    13.417    
    SLICE_X112Y52        FDRE (Setup_fdre_C_D)        0.109    13.526    cnt23_reg[22]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.862ns (77.119%)  route 0.552ns (22.881%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.880     5.642    CLK_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.552     6.712    cnt23_reg[1]
    SLICE_X112Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.369 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.486    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.604    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.838    cnt23_reg[16]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.057 r  cnt23_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.057    cnt23_reg[20]_i_1_n_7
    SLICE_X112Y52        FDRE                                         r  cnt23_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.690    13.172    CLK_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  cnt23_reg[20]/C
                         clock pessimism              0.280    13.452    
                         clock uncertainty           -0.035    13.417    
    SLICE_X112Y52        FDRE (Setup_fdre_C_D)        0.109    13.526    cnt23_reg[20]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.849ns (76.995%)  route 0.552ns (23.005%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.880     5.642    CLK_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.552     6.712    cnt23_reg[1]
    SLICE_X112Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.369 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.486    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.604    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.044 r  cnt23_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.044    cnt23_reg[16]_i_1_n_6
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.690    13.172    CLK_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[17]/C
                         clock pessimism              0.280    13.452    
                         clock uncertainty           -0.035    13.417    
    SLICE_X112Y51        FDRE (Setup_fdre_C_D)        0.109    13.526    cnt23_reg[17]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.841ns (76.918%)  route 0.552ns (23.082%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.880     5.642    CLK_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.552     6.712    cnt23_reg[1]
    SLICE_X112Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.369 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.486    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.604    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.036 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.036    cnt23_reg[16]_i_1_n_4
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.690    13.172    CLK_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism              0.280    13.452    
                         clock uncertainty           -0.035    13.417    
    SLICE_X112Y51        FDRE (Setup_fdre_C_D)        0.109    13.526    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.765ns (76.161%)  route 0.552ns (23.839%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.880     5.642    CLK_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.552     6.712    cnt23_reg[1]
    SLICE_X112Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.369 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.486    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.604    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.960 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.960    cnt23_reg[16]_i_1_n_5
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.690    13.172    CLK_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism              0.280    13.452    
                         clock uncertainty           -0.035    13.417    
    SLICE_X112Y51        FDRE (Setup_fdre_C_D)        0.109    13.526    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 1.745ns (75.954%)  route 0.552ns (24.046%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.880     5.642    CLK_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.552     6.712    cnt23_reg[1]
    SLICE_X112Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.369 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    cnt23_reg[0]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.486    cnt23_reg[4]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.604    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.721 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.940 r  cnt23_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.940    cnt23_reg[16]_i_1_n_7
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.690    13.172    CLK_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[16]/C
                         clock pessimism              0.280    13.452    
                         clock uncertainty           -0.035    13.417    
    SLICE_X112Y51        FDRE (Setup_fdre_C_D)        0.109    13.526    cnt23_reg[16]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  5.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cnt23_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.254ns (56.437%)  route 0.196ns (43.563%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.639     1.586    CLK_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  cnt23_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.164     1.750 f  cnt23_reg[14]/Q
                         net (fo=2, routed)           0.062     1.812    cnt23_reg[14]
    SLICE_X113Y50        LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  cnt3[2]_i_3/O
                         net (fo=3, routed)           0.134     1.991    cnt3[2]_i_3_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I1_O)        0.045     2.036 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     2.036    cnt3[2]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.912     2.106    CLK_IBUF_BUFG
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism             -0.247     1.859    
    SLICE_X113Y49        FDRE (Hold_fdre_C_D)         0.092     1.951    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cnt23_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.254ns (56.312%)  route 0.197ns (43.688%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.639     1.586    CLK_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  cnt23_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.164     1.750 f  cnt23_reg[14]/Q
                         net (fo=2, routed)           0.062     1.812    cnt23_reg[14]
    SLICE_X113Y50        LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  cnt3[2]_i_3/O
                         net (fo=3, routed)           0.135     1.992    cnt3[2]_i_3_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I1_O)        0.045     2.037 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     2.037    cnt3[1]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.912     2.106    CLK_IBUF_BUFG
    SLICE_X113Y49        FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism             -0.247     1.859    
    SLICE_X113Y49        FDRE (Hold_fdre_C_D)         0.091     1.950    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.641     1.588    CLK_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     1.877    cnt23_reg[10]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.033 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.087 r  cnt23_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.087    cnt23_reg[12]_i_1_n_7
    SLICE_X112Y50        FDRE                                         r  cnt23_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.911     2.105    CLK_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  cnt23_reg[12]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134     1.992    cnt23_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.641     1.588    CLK_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     1.877    cnt23_reg[10]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.033 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.100 r  cnt23_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.100    cnt23_reg[12]_i_1_n_5
    SLICE_X112Y50        FDRE                                         r  cnt23_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.911     2.105    CLK_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  cnt23_reg[14]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134     1.992    cnt23_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.641     1.588    CLK_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     1.877    cnt23_reg[10]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.033 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.123 r  cnt23_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.123    cnt23_reg[12]_i_1_n_6
    SLICE_X112Y50        FDRE                                         r  cnt23_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.911     2.105    CLK_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  cnt23_reg[13]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134     1.992    cnt23_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.641     1.588    CLK_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     1.877    cnt23_reg[10]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.033 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.125 r  cnt23_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.125    cnt23_reg[12]_i_1_n_4
    SLICE_X112Y50        FDRE                                         r  cnt23_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.911     2.105    CLK_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  cnt23_reg[15]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134     1.992    cnt23_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.641     1.588    CLK_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     1.877    cnt23_reg[10]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.033 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.074 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.127 r  cnt23_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.127    cnt23_reg[16]_i_1_n_7
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.911     2.105    CLK_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[16]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.134     1.992    cnt23_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.641     1.588    CLK_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     1.877    cnt23_reg[10]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.033 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.074 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.140 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.140    cnt23_reg[16]_i_1_n_5
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.911     2.105    CLK_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.134     1.992    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.641     1.588    CLK_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     1.877    cnt23_reg[10]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.033 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.074 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.163 r  cnt23_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.163    cnt23_reg[16]_i_1_n_6
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.911     2.105    CLK_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[17]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.134     1.992    cnt23_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.641     1.588    CLK_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     1.877    cnt23_reg[10]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.033 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    cnt23_reg[8]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.074 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.074    cnt23_reg[12]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.165 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.165    cnt23_reg[16]_i_1_n_4
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.911     2.105    CLK_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.134     1.992    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y47  cnt23_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y49  cnt23_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y49  cnt23_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y50  cnt23_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y50  cnt23_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y50  cnt23_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y50  cnt23_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y51  cnt23_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y51  cnt23_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y47  cnt23_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y49  cnt23_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y49  cnt23_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y50  cnt23_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y50  cnt23_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y50  cnt23_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y50  cnt23_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y51  cnt23_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y51  cnt23_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y51  cnt23_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y47  cnt23_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y49  cnt23_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y49  cnt23_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y47  cnt23_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y47  cnt23_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y47  cnt23_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y48  cnt23_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y48  cnt23_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y48  cnt23_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y48  cnt23_reg[7]/C



