// Seed: 1374538109
module module_0 (
    output logic id_0,
    input id_1
);
  always begin
    id_0 = id_1;
  end
  logic id_2;
  if (1) begin
    logic id_3;
    logic id_4;
  end else begin
    assign id_2 = 1 - 1;
  end
endmodule
