-- Project:   D:\Masterarbeit - Chemie\Lamella\Firmware\KompletteSteuerung\PSOC5_LamellaControlHofmann.cydsn\PSOC5_LamellaControlHofmann.cyprj
-- Generated: 07/05/2019 09:56:22
-- PSoC Creator  4.2

ENTITY PSOC5_LamellaControlHofmann IS
    PORT(
        Pin_LED(0)_PAD : OUT std_ulogic;
        Pin_StepperCLK(0)_PAD : OUT std_ulogic;
        Pin_StepperDIR(0)_PAD : OUT std_ulogic;
        Pin_StepperEN(0)_PAD : OUT std_ulogic;
        Pin_StepperSLEEP(0)_PAD : OUT std_ulogic;
        Pin_StepperRES(0)_PAD : OUT std_ulogic;
        Pin_StepperMS3(0)_PAD : OUT std_ulogic;
        Pin_StepperMS2(0)_PAD : OUT std_ulogic;
        Pin_StepperMS1(0)_PAD : OUT std_ulogic;
        Pin_LaserEN1(0)_PAD : OUT std_ulogic;
        RX_TFT(0)_PAD : IN std_ulogic;
        TX_TFT(0)_PAD : OUT std_ulogic;
        Pin_LaserEN2(0)_PAD : OUT std_ulogic;
        LED_slider_val_sent(0)_PAD : OUT std_ulogic;
        LED_slider_val_received(0)_PAD : OUT std_ulogic;
        LED_Measurement_running(0)_PAD : OUT std_ulogic;
        \emFile:mosi0(0)_PAD\ : OUT std_ulogic;
        \emFile:miso0(0)_PAD\ : IN std_ulogic;
        \emFile:sclk0(0)_PAD\ : OUT std_ulogic;
        \emFile:SPI0_CS(0)_PAD\ : OUT std_ulogic;
        Rx_PC(0)_PAD : IN std_ulogic;
        Tx_PC(0)_PAD : OUT std_ulogic;
        Pin_Relais2(0)_PAD : OUT std_ulogic;
        Pin_Relais1(0)_PAD : OUT std_ulogic;
        Pin_IRLaserEN(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END PSOC5_LamellaControlHofmann;

ARCHITECTURE __DEFAULT__ OF PSOC5_LamellaControlHofmann IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL LED_Measurement_running(0)__PA : bit;
    SIGNAL LED_slider_val_received(0)__PA : bit;
    SIGNAL LED_slider_val_sent(0)__PA : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(1,5,A)1";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(1,5,A)0";
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL Net_10 : bit;
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_217 : bit;
    ATTRIBUTE placement_force OF Net_217 : SIGNAL IS "U(1,3,A)3";
    SIGNAL Net_222 : bit;
    SIGNAL Net_222_SYNCOUT : bit;
    SIGNAL Net_292 : bit;
    SIGNAL Net_293 : bit;
    SIGNAL Net_346 : bit;
    SIGNAL Net_375 : bit;
    SIGNAL Net_378 : bit;
    SIGNAL Net_425 : bit;
    ATTRIBUTE placement_force OF Net_425 : SIGNAL IS "U(1,1,A)1";
    SIGNAL Net_430 : bit;
    SIGNAL Net_430_SYNCOUT : bit;
    SIGNAL Net_432 : bit;
    SIGNAL Pin_IRLaserEN(0)__PA : bit;
    SIGNAL Pin_LED(0)__PA : bit;
    SIGNAL Pin_LaserEN1(0)__PA : bit;
    SIGNAL Pin_LaserEN2(0)__PA : bit;
    SIGNAL Pin_PhotoDiode(0)__PA : bit;
    SIGNAL Pin_Relais1(0)__PA : bit;
    SIGNAL Pin_Relais2(0)__PA : bit;
    SIGNAL Pin_StepperCLK(0)__PA : bit;
    SIGNAL Pin_StepperDIR(0)__PA : bit;
    SIGNAL Pin_StepperEN(0)__PA : bit;
    SIGNAL Pin_StepperMS1(0)__PA : bit;
    SIGNAL Pin_StepperMS2(0)__PA : bit;
    SIGNAL Pin_StepperMS3(0)__PA : bit;
    SIGNAL Pin_StepperRES(0)__PA : bit;
    SIGNAL Pin_StepperSLEEP(0)__PA : bit;
    SIGNAL RX_TFT(0)__PA : bit;
    SIGNAL Rx_PC(0)__PA : bit;
    SIGNAL TX_TFT(0)__PA : bit;
    SIGNAL Tx_PC(0)__PA : bit;
    SIGNAL \\\Analog_Digital_Converter:Bypass(0)\\__PA\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_0\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_10\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_11\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_1\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_2\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_3\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_4\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_5\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_6\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_7\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_8\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_207_9\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_252\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_381\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_381_local\ : bit;
    SIGNAL \Analog_Digital_Converter:Net_385\ : bit;
    ATTRIBUTE global_signal OF \Analog_Digital_Converter:Net_385\ : SIGNAL IS true;
    SIGNAL \Analog_Digital_Converter:Net_385_local\ : bit;
    SIGNAL \PGA_Photo:Net_41\ : bit;
    SIGNAL \TIA_1:Net_60\ : bit;
    SIGNAL \Timer1:Net_261\ : bit;
    SIGNAL \Timer1:Net_57\ : bit;
    SIGNAL \UART_PC:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:counter_load_not\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \UART_PC:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:pollcount_0\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \UART_PC:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:pollcount_1\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \UART_PC:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \UART_PC:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_PC:BUART:rx_count_0\ : bit;
    SIGNAL \UART_PC:BUART:rx_count_1\ : bit;
    SIGNAL \UART_PC:BUART:rx_count_2\ : bit;
    SIGNAL \UART_PC:BUART:rx_count_3\ : bit;
    SIGNAL \UART_PC:BUART:rx_count_4\ : bit;
    SIGNAL \UART_PC:BUART:rx_count_5\ : bit;
    SIGNAL \UART_PC:BUART:rx_count_6\ : bit;
    SIGNAL \UART_PC:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \UART_PC:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_PC:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_PC:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_last\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \UART_PC:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_load_fifo\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \UART_PC:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_postpoll\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \UART_PC:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_state_0\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART_PC:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_state_2\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART_PC:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_state_3\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \UART_PC:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \UART_PC:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_status_3\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART_PC:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_status_4\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \UART_PC:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:rx_status_5\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \UART_PC:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:tx_bitclk\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \UART_PC:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_PC:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_PC:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART_PC:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_PC:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_PC:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_PC:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:tx_state_0\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \UART_PC:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:tx_state_1\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \UART_PC:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:tx_state_2\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \UART_PC:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:tx_status_0\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \UART_PC:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:tx_status_2\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \UART_PC:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_PC:BUART:txn\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \UART_PC:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_PC:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_PC:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_PC:Net_9_local\ : bit;
    SIGNAL \UART_TFT:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:counter_load_not\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \UART_TFT:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \UART_TFT:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_TFT:BUART:rx_count_0\ : bit;
    SIGNAL \UART_TFT:BUART:rx_count_1\ : bit;
    SIGNAL \UART_TFT:BUART:rx_count_2\ : bit;
    SIGNAL \UART_TFT:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_counter_load\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \UART_TFT:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_TFT:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_TFT:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_last\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \UART_TFT:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_load_fifo\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \UART_TFT:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_postpoll\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \UART_TFT:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_state_0\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \UART_TFT:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_state_2\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \UART_TFT:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_state_3\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \UART_TFT:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \UART_TFT:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_status_3\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \UART_TFT:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_status_4\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \UART_TFT:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:rx_status_5\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \UART_TFT:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:tx_bitclk\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \UART_TFT:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_TFT:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_TFT:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \UART_TFT:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_TFT:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_TFT:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_TFT:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:tx_state_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \UART_TFT:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:tx_state_1\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \UART_TFT:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:tx_state_2\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \UART_TFT:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:tx_status_0\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \UART_TFT:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:tx_status_2\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART_TFT:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_TFT:BUART:txn\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \UART_TFT:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_TFT:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_TFT:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_TFT:Net_9_local\ : bit;
    SIGNAL \emFile:Net_10\ : bit;
    ATTRIBUTE placement_force OF \emFile:Net_10\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \emFile:Net_16\ : bit;
    SIGNAL \emFile:Net_19\ : bit;
    ATTRIBUTE udbclken_assigned OF \emFile:Net_19\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \emFile:Net_19\ : SIGNAL IS true;
    SIGNAL \emFile:Net_19_local\ : bit;
    SIGNAL \emFile:Net_1\ : bit;
    ATTRIBUTE placement_force OF \emFile:Net_1\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \emFile:Net_22\ : bit;
    ATTRIBUTE placement_force OF \emFile:Net_22\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \emFile:SPI0:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:cnt_enable\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \emFile:SPI0:BSPIM:cnt_tc\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:count_0\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:count_1\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:count_2\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:count_3\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:count_4\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:count_5\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:count_6\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:ld_ident\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \emFile:SPI0:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:load_cond\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \emFile:SPI0:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:load_rx_data\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \emFile:SPI0:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:mosi_from_dp_reg\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \emFile:SPI0:BSPIM:mosi_hs_reg\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:mosi_hs_reg\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \emFile:SPI0:BSPIM:mosi_pre_reg\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:mosi_pre_reg\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \emFile:SPI0:BSPIM:mosi_pre_reg_split\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:mosi_pre_reg_split\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \emFile:SPI0:BSPIM:rx_status_4\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:rx_status_5\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:rx_status_6\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \emFile:SPI0:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:state_0\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \emFile:SPI0:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:state_1\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \emFile:SPI0:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:state_2\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \emFile:SPI0:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:tx_status_0\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \emFile:SPI0:BSPIM:tx_status_1\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:tx_status_2\ : bit;
    SIGNAL \emFile:SPI0:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \emFile:SPI0:BSPIM:tx_status_4\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \\\emFile:SPI0_CS(0)\\__PA\ : bit;
    SIGNAL \\\emFile:miso0(0)\\__PA\ : bit;
    SIGNAL \\\emFile:mosi0(0)\\__PA\ : bit;
    SIGNAL \\\emFile:sclk0(0)\\__PA\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(0,3,A)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__Pin_LED_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Pin_LED_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_1__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:mosi_pre_reg_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:mosi_pre_reg_split\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Pin_LED(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Pin_LED(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Pin_StepperCLK(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Pin_StepperCLK(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Pin_StepperDIR(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Pin_StepperDIR(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Pin_StepperEN(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Pin_StepperEN(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Pin_StepperSLEEP(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Pin_StepperSLEEP(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF Pin_StepperRES(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Pin_StepperRES(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF \Analog_Digital_Converter:Bypass(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \Analog_Digital_Converter:Bypass(0)\ : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Pin_StepperMS3(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Pin_StepperMS3(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Pin_StepperMS2(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Pin_StepperMS2(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Pin_StepperMS1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Pin_StepperMS1(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Pin_PhotoDiode(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Pin_PhotoDiode(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Pin_LaserEN1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Pin_LaserEN1(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF RX_TFT(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF RX_TFT(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF TX_TFT(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF TX_TFT(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF Pin_LaserEN2(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Pin_LaserEN2(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF LED_slider_val_sent(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF LED_slider_val_sent(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF LED_slider_val_received(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF LED_slider_val_received(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF LED_Measurement_running(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF LED_Measurement_running(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF \emFile:mosi0(0)\ : LABEL IS "iocell19";
    ATTRIBUTE Location OF \emFile:mosi0(0)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \emFile:miso0(0)\ : LABEL IS "iocell20";
    ATTRIBUTE Location OF \emFile:miso0(0)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \emFile:sclk0(0)\ : LABEL IS "iocell21";
    ATTRIBUTE Location OF \emFile:sclk0(0)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \emFile:SPI0_CS(0)\ : LABEL IS "iocell22";
    ATTRIBUTE Location OF \emFile:SPI0_CS(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Rx_PC(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Rx_PC(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Tx_PC(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Tx_PC(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Pin_Relais2(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Pin_Relais2(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF Pin_Relais1(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Pin_Relais1(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Pin_IRLaserEN(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Pin_IRLaserEN(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Net_217 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_217 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART_TFT:BUART:counter_load_not\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART_TFT:BUART:tx_status_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_TFT:BUART:tx_status_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_counter_load\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_postpoll\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_status_4\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_status_5\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:load_rx_data\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:load_rx_data\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \emFile:Net_10\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \emFile:Net_10\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:tx_status_0\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:tx_status_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:tx_status_4\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:tx_status_4\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:rx_status_6\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:rx_status_6\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_425 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_425 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:counter_load_not\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \UART_PC:BUART:counter_load_not\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:tx_status_0\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \UART_PC:BUART:tx_status_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:tx_status_2\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \UART_PC:BUART:tx_status_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF RX_TFT(0)_SYNC : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_counter_load\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_postpoll\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_postpoll\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_status_4\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_status_4\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_status_5\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_status_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \PGA_Photo:SC\ : LABEL IS "F(SC,1)";
    ATTRIBUTE Location OF \Analog_Digital_Converter:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \Analog_Digital_Converter:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE Location OF \TIA_1:SC\ : LABEL IS "F(SC,0)";
    ATTRIBUTE Location OF \UART_TFT:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \UART_TFT:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART_TFT:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_TFT:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART_TFT:BUART:sTX:TxSts\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_TFT:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \UART_TFT:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_TFT:BUART:sRX:RxSts\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF Interr_TFT : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \Timer1:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF Timer1_Function : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:BitCounter\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:TxStsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:TxStsReg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:RxStsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:RxStsReg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:sR8:Dp:u0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \UART_PC:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \UART_PC:BUART:sTX:TxSts\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \UART_PC:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \UART_PC:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \UART_PC:BUART:sRX:RxSts\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF Interr_PC : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:txn\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \UART_TFT:BUART:txn\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:tx_state_1\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \UART_TFT:BUART:tx_state_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:tx_state_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UART_TFT:BUART:tx_state_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:tx_state_2\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UART_TFT:BUART:tx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:tx_bitclk\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \UART_TFT:BUART:tx_bitclk\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UART_TFT:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_state_0\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_state_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_load_fifo\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_load_fifo\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_state_3\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_state_3\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_state_2\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_state_2\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_bitclk_enable\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_bitclk_enable\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell36";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell37";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_status_3\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_status_3\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_TFT:BUART:rx_last\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART_TFT:BUART:rx_last\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:state_2\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:state_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:state_1\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:state_0\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:state_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \emFile:Net_1\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \emFile:Net_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:mosi_hs_reg\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:mosi_hs_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:mosi_pre_reg\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:mosi_pre_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:load_cond\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:load_cond\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:mosi_from_dp_reg\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:mosi_from_dp_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:ld_ident\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:ld_ident\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:cnt_enable\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:cnt_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \emFile:Net_22\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \emFile:Net_22\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:txn\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \UART_PC:BUART:txn\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:tx_state_1\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \UART_PC:BUART:tx_state_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:tx_state_0\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \UART_PC:BUART:tx_state_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:tx_state_2\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \UART_PC:BUART:tx_state_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:tx_bitclk\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \UART_PC:BUART:tx_bitclk\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \UART_PC:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_state_0\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_load_fifo\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_load_fifo\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_state_3\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_state_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_state_2\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_bitclk_enable\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_bitclk_enable\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:pollcount_1\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \UART_PC:BUART:pollcount_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:pollcount_0\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \UART_PC:BUART:pollcount_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_status_3\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_status_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF Rx_PC(0)_SYNC : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_PC:BUART:rx_last\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \UART_PC:BUART:rx_last\ : LABEL IS "U(1,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \emFile:SPI0:BSPIM:mosi_pre_reg_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_1 * !main_2 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9) + (main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:mosi_pre_reg_split\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \emFile:SPI0:BSPIM:count_4\,
            main_5 => \emFile:SPI0:BSPIM:count_3\,
            main_6 => \emFile:SPI0:BSPIM:count_2\,
            main_7 => \emFile:SPI0:BSPIM:count_1\,
            main_8 => \emFile:SPI0:BSPIM:count_0\,
            main_9 => \emFile:SPI0:BSPIM:mosi_pre_reg\,
            main_10 => \emFile:SPI0:BSPIM:ld_ident\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \emFile:Net_19\,
            dclk_0 => \emFile:Net_19_local\,
            dclk_glb_1 => Net_10,
            dclk_1 => Net_10_local,
            aclk_glb_0 => \Analog_Digital_Converter:Net_385\,
            aclk_0 => \Analog_Digital_Converter:Net_385_local\,
            clk_a_dig_glb_0 => \Analog_Digital_Converter:Net_381\,
            clk_a_dig_0 => \Analog_Digital_Converter:Net_381_local\,
            dclk_glb_2 => \UART_PC:Net_9\,
            dclk_2 => \UART_PC:Net_9_local\,
            dclk_glb_3 => \UART_TFT:Net_9\,
            dclk_3 => \UART_TFT:Net_9_local\,
            dclk_glb_ff_1 => \ClockBlock.dclk_glb_ff_1__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    Pin_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_LED(0)__PA,
            oe => open,
            pad_in => Pin_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_StepperCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "81a10174-376f-426e-93e8-57ebaf85ed14",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_StepperCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_StepperCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_StepperCLK(0)__PA,
            oe => open,
            pad_in => Pin_StepperCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_StepperDIR:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bae06562-7db2-4932-be98-c6a5be678905",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_StepperDIR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_StepperDIR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_StepperDIR(0)__PA,
            oe => open,
            pad_in => Pin_StepperDIR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_StepperEN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5e6ca012-ffb3-44f6-90a9-2791e831073b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_StepperEN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_StepperEN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_StepperEN(0)__PA,
            oe => open,
            pad_in => Pin_StepperEN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_StepperSLEEP:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ad3ad0e3-7706-4eb3-81fd-2ef9cac94f94",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_StepperSLEEP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_StepperSLEEP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_StepperSLEEP(0)__PA,
            oe => open,
            pad_in => Pin_StepperSLEEP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_StepperRES:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e830f005-1b61-4bba-bf66-9281a2982c95",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_StepperRES(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_StepperRES",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_StepperRES(0)__PA,
            oe => open,
            pad_in => Pin_StepperRES(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Analog_Digital_Converter:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f054e4ba-f80c-4ab3-af86-8d1df73c35c0/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \Analog_Digital_Converter:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Analog_Digital_Converter:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\Analog_Digital_Converter:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_StepperMS3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "829709f4-c2ba-4f93-891a-0bd6bd988d29",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_StepperMS3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_StepperMS3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_StepperMS3(0)__PA,
            oe => open,
            pad_in => Pin_StepperMS3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_StepperMS2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9858b5b5-1b0d-4d23-a6cf-24c40d7a8e32",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_StepperMS2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_StepperMS2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_StepperMS2(0)__PA,
            oe => open,
            pad_in => Pin_StepperMS2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_StepperMS1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "998abfd1-08f8-4740-9d4a-386e9156a71c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_StepperMS1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_StepperMS1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_StepperMS1(0)__PA,
            oe => open,
            pad_in => Pin_StepperMS1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_PhotoDiode:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0f25962a-3781-4b10-a5eb-fea890748ead",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_PhotoDiode(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_PhotoDiode",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_PhotoDiode(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_LaserEN1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f687ad02-42e7-43f2-b51e-ac680901a23b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LaserEN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LaserEN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_LaserEN1(0)__PA,
            oe => open,
            pad_in => Pin_LaserEN1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RX_TFT:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RX_TFT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RX_TFT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RX_TFT(0)__PA,
            oe => open,
            fb => Net_222,
            pad_in => RX_TFT(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TX_TFT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TX_TFT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TX_TFT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TX_TFT(0)__PA,
            oe => open,
            pin_input => Net_217,
            pad_out => TX_TFT(0)_PAD,
            pad_in => TX_TFT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_LaserEN2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3f7e3963-2412-43c8-9736-ab41cca1e2bb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LaserEN2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LaserEN2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_LaserEN2(0)__PA,
            oe => open,
            pad_in => Pin_LaserEN2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_slider_val_sent:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "41d0d5dd-2c51-4390-8714-82b6ad6ec60f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_slider_val_sent(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_slider_val_sent",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_slider_val_sent(0)__PA,
            oe => open,
            pad_in => LED_slider_val_sent(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_slider_val_received:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6419aaf8-4bf7-4bf3-b869-b58d95207082",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_slider_val_received(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_slider_val_received",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_slider_val_received(0)__PA,
            oe => open,
            pad_in => LED_slider_val_received(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_Measurement_running:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b006665b-65b9-4093-8a98-9db8f6ef37eb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_Measurement_running(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_Measurement_running",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_Measurement_running(0)__PA,
            oe => open,
            pad_in => LED_Measurement_running(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile:mosi0\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ac3fc79b-d037-410a-85bf-25d6a39ccf23/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile:mosi0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile:mosi0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\emFile:mosi0(0)\\__PA\,
            oe => open,
            pin_input => \emFile:Net_10\,
            pad_out => \emFile:mosi0(0)_PAD\,
            pad_in => \emFile:mosi0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile:miso0\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ac3fc79b-d037-410a-85bf-25d6a39ccf23/1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile:miso0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile:miso0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\emFile:miso0(0)\\__PA\,
            oe => open,
            fb => \emFile:Net_16\,
            pad_in => \emFile:miso0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile:sclk0\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ac3fc79b-d037-410a-85bf-25d6a39ccf23/ae249072-87dc-41aa-9405-888517aefa28",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile:sclk0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile:sclk0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\emFile:sclk0(0)\\__PA\,
            oe => open,
            pin_input => \emFile:Net_22\,
            pad_out => \emFile:sclk0(0)_PAD\,
            pad_in => \emFile:sclk0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile:SPI0_CS\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ac3fc79b-d037-410a-85bf-25d6a39ccf23/6df85302-e45f-45fb-97de-4bdf3128e07b",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile:SPI0_CS(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile:SPI0_CS\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\emFile:SPI0_CS(0)\\__PA\,
            oe => open,
            pad_in => \emFile:SPI0_CS(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_PC:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c42fede7-eaaa-4a9e-9a25-86e7779b3623",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_PC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_PC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_PC(0)__PA,
            oe => open,
            fb => Net_430,
            pad_in => Rx_PC(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_PC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5751a580-bbcf-4ef4-a763-324176f4a678",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_PC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_PC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_PC(0)__PA,
            oe => open,
            pin_input => Net_425,
            pad_out => Tx_PC(0)_PAD,
            pad_in => Tx_PC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Relais2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ae43decc-2891-4a2a-9f9b-b7f4ad372708",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Relais2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Relais2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_Relais2(0)__PA,
            oe => open,
            pad_in => Pin_Relais2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Relais1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c9497229-d24d-4461-bde5-e975ef9d49d9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Relais1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Relais1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_Relais1(0)__PA,
            oe => open,
            pad_in => Pin_Relais1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_IRLaserEN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1bce2f42-5e84-44ef-9f8e-01302f009f64",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_IRLaserEN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_IRLaserEN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_IRLaserEN(0)__PA,
            oe => open,
            pad_in => Pin_IRLaserEN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_217:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_217,
            main_0 => \UART_TFT:BUART:txn\);

    \UART_TFT:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:counter_load_not\,
            main_0 => \UART_TFT:BUART:tx_state_1\,
            main_1 => \UART_TFT:BUART:tx_state_0\,
            main_2 => \UART_TFT:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_TFT:BUART:tx_state_2\);

    \UART_TFT:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:tx_status_0\,
            main_0 => \UART_TFT:BUART:tx_state_1\,
            main_1 => \UART_TFT:BUART:tx_state_0\,
            main_2 => \UART_TFT:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_TFT:BUART:tx_fifo_empty\,
            main_4 => \UART_TFT:BUART:tx_state_2\);

    \UART_TFT:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:tx_status_2\,
            main_0 => \UART_TFT:BUART:tx_fifo_notfull\);

    \UART_TFT:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_counter_load\,
            main_0 => \UART_TFT:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_TFT:BUART:rx_state_0\,
            main_2 => \UART_TFT:BUART:rx_state_3\,
            main_3 => \UART_TFT:BUART:rx_state_2\);

    \UART_TFT:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_postpoll\,
            main_0 => MODIN1_1,
            main_1 => MODIN1_0,
            main_2 => Net_222_SYNCOUT);

    \UART_TFT:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_status_4\,
            main_0 => \UART_TFT:BUART:rx_load_fifo\,
            main_1 => \UART_TFT:BUART:rx_fifofull\);

    \UART_TFT:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_status_5\,
            main_0 => \UART_TFT:BUART:rx_fifonotempty\,
            main_1 => \UART_TFT:BUART:rx_state_stop1_reg\);

    \emFile:SPI0:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:load_rx_data\,
            main_0 => \emFile:SPI0:BSPIM:count_4\,
            main_1 => \emFile:SPI0:BSPIM:count_3\,
            main_2 => \emFile:SPI0:BSPIM:count_2\,
            main_3 => \emFile:SPI0:BSPIM:count_1\,
            main_4 => \emFile:SPI0:BSPIM:count_0\);

    \emFile:Net_10\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * main_4) + (main_1 * !main_3 * main_4) + (!main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile:Net_10\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:Net_1\,
            main_4 => \emFile:SPI0:BSPIM:mosi_hs_reg\);

    \emFile:SPI0:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:tx_status_0\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\);

    \emFile:SPI0:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:tx_status_4\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\);

    \emFile:SPI0:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:rx_status_6\,
            main_0 => \emFile:SPI0:BSPIM:count_4\,
            main_1 => \emFile:SPI0:BSPIM:count_3\,
            main_2 => \emFile:SPI0:BSPIM:count_2\,
            main_3 => \emFile:SPI0:BSPIM:count_1\,
            main_4 => \emFile:SPI0:BSPIM:count_0\,
            main_5 => \emFile:SPI0:BSPIM:rx_status_4\);

    Net_425:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_425,
            main_0 => \UART_PC:BUART:txn\);

    \UART_PC:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:counter_load_not\,
            main_0 => \UART_PC:BUART:tx_state_1\,
            main_1 => \UART_PC:BUART:tx_state_0\,
            main_2 => \UART_PC:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_PC:BUART:tx_state_2\);

    \UART_PC:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:tx_status_0\,
            main_0 => \UART_PC:BUART:tx_state_1\,
            main_1 => \UART_PC:BUART:tx_state_0\,
            main_2 => \UART_PC:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_PC:BUART:tx_fifo_empty\,
            main_4 => \UART_PC:BUART:tx_state_2\);

    \UART_PC:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:tx_status_2\,
            main_0 => \UART_PC:BUART:tx_fifo_notfull\);

    RX_TFT(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_222,
            out => Net_222_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \UART_PC:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_counter_load\,
            main_0 => \UART_PC:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_PC:BUART:rx_state_0\,
            main_2 => \UART_PC:BUART:rx_state_3\,
            main_3 => \UART_PC:BUART:rx_state_2\);

    \UART_PC:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_postpoll\,
            main_0 => \UART_PC:BUART:pollcount_1\,
            main_1 => \UART_PC:BUART:pollcount_0\,
            main_2 => Net_430_SYNCOUT);

    \UART_PC:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_status_4\,
            main_0 => \UART_PC:BUART:rx_load_fifo\,
            main_1 => \UART_PC:BUART:rx_fifofull\);

    \UART_PC:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_status_5\,
            main_0 => \UART_PC:BUART:rx_fifonotempty\,
            main_1 => \UART_PC:BUART:rx_state_stop1_reg\);

    \PGA_Photo:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \PGA_Photo:Net_41\);

    \Analog_Digital_Converter:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_375,
            clock => ClockBlock_BUS_CLK);

    \Analog_Digital_Converter:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_0__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_0__sig\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \Analog_Digital_Converter:Net_252\,
            next => Net_378,
            data_out_udb_11 => \Analog_Digital_Converter:Net_207_11\,
            data_out_udb_10 => \Analog_Digital_Converter:Net_207_10\,
            data_out_udb_9 => \Analog_Digital_Converter:Net_207_9\,
            data_out_udb_8 => \Analog_Digital_Converter:Net_207_8\,
            data_out_udb_7 => \Analog_Digital_Converter:Net_207_7\,
            data_out_udb_6 => \Analog_Digital_Converter:Net_207_6\,
            data_out_udb_5 => \Analog_Digital_Converter:Net_207_5\,
            data_out_udb_4 => \Analog_Digital_Converter:Net_207_4\,
            data_out_udb_3 => \Analog_Digital_Converter:Net_207_3\,
            data_out_udb_2 => \Analog_Digital_Converter:Net_207_2\,
            data_out_udb_1 => \Analog_Digital_Converter:Net_207_1\,
            data_out_udb_0 => \Analog_Digital_Converter:Net_207_0\,
            eof_udb => Net_375);

    \TIA_1:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \TIA_1:Net_60\);

    \UART_TFT:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_292,
            clock => ClockBlock_BUS_CLK);

    \UART_TFT:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_293,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \UART_TFT:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_TFT:Net_9\,
            cs_addr_2 => \UART_TFT:BUART:tx_state_1\,
            cs_addr_1 => \UART_TFT:BUART:tx_state_0\,
            cs_addr_0 => \UART_TFT:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_TFT:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_TFT:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_TFT:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_TFT:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_TFT:Net_9\,
            cs_addr_0 => \UART_TFT:BUART:counter_load_not\,
            ce0_reg => \UART_TFT:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_TFT:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_TFT:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_TFT:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_TFT:BUART:tx_fifo_notfull\,
            status_2 => \UART_TFT:BUART:tx_status_2\,
            status_1 => \UART_TFT:BUART:tx_fifo_empty\,
            status_0 => \UART_TFT:BUART:tx_status_0\,
            interrupt => Net_292);

    \UART_TFT:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_TFT:Net_9\,
            cs_addr_2 => \UART_TFT:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_TFT:BUART:rx_state_0\,
            cs_addr_0 => \UART_TFT:BUART:rx_bitclk_enable\,
            route_si => \UART_TFT:BUART:rx_postpoll\,
            f0_load => \UART_TFT:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_TFT:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_TFT:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_TFT:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_TFT:Net_9\,
            reset => open,
            load => \UART_TFT:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \UART_TFT:BUART:rx_count_2\,
            count_1 => \UART_TFT:BUART:rx_count_1\,
            count_0 => \UART_TFT:BUART:rx_count_0\,
            tc => \UART_TFT:BUART:rx_count7_tc\);

    \UART_TFT:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_TFT:Net_9\,
            status_6 => open,
            status_5 => \UART_TFT:BUART:rx_status_5\,
            status_4 => \UART_TFT:BUART:rx_status_4\,
            status_3 => \UART_TFT:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_293);

    Interr_TFT:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_293,
            clock => ClockBlock_BUS_CLK);

    \Timer1:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_346,
            cmp => \Timer1:Net_261\,
            irq => \Timer1:Net_57\);

    Timer1_Function:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_346,
            clock => ClockBlock_BUS_CLK);

    \emFile:SPI0:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile:Net_19\,
            load => open,
            enable => \emFile:SPI0:BSPIM:cnt_enable\,
            count_6 => \emFile:SPI0:BSPIM:count_6\,
            count_5 => \emFile:SPI0:BSPIM:count_5\,
            count_4 => \emFile:SPI0:BSPIM:count_4\,
            count_3 => \emFile:SPI0:BSPIM:count_3\,
            count_2 => \emFile:SPI0:BSPIM:count_2\,
            count_1 => \emFile:SPI0:BSPIM:count_1\,
            count_0 => \emFile:SPI0:BSPIM:count_0\,
            tc => \emFile:SPI0:BSPIM:cnt_tc\);

    \emFile:SPI0:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile:Net_19\,
            status_6 => open,
            status_5 => open,
            status_4 => \emFile:SPI0:BSPIM:tx_status_4\,
            status_3 => \emFile:SPI0:BSPIM:load_rx_data\,
            status_2 => \emFile:SPI0:BSPIM:tx_status_2\,
            status_1 => \emFile:SPI0:BSPIM:tx_status_1\,
            status_0 => \emFile:SPI0:BSPIM:tx_status_0\);

    \emFile:SPI0:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile:Net_19\,
            status_6 => \emFile:SPI0:BSPIM:rx_status_6\,
            status_5 => \emFile:SPI0:BSPIM:rx_status_5\,
            status_4 => \emFile:SPI0:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \emFile:SPI0:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile:Net_19\,
            cs_addr_2 => \emFile:SPI0:BSPIM:state_2\,
            cs_addr_1 => \emFile:SPI0:BSPIM:state_1\,
            cs_addr_0 => \emFile:SPI0:BSPIM:state_0\,
            route_si => \emFile:Net_16\,
            f1_load => \emFile:SPI0:BSPIM:load_rx_data\,
            so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \UART_PC:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_PC:Net_9\,
            cs_addr_2 => \UART_PC:BUART:tx_state_1\,
            cs_addr_1 => \UART_PC:BUART:tx_state_0\,
            cs_addr_0 => \UART_PC:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_PC:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_PC:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_PC:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_PC:Net_9\,
            cs_addr_0 => \UART_PC:BUART:counter_load_not\,
            ce0_reg => \UART_PC:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_PC:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_PC:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_PC:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_PC:BUART:tx_fifo_notfull\,
            status_2 => \UART_PC:BUART:tx_status_2\,
            status_1 => \UART_PC:BUART:tx_fifo_empty\,
            status_0 => \UART_PC:BUART:tx_status_0\);

    \UART_PC:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_PC:Net_9\,
            cs_addr_2 => \UART_PC:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_PC:BUART:rx_state_0\,
            cs_addr_0 => \UART_PC:BUART:rx_bitclk_enable\,
            route_si => \UART_PC:BUART:rx_postpoll\,
            f0_load => \UART_PC:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_PC:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_PC:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_PC:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_PC:Net_9\,
            reset => open,
            load => \UART_PC:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_PC:BUART:rx_count_6\,
            count_5 => \UART_PC:BUART:rx_count_5\,
            count_4 => \UART_PC:BUART:rx_count_4\,
            count_3 => \UART_PC:BUART:rx_count_3\,
            count_2 => \UART_PC:BUART:rx_count_2\,
            count_1 => \UART_PC:BUART:rx_count_1\,
            count_0 => \UART_PC:BUART:rx_count_0\,
            tc => \UART_PC:BUART:rx_count7_tc\);

    \UART_PC:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_PC:Net_9\,
            status_6 => open,
            status_5 => \UART_PC:BUART:rx_status_5\,
            status_4 => \UART_PC:BUART:rx_status_4\,
            status_3 => \UART_PC:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_432);

    Interr_PC:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_432,
            clock => ClockBlock_BUS_CLK);

    \UART_TFT:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:txn\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:txn\,
            main_1 => \UART_TFT:BUART:tx_state_1\,
            main_2 => \UART_TFT:BUART:tx_state_0\,
            main_3 => \UART_TFT:BUART:tx_shift_out\,
            main_4 => \UART_TFT:BUART:tx_state_2\,
            main_5 => \UART_TFT:BUART:tx_counter_dp\,
            main_6 => \UART_TFT:BUART:tx_bitclk\);

    \UART_TFT:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:tx_state_1\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:tx_state_1\,
            main_1 => \UART_TFT:BUART:tx_state_0\,
            main_2 => \UART_TFT:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_TFT:BUART:tx_state_2\,
            main_4 => \UART_TFT:BUART:tx_counter_dp\,
            main_5 => \UART_TFT:BUART:tx_bitclk\);

    \UART_TFT:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:tx_state_0\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:tx_state_1\,
            main_1 => \UART_TFT:BUART:tx_state_0\,
            main_2 => \UART_TFT:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_TFT:BUART:tx_fifo_empty\,
            main_4 => \UART_TFT:BUART:tx_state_2\,
            main_5 => \UART_TFT:BUART:tx_bitclk\);

    \UART_TFT:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:tx_state_2\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:tx_state_1\,
            main_1 => \UART_TFT:BUART:tx_state_0\,
            main_2 => \UART_TFT:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_TFT:BUART:tx_state_2\,
            main_4 => \UART_TFT:BUART:tx_counter_dp\,
            main_5 => \UART_TFT:BUART:tx_bitclk\);

    \UART_TFT:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:tx_bitclk\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:tx_state_1\,
            main_1 => \UART_TFT:BUART:tx_state_0\,
            main_2 => \UART_TFT:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_TFT:BUART:tx_state_2\);

    \UART_TFT:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_TFT:Net_9\);

    \UART_TFT:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_state_0\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_TFT:BUART:rx_state_0\,
            main_2 => \UART_TFT:BUART:rx_bitclk_enable\,
            main_3 => \UART_TFT:BUART:rx_state_3\,
            main_4 => \UART_TFT:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN1_0,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4,
            main_10 => Net_222_SYNCOUT);

    \UART_TFT:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_load_fifo\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_TFT:BUART:rx_state_0\,
            main_2 => \UART_TFT:BUART:rx_bitclk_enable\,
            main_3 => \UART_TFT:BUART:rx_state_3\,
            main_4 => \UART_TFT:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_TFT:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_state_3\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_TFT:BUART:rx_state_0\,
            main_2 => \UART_TFT:BUART:rx_bitclk_enable\,
            main_3 => \UART_TFT:BUART:rx_state_3\,
            main_4 => \UART_TFT:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_TFT:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_state_2\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_TFT:BUART:rx_state_0\,
            main_2 => \UART_TFT:BUART:rx_bitclk_enable\,
            main_3 => \UART_TFT:BUART:rx_state_3\,
            main_4 => \UART_TFT:BUART:rx_state_2\,
            main_5 => \UART_TFT:BUART:rx_last\,
            main_6 => MODIN4_6,
            main_7 => MODIN4_5,
            main_8 => MODIN4_4,
            main_9 => Net_222_SYNCOUT);

    \UART_TFT:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_bitclk_enable\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:rx_count_2\,
            main_1 => \UART_TFT:BUART:rx_count_1\,
            main_2 => \UART_TFT:BUART:rx_count_0\);

    \UART_TFT:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_TFT:BUART:rx_state_0\,
            main_2 => \UART_TFT:BUART:rx_state_3\,
            main_3 => \UART_TFT:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:rx_count_2\,
            main_1 => \UART_TFT:BUART:rx_count_1\,
            main_2 => MODIN1_1,
            main_3 => MODIN1_0,
            main_4 => Net_222_SYNCOUT);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:rx_count_2\,
            main_1 => \UART_TFT:BUART:rx_count_1\,
            main_2 => MODIN1_0,
            main_3 => Net_222_SYNCOUT);

    \UART_TFT:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_status_3\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => \UART_TFT:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_TFT:BUART:rx_state_0\,
            main_2 => \UART_TFT:BUART:rx_bitclk_enable\,
            main_3 => \UART_TFT:BUART:rx_state_3\,
            main_4 => \UART_TFT:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN1_0,
            main_7 => Net_222_SYNCOUT);

    \UART_TFT:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_TFT:BUART:rx_last\,
            clock_0 => \UART_TFT:Net_9\,
            main_0 => Net_222_SYNCOUT);

    \emFile:SPI0:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:state_2\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:SPI0:BSPIM:count_4\,
            main_4 => \emFile:SPI0:BSPIM:count_3\,
            main_5 => \emFile:SPI0:BSPIM:count_2\,
            main_6 => \emFile:SPI0:BSPIM:count_1\,
            main_7 => \emFile:SPI0:BSPIM:count_0\,
            main_8 => \emFile:SPI0:BSPIM:tx_status_1\,
            main_9 => \emFile:SPI0:BSPIM:ld_ident\);

    \emFile:SPI0:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:state_1\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:SPI0:BSPIM:count_4\,
            main_4 => \emFile:SPI0:BSPIM:count_3\,
            main_5 => \emFile:SPI0:BSPIM:count_2\,
            main_6 => \emFile:SPI0:BSPIM:count_1\,
            main_7 => \emFile:SPI0:BSPIM:count_0\,
            main_8 => \emFile:SPI0:BSPIM:tx_status_1\,
            main_9 => \emFile:SPI0:BSPIM:ld_ident\);

    \emFile:SPI0:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * main_8) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:state_0\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:SPI0:BSPIM:count_4\,
            main_4 => \emFile:SPI0:BSPIM:count_3\,
            main_5 => \emFile:SPI0:BSPIM:count_2\,
            main_6 => \emFile:SPI0:BSPIM:count_1\,
            main_7 => \emFile:SPI0:BSPIM:count_0\,
            main_8 => \emFile:SPI0:BSPIM:tx_status_1\,
            main_9 => \emFile:SPI0:BSPIM:ld_ident\);

    \emFile:Net_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_2 * !main_3) + (main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:Net_1\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:Net_1\);

    \emFile:SPI0:BSPIM:mosi_hs_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_5) + (main_0 * main_1 * main_2 * main_3) + (!main_1 * main_4) + (!main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:mosi_hs_reg\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \emFile:SPI0:BSPIM:mosi_hs_reg\,
            main_5 => \emFile:SPI0:BSPIM:mosi_from_dp_reg\);

    \emFile:SPI0:BSPIM:mosi_pre_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:mosi_pre_reg\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:mosi_pre_reg_split\,
            main_1 => \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\);

    \emFile:SPI0:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:load_cond\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:SPI0:BSPIM:count_4\,
            main_4 => \emFile:SPI0:BSPIM:count_3\,
            main_5 => \emFile:SPI0:BSPIM:count_2\,
            main_6 => \emFile:SPI0:BSPIM:count_1\,
            main_7 => \emFile:SPI0:BSPIM:count_0\,
            main_8 => \emFile:SPI0:BSPIM:load_cond\);

    \emFile:SPI0:BSPIM:mosi_from_dp_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:mosi_from_dp_reg\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:mosi_from_dp\);

    \emFile:SPI0:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:ld_ident\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:SPI0:BSPIM:count_4\,
            main_4 => \emFile:SPI0:BSPIM:count_3\,
            main_5 => \emFile:SPI0:BSPIM:count_2\,
            main_6 => \emFile:SPI0:BSPIM:count_1\,
            main_7 => \emFile:SPI0:BSPIM:count_0\,
            main_8 => \emFile:SPI0:BSPIM:ld_ident\);

    \emFile:SPI0:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:cnt_enable\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:SPI0:BSPIM:cnt_enable\);

    \emFile:Net_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile:Net_22\,
            clock_0 => \emFile:Net_19\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:Net_22\);

    \UART_PC:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:txn\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:txn\,
            main_1 => \UART_PC:BUART:tx_state_1\,
            main_2 => \UART_PC:BUART:tx_state_0\,
            main_3 => \UART_PC:BUART:tx_shift_out\,
            main_4 => \UART_PC:BUART:tx_state_2\,
            main_5 => \UART_PC:BUART:tx_counter_dp\,
            main_6 => \UART_PC:BUART:tx_bitclk\);

    \UART_PC:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:tx_state_1\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:tx_state_1\,
            main_1 => \UART_PC:BUART:tx_state_0\,
            main_2 => \UART_PC:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_PC:BUART:tx_state_2\,
            main_4 => \UART_PC:BUART:tx_counter_dp\,
            main_5 => \UART_PC:BUART:tx_bitclk\);

    \UART_PC:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:tx_state_0\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:tx_state_1\,
            main_1 => \UART_PC:BUART:tx_state_0\,
            main_2 => \UART_PC:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_PC:BUART:tx_fifo_empty\,
            main_4 => \UART_PC:BUART:tx_state_2\,
            main_5 => \UART_PC:BUART:tx_bitclk\);

    \UART_PC:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:tx_state_2\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:tx_state_1\,
            main_1 => \UART_PC:BUART:tx_state_0\,
            main_2 => \UART_PC:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_PC:BUART:tx_state_2\,
            main_4 => \UART_PC:BUART:tx_counter_dp\,
            main_5 => \UART_PC:BUART:tx_bitclk\);

    \UART_PC:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:tx_bitclk\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:tx_state_1\,
            main_1 => \UART_PC:BUART:tx_state_0\,
            main_2 => \UART_PC:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_PC:BUART:tx_state_2\);

    \UART_PC:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_PC:Net_9\);

    \UART_PC:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_state_0\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_PC:BUART:rx_state_0\,
            main_2 => \UART_PC:BUART:rx_bitclk_enable\,
            main_3 => \UART_PC:BUART:rx_state_3\,
            main_4 => \UART_PC:BUART:rx_state_2\,
            main_5 => \UART_PC:BUART:rx_count_6\,
            main_6 => \UART_PC:BUART:rx_count_5\,
            main_7 => \UART_PC:BUART:rx_count_4\,
            main_8 => \UART_PC:BUART:pollcount_1\,
            main_9 => \UART_PC:BUART:pollcount_0\,
            main_10 => Net_430_SYNCOUT);

    \UART_PC:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_load_fifo\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_PC:BUART:rx_state_0\,
            main_2 => \UART_PC:BUART:rx_bitclk_enable\,
            main_3 => \UART_PC:BUART:rx_state_3\,
            main_4 => \UART_PC:BUART:rx_state_2\,
            main_5 => \UART_PC:BUART:rx_count_6\,
            main_6 => \UART_PC:BUART:rx_count_5\,
            main_7 => \UART_PC:BUART:rx_count_4\);

    \UART_PC:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_state_3\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_PC:BUART:rx_state_0\,
            main_2 => \UART_PC:BUART:rx_bitclk_enable\,
            main_3 => \UART_PC:BUART:rx_state_3\,
            main_4 => \UART_PC:BUART:rx_state_2\,
            main_5 => \UART_PC:BUART:rx_count_6\,
            main_6 => \UART_PC:BUART:rx_count_5\,
            main_7 => \UART_PC:BUART:rx_count_4\);

    \UART_PC:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_state_2\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_PC:BUART:rx_state_0\,
            main_2 => \UART_PC:BUART:rx_bitclk_enable\,
            main_3 => \UART_PC:BUART:rx_state_3\,
            main_4 => \UART_PC:BUART:rx_state_2\,
            main_5 => \UART_PC:BUART:rx_count_6\,
            main_6 => \UART_PC:BUART:rx_count_5\,
            main_7 => \UART_PC:BUART:rx_count_4\,
            main_8 => \UART_PC:BUART:rx_last\,
            main_9 => Net_430_SYNCOUT);

    \UART_PC:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_bitclk_enable\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:rx_count_2\,
            main_1 => \UART_PC:BUART:rx_count_1\,
            main_2 => \UART_PC:BUART:rx_count_0\);

    \UART_PC:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_PC:BUART:rx_state_0\,
            main_2 => \UART_PC:BUART:rx_state_3\,
            main_3 => \UART_PC:BUART:rx_state_2\);

    \UART_PC:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:pollcount_1\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:rx_count_2\,
            main_1 => \UART_PC:BUART:rx_count_1\,
            main_2 => \UART_PC:BUART:pollcount_1\,
            main_3 => \UART_PC:BUART:pollcount_0\,
            main_4 => Net_430_SYNCOUT);

    \UART_PC:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:pollcount_0\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:rx_count_2\,
            main_1 => \UART_PC:BUART:rx_count_1\,
            main_2 => \UART_PC:BUART:pollcount_0\,
            main_3 => Net_430_SYNCOUT);

    \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_0 * !main_2) + (!main_0 * !main_8) + (main_0 * !main_1 * main_2) + (main_0 * !main_3) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\,
            main_0 => \emFile:SPI0:BSPIM:state_2\,
            main_1 => \emFile:SPI0:BSPIM:state_1\,
            main_2 => \emFile:SPI0:BSPIM:state_0\,
            main_3 => \emFile:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \emFile:SPI0:BSPIM:count_4\,
            main_5 => \emFile:SPI0:BSPIM:count_3\,
            main_6 => \emFile:SPI0:BSPIM:count_2\,
            main_7 => \emFile:SPI0:BSPIM:count_0\,
            main_8 => \emFile:SPI0:BSPIM:mosi_pre_reg\,
            main_9 => \emFile:SPI0:BSPIM:ld_ident\);

    \UART_PC:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_status_3\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => \UART_PC:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_PC:BUART:rx_state_0\,
            main_2 => \UART_PC:BUART:rx_bitclk_enable\,
            main_3 => \UART_PC:BUART:rx_state_3\,
            main_4 => \UART_PC:BUART:rx_state_2\,
            main_5 => \UART_PC:BUART:pollcount_1\,
            main_6 => \UART_PC:BUART:pollcount_0\,
            main_7 => Net_430_SYNCOUT);

    Rx_PC(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_430,
            out => Net_430_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \UART_PC:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_PC:BUART:rx_last\,
            clock_0 => \UART_PC:Net_9\,
            main_0 => Net_430_SYNCOUT);

END __DEFAULT__;
