
Szeloba.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073f0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002b74  080074b0  080074b0  000174b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a024  0800a024  00020194  2**0
                  CONTENTS
  4 .ARM          00000008  0800a024  0800a024  0001a024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a02c  0800a02c  00020194  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a02c  0800a02c  0001a02c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a030  0800a030  0001a030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000194  20000000  0800a034  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000754  20000194  0800a1c8  00020194  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008e8  0800a1c8  000208e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020194  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001440d  00000000  00000000  000201bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003154  00000000  00000000  000345c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001168  00000000  00000000  00037720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001000  00000000  00000000  00038888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001737b  00000000  00000000  00039888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016d89  00000000  00000000  00050c03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086f77  00000000  00000000  0006798c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ee903  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004188  00000000  00000000  000ee954  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000194 	.word	0x20000194
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007498 	.word	0x08007498

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000198 	.word	0x20000198
 8000104:	08007498 	.word	0x08007498

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f834 	bl	80004b4 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_lmul>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	46ce      	mov	lr, r9
 800045c:	4647      	mov	r7, r8
 800045e:	b580      	push	{r7, lr}
 8000460:	0007      	movs	r7, r0
 8000462:	4699      	mov	r9, r3
 8000464:	0c3b      	lsrs	r3, r7, #16
 8000466:	469c      	mov	ip, r3
 8000468:	0413      	lsls	r3, r2, #16
 800046a:	0c1b      	lsrs	r3, r3, #16
 800046c:	001d      	movs	r5, r3
 800046e:	000e      	movs	r6, r1
 8000470:	4661      	mov	r1, ip
 8000472:	0400      	lsls	r0, r0, #16
 8000474:	0c14      	lsrs	r4, r2, #16
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	4345      	muls	r5, r0
 800047a:	434b      	muls	r3, r1
 800047c:	4360      	muls	r0, r4
 800047e:	4361      	muls	r1, r4
 8000480:	18c0      	adds	r0, r0, r3
 8000482:	0c2c      	lsrs	r4, r5, #16
 8000484:	1820      	adds	r0, r4, r0
 8000486:	468c      	mov	ip, r1
 8000488:	4283      	cmp	r3, r0
 800048a:	d903      	bls.n	8000494 <__aeabi_lmul+0x3c>
 800048c:	2380      	movs	r3, #128	; 0x80
 800048e:	025b      	lsls	r3, r3, #9
 8000490:	4698      	mov	r8, r3
 8000492:	44c4      	add	ip, r8
 8000494:	4649      	mov	r1, r9
 8000496:	4379      	muls	r1, r7
 8000498:	4372      	muls	r2, r6
 800049a:	0c03      	lsrs	r3, r0, #16
 800049c:	4463      	add	r3, ip
 800049e:	042d      	lsls	r5, r5, #16
 80004a0:	0c2d      	lsrs	r5, r5, #16
 80004a2:	18c9      	adds	r1, r1, r3
 80004a4:	0400      	lsls	r0, r0, #16
 80004a6:	1940      	adds	r0, r0, r5
 80004a8:	1889      	adds	r1, r1, r2
 80004aa:	bcc0      	pop	{r6, r7}
 80004ac:	46b9      	mov	r9, r7
 80004ae:	46b0      	mov	r8, r6
 80004b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__udivmoddi4>:
 80004b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b6:	4657      	mov	r7, sl
 80004b8:	464e      	mov	r6, r9
 80004ba:	4645      	mov	r5, r8
 80004bc:	46de      	mov	lr, fp
 80004be:	b5e0      	push	{r5, r6, r7, lr}
 80004c0:	0004      	movs	r4, r0
 80004c2:	000d      	movs	r5, r1
 80004c4:	4692      	mov	sl, r2
 80004c6:	4699      	mov	r9, r3
 80004c8:	b083      	sub	sp, #12
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d830      	bhi.n	8000530 <__udivmoddi4+0x7c>
 80004ce:	d02d      	beq.n	800052c <__udivmoddi4+0x78>
 80004d0:	4649      	mov	r1, r9
 80004d2:	4650      	mov	r0, sl
 80004d4:	f000 f8ba 	bl	800064c <__clzdi2>
 80004d8:	0029      	movs	r1, r5
 80004da:	0006      	movs	r6, r0
 80004dc:	0020      	movs	r0, r4
 80004de:	f000 f8b5 	bl	800064c <__clzdi2>
 80004e2:	1a33      	subs	r3, r6, r0
 80004e4:	4698      	mov	r8, r3
 80004e6:	3b20      	subs	r3, #32
 80004e8:	469b      	mov	fp, r3
 80004ea:	d433      	bmi.n	8000554 <__udivmoddi4+0xa0>
 80004ec:	465a      	mov	r2, fp
 80004ee:	4653      	mov	r3, sl
 80004f0:	4093      	lsls	r3, r2
 80004f2:	4642      	mov	r2, r8
 80004f4:	001f      	movs	r7, r3
 80004f6:	4653      	mov	r3, sl
 80004f8:	4093      	lsls	r3, r2
 80004fa:	001e      	movs	r6, r3
 80004fc:	42af      	cmp	r7, r5
 80004fe:	d83a      	bhi.n	8000576 <__udivmoddi4+0xc2>
 8000500:	42af      	cmp	r7, r5
 8000502:	d100      	bne.n	8000506 <__udivmoddi4+0x52>
 8000504:	e078      	b.n	80005f8 <__udivmoddi4+0x144>
 8000506:	465b      	mov	r3, fp
 8000508:	1ba4      	subs	r4, r4, r6
 800050a:	41bd      	sbcs	r5, r7
 800050c:	2b00      	cmp	r3, #0
 800050e:	da00      	bge.n	8000512 <__udivmoddi4+0x5e>
 8000510:	e075      	b.n	80005fe <__udivmoddi4+0x14a>
 8000512:	2200      	movs	r2, #0
 8000514:	2300      	movs	r3, #0
 8000516:	9200      	str	r2, [sp, #0]
 8000518:	9301      	str	r3, [sp, #4]
 800051a:	2301      	movs	r3, #1
 800051c:	465a      	mov	r2, fp
 800051e:	4093      	lsls	r3, r2
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	2301      	movs	r3, #1
 8000524:	4642      	mov	r2, r8
 8000526:	4093      	lsls	r3, r2
 8000528:	9300      	str	r3, [sp, #0]
 800052a:	e028      	b.n	800057e <__udivmoddi4+0xca>
 800052c:	4282      	cmp	r2, r0
 800052e:	d9cf      	bls.n	80004d0 <__udivmoddi4+0x1c>
 8000530:	2200      	movs	r2, #0
 8000532:	2300      	movs	r3, #0
 8000534:	9200      	str	r2, [sp, #0]
 8000536:	9301      	str	r3, [sp, #4]
 8000538:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <__udivmoddi4+0x8e>
 800053e:	601c      	str	r4, [r3, #0]
 8000540:	605d      	str	r5, [r3, #4]
 8000542:	9800      	ldr	r0, [sp, #0]
 8000544:	9901      	ldr	r1, [sp, #4]
 8000546:	b003      	add	sp, #12
 8000548:	bcf0      	pop	{r4, r5, r6, r7}
 800054a:	46bb      	mov	fp, r7
 800054c:	46b2      	mov	sl, r6
 800054e:	46a9      	mov	r9, r5
 8000550:	46a0      	mov	r8, r4
 8000552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000554:	4642      	mov	r2, r8
 8000556:	2320      	movs	r3, #32
 8000558:	1a9b      	subs	r3, r3, r2
 800055a:	4652      	mov	r2, sl
 800055c:	40da      	lsrs	r2, r3
 800055e:	4641      	mov	r1, r8
 8000560:	0013      	movs	r3, r2
 8000562:	464a      	mov	r2, r9
 8000564:	408a      	lsls	r2, r1
 8000566:	0017      	movs	r7, r2
 8000568:	4642      	mov	r2, r8
 800056a:	431f      	orrs	r7, r3
 800056c:	4653      	mov	r3, sl
 800056e:	4093      	lsls	r3, r2
 8000570:	001e      	movs	r6, r3
 8000572:	42af      	cmp	r7, r5
 8000574:	d9c4      	bls.n	8000500 <__udivmoddi4+0x4c>
 8000576:	2200      	movs	r2, #0
 8000578:	2300      	movs	r3, #0
 800057a:	9200      	str	r2, [sp, #0]
 800057c:	9301      	str	r3, [sp, #4]
 800057e:	4643      	mov	r3, r8
 8000580:	2b00      	cmp	r3, #0
 8000582:	d0d9      	beq.n	8000538 <__udivmoddi4+0x84>
 8000584:	07fb      	lsls	r3, r7, #31
 8000586:	0872      	lsrs	r2, r6, #1
 8000588:	431a      	orrs	r2, r3
 800058a:	4646      	mov	r6, r8
 800058c:	087b      	lsrs	r3, r7, #1
 800058e:	e00e      	b.n	80005ae <__udivmoddi4+0xfa>
 8000590:	42ab      	cmp	r3, r5
 8000592:	d101      	bne.n	8000598 <__udivmoddi4+0xe4>
 8000594:	42a2      	cmp	r2, r4
 8000596:	d80c      	bhi.n	80005b2 <__udivmoddi4+0xfe>
 8000598:	1aa4      	subs	r4, r4, r2
 800059a:	419d      	sbcs	r5, r3
 800059c:	2001      	movs	r0, #1
 800059e:	1924      	adds	r4, r4, r4
 80005a0:	416d      	adcs	r5, r5
 80005a2:	2100      	movs	r1, #0
 80005a4:	3e01      	subs	r6, #1
 80005a6:	1824      	adds	r4, r4, r0
 80005a8:	414d      	adcs	r5, r1
 80005aa:	2e00      	cmp	r6, #0
 80005ac:	d006      	beq.n	80005bc <__udivmoddi4+0x108>
 80005ae:	42ab      	cmp	r3, r5
 80005b0:	d9ee      	bls.n	8000590 <__udivmoddi4+0xdc>
 80005b2:	3e01      	subs	r6, #1
 80005b4:	1924      	adds	r4, r4, r4
 80005b6:	416d      	adcs	r5, r5
 80005b8:	2e00      	cmp	r6, #0
 80005ba:	d1f8      	bne.n	80005ae <__udivmoddi4+0xfa>
 80005bc:	9800      	ldr	r0, [sp, #0]
 80005be:	9901      	ldr	r1, [sp, #4]
 80005c0:	465b      	mov	r3, fp
 80005c2:	1900      	adds	r0, r0, r4
 80005c4:	4169      	adcs	r1, r5
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	db24      	blt.n	8000614 <__udivmoddi4+0x160>
 80005ca:	002b      	movs	r3, r5
 80005cc:	465a      	mov	r2, fp
 80005ce:	4644      	mov	r4, r8
 80005d0:	40d3      	lsrs	r3, r2
 80005d2:	002a      	movs	r2, r5
 80005d4:	40e2      	lsrs	r2, r4
 80005d6:	001c      	movs	r4, r3
 80005d8:	465b      	mov	r3, fp
 80005da:	0015      	movs	r5, r2
 80005dc:	2b00      	cmp	r3, #0
 80005de:	db2a      	blt.n	8000636 <__udivmoddi4+0x182>
 80005e0:	0026      	movs	r6, r4
 80005e2:	409e      	lsls	r6, r3
 80005e4:	0033      	movs	r3, r6
 80005e6:	0026      	movs	r6, r4
 80005e8:	4647      	mov	r7, r8
 80005ea:	40be      	lsls	r6, r7
 80005ec:	0032      	movs	r2, r6
 80005ee:	1a80      	subs	r0, r0, r2
 80005f0:	4199      	sbcs	r1, r3
 80005f2:	9000      	str	r0, [sp, #0]
 80005f4:	9101      	str	r1, [sp, #4]
 80005f6:	e79f      	b.n	8000538 <__udivmoddi4+0x84>
 80005f8:	42a3      	cmp	r3, r4
 80005fa:	d8bc      	bhi.n	8000576 <__udivmoddi4+0xc2>
 80005fc:	e783      	b.n	8000506 <__udivmoddi4+0x52>
 80005fe:	4642      	mov	r2, r8
 8000600:	2320      	movs	r3, #32
 8000602:	2100      	movs	r1, #0
 8000604:	1a9b      	subs	r3, r3, r2
 8000606:	2200      	movs	r2, #0
 8000608:	9100      	str	r1, [sp, #0]
 800060a:	9201      	str	r2, [sp, #4]
 800060c:	2201      	movs	r2, #1
 800060e:	40da      	lsrs	r2, r3
 8000610:	9201      	str	r2, [sp, #4]
 8000612:	e786      	b.n	8000522 <__udivmoddi4+0x6e>
 8000614:	4642      	mov	r2, r8
 8000616:	2320      	movs	r3, #32
 8000618:	1a9b      	subs	r3, r3, r2
 800061a:	002a      	movs	r2, r5
 800061c:	4646      	mov	r6, r8
 800061e:	409a      	lsls	r2, r3
 8000620:	0023      	movs	r3, r4
 8000622:	40f3      	lsrs	r3, r6
 8000624:	4644      	mov	r4, r8
 8000626:	4313      	orrs	r3, r2
 8000628:	002a      	movs	r2, r5
 800062a:	40e2      	lsrs	r2, r4
 800062c:	001c      	movs	r4, r3
 800062e:	465b      	mov	r3, fp
 8000630:	0015      	movs	r5, r2
 8000632:	2b00      	cmp	r3, #0
 8000634:	dad4      	bge.n	80005e0 <__udivmoddi4+0x12c>
 8000636:	4642      	mov	r2, r8
 8000638:	002f      	movs	r7, r5
 800063a:	2320      	movs	r3, #32
 800063c:	0026      	movs	r6, r4
 800063e:	4097      	lsls	r7, r2
 8000640:	1a9b      	subs	r3, r3, r2
 8000642:	40de      	lsrs	r6, r3
 8000644:	003b      	movs	r3, r7
 8000646:	4333      	orrs	r3, r6
 8000648:	e7cd      	b.n	80005e6 <__udivmoddi4+0x132>
 800064a:	46c0      	nop			; (mov r8, r8)

0800064c <__clzdi2>:
 800064c:	b510      	push	{r4, lr}
 800064e:	2900      	cmp	r1, #0
 8000650:	d103      	bne.n	800065a <__clzdi2+0xe>
 8000652:	f000 f807 	bl	8000664 <__clzsi2>
 8000656:	3020      	adds	r0, #32
 8000658:	e002      	b.n	8000660 <__clzdi2+0x14>
 800065a:	0008      	movs	r0, r1
 800065c:	f000 f802 	bl	8000664 <__clzsi2>
 8000660:	bd10      	pop	{r4, pc}
 8000662:	46c0      	nop			; (mov r8, r8)

08000664 <__clzsi2>:
 8000664:	211c      	movs	r1, #28
 8000666:	2301      	movs	r3, #1
 8000668:	041b      	lsls	r3, r3, #16
 800066a:	4298      	cmp	r0, r3
 800066c:	d301      	bcc.n	8000672 <__clzsi2+0xe>
 800066e:	0c00      	lsrs	r0, r0, #16
 8000670:	3910      	subs	r1, #16
 8000672:	0a1b      	lsrs	r3, r3, #8
 8000674:	4298      	cmp	r0, r3
 8000676:	d301      	bcc.n	800067c <__clzsi2+0x18>
 8000678:	0a00      	lsrs	r0, r0, #8
 800067a:	3908      	subs	r1, #8
 800067c:	091b      	lsrs	r3, r3, #4
 800067e:	4298      	cmp	r0, r3
 8000680:	d301      	bcc.n	8000686 <__clzsi2+0x22>
 8000682:	0900      	lsrs	r0, r0, #4
 8000684:	3904      	subs	r1, #4
 8000686:	a202      	add	r2, pc, #8	; (adr r2, 8000690 <__clzsi2+0x2c>)
 8000688:	5c10      	ldrb	r0, [r2, r0]
 800068a:	1840      	adds	r0, r0, r1
 800068c:	4770      	bx	lr
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	02020304 	.word	0x02020304
 8000694:	01010101 	.word	0x01010101
	...

080006a0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80006a0:	b590      	push	{r4, r7, lr}
 80006a2:	b08b      	sub	sp, #44	; 0x2c
 80006a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a6:	2414      	movs	r4, #20
 80006a8:	193b      	adds	r3, r7, r4
 80006aa:	0018      	movs	r0, r3
 80006ac:	2314      	movs	r3, #20
 80006ae:	001a      	movs	r2, r3
 80006b0:	2100      	movs	r1, #0
 80006b2:	f006 fa88 	bl	8006bc6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b6:	4b53      	ldr	r3, [pc, #332]	; (8000804 <MX_GPIO_Init+0x164>)
 80006b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ba:	4b52      	ldr	r3, [pc, #328]	; (8000804 <MX_GPIO_Init+0x164>)
 80006bc:	2104      	movs	r1, #4
 80006be:	430a      	orrs	r2, r1
 80006c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80006c2:	4b50      	ldr	r3, [pc, #320]	; (8000804 <MX_GPIO_Init+0x164>)
 80006c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006c6:	2204      	movs	r2, #4
 80006c8:	4013      	ands	r3, r2
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ce:	4b4d      	ldr	r3, [pc, #308]	; (8000804 <MX_GPIO_Init+0x164>)
 80006d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006d2:	4b4c      	ldr	r3, [pc, #304]	; (8000804 <MX_GPIO_Init+0x164>)
 80006d4:	2180      	movs	r1, #128	; 0x80
 80006d6:	430a      	orrs	r2, r1
 80006d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80006da:	4b4a      	ldr	r3, [pc, #296]	; (8000804 <MX_GPIO_Init+0x164>)
 80006dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006de:	2280      	movs	r2, #128	; 0x80
 80006e0:	4013      	ands	r3, r2
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e6:	4b47      	ldr	r3, [pc, #284]	; (8000804 <MX_GPIO_Init+0x164>)
 80006e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ea:	4b46      	ldr	r3, [pc, #280]	; (8000804 <MX_GPIO_Init+0x164>)
 80006ec:	2101      	movs	r1, #1
 80006ee:	430a      	orrs	r2, r1
 80006f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80006f2:	4b44      	ldr	r3, [pc, #272]	; (8000804 <MX_GPIO_Init+0x164>)
 80006f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006f6:	2201      	movs	r2, #1
 80006f8:	4013      	ands	r3, r2
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fe:	4b41      	ldr	r3, [pc, #260]	; (8000804 <MX_GPIO_Init+0x164>)
 8000700:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000702:	4b40      	ldr	r3, [pc, #256]	; (8000804 <MX_GPIO_Init+0x164>)
 8000704:	2102      	movs	r1, #2
 8000706:	430a      	orrs	r2, r1
 8000708:	62da      	str	r2, [r3, #44]	; 0x2c
 800070a:	4b3e      	ldr	r3, [pc, #248]	; (8000804 <MX_GPIO_Init+0x164>)
 800070c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800070e:	2202      	movs	r2, #2
 8000710:	4013      	ands	r3, r2
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000716:	4b3b      	ldr	r3, [pc, #236]	; (8000804 <MX_GPIO_Init+0x164>)
 8000718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800071a:	4b3a      	ldr	r3, [pc, #232]	; (8000804 <MX_GPIO_Init+0x164>)
 800071c:	2108      	movs	r1, #8
 800071e:	430a      	orrs	r2, r1
 8000720:	62da      	str	r2, [r3, #44]	; 0x2c
 8000722:	4b38      	ldr	r3, [pc, #224]	; (8000804 <MX_GPIO_Init+0x164>)
 8000724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000726:	2208      	movs	r2, #8
 8000728:	4013      	ands	r3, r2
 800072a:	603b      	str	r3, [r7, #0]
 800072c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800072e:	193b      	adds	r3, r7, r4
 8000730:	4a35      	ldr	r2, [pc, #212]	; (8000808 <MX_GPIO_Init+0x168>)
 8000732:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000734:	193b      	adds	r3, r7, r4
 8000736:	2203      	movs	r2, #3
 8000738:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	193b      	adds	r3, r7, r4
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000740:	193b      	adds	r3, r7, r4
 8000742:	4a32      	ldr	r2, [pc, #200]	; (800080c <MX_GPIO_Init+0x16c>)
 8000744:	0019      	movs	r1, r3
 8000746:	0010      	movs	r0, r2
 8000748:	f002 ff26 	bl	8003598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800074c:	193b      	adds	r3, r7, r4
 800074e:	2202      	movs	r2, #2
 8000750:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000752:	193b      	adds	r3, r7, r4
 8000754:	2203      	movs	r2, #3
 8000756:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	193b      	adds	r3, r7, r4
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800075e:	193b      	adds	r3, r7, r4
 8000760:	4a2b      	ldr	r2, [pc, #172]	; (8000810 <MX_GPIO_Init+0x170>)
 8000762:	0019      	movs	r1, r3
 8000764:	0010      	movs	r0, r2
 8000766:	f002 ff17 	bl	8003598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SET_BTN_Pin;
 800076a:	193b      	adds	r3, r7, r4
 800076c:	2210      	movs	r2, #16
 800076e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000770:	193b      	adds	r3, r7, r4
 8000772:	2284      	movs	r2, #132	; 0x84
 8000774:	0392      	lsls	r2, r2, #14
 8000776:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000778:	193b      	adds	r3, r7, r4
 800077a:	2201      	movs	r2, #1
 800077c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SET_BTN_GPIO_Port, &GPIO_InitStruct);
 800077e:	193a      	adds	r2, r7, r4
 8000780:	23a0      	movs	r3, #160	; 0xa0
 8000782:	05db      	lsls	r3, r3, #23
 8000784:	0011      	movs	r1, r2
 8000786:	0018      	movs	r0, r3
 8000788:	f002 ff06 	bl	8003598 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800078c:	193b      	adds	r3, r7, r4
 800078e:	4a21      	ldr	r2, [pc, #132]	; (8000814 <MX_GPIO_Init+0x174>)
 8000790:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000792:	193b      	adds	r3, r7, r4
 8000794:	2203      	movs	r2, #3
 8000796:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	193b      	adds	r3, r7, r4
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079e:	193a      	adds	r2, r7, r4
 80007a0:	23a0      	movs	r3, #160	; 0xa0
 80007a2:	05db      	lsls	r3, r3, #23
 80007a4:	0011      	movs	r1, r2
 80007a6:	0018      	movs	r0, r3
 80007a8:	f002 fef6 	bl	8003598 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	4a1a      	ldr	r2, [pc, #104]	; (8000818 <MX_GPIO_Init+0x178>)
 80007b0:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	2203      	movs	r2, #3
 80007b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	2200      	movs	r2, #0
 80007bc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007be:	193b      	adds	r3, r7, r4
 80007c0:	4a16      	ldr	r2, [pc, #88]	; (800081c <MX_GPIO_Init+0x17c>)
 80007c2:	0019      	movs	r1, r3
 80007c4:	0010      	movs	r0, r2
 80007c6:	f002 fee7 	bl	8003598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80007ca:	0021      	movs	r1, r4
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	2204      	movs	r2, #4
 80007d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007d2:	187b      	adds	r3, r7, r1
 80007d4:	2203      	movs	r2, #3
 80007d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	2200      	movs	r2, #0
 80007dc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007de:	187b      	adds	r3, r7, r1
 80007e0:	4a0f      	ldr	r2, [pc, #60]	; (8000820 <MX_GPIO_Init+0x180>)
 80007e2:	0019      	movs	r1, r3
 80007e4:	0010      	movs	r0, r2
 80007e6:	f002 fed7 	bl	8003598 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2100      	movs	r1, #0
 80007ee:	2007      	movs	r0, #7
 80007f0:	f002 fe18 	bl	8003424 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80007f4:	2007      	movs	r0, #7
 80007f6:	f002 fe2a 	bl	800344e <HAL_NVIC_EnableIRQ>

}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b00b      	add	sp, #44	; 0x2c
 8000800:	bd90      	pop	{r4, r7, pc}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	40021000 	.word	0x40021000
 8000808:	00003fff 	.word	0x00003fff
 800080c:	50000800 	.word	0x50000800
 8000810:	50001c00 	.word	0x50001c00
 8000814:	00009fe0 	.word	0x00009fe0
 8000818:	0000fcff 	.word	0x0000fcff
 800081c:	50000400 	.word	0x50000400
 8000820:	50000c00 	.word	0x50000c00

08000824 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000828:	4b1b      	ldr	r3, [pc, #108]	; (8000898 <MX_I2C1_Init+0x74>)
 800082a:	4a1c      	ldr	r2, [pc, #112]	; (800089c <MX_I2C1_Init+0x78>)
 800082c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 800082e:	4b1a      	ldr	r3, [pc, #104]	; (8000898 <MX_I2C1_Init+0x74>)
 8000830:	4a1b      	ldr	r2, [pc, #108]	; (80008a0 <MX_I2C1_Init+0x7c>)
 8000832:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000834:	4b18      	ldr	r3, [pc, #96]	; (8000898 <MX_I2C1_Init+0x74>)
 8000836:	2200      	movs	r2, #0
 8000838:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800083a:	4b17      	ldr	r3, [pc, #92]	; (8000898 <MX_I2C1_Init+0x74>)
 800083c:	2201      	movs	r2, #1
 800083e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000840:	4b15      	ldr	r3, [pc, #84]	; (8000898 <MX_I2C1_Init+0x74>)
 8000842:	2200      	movs	r2, #0
 8000844:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000846:	4b14      	ldr	r3, [pc, #80]	; (8000898 <MX_I2C1_Init+0x74>)
 8000848:	2200      	movs	r2, #0
 800084a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800084c:	4b12      	ldr	r3, [pc, #72]	; (8000898 <MX_I2C1_Init+0x74>)
 800084e:	2200      	movs	r2, #0
 8000850:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000852:	4b11      	ldr	r3, [pc, #68]	; (8000898 <MX_I2C1_Init+0x74>)
 8000854:	2200      	movs	r2, #0
 8000856:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000858:	4b0f      	ldr	r3, [pc, #60]	; (8000898 <MX_I2C1_Init+0x74>)
 800085a:	2200      	movs	r2, #0
 800085c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800085e:	4b0e      	ldr	r3, [pc, #56]	; (8000898 <MX_I2C1_Init+0x74>)
 8000860:	0018      	movs	r0, r3
 8000862:	f003 f851 	bl	8003908 <HAL_I2C_Init>
 8000866:	1e03      	subs	r3, r0, #0
 8000868:	d001      	beq.n	800086e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800086a:	f000 fa9d 	bl	8000da8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800086e:	4b0a      	ldr	r3, [pc, #40]	; (8000898 <MX_I2C1_Init+0x74>)
 8000870:	2100      	movs	r1, #0
 8000872:	0018      	movs	r0, r3
 8000874:	f003 fc8c 	bl	8004190 <HAL_I2CEx_ConfigAnalogFilter>
 8000878:	1e03      	subs	r3, r0, #0
 800087a:	d001      	beq.n	8000880 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800087c:	f000 fa94 	bl	8000da8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000880:	4b05      	ldr	r3, [pc, #20]	; (8000898 <MX_I2C1_Init+0x74>)
 8000882:	2100      	movs	r1, #0
 8000884:	0018      	movs	r0, r3
 8000886:	f003 fccf 	bl	8004228 <HAL_I2CEx_ConfigDigitalFilter>
 800088a:	1e03      	subs	r3, r0, #0
 800088c:	d001      	beq.n	8000892 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800088e:	f000 fa8b 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	200001b0 	.word	0x200001b0
 800089c:	40005400 	.word	0x40005400
 80008a0:	0000020b 	.word	0x0000020b

080008a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008a4:	b590      	push	{r4, r7, lr}
 80008a6:	b089      	sub	sp, #36	; 0x24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ac:	240c      	movs	r4, #12
 80008ae:	193b      	adds	r3, r7, r4
 80008b0:	0018      	movs	r0, r3
 80008b2:	2314      	movs	r3, #20
 80008b4:	001a      	movs	r2, r3
 80008b6:	2100      	movs	r1, #0
 80008b8:	f006 f985 	bl	8006bc6 <memset>
  if(i2cHandle->Instance==I2C1)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a18      	ldr	r2, [pc, #96]	; (8000924 <HAL_I2C_MspInit+0x80>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d129      	bne.n	800091a <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c6:	4b18      	ldr	r3, [pc, #96]	; (8000928 <HAL_I2C_MspInit+0x84>)
 80008c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008ca:	4b17      	ldr	r3, [pc, #92]	; (8000928 <HAL_I2C_MspInit+0x84>)
 80008cc:	2102      	movs	r1, #2
 80008ce:	430a      	orrs	r2, r1
 80008d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80008d2:	4b15      	ldr	r3, [pc, #84]	; (8000928 <HAL_I2C_MspInit+0x84>)
 80008d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008d6:	2202      	movs	r2, #2
 80008d8:	4013      	ands	r3, r2
 80008da:	60bb      	str	r3, [r7, #8]
 80008dc:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008de:	193b      	adds	r3, r7, r4
 80008e0:	22c0      	movs	r2, #192	; 0xc0
 80008e2:	0092      	lsls	r2, r2, #2
 80008e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008e6:	0021      	movs	r1, r4
 80008e8:	187b      	adds	r3, r7, r1
 80008ea:	2212      	movs	r2, #18
 80008ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f4:	187b      	adds	r3, r7, r1
 80008f6:	2203      	movs	r2, #3
 80008f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008fa:	187b      	adds	r3, r7, r1
 80008fc:	2204      	movs	r2, #4
 80008fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000900:	187b      	adds	r3, r7, r1
 8000902:	4a0a      	ldr	r2, [pc, #40]	; (800092c <HAL_I2C_MspInit+0x88>)
 8000904:	0019      	movs	r1, r3
 8000906:	0010      	movs	r0, r2
 8000908:	f002 fe46 	bl	8003598 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800090c:	4b06      	ldr	r3, [pc, #24]	; (8000928 <HAL_I2C_MspInit+0x84>)
 800090e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000910:	4b05      	ldr	r3, [pc, #20]	; (8000928 <HAL_I2C_MspInit+0x84>)
 8000912:	2180      	movs	r1, #128	; 0x80
 8000914:	0389      	lsls	r1, r1, #14
 8000916:	430a      	orrs	r2, r1
 8000918:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	b009      	add	sp, #36	; 0x24
 8000920:	bd90      	pop	{r4, r7, pc}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	40005400 	.word	0x40005400
 8000928:	40021000 	.word	0x40021000
 800092c:	50000400 	.word	0x50000400

08000930 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	structInit();
 8000934:	f001 f898 	bl	8001a68 <structInit>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000938:	f002 fc34 	bl	80031a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800093c:	f000 f826 	bl	800098c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000940:	f7ff feae 	bl	80006a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000944:	f002 fb88 	bl	8003058 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000948:	f7ff ff6c 	bl	8000824 <MX_I2C1_Init>
  MX_TIM2_Init();
 800094c:	f002 fa28 	bl	8002da0 <MX_TIM2_Init>
  MX_TIM6_Init();
 8000950:	f002 fa8a 	bl	8002e68 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000954:	f002 fac4 	bl	8002ee0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  // USART & TIMERS
  printUART("Running...\r\n");
 8000958:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <main+0x54>)
 800095a:	0018      	movs	r0, r3
 800095c:	f000 fa2a 	bl	8000db4 <printUART>
  // display initialization
  SSD1306_Init();
 8000960:	f000 fae2 	bl	8000f28 <SSD1306_Init>
  SSD1306_SetContrast(0);
 8000964:	2000      	movs	r0, #0
 8000966:	f000 ffbb 	bl	80018e0 <SSD1306_SetContrast>
  setTheme();
 800096a:	f001 fae5 	bl	8001f38 <setTheme>
  __HAL_TIM_SET_COUNTER(&htim2, 32000);
 800096e:	4b06      	ldr	r3, [pc, #24]	; (8000988 <main+0x58>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	22fa      	movs	r2, #250	; 0xfa
 8000974:	01d2      	lsls	r2, r2, #7
 8000976:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8000978:	4b03      	ldr	r3, [pc, #12]	; (8000988 <main+0x58>)
 800097a:	213c      	movs	r1, #60	; 0x3c
 800097c:	0018      	movs	r0, r3
 800097e:	f004 fd63 	bl	8005448 <HAL_TIM_Encoder_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000982:	e7fe      	b.n	8000982 <main+0x52>
 8000984:	080074b0 	.word	0x080074b0
 8000988:	20000790 	.word	0x20000790

0800098c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800098c:	b590      	push	{r4, r7, lr}
 800098e:	b09f      	sub	sp, #124	; 0x7c
 8000990:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000992:	2440      	movs	r4, #64	; 0x40
 8000994:	193b      	adds	r3, r7, r4
 8000996:	0018      	movs	r0, r3
 8000998:	2338      	movs	r3, #56	; 0x38
 800099a:	001a      	movs	r2, r3
 800099c:	2100      	movs	r1, #0
 800099e:	f006 f912 	bl	8006bc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a2:	232c      	movs	r3, #44	; 0x2c
 80009a4:	18fb      	adds	r3, r7, r3
 80009a6:	0018      	movs	r0, r3
 80009a8:	2314      	movs	r3, #20
 80009aa:	001a      	movs	r2, r3
 80009ac:	2100      	movs	r1, #0
 80009ae:	f006 f90a 	bl	8006bc6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009b2:	1d3b      	adds	r3, r7, #4
 80009b4:	0018      	movs	r0, r3
 80009b6:	2328      	movs	r3, #40	; 0x28
 80009b8:	001a      	movs	r2, r3
 80009ba:	2100      	movs	r1, #0
 80009bc:	f006 f903 	bl	8006bc6 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009c0:	4b24      	ldr	r3, [pc, #144]	; (8000a54 <SystemClock_Config+0xc8>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a24      	ldr	r2, [pc, #144]	; (8000a58 <SystemClock_Config+0xcc>)
 80009c6:	401a      	ands	r2, r3
 80009c8:	4b22      	ldr	r3, [pc, #136]	; (8000a54 <SystemClock_Config+0xc8>)
 80009ca:	2180      	movs	r1, #128	; 0x80
 80009cc:	0109      	lsls	r1, r1, #4
 80009ce:	430a      	orrs	r2, r1
 80009d0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009d2:	193b      	adds	r3, r7, r4
 80009d4:	2201      	movs	r2, #1
 80009d6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009d8:	193b      	adds	r3, r7, r4
 80009da:	22a0      	movs	r2, #160	; 0xa0
 80009dc:	02d2      	lsls	r2, r2, #11
 80009de:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009e0:	193b      	adds	r3, r7, r4
 80009e2:	2200      	movs	r2, #0
 80009e4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e6:	193b      	adds	r3, r7, r4
 80009e8:	0018      	movs	r0, r3
 80009ea:	f003 fc69 	bl	80042c0 <HAL_RCC_OscConfig>
 80009ee:	1e03      	subs	r3, r0, #0
 80009f0:	d001      	beq.n	80009f6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80009f2:	f000 f9d9 	bl	8000da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f6:	212c      	movs	r1, #44	; 0x2c
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	220f      	movs	r2, #15
 80009fc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80009fe:	187b      	adds	r3, r7, r1
 8000a00:	2202      	movs	r2, #2
 8000a02:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2100      	movs	r1, #0
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f004 f824 	bl	8004a68 <HAL_RCC_ClockConfig>
 8000a20:	1e03      	subs	r3, r0, #0
 8000a22:	d001      	beq.n	8000a28 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000a24:	f000 f9c0 	bl	8000da8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000a28:	1d3b      	adds	r3, r7, #4
 8000a2a:	220a      	movs	r2, #10
 8000a2c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	2204      	movs	r2, #4
 8000a32:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	2200      	movs	r2, #0
 8000a38:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a3a:	1d3b      	adds	r3, r7, #4
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	f004 fa37 	bl	8004eb0 <HAL_RCCEx_PeriphCLKConfig>
 8000a42:	1e03      	subs	r3, r0, #0
 8000a44:	d001      	beq.n	8000a4a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000a46:	f000 f9af 	bl	8000da8 <Error_Handler>
  }
}
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	b01f      	add	sp, #124	; 0x7c
 8000a50:	bd90      	pop	{r4, r7, pc}
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	40007000 	.word	0x40007000
 8000a58:	ffffe7ff 	.word	0xffffe7ff

08000a5c <HAL_TIM_IC_CaptureCallback>:

// =========================================================================================
/* TIMERS - ENCODER */
// =========================================================================================
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a5e:	b085      	sub	sp, #20
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	05db      	lsls	r3, r3, #23
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d11b      	bne.n	8000aa8 <HAL_TIM_IC_CaptureCallback+0x4c>
	{
		uint8_t tim7BusyFlag = HAL_TIM_Base_GetState(&htim7);
 8000a70:	250f      	movs	r5, #15
 8000a72:	197c      	adds	r4, r7, r5
 8000a74:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <HAL_TIM_IC_CaptureCallback+0x54>)
 8000a76:	0018      	movs	r0, r3
 8000a78:	f004 fe7b 	bl	8005772 <HAL_TIM_Base_GetState>
 8000a7c:	0003      	movs	r3, r0
 8000a7e:	7023      	strb	r3, [r4, #0]
		uint8_t encoderBusyFlag = HAL_TIM_Encoder_GetState(&htim7);
 8000a80:	260e      	movs	r6, #14
 8000a82:	19bc      	adds	r4, r7, r6
 8000a84:	4b0a      	ldr	r3, [pc, #40]	; (8000ab0 <HAL_TIM_IC_CaptureCallback+0x54>)
 8000a86:	0018      	movs	r0, r3
 8000a88:	f004 fe7f 	bl	800578a <HAL_TIM_Encoder_GetState>
 8000a8c:	0003      	movs	r3, r0
 8000a8e:	7023      	strb	r3, [r4, #0]
		if(tim7BusyFlag == 1)
 8000a90:	197b      	adds	r3, r7, r5
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d107      	bne.n	8000aa8 <HAL_TIM_IC_CaptureCallback+0x4c>
		{
			if(encoderBusyFlag == 1)
 8000a98:	19bb      	adds	r3, r7, r6
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d103      	bne.n	8000aa8 <HAL_TIM_IC_CaptureCallback+0x4c>
			{
				HAL_TIM_Base_Start_IT(&htim7);
 8000aa0:	4b03      	ldr	r3, [pc, #12]	; (8000ab0 <HAL_TIM_IC_CaptureCallback+0x54>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f004 fbb8 	bl	8005218 <HAL_TIM_Base_Start_IT>
			}
		}
	}
}
 8000aa8:	46c0      	nop			; (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	b005      	add	sp, #20
 8000aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ab0:	20000810 	.word	0x20000810

08000ab4 <HAL_TIM_PeriodElapsedCallback>:

// =========================================================================================
/* TIMERS - COUNTING */
// =========================================================================================
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ab4:	b590      	push	{r4, r7, lr}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]

	// ========================
	/* TIM6 - CLICK BUFFOR */
	// ========================
	if(htim->Instance == TIM6)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a97      	ldr	r2, [pc, #604]	; (8000d20 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d000      	beq.n	8000ac8 <HAL_TIM_PeriodElapsedCallback+0x14>
 8000ac6:	e0a4      	b.n	8000c12 <HAL_TIM_PeriodElapsedCallback+0x15e>
	{
		bool btnBusyFlag = HAL_GPIO_ReadPin(GPIOA, SET_BTN_Pin);
 8000ac8:	23a0      	movs	r3, #160	; 0xa0
 8000aca:	05db      	lsls	r3, r3, #23
 8000acc:	2110      	movs	r1, #16
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f002 fee0 	bl	8003894 <HAL_GPIO_ReadPin>
 8000ad4:	0003      	movs	r3, r0
 8000ad6:	001a      	movs	r2, r3
 8000ad8:	240e      	movs	r4, #14
 8000ada:	193b      	adds	r3, r7, r4
 8000adc:	1e51      	subs	r1, r2, #1
 8000ade:	418a      	sbcs	r2, r1
 8000ae0:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim6);
 8000ae2:	4b90      	ldr	r3, [pc, #576]	; (8000d24 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	f004 fbe9 	bl	80052bc <HAL_TIM_Base_Stop_IT>

		if(!btnBusyFlag)
 8000aea:	193b      	adds	r3, r7, r4
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	2201      	movs	r2, #1
 8000af0:	4053      	eors	r3, r2
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d049      	beq.n	8000b8c <HAL_TIM_PeriodElapsedCallback+0xd8>
		{
			HAL_TIM_Base_Start_IT(&htim6);
 8000af8:	4b8a      	ldr	r3, [pc, #552]	; (8000d24 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8000afa:	0018      	movs	r0, r3
 8000afc:	f004 fb8c 	bl	8005218 <HAL_TIM_Base_Start_IT>
			pressBtnCounter++;
 8000b00:	4b89      	ldr	r3, [pc, #548]	; (8000d28 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	3301      	adds	r3, #1
 8000b08:	b2da      	uxtb	r2, r3
 8000b0a:	4b87      	ldr	r3, [pc, #540]	; (8000d28 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000b0c:	701a      	strb	r2, [r3, #0]
			if(pressBtnCounter > PRESS_BTN_TIME)
 8000b0e:	4b86      	ldr	r3, [pc, #536]	; (8000d28 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	2b0f      	cmp	r3, #15
 8000b16:	d939      	bls.n	8000b8c <HAL_TIM_PeriodElapsedCallback+0xd8>
			{
				HAL_TIM_Base_Stop_IT(&htim6);
 8000b18:	4b82      	ldr	r3, [pc, #520]	; (8000d24 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f004 fbce 	bl	80052bc <HAL_TIM_Base_Stop_IT>
				switch(workStep)
 8000b20:	4b82      	ldr	r3, [pc, #520]	; (8000d2c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	2b05      	cmp	r3, #5
 8000b28:	d01d      	beq.n	8000b66 <HAL_TIM_PeriodElapsedCallback+0xb2>
 8000b2a:	dc23      	bgt.n	8000b74 <HAL_TIM_PeriodElapsedCallback+0xc0>
 8000b2c:	2b04      	cmp	r3, #4
 8000b2e:	d013      	beq.n	8000b58 <HAL_TIM_PeriodElapsedCallback+0xa4>
 8000b30:	dc20      	bgt.n	8000b74 <HAL_TIM_PeriodElapsedCallback+0xc0>
 8000b32:	2b02      	cmp	r3, #2
 8000b34:	d002      	beq.n	8000b3c <HAL_TIM_PeriodElapsedCallback+0x88>
 8000b36:	2b03      	cmp	r3, #3
 8000b38:	d007      	beq.n	8000b4a <HAL_TIM_PeriodElapsedCallback+0x96>
 8000b3a:	e01b      	b.n	8000b74 <HAL_TIM_PeriodElapsedCallback+0xc0>
				{
					case 2: // step 2
							width_MAIN = arrayToInt_chVal();
 8000b3c:	f001 feec 	bl	8002918 <arrayToInt_chVal>
 8000b40:	0003      	movs	r3, r0
 8000b42:	001a      	movs	r2, r3
 8000b44:	4b7a      	ldr	r3, [pc, #488]	; (8000d30 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000b46:	801a      	strh	r2, [r3, #0]
					break;
 8000b48:	e014      	b.n	8000b74 <HAL_TIM_PeriodElapsedCallback+0xc0>
					case 3: // step 3
							turns_MAIN = arrayToInt_chVal();
 8000b4a:	f001 fee5 	bl	8002918 <arrayToInt_chVal>
 8000b4e:	0003      	movs	r3, r0
 8000b50:	001a      	movs	r2, r3
 8000b52:	4b78      	ldr	r3, [pc, #480]	; (8000d34 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000b54:	801a      	strh	r2, [r3, #0]
					break;
 8000b56:	e00d      	b.n	8000b74 <HAL_TIM_PeriodElapsedCallback+0xc0>
					case 4: // step 4
							diameter_MAIN = arrayToInt_chVal();
 8000b58:	f001 fede 	bl	8002918 <arrayToInt_chVal>
 8000b5c:	0003      	movs	r3, r0
 8000b5e:	001a      	movs	r2, r3
 8000b60:	4b75      	ldr	r3, [pc, #468]	; (8000d38 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000b62:	801a      	strh	r2, [r3, #0]
					break;
 8000b64:	e006      	b.n	8000b74 <HAL_TIM_PeriodElapsedCallback+0xc0>
					case 5: // step 5
							speed_MAIN = arrayToInt_chVal();
 8000b66:	f001 fed7 	bl	8002918 <arrayToInt_chVal>
 8000b6a:	0003      	movs	r3, r0
 8000b6c:	001a      	movs	r2, r3
 8000b6e:	4b73      	ldr	r3, [pc, #460]	; (8000d3c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000b70:	801a      	strh	r2, [r3, #0]
					break;
 8000b72:	46c0      	nop			; (mov r8, r8)
				}
				pressBtnCounter = 0;
 8000b74:	4b6c      	ldr	r3, [pc, #432]	; (8000d28 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	701a      	strb	r2, [r3, #0]
				workStep++;
 8000b7a:	4b6c      	ldr	r3, [pc, #432]	; (8000d2c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	3301      	adds	r3, #1
 8000b82:	b2da      	uxtb	r2, r3
 8000b84:	4b69      	ldr	r3, [pc, #420]	; (8000d2c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000b86:	701a      	strb	r2, [r3, #0]

				setTheme();
 8000b88:	f001 f9d6 	bl	8001f38 <setTheme>
			}
		}
		if(btnBusyFlag)
 8000b8c:	230e      	movs	r3, #14
 8000b8e:	18fb      	adds	r3, r7, r3
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d03d      	beq.n	8000c12 <HAL_TIM_PeriodElapsedCallback+0x15e>
		{
			pressBtnCounter = 0;
 8000b96:	4b64      	ldr	r3, [pc, #400]	; (8000d28 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	701a      	strb	r2, [r3, #0]
			switch(workStep)
 8000b9c:	4b63      	ldr	r3, [pc, #396]	; (8000d2c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	2b0b      	cmp	r3, #11
 8000ba4:	d836      	bhi.n	8000c14 <HAL_TIM_PeriodElapsedCallback+0x160>
 8000ba6:	009a      	lsls	r2, r3, #2
 8000ba8:	4b65      	ldr	r3, [pc, #404]	; (8000d40 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000baa:	18d3      	adds	r3, r2, r3
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	469f      	mov	pc, r3
			{
				case 1: // step 1
					if(projectSelect == 0)
 8000bb0:	4b64      	ldr	r3, [pc, #400]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d103      	bne.n	8000bc2 <HAL_TIM_PeriodElapsedCallback+0x10e>
					{
						workStep = 2;
 8000bba:	4b5c      	ldr	r3, [pc, #368]	; (8000d2c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000bbc:	2202      	movs	r2, #2
 8000bbe:	701a      	strb	r2, [r3, #0]
 8000bc0:	e002      	b.n	8000bc8 <HAL_TIM_PeriodElapsedCallback+0x114>
					}
					else
					{
						workStep = 11;
 8000bc2:	4b5a      	ldr	r3, [pc, #360]	; (8000d2c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000bc4:	220b      	movs	r2, #11
 8000bc6:	701a      	strb	r2, [r3, #0]
					}
				setTheme();
 8000bc8:	f001 f9b6 	bl	8001f38 <setTheme>
				break;
 8000bcc:	e022      	b.n	8000c14 <HAL_TIM_PeriodElapsedCallback+0x160>
				case 11: // step 11
					workStep = 1;
 8000bce:	4b57      	ldr	r3, [pc, #348]	; (8000d2c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	701a      	strb	r2, [r3, #0]
					setTheme();
 8000bd4:	f001 f9b0 	bl	8001f38 <setTheme>
				break;
 8000bd8:	e01c      	b.n	8000c14 <HAL_TIM_PeriodElapsedCallback+0x160>
				case 2: // step 2
					showValueScreen(CARCASS_WIDTH, VALUE_NO_CHANGING, 0, CONTI_RUN);
 8000bda:	2300      	movs	r3, #0
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2100      	movs	r1, #0
 8000be0:	2000      	movs	r0, #0
 8000be2:	f001 fc63 	bl	80024ac <showValueScreen>
				break;
 8000be6:	e015      	b.n	8000c14 <HAL_TIM_PeriodElapsedCallback+0x160>
				case 3: // step 3
					showValueScreen(CARCASS_COIL_TURNS, VALUE_NO_CHANGING, 0, CONTI_RUN);
 8000be8:	2300      	movs	r3, #0
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	2001      	movs	r0, #1
 8000bf0:	f001 fc5c 	bl	80024ac <showValueScreen>
				break;
 8000bf4:	e00e      	b.n	8000c14 <HAL_TIM_PeriodElapsedCallback+0x160>
				case 4: // step 4
					showValueScreen(WINDING_DIAMETER, VALUE_NO_CHANGING, 0, CONTI_RUN);
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	2002      	movs	r0, #2
 8000bfe:	f001 fc55 	bl	80024ac <showValueScreen>
				break;
 8000c02:	e007      	b.n	8000c14 <HAL_TIM_PeriodElapsedCallback+0x160>
				case 5: // step 5
					showValueScreen(WINDING_SPEED, VALUE_NO_CHANGING, 0, CONTI_RUN);
 8000c04:	2300      	movs	r3, #0
 8000c06:	2200      	movs	r2, #0
 8000c08:	2100      	movs	r1, #0
 8000c0a:	2003      	movs	r0, #3
 8000c0c:	f001 fc4e 	bl	80024ac <showValueScreen>
				break;
 8000c10:	e000      	b.n	8000c14 <HAL_TIM_PeriodElapsedCallback+0x160>
			}
		}
 8000c12:	46c0      	nop			; (mov r8, r8)
	}

	// ========================
	/* TIM7 - BUFFOR LEFT/RIGHT */
	// ========================
	if(htim->Instance == TIM7)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a4b      	ldr	r2, [pc, #300]	; (8000d48 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d000      	beq.n	8000c20 <HAL_TIM_PeriodElapsedCallback+0x16c>
 8000c1e:	e07a      	b.n	8000d16 <HAL_TIM_PeriodElapsedCallback+0x262>
	{
		HAL_TIM_Base_Stop_IT(&htim7);
 8000c20:	4b4a      	ldr	r3, [pc, #296]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000c22:	0018      	movs	r0, r3
 8000c24:	f004 fb4a 	bl	80052bc <HAL_TIM_Base_Stop_IT>
		encoderCount = (__HAL_TIM_GET_COUNTER(&htim2) / 2);
 8000c28:	4b49      	ldr	r3, [pc, #292]	; (8000d50 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c2e:	085b      	lsrs	r3, r3, #1
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	4b48      	ldr	r3, [pc, #288]	; (8000d54 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000c34:	801a      	strh	r2, [r3, #0]
		bool direction;
		if(encoderCount != encoderCountPrev)
 8000c36:	4b47      	ldr	r3, [pc, #284]	; (8000d54 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000c38:	881b      	ldrh	r3, [r3, #0]
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	4b46      	ldr	r3, [pc, #280]	; (8000d58 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d068      	beq.n	8000d16 <HAL_TIM_PeriodElapsedCallback+0x262>
		{
			if(encoderCount > encoderCountPrev)
 8000c44:	4b43      	ldr	r3, [pc, #268]	; (8000d54 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000c46:	881b      	ldrh	r3, [r3, #0]
 8000c48:	b29a      	uxth	r2, r3
 8000c4a:	4b43      	ldr	r3, [pc, #268]	; (8000d58 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000c4c:	881b      	ldrh	r3, [r3, #0]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d904      	bls.n	8000c5c <HAL_TIM_PeriodElapsedCallback+0x1a8>
			{
				direction = 1;
 8000c52:	230f      	movs	r3, #15
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	2201      	movs	r2, #1
 8000c58:	701a      	strb	r2, [r3, #0]
 8000c5a:	e003      	b.n	8000c64 <HAL_TIM_PeriodElapsedCallback+0x1b0>
			}
			else
			{
				direction = 0;
 8000c5c:	230f      	movs	r3, #15
 8000c5e:	18fb      	adds	r3, r7, r3
 8000c60:	2200      	movs	r2, #0
 8000c62:	701a      	strb	r2, [r3, #0]
			}
			encoderCountPrev = encoderCount;
 8000c64:	4b3b      	ldr	r3, [pc, #236]	; (8000d54 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000c66:	881b      	ldrh	r3, [r3, #0]
 8000c68:	b29a      	uxth	r2, r3
 8000c6a:	4b3b      	ldr	r3, [pc, #236]	; (8000d58 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000c6c:	801a      	strh	r2, [r3, #0]
			switch(workStep)
 8000c6e:	4b2f      	ldr	r3, [pc, #188]	; (8000d2c <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	2b05      	cmp	r3, #5
 8000c76:	d84f      	bhi.n	8000d18 <HAL_TIM_PeriodElapsedCallback+0x264>
 8000c78:	009a      	lsls	r2, r3, #2
 8000c7a:	4b38      	ldr	r3, [pc, #224]	; (8000d5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000c7c:	18d3      	adds	r3, r2, r3
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	469f      	mov	pc, r3
			{
				case 1: // step 1
					if(!direction)
 8000c82:	230f      	movs	r3, #15
 8000c84:	18fb      	adds	r3, r7, r3
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2201      	movs	r2, #1
 8000c8a:	4053      	eors	r3, r2
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d00c      	beq.n	8000cac <HAL_TIM_PeriodElapsedCallback+0x1f8>
					{
						if(projectSelect > 0)
 8000c92:	4b2c      	ldr	r3, [pc, #176]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d015      	beq.n	8000cc8 <HAL_TIM_PeriodElapsedCallback+0x214>
						{
							projectSelect--;
 8000c9c:	4b29      	ldr	r3, [pc, #164]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	b2da      	uxtb	r2, r3
 8000ca6:	4b27      	ldr	r3, [pc, #156]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000ca8:	701a      	strb	r2, [r3, #0]
 8000caa:	e00d      	b.n	8000cc8 <HAL_TIM_PeriodElapsedCallback+0x214>
						}
					}
					else
					{
						if((projectSelect) < PROJECT_COUNT)
 8000cac:	4b25      	ldr	r3, [pc, #148]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	4b2b      	ldr	r3, [pc, #172]	; (8000d60 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	d206      	bcs.n	8000cc8 <HAL_TIM_PeriodElapsedCallback+0x214>
						{
							projectSelect++;
 8000cba:	4b22      	ldr	r3, [pc, #136]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	b2da      	uxtb	r2, r3
 8000cc4:	4b1f      	ldr	r3, [pc, #124]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000cc6:	701a      	strb	r2, [r3, #0]
						}
					}
					setTheme();
 8000cc8:	f001 f936 	bl	8001f38 <setTheme>
				break;
 8000ccc:	e024      	b.n	8000d18 <HAL_TIM_PeriodElapsedCallback+0x264>
				case 2: // step 2
					showValueScreen(CARCASS_WIDTH, VALUE_CHANGING, direction, CONTI_RUN);
 8000cce:	230f      	movs	r3, #15
 8000cd0:	18fb      	adds	r3, r7, r3
 8000cd2:	781a      	ldrb	r2, [r3, #0]
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	2101      	movs	r1, #1
 8000cd8:	2000      	movs	r0, #0
 8000cda:	f001 fbe7 	bl	80024ac <showValueScreen>
				break;
 8000cde:	e01b      	b.n	8000d18 <HAL_TIM_PeriodElapsedCallback+0x264>
				case 3: // step 3
					showValueScreen(CARCASS_COIL_TURNS, VALUE_CHANGING, direction, CONTI_RUN);
 8000ce0:	230f      	movs	r3, #15
 8000ce2:	18fb      	adds	r3, r7, r3
 8000ce4:	781a      	ldrb	r2, [r3, #0]
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	2101      	movs	r1, #1
 8000cea:	2001      	movs	r0, #1
 8000cec:	f001 fbde 	bl	80024ac <showValueScreen>
				break;
 8000cf0:	e012      	b.n	8000d18 <HAL_TIM_PeriodElapsedCallback+0x264>
				case 4: // step 4
					showValueScreen(WINDING_DIAMETER, VALUE_CHANGING, direction, CONTI_RUN);
 8000cf2:	230f      	movs	r3, #15
 8000cf4:	18fb      	adds	r3, r7, r3
 8000cf6:	781a      	ldrb	r2, [r3, #0]
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	2002      	movs	r0, #2
 8000cfe:	f001 fbd5 	bl	80024ac <showValueScreen>
				break;
 8000d02:	e009      	b.n	8000d18 <HAL_TIM_PeriodElapsedCallback+0x264>
				case 5: // step 4
					showValueScreen(WINDING_SPEED, VALUE_CHANGING, direction, CONTI_RUN);
 8000d04:	230f      	movs	r3, #15
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	781a      	ldrb	r2, [r3, #0]
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	2003      	movs	r0, #3
 8000d10:	f001 fbcc 	bl	80024ac <showValueScreen>
				break;
 8000d14:	e000      	b.n	8000d18 <HAL_TIM_PeriodElapsedCallback+0x264>
			}
		}
 8000d16:	46c0      	nop			; (mov r8, r8)
	}
}
 8000d18:	46c0      	nop			; (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b005      	add	sp, #20
 8000d1e:	bd90      	pop	{r4, r7, pc}
 8000d20:	40001000 	.word	0x40001000
 8000d24:	200007d0 	.word	0x200007d0
 8000d28:	200001fe 	.word	0x200001fe
 8000d2c:	2000060e 	.word	0x2000060e
 8000d30:	20000200 	.word	0x20000200
 8000d34:	20000202 	.word	0x20000202
 8000d38:	20000204 	.word	0x20000204
 8000d3c:	20000206 	.word	0x20000206
 8000d40:	08007640 	.word	0x08007640
 8000d44:	2000060f 	.word	0x2000060f
 8000d48:	40001400 	.word	0x40001400
 8000d4c:	20000810 	.word	0x20000810
 8000d50:	20000790 	.word	0x20000790
 8000d54:	200001fc 	.word	0x200001fc
 8000d58:	20000000 	.word	0x20000000
 8000d5c:	08007670 	.word	0x08007670
 8000d60:	08008a88 	.word	0x08008a88

08000d64 <HAL_GPIO_EXTI_Callback>:

// =========================================================================================
/* GPIO */
// =========================================================================================
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d64:	b5b0      	push	{r4, r5, r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	0002      	movs	r2, r0
 8000d6c:	1dbb      	adds	r3, r7, #6
 8000d6e:	801a      	strh	r2, [r3, #0]
	uint8_t tim6BusyFlag = HAL_TIM_Base_GetState(&htim7);
 8000d70:	250f      	movs	r5, #15
 8000d72:	197c      	adds	r4, r7, r5
 8000d74:	4b0a      	ldr	r3, [pc, #40]	; (8000da0 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000d76:	0018      	movs	r0, r3
 8000d78:	f004 fcfb 	bl	8005772 <HAL_TIM_Base_GetState>
 8000d7c:	0003      	movs	r3, r0
 8000d7e:	7023      	strb	r3, [r4, #0]
	if(tim6BusyFlag == 1)
 8000d80:	197b      	adds	r3, r7, r5
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d107      	bne.n	8000d98 <HAL_GPIO_EXTI_Callback+0x34>
	{
		if(GPIO_Pin == SET_BTN_Pin)
 8000d88:	1dbb      	adds	r3, r7, #6
 8000d8a:	881b      	ldrh	r3, [r3, #0]
 8000d8c:	2b10      	cmp	r3, #16
 8000d8e:	d103      	bne.n	8000d98 <HAL_GPIO_EXTI_Callback+0x34>
		{
			HAL_TIM_Base_Start_IT(&htim6);
 8000d90:	4b04      	ldr	r3, [pc, #16]	; (8000da4 <HAL_GPIO_EXTI_Callback+0x40>)
 8000d92:	0018      	movs	r0, r3
 8000d94:	f004 fa40 	bl	8005218 <HAL_TIM_Base_Start_IT>
		}
	}
}
 8000d98:	46c0      	nop			; (mov r8, r8)
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	b004      	add	sp, #16
 8000d9e:	bdb0      	pop	{r4, r5, r7, pc}
 8000da0:	20000810 	.word	0x20000810
 8000da4:	200007d0 	.word	0x200007d0

08000da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dac:	b672      	cpsid	i
}
 8000dae:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db0:	e7fe      	b.n	8000db0 <Error_Handler+0x8>
	...

08000db4 <printUART>:

#include "misc.h"

// UART
void printUART(unsigned char * str)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
	uint8_t length = strlen(str);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f7ff f9a2 	bl	8000108 <strlen>
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	210f      	movs	r1, #15
 8000dc8:	187b      	adds	r3, r7, r1
 8000dca:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, str, length, 10);
 8000dcc:	187b      	adds	r3, r7, r1
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	6879      	ldr	r1, [r7, #4]
 8000dd4:	4803      	ldr	r0, [pc, #12]	; (8000de4 <printUART+0x30>)
 8000dd6:	230a      	movs	r3, #10
 8000dd8:	f004 fe18 	bl	8005a0c <HAL_UART_Transmit>
}
 8000ddc:	46c0      	nop			; (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	b004      	add	sp, #16
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000850 	.word	0x20000850

08000de8 <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 8000de8:	b590      	push	{r4, r7, lr}
 8000dea:	b087      	sub	sp, #28
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	0004      	movs	r4, r0
 8000df0:	0008      	movs	r0, r1
 8000df2:	60ba      	str	r2, [r7, #8]
 8000df4:	0019      	movs	r1, r3
 8000df6:	230e      	movs	r3, #14
 8000df8:	18fb      	adds	r3, r7, r3
 8000dfa:	1c22      	adds	r2, r4, #0
 8000dfc:	801a      	strh	r2, [r3, #0]
 8000dfe:	230c      	movs	r3, #12
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	1c02      	adds	r2, r0, #0
 8000e04:	801a      	strh	r2, [r3, #0]
 8000e06:	1dbb      	adds	r3, r7, #6
 8000e08:	1c0a      	adds	r2, r1, #0
 8000e0a:	801a      	strh	r2, [r3, #0]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8000e0c:	1dbb      	adds	r3, r7, #6
 8000e0e:	2200      	movs	r2, #0
 8000e10:	5e9b      	ldrsh	r3, [r3, r2]
 8000e12:	3307      	adds	r3, #7
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	da00      	bge.n	8000e1a <SSD1306_DrawBitmap+0x32>
 8000e18:	3307      	adds	r3, #7
 8000e1a:	10db      	asrs	r3, r3, #3
 8000e1c:	001a      	movs	r2, r3
 8000e1e:	2310      	movs	r3, #16
 8000e20:	18fb      	adds	r3, r7, r3
 8000e22:	801a      	strh	r2, [r3, #0]
    uint8_t byte = 0;
 8000e24:	2317      	movs	r3, #23
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	2200      	movs	r2, #0
 8000e2a:	701a      	strb	r2, [r3, #0]

    for(int16_t j=0; j<h; j++, y++)
 8000e2c:	2314      	movs	r3, #20
 8000e2e:	18fb      	adds	r3, r7, r3
 8000e30:	2200      	movs	r2, #0
 8000e32:	801a      	strh	r2, [r3, #0]
 8000e34:	e068      	b.n	8000f08 <SSD1306_DrawBitmap+0x120>
    {
        for(int16_t i=0; i<w; i++)
 8000e36:	2312      	movs	r3, #18
 8000e38:	18fb      	adds	r3, r7, r3
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	801a      	strh	r2, [r3, #0]
 8000e3e:	e048      	b.n	8000ed2 <SSD1306_DrawBitmap+0xea>
        {
            if(i & 7)
 8000e40:	2312      	movs	r3, #18
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	881b      	ldrh	r3, [r3, #0]
 8000e46:	001a      	movs	r2, r3
 8000e48:	2307      	movs	r3, #7
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	d006      	beq.n	8000e5c <SSD1306_DrawBitmap+0x74>
            {
               byte <<= 1;
 8000e4e:	2317      	movs	r3, #23
 8000e50:	18fa      	adds	r2, r7, r3
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	18db      	adds	r3, r3, r3
 8000e58:	7013      	strb	r3, [r2, #0]
 8000e5a:	e019      	b.n	8000e90 <SSD1306_DrawBitmap+0xa8>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8000e5c:	2314      	movs	r3, #20
 8000e5e:	18fb      	adds	r3, r7, r3
 8000e60:	2200      	movs	r2, #0
 8000e62:	5e9b      	ldrsh	r3, [r3, r2]
 8000e64:	2210      	movs	r2, #16
 8000e66:	18ba      	adds	r2, r7, r2
 8000e68:	2100      	movs	r1, #0
 8000e6a:	5e52      	ldrsh	r2, [r2, r1]
 8000e6c:	435a      	muls	r2, r3
 8000e6e:	2312      	movs	r3, #18
 8000e70:	18fb      	adds	r3, r7, r3
 8000e72:	2100      	movs	r1, #0
 8000e74:	5e5b      	ldrsh	r3, [r3, r1]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	da00      	bge.n	8000e7c <SSD1306_DrawBitmap+0x94>
 8000e7a:	3307      	adds	r3, #7
 8000e7c:	10db      	asrs	r3, r3, #3
 8000e7e:	b21b      	sxth	r3, r3
 8000e80:	18d3      	adds	r3, r2, r3
 8000e82:	001a      	movs	r2, r3
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	189a      	adds	r2, r3, r2
 8000e88:	2317      	movs	r3, #23
 8000e8a:	18fb      	adds	r3, r7, r3
 8000e8c:	7812      	ldrb	r2, [r2, #0]
 8000e8e:	701a      	strb	r2, [r3, #0]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8000e90:	2317      	movs	r3, #23
 8000e92:	18fb      	adds	r3, r7, r3
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	b25b      	sxtb	r3, r3
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	da11      	bge.n	8000ec0 <SSD1306_DrawBitmap+0xd8>
 8000e9c:	230e      	movs	r3, #14
 8000e9e:	18fb      	adds	r3, r7, r3
 8000ea0:	881a      	ldrh	r2, [r3, #0]
 8000ea2:	2312      	movs	r3, #18
 8000ea4:	18fb      	adds	r3, r7, r3
 8000ea6:	881b      	ldrh	r3, [r3, #0]
 8000ea8:	18d3      	adds	r3, r2, r3
 8000eaa:	b298      	uxth	r0, r3
 8000eac:	230c      	movs	r3, #12
 8000eae:	18fb      	adds	r3, r7, r3
 8000eb0:	8819      	ldrh	r1, [r3, #0]
 8000eb2:	232c      	movs	r3, #44	; 0x2c
 8000eb4:	18fb      	adds	r3, r7, r3
 8000eb6:	881b      	ldrh	r3, [r3, #0]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	001a      	movs	r2, r3
 8000ebc:	f000 f946 	bl	800114c <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 8000ec0:	2112      	movs	r1, #18
 8000ec2:	187b      	adds	r3, r7, r1
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	5e9b      	ldrsh	r3, [r3, r2]
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	3301      	adds	r3, #1
 8000ecc:	b29a      	uxth	r2, r3
 8000ece:	187b      	adds	r3, r7, r1
 8000ed0:	801a      	strh	r2, [r3, #0]
 8000ed2:	2312      	movs	r3, #18
 8000ed4:	18fa      	adds	r2, r7, r3
 8000ed6:	1dbb      	adds	r3, r7, #6
 8000ed8:	2100      	movs	r1, #0
 8000eda:	5e52      	ldrsh	r2, [r2, r1]
 8000edc:	2100      	movs	r1, #0
 8000ede:	5e5b      	ldrsh	r3, [r3, r1]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	dbad      	blt.n	8000e40 <SSD1306_DrawBitmap+0x58>
    for(int16_t j=0; j<h; j++, y++)
 8000ee4:	2114      	movs	r1, #20
 8000ee6:	187b      	adds	r3, r7, r1
 8000ee8:	2200      	movs	r2, #0
 8000eea:	5e9b      	ldrsh	r3, [r3, r2]
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	3301      	adds	r3, #1
 8000ef0:	b29a      	uxth	r2, r3
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	801a      	strh	r2, [r3, #0]
 8000ef6:	210c      	movs	r1, #12
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	2200      	movs	r2, #0
 8000efc:	5e9b      	ldrsh	r3, [r3, r2]
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	3301      	adds	r3, #1
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	801a      	strh	r2, [r3, #0]
 8000f08:	2314      	movs	r3, #20
 8000f0a:	18fa      	adds	r2, r7, r3
 8000f0c:	2328      	movs	r3, #40	; 0x28
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	2100      	movs	r1, #0
 8000f12:	5e52      	ldrsh	r2, [r2, r1]
 8000f14:	2100      	movs	r1, #0
 8000f16:	5e5b      	ldrsh	r3, [r3, r1]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	db8c      	blt.n	8000e36 <SSD1306_DrawBitmap+0x4e>
        }
    }
}
 8000f1c:	46c0      	nop			; (mov r8, r8)
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	46bd      	mov	sp, r7
 8000f22:	b007      	add	sp, #28
 8000f24:	bd90      	pop	{r4, r7, pc}
	...

08000f28 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000f2e:	f000 fcf3 	bl	8001918 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000f32:	4b5b      	ldr	r3, [pc, #364]	; (80010a0 <SSD1306_Init+0x178>)
 8000f34:	485b      	ldr	r0, [pc, #364]	; (80010a4 <SSD1306_Init+0x17c>)
 8000f36:	2201      	movs	r2, #1
 8000f38:	2178      	movs	r1, #120	; 0x78
 8000f3a:	f002 fe83 	bl	8003c44 <HAL_I2C_IsDeviceReady>
 8000f3e:	1e03      	subs	r3, r0, #0
 8000f40:	d001      	beq.n	8000f46 <SSD1306_Init+0x1e>
		/* Return false */
		return 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	e0a8      	b.n	8001098 <SSD1306_Init+0x170>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000f46:	4b58      	ldr	r3, [pc, #352]	; (80010a8 <SSD1306_Init+0x180>)
 8000f48:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000f4a:	e002      	b.n	8000f52 <SSD1306_Init+0x2a>
		p--;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3b01      	subs	r3, #1
 8000f50:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d1f9      	bne.n	8000f4c <SSD1306_Init+0x24>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000f58:	22ae      	movs	r2, #174	; 0xae
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	2078      	movs	r0, #120	; 0x78
 8000f5e:	f000 fd5b 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000f62:	2220      	movs	r2, #32
 8000f64:	2100      	movs	r1, #0
 8000f66:	2078      	movs	r0, #120	; 0x78
 8000f68:	f000 fd56 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000f6c:	2210      	movs	r2, #16
 8000f6e:	2100      	movs	r1, #0
 8000f70:	2078      	movs	r0, #120	; 0x78
 8000f72:	f000 fd51 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000f76:	22b0      	movs	r2, #176	; 0xb0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	2078      	movs	r0, #120	; 0x78
 8000f7c:	f000 fd4c 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000f80:	22c8      	movs	r2, #200	; 0xc8
 8000f82:	2100      	movs	r1, #0
 8000f84:	2078      	movs	r0, #120	; 0x78
 8000f86:	f000 fd47 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	2078      	movs	r0, #120	; 0x78
 8000f90:	f000 fd42 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000f94:	2210      	movs	r2, #16
 8000f96:	2100      	movs	r1, #0
 8000f98:	2078      	movs	r0, #120	; 0x78
 8000f9a:	f000 fd3d 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000f9e:	2240      	movs	r2, #64	; 0x40
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	2078      	movs	r0, #120	; 0x78
 8000fa4:	f000 fd38 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000fa8:	2281      	movs	r2, #129	; 0x81
 8000faa:	2100      	movs	r1, #0
 8000fac:	2078      	movs	r0, #120	; 0x78
 8000fae:	f000 fd33 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000fb2:	22ff      	movs	r2, #255	; 0xff
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	2078      	movs	r0, #120	; 0x78
 8000fb8:	f000 fd2e 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000fbc:	22a1      	movs	r2, #161	; 0xa1
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	2078      	movs	r0, #120	; 0x78
 8000fc2:	f000 fd29 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000fc6:	22a6      	movs	r2, #166	; 0xa6
 8000fc8:	2100      	movs	r1, #0
 8000fca:	2078      	movs	r0, #120	; 0x78
 8000fcc:	f000 fd24 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000fd0:	22a8      	movs	r2, #168	; 0xa8
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	2078      	movs	r0, #120	; 0x78
 8000fd6:	f000 fd1f 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000fda:	223f      	movs	r2, #63	; 0x3f
 8000fdc:	2100      	movs	r1, #0
 8000fde:	2078      	movs	r0, #120	; 0x78
 8000fe0:	f000 fd1a 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000fe4:	22a4      	movs	r2, #164	; 0xa4
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	2078      	movs	r0, #120	; 0x78
 8000fea:	f000 fd15 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000fee:	22d3      	movs	r2, #211	; 0xd3
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	2078      	movs	r0, #120	; 0x78
 8000ff4:	f000 fd10 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	2078      	movs	r0, #120	; 0x78
 8000ffe:	f000 fd0b 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001002:	22d5      	movs	r2, #213	; 0xd5
 8001004:	2100      	movs	r1, #0
 8001006:	2078      	movs	r0, #120	; 0x78
 8001008:	f000 fd06 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800100c:	22f0      	movs	r2, #240	; 0xf0
 800100e:	2100      	movs	r1, #0
 8001010:	2078      	movs	r0, #120	; 0x78
 8001012:	f000 fd01 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001016:	22d9      	movs	r2, #217	; 0xd9
 8001018:	2100      	movs	r1, #0
 800101a:	2078      	movs	r0, #120	; 0x78
 800101c:	f000 fcfc 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001020:	2222      	movs	r2, #34	; 0x22
 8001022:	2100      	movs	r1, #0
 8001024:	2078      	movs	r0, #120	; 0x78
 8001026:	f000 fcf7 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800102a:	22da      	movs	r2, #218	; 0xda
 800102c:	2100      	movs	r1, #0
 800102e:	2078      	movs	r0, #120	; 0x78
 8001030:	f000 fcf2 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001034:	2212      	movs	r2, #18
 8001036:	2100      	movs	r1, #0
 8001038:	2078      	movs	r0, #120	; 0x78
 800103a:	f000 fced 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800103e:	22db      	movs	r2, #219	; 0xdb
 8001040:	2100      	movs	r1, #0
 8001042:	2078      	movs	r0, #120	; 0x78
 8001044:	f000 fce8 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001048:	2220      	movs	r2, #32
 800104a:	2100      	movs	r1, #0
 800104c:	2078      	movs	r0, #120	; 0x78
 800104e:	f000 fce3 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001052:	228d      	movs	r2, #141	; 0x8d
 8001054:	2100      	movs	r1, #0
 8001056:	2078      	movs	r0, #120	; 0x78
 8001058:	f000 fcde 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800105c:	2214      	movs	r2, #20
 800105e:	2100      	movs	r1, #0
 8001060:	2078      	movs	r0, #120	; 0x78
 8001062:	f000 fcd9 	bl	8001a18 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001066:	22af      	movs	r2, #175	; 0xaf
 8001068:	2100      	movs	r1, #0
 800106a:	2078      	movs	r0, #120	; 0x78
 800106c:	f000 fcd4 	bl	8001a18 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001070:	222e      	movs	r2, #46	; 0x2e
 8001072:	2100      	movs	r1, #0
 8001074:	2078      	movs	r0, #120	; 0x78
 8001076:	f000 fccf 	bl	8001a18 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800107a:	2000      	movs	r0, #0
 800107c:	f000 f84c 	bl	8001118 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001080:	f000 f816 	bl	80010b0 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001084:	4b09      	ldr	r3, [pc, #36]	; (80010ac <SSD1306_Init+0x184>)
 8001086:	2200      	movs	r2, #0
 8001088:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800108a:	4b08      	ldr	r3, [pc, #32]	; (80010ac <SSD1306_Init+0x184>)
 800108c:	2200      	movs	r2, #0
 800108e:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001090:	4b06      	ldr	r3, [pc, #24]	; (80010ac <SSD1306_Init+0x184>)
 8001092:	2201      	movs	r2, #1
 8001094:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001096:	2301      	movs	r3, #1
}
 8001098:	0018      	movs	r0, r3
 800109a:	46bd      	mov	sp, r7
 800109c:	b002      	add	sp, #8
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	00004e20 	.word	0x00004e20
 80010a4:	200001b0 	.word	0x200001b0
 80010a8:	000009c4 	.word	0x000009c4
 80010ac:	20000608 	.word	0x20000608

080010b0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80010b6:	1dfb      	adds	r3, r7, #7
 80010b8:	2200      	movs	r2, #0
 80010ba:	701a      	strb	r2, [r3, #0]
 80010bc:	e021      	b.n	8001102 <SSD1306_UpdateScreen+0x52>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80010be:	1dfb      	adds	r3, r7, #7
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	3b50      	subs	r3, #80	; 0x50
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	001a      	movs	r2, r3
 80010c8:	2100      	movs	r1, #0
 80010ca:	2078      	movs	r0, #120	; 0x78
 80010cc:	f000 fca4 	bl	8001a18 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2100      	movs	r1, #0
 80010d4:	2078      	movs	r0, #120	; 0x78
 80010d6:	f000 fc9f 	bl	8001a18 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80010da:	2210      	movs	r2, #16
 80010dc:	2100      	movs	r1, #0
 80010de:	2078      	movs	r0, #120	; 0x78
 80010e0:	f000 fc9a 	bl	8001a18 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80010e4:	1dfb      	adds	r3, r7, #7
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	01da      	lsls	r2, r3, #7
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <SSD1306_UpdateScreen+0x64>)
 80010ec:	18d2      	adds	r2, r2, r3
 80010ee:	2380      	movs	r3, #128	; 0x80
 80010f0:	2140      	movs	r1, #64	; 0x40
 80010f2:	2078      	movs	r0, #120	; 0x78
 80010f4:	f000 fc24 	bl	8001940 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80010f8:	1dfb      	adds	r3, r7, #7
 80010fa:	781a      	ldrb	r2, [r3, #0]
 80010fc:	1dfb      	adds	r3, r7, #7
 80010fe:	3201      	adds	r2, #1
 8001100:	701a      	strb	r2, [r3, #0]
 8001102:	1dfb      	adds	r3, r7, #7
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b07      	cmp	r3, #7
 8001108:	d9d9      	bls.n	80010be <SSD1306_UpdateScreen+0xe>
	}
}
 800110a:	46c0      	nop			; (mov r8, r8)
 800110c:	46c0      	nop			; (mov r8, r8)
 800110e:	46bd      	mov	sp, r7
 8001110:	b002      	add	sp, #8
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000208 	.word	0x20000208

08001118 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	0002      	movs	r2, r0
 8001120:	1dfb      	adds	r3, r7, #7
 8001122:	701a      	strb	r2, [r3, #0]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001124:	1dfb      	adds	r3, r7, #7
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d101      	bne.n	8001130 <SSD1306_Fill+0x18>
 800112c:	2300      	movs	r3, #0
 800112e:	e000      	b.n	8001132 <SSD1306_Fill+0x1a>
 8001130:	23ff      	movs	r3, #255	; 0xff
 8001132:	2280      	movs	r2, #128	; 0x80
 8001134:	00d2      	lsls	r2, r2, #3
 8001136:	4804      	ldr	r0, [pc, #16]	; (8001148 <SSD1306_Fill+0x30>)
 8001138:	0019      	movs	r1, r3
 800113a:	f005 fd44 	bl	8006bc6 <memset>
}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	46bd      	mov	sp, r7
 8001142:	b002      	add	sp, #8
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	20000208 	.word	0x20000208

0800114c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800114c:	b590      	push	{r4, r7, lr}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	0004      	movs	r4, r0
 8001154:	0008      	movs	r0, r1
 8001156:	0011      	movs	r1, r2
 8001158:	1dbb      	adds	r3, r7, #6
 800115a:	1c22      	adds	r2, r4, #0
 800115c:	801a      	strh	r2, [r3, #0]
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	1c02      	adds	r2, r0, #0
 8001162:	801a      	strh	r2, [r3, #0]
 8001164:	1cfb      	adds	r3, r7, #3
 8001166:	1c0a      	adds	r2, r1, #0
 8001168:	701a      	strb	r2, [r3, #0]
	if (
 800116a:	1dbb      	adds	r3, r7, #6
 800116c:	881b      	ldrh	r3, [r3, #0]
 800116e:	2b7f      	cmp	r3, #127	; 0x7f
 8001170:	d852      	bhi.n	8001218 <SSD1306_DrawPixel+0xcc>
		x >= SSD1306_WIDTH ||
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	881b      	ldrh	r3, [r3, #0]
 8001176:	2b3f      	cmp	r3, #63	; 0x3f
 8001178:	d84e      	bhi.n	8001218 <SSD1306_DrawPixel+0xcc>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800117a:	4b29      	ldr	r3, [pc, #164]	; (8001220 <SSD1306_DrawPixel+0xd4>)
 800117c:	791b      	ldrb	r3, [r3, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d006      	beq.n	8001190 <SSD1306_DrawPixel+0x44>
		color = (SSD1306_COLOR_t)!color;
 8001182:	1cfb      	adds	r3, r7, #3
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	425a      	negs	r2, r3
 8001188:	4153      	adcs	r3, r2
 800118a:	b2da      	uxtb	r2, r3
 800118c:	1cfb      	adds	r3, r7, #3
 800118e:	701a      	strb	r2, [r3, #0]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001190:	1cfb      	adds	r3, r7, #3
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d11e      	bne.n	80011d6 <SSD1306_DrawPixel+0x8a>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001198:	1dbb      	adds	r3, r7, #6
 800119a:	881a      	ldrh	r2, [r3, #0]
 800119c:	1d3b      	adds	r3, r7, #4
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	08db      	lsrs	r3, r3, #3
 80011a2:	b298      	uxth	r0, r3
 80011a4:	0003      	movs	r3, r0
 80011a6:	01db      	lsls	r3, r3, #7
 80011a8:	18d3      	adds	r3, r2, r3
 80011aa:	4a1e      	ldr	r2, [pc, #120]	; (8001224 <SSD1306_DrawPixel+0xd8>)
 80011ac:	5cd3      	ldrb	r3, [r2, r3]
 80011ae:	b25a      	sxtb	r2, r3
 80011b0:	1d3b      	adds	r3, r7, #4
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	2107      	movs	r1, #7
 80011b6:	400b      	ands	r3, r1
 80011b8:	2101      	movs	r1, #1
 80011ba:	4099      	lsls	r1, r3
 80011bc:	000b      	movs	r3, r1
 80011be:	b25b      	sxtb	r3, r3
 80011c0:	4313      	orrs	r3, r2
 80011c2:	b259      	sxtb	r1, r3
 80011c4:	1dbb      	adds	r3, r7, #6
 80011c6:	881a      	ldrh	r2, [r3, #0]
 80011c8:	0003      	movs	r3, r0
 80011ca:	01db      	lsls	r3, r3, #7
 80011cc:	18d3      	adds	r3, r2, r3
 80011ce:	b2c9      	uxtb	r1, r1
 80011d0:	4a14      	ldr	r2, [pc, #80]	; (8001224 <SSD1306_DrawPixel+0xd8>)
 80011d2:	54d1      	strb	r1, [r2, r3]
 80011d4:	e021      	b.n	800121a <SSD1306_DrawPixel+0xce>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80011d6:	1dbb      	adds	r3, r7, #6
 80011d8:	881a      	ldrh	r2, [r3, #0]
 80011da:	1d3b      	adds	r3, r7, #4
 80011dc:	881b      	ldrh	r3, [r3, #0]
 80011de:	08db      	lsrs	r3, r3, #3
 80011e0:	b298      	uxth	r0, r3
 80011e2:	0003      	movs	r3, r0
 80011e4:	01db      	lsls	r3, r3, #7
 80011e6:	18d3      	adds	r3, r2, r3
 80011e8:	4a0e      	ldr	r2, [pc, #56]	; (8001224 <SSD1306_DrawPixel+0xd8>)
 80011ea:	5cd3      	ldrb	r3, [r2, r3]
 80011ec:	b25b      	sxtb	r3, r3
 80011ee:	1d3a      	adds	r2, r7, #4
 80011f0:	8812      	ldrh	r2, [r2, #0]
 80011f2:	2107      	movs	r1, #7
 80011f4:	400a      	ands	r2, r1
 80011f6:	2101      	movs	r1, #1
 80011f8:	4091      	lsls	r1, r2
 80011fa:	000a      	movs	r2, r1
 80011fc:	b252      	sxtb	r2, r2
 80011fe:	43d2      	mvns	r2, r2
 8001200:	b252      	sxtb	r2, r2
 8001202:	4013      	ands	r3, r2
 8001204:	b259      	sxtb	r1, r3
 8001206:	1dbb      	adds	r3, r7, #6
 8001208:	881a      	ldrh	r2, [r3, #0]
 800120a:	0003      	movs	r3, r0
 800120c:	01db      	lsls	r3, r3, #7
 800120e:	18d3      	adds	r3, r2, r3
 8001210:	b2c9      	uxtb	r1, r1
 8001212:	4a04      	ldr	r2, [pc, #16]	; (8001224 <SSD1306_DrawPixel+0xd8>)
 8001214:	54d1      	strb	r1, [r2, r3]
 8001216:	e000      	b.n	800121a <SSD1306_DrawPixel+0xce>
		return;
 8001218:	46c0      	nop			; (mov r8, r8)
	}
}
 800121a:	46bd      	mov	sp, r7
 800121c:	b003      	add	sp, #12
 800121e:	bd90      	pop	{r4, r7, pc}
 8001220:	20000608 	.word	0x20000608
 8001224:	20000208 	.word	0x20000208

08001228 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	0002      	movs	r2, r0
 8001230:	1dbb      	adds	r3, r7, #6
 8001232:	801a      	strh	r2, [r3, #0]
 8001234:	1d3b      	adds	r3, r7, #4
 8001236:	1c0a      	adds	r2, r1, #0
 8001238:	801a      	strh	r2, [r3, #0]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800123a:	4b06      	ldr	r3, [pc, #24]	; (8001254 <SSD1306_GotoXY+0x2c>)
 800123c:	1dba      	adds	r2, r7, #6
 800123e:	8812      	ldrh	r2, [r2, #0]
 8001240:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8001242:	4b04      	ldr	r3, [pc, #16]	; (8001254 <SSD1306_GotoXY+0x2c>)
 8001244:	1d3a      	adds	r2, r7, #4
 8001246:	8812      	ldrh	r2, [r2, #0]
 8001248:	805a      	strh	r2, [r3, #2]
}
 800124a:	46c0      	nop			; (mov r8, r8)
 800124c:	46bd      	mov	sp, r7
 800124e:	b002      	add	sp, #8
 8001250:	bd80      	pop	{r7, pc}
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	20000608 	.word	0x20000608

08001258 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6039      	str	r1, [r7, #0]
 8001260:	0011      	movs	r1, r2
 8001262:	1dfb      	adds	r3, r7, #7
 8001264:	1c02      	adds	r2, r0, #0
 8001266:	701a      	strb	r2, [r3, #0]
 8001268:	1dbb      	adds	r3, r7, #6
 800126a:	1c0a      	adds	r2, r1, #0
 800126c:	701a      	strb	r2, [r3, #0]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800126e:	4b3a      	ldr	r3, [pc, #232]	; (8001358 <SSD1306_Putc+0x100>)
 8001270:	881b      	ldrh	r3, [r3, #0]
 8001272:	001a      	movs	r2, r3
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	18d3      	adds	r3, r2, r3
	if (
 800127a:	2b7f      	cmp	r3, #127	; 0x7f
 800127c:	dc07      	bgt.n	800128e <SSD1306_Putc+0x36>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800127e:	4b36      	ldr	r3, [pc, #216]	; (8001358 <SSD1306_Putc+0x100>)
 8001280:	885b      	ldrh	r3, [r3, #2]
 8001282:	001a      	movs	r2, r3
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	785b      	ldrb	r3, [r3, #1]
 8001288:	18d3      	adds	r3, r2, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800128a:	2b3f      	cmp	r3, #63	; 0x3f
 800128c:	dd01      	ble.n	8001292 <SSD1306_Putc+0x3a>
	) {
		/* Error */
		return 0;
 800128e:	2300      	movs	r3, #0
 8001290:	e05e      	b.n	8001350 <SSD1306_Putc+0xf8>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	e04a      	b.n	800132e <SSD1306_Putc+0xd6>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685a      	ldr	r2, [r3, #4]
 800129c:	1dfb      	adds	r3, r7, #7
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	3b20      	subs	r3, #32
 80012a2:	6839      	ldr	r1, [r7, #0]
 80012a4:	7849      	ldrb	r1, [r1, #1]
 80012a6:	434b      	muls	r3, r1
 80012a8:	0019      	movs	r1, r3
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	18cb      	adds	r3, r1, r3
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	18d3      	adds	r3, r2, r3
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80012b6:	2300      	movs	r3, #0
 80012b8:	613b      	str	r3, [r7, #16]
 80012ba:	e02f      	b.n	800131c <SSD1306_Putc+0xc4>
			if ((b << j) & 0x8000) {
 80012bc:	68fa      	ldr	r2, [r7, #12]
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	409a      	lsls	r2, r3
 80012c2:	2380      	movs	r3, #128	; 0x80
 80012c4:	021b      	lsls	r3, r3, #8
 80012c6:	4013      	ands	r3, r2
 80012c8:	d011      	beq.n	80012ee <SSD1306_Putc+0x96>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80012ca:	4b23      	ldr	r3, [pc, #140]	; (8001358 <SSD1306_Putc+0x100>)
 80012cc:	881a      	ldrh	r2, [r3, #0]
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	18d3      	adds	r3, r2, r3
 80012d4:	b298      	uxth	r0, r3
 80012d6:	4b20      	ldr	r3, [pc, #128]	; (8001358 <SSD1306_Putc+0x100>)
 80012d8:	885a      	ldrh	r2, [r3, #2]
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	b29b      	uxth	r3, r3
 80012de:	18d3      	adds	r3, r2, r3
 80012e0:	b299      	uxth	r1, r3
 80012e2:	1dbb      	adds	r3, r7, #6
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	001a      	movs	r2, r3
 80012e8:	f7ff ff30 	bl	800114c <SSD1306_DrawPixel>
 80012ec:	e013      	b.n	8001316 <SSD1306_Putc+0xbe>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80012ee:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <SSD1306_Putc+0x100>)
 80012f0:	881a      	ldrh	r2, [r3, #0]
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	18d3      	adds	r3, r2, r3
 80012f8:	b298      	uxth	r0, r3
 80012fa:	4b17      	ldr	r3, [pc, #92]	; (8001358 <SSD1306_Putc+0x100>)
 80012fc:	885a      	ldrh	r2, [r3, #2]
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	b29b      	uxth	r3, r3
 8001302:	18d3      	adds	r3, r2, r3
 8001304:	b299      	uxth	r1, r3
 8001306:	1dbb      	adds	r3, r7, #6
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	425a      	negs	r2, r3
 800130c:	4153      	adcs	r3, r2
 800130e:	b2db      	uxtb	r3, r3
 8001310:	001a      	movs	r2, r3
 8001312:	f7ff ff1b 	bl	800114c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	3301      	adds	r3, #1
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	001a      	movs	r2, r3
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	4293      	cmp	r3, r2
 8001326:	d3c9      	bcc.n	80012bc <SSD1306_Putc+0x64>
	for (i = 0; i < Font->FontHeight; i++) {
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	3301      	adds	r3, #1
 800132c:	617b      	str	r3, [r7, #20]
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	785b      	ldrb	r3, [r3, #1]
 8001332:	001a      	movs	r2, r3
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	4293      	cmp	r3, r2
 8001338:	d3ae      	bcc.n	8001298 <SSD1306_Putc+0x40>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800133a:	4b07      	ldr	r3, [pc, #28]	; (8001358 <SSD1306_Putc+0x100>)
 800133c:	881a      	ldrh	r2, [r3, #0]
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	b29b      	uxth	r3, r3
 8001344:	18d3      	adds	r3, r2, r3
 8001346:	b29a      	uxth	r2, r3
 8001348:	4b03      	ldr	r3, [pc, #12]	; (8001358 <SSD1306_Putc+0x100>)
 800134a:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 800134c:	1dfb      	adds	r3, r7, #7
 800134e:	781b      	ldrb	r3, [r3, #0]
}
 8001350:	0018      	movs	r0, r3
 8001352:	46bd      	mov	sp, r7
 8001354:	b006      	add	sp, #24
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000608 	.word	0x20000608

0800135c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	1dfb      	adds	r3, r7, #7
 8001368:	701a      	strb	r2, [r3, #0]
	/* Write characters */
	while (*str) {
 800136a:	e013      	b.n	8001394 <SSD1306_Puts+0x38>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	7818      	ldrb	r0, [r3, #0]
 8001370:	1dfb      	adds	r3, r7, #7
 8001372:	781a      	ldrb	r2, [r3, #0]
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	0019      	movs	r1, r3
 8001378:	f7ff ff6e 	bl	8001258 <SSD1306_Putc>
 800137c:	0003      	movs	r3, r0
 800137e:	001a      	movs	r2, r3
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	429a      	cmp	r2, r3
 8001386:	d002      	beq.n	800138e <SSD1306_Puts+0x32>
			/* Return error */
			return *str;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	e008      	b.n	80013a0 <SSD1306_Puts+0x44>
		}
		
		/* Increase string pointer */
		str++;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	3301      	adds	r3, #1
 8001392:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1e7      	bne.n	800136c <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	781b      	ldrb	r3, [r3, #0]
}
 80013a0:	0018      	movs	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	b004      	add	sp, #16
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80013a8:	b5b0      	push	{r4, r5, r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	0005      	movs	r5, r0
 80013b0:	000c      	movs	r4, r1
 80013b2:	0010      	movs	r0, r2
 80013b4:	0019      	movs	r1, r3
 80013b6:	1dbb      	adds	r3, r7, #6
 80013b8:	1c2a      	adds	r2, r5, #0
 80013ba:	801a      	strh	r2, [r3, #0]
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	1c22      	adds	r2, r4, #0
 80013c0:	801a      	strh	r2, [r3, #0]
 80013c2:	1cbb      	adds	r3, r7, #2
 80013c4:	1c02      	adds	r2, r0, #0
 80013c6:	801a      	strh	r2, [r3, #0]
 80013c8:	003b      	movs	r3, r7
 80013ca:	1c0a      	adds	r2, r1, #0
 80013cc:	801a      	strh	r2, [r3, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 80013ce:	1dbb      	adds	r3, r7, #6
 80013d0:	881b      	ldrh	r3, [r3, #0]
 80013d2:	2b7f      	cmp	r3, #127	; 0x7f
 80013d4:	d902      	bls.n	80013dc <SSD1306_DrawLine+0x34>
		x0 = SSD1306_WIDTH - 1;
 80013d6:	1dbb      	adds	r3, r7, #6
 80013d8:	227f      	movs	r2, #127	; 0x7f
 80013da:	801a      	strh	r2, [r3, #0]
	}
	if (x1 >= SSD1306_WIDTH) {
 80013dc:	1cbb      	adds	r3, r7, #2
 80013de:	881b      	ldrh	r3, [r3, #0]
 80013e0:	2b7f      	cmp	r3, #127	; 0x7f
 80013e2:	d902      	bls.n	80013ea <SSD1306_DrawLine+0x42>
		x1 = SSD1306_WIDTH - 1;
 80013e4:	1cbb      	adds	r3, r7, #2
 80013e6:	227f      	movs	r2, #127	; 0x7f
 80013e8:	801a      	strh	r2, [r3, #0]
	}
	if (y0 >= SSD1306_HEIGHT) {
 80013ea:	1d3b      	adds	r3, r7, #4
 80013ec:	881b      	ldrh	r3, [r3, #0]
 80013ee:	2b3f      	cmp	r3, #63	; 0x3f
 80013f0:	d902      	bls.n	80013f8 <SSD1306_DrawLine+0x50>
		y0 = SSD1306_HEIGHT - 1;
 80013f2:	1d3b      	adds	r3, r7, #4
 80013f4:	223f      	movs	r2, #63	; 0x3f
 80013f6:	801a      	strh	r2, [r3, #0]
	}
	if (y1 >= SSD1306_HEIGHT) {
 80013f8:	003b      	movs	r3, r7
 80013fa:	881b      	ldrh	r3, [r3, #0]
 80013fc:	2b3f      	cmp	r3, #63	; 0x3f
 80013fe:	d902      	bls.n	8001406 <SSD1306_DrawLine+0x5e>
		y1 = SSD1306_HEIGHT - 1;
 8001400:	003b      	movs	r3, r7
 8001402:	223f      	movs	r2, #63	; 0x3f
 8001404:	801a      	strh	r2, [r3, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8001406:	1dba      	adds	r2, r7, #6
 8001408:	1cbb      	adds	r3, r7, #2
 800140a:	8812      	ldrh	r2, [r2, #0]
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	429a      	cmp	r2, r3
 8001410:	d207      	bcs.n	8001422 <SSD1306_DrawLine+0x7a>
 8001412:	1cba      	adds	r2, r7, #2
 8001414:	1dbb      	adds	r3, r7, #6
 8001416:	8812      	ldrh	r2, [r2, #0]
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	b29b      	uxth	r3, r3
 800141e:	b21b      	sxth	r3, r3
 8001420:	e006      	b.n	8001430 <SSD1306_DrawLine+0x88>
 8001422:	1dba      	adds	r2, r7, #6
 8001424:	1cbb      	adds	r3, r7, #2
 8001426:	8812      	ldrh	r2, [r2, #0]
 8001428:	881b      	ldrh	r3, [r3, #0]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	b29b      	uxth	r3, r3
 800142e:	b21b      	sxth	r3, r3
 8001430:	2212      	movs	r2, #18
 8001432:	18ba      	adds	r2, r7, r2
 8001434:	8013      	strh	r3, [r2, #0]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001436:	1d3a      	adds	r2, r7, #4
 8001438:	003b      	movs	r3, r7
 800143a:	8812      	ldrh	r2, [r2, #0]
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	429a      	cmp	r2, r3
 8001440:	d207      	bcs.n	8001452 <SSD1306_DrawLine+0xaa>
 8001442:	003a      	movs	r2, r7
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	8812      	ldrh	r2, [r2, #0]
 8001448:	881b      	ldrh	r3, [r3, #0]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	b29b      	uxth	r3, r3
 800144e:	b21b      	sxth	r3, r3
 8001450:	e006      	b.n	8001460 <SSD1306_DrawLine+0xb8>
 8001452:	1d3a      	adds	r2, r7, #4
 8001454:	003b      	movs	r3, r7
 8001456:	8812      	ldrh	r2, [r2, #0]
 8001458:	881b      	ldrh	r3, [r3, #0]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	b29b      	uxth	r3, r3
 800145e:	b21b      	sxth	r3, r3
 8001460:	2210      	movs	r2, #16
 8001462:	18ba      	adds	r2, r7, r2
 8001464:	8013      	strh	r3, [r2, #0]
	sx = (x0 < x1) ? 1 : -1; 
 8001466:	1dba      	adds	r2, r7, #6
 8001468:	1cbb      	adds	r3, r7, #2
 800146a:	8812      	ldrh	r2, [r2, #0]
 800146c:	881b      	ldrh	r3, [r3, #0]
 800146e:	429a      	cmp	r2, r3
 8001470:	d201      	bcs.n	8001476 <SSD1306_DrawLine+0xce>
 8001472:	2201      	movs	r2, #1
 8001474:	e001      	b.n	800147a <SSD1306_DrawLine+0xd2>
 8001476:	2301      	movs	r3, #1
 8001478:	425a      	negs	r2, r3
 800147a:	230e      	movs	r3, #14
 800147c:	18fb      	adds	r3, r7, r3
 800147e:	801a      	strh	r2, [r3, #0]
	sy = (y0 < y1) ? 1 : -1; 
 8001480:	1d3a      	adds	r2, r7, #4
 8001482:	003b      	movs	r3, r7
 8001484:	8812      	ldrh	r2, [r2, #0]
 8001486:	881b      	ldrh	r3, [r3, #0]
 8001488:	429a      	cmp	r2, r3
 800148a:	d201      	bcs.n	8001490 <SSD1306_DrawLine+0xe8>
 800148c:	2201      	movs	r2, #1
 800148e:	e001      	b.n	8001494 <SSD1306_DrawLine+0xec>
 8001490:	2301      	movs	r3, #1
 8001492:	425a      	negs	r2, r3
 8001494:	230c      	movs	r3, #12
 8001496:	18fb      	adds	r3, r7, r3
 8001498:	801a      	strh	r2, [r3, #0]
	err = ((dx > dy) ? dx : -dy) / 2; 
 800149a:	2112      	movs	r1, #18
 800149c:	187a      	adds	r2, r7, r1
 800149e:	2310      	movs	r3, #16
 80014a0:	18fb      	adds	r3, r7, r3
 80014a2:	2000      	movs	r0, #0
 80014a4:	5e12      	ldrsh	r2, [r2, r0]
 80014a6:	2000      	movs	r0, #0
 80014a8:	5e1b      	ldrsh	r3, [r3, r0]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	dd08      	ble.n	80014c0 <SSD1306_DrawLine+0x118>
 80014ae:	187b      	adds	r3, r7, r1
 80014b0:	2200      	movs	r2, #0
 80014b2:	5e9b      	ldrsh	r3, [r3, r2]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	da00      	bge.n	80014ba <SSD1306_DrawLine+0x112>
 80014b8:	3301      	adds	r3, #1
 80014ba:	105b      	asrs	r3, r3, #1
 80014bc:	b21b      	sxth	r3, r3
 80014be:	e009      	b.n	80014d4 <SSD1306_DrawLine+0x12c>
 80014c0:	2310      	movs	r3, #16
 80014c2:	18fb      	adds	r3, r7, r3
 80014c4:	2200      	movs	r2, #0
 80014c6:	5e9b      	ldrsh	r3, [r3, r2]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	da00      	bge.n	80014ce <SSD1306_DrawLine+0x126>
 80014cc:	3301      	adds	r3, #1
 80014ce:	105b      	asrs	r3, r3, #1
 80014d0:	425b      	negs	r3, r3
 80014d2:	b21b      	sxth	r3, r3
 80014d4:	2216      	movs	r2, #22
 80014d6:	18ba      	adds	r2, r7, r2
 80014d8:	8013      	strh	r3, [r2, #0]

	if (dx == 0) {
 80014da:	2312      	movs	r3, #18
 80014dc:	18fb      	adds	r3, r7, r3
 80014de:	2200      	movs	r2, #0
 80014e0:	5e9b      	ldrsh	r3, [r3, r2]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d148      	bne.n	8001578 <SSD1306_DrawLine+0x1d0>
		if (y1 < y0) {
 80014e6:	003a      	movs	r2, r7
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	8812      	ldrh	r2, [r2, #0]
 80014ec:	881b      	ldrh	r3, [r3, #0]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d20c      	bcs.n	800150c <SSD1306_DrawLine+0x164>
			tmp = y1;
 80014f2:	2108      	movs	r1, #8
 80014f4:	187b      	adds	r3, r7, r1
 80014f6:	003a      	movs	r2, r7
 80014f8:	8812      	ldrh	r2, [r2, #0]
 80014fa:	801a      	strh	r2, [r3, #0]
			y1 = y0;
 80014fc:	003b      	movs	r3, r7
 80014fe:	1d3a      	adds	r2, r7, #4
 8001500:	8812      	ldrh	r2, [r2, #0]
 8001502:	801a      	strh	r2, [r3, #0]
			y0 = tmp;
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	187a      	adds	r2, r7, r1
 8001508:	8812      	ldrh	r2, [r2, #0]
 800150a:	801a      	strh	r2, [r3, #0]
		}
		
		if (x1 < x0) {
 800150c:	1cba      	adds	r2, r7, #2
 800150e:	1dbb      	adds	r3, r7, #6
 8001510:	8812      	ldrh	r2, [r2, #0]
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	429a      	cmp	r2, r3
 8001516:	d20c      	bcs.n	8001532 <SSD1306_DrawLine+0x18a>
			tmp = x1;
 8001518:	2108      	movs	r1, #8
 800151a:	187b      	adds	r3, r7, r1
 800151c:	1cba      	adds	r2, r7, #2
 800151e:	8812      	ldrh	r2, [r2, #0]
 8001520:	801a      	strh	r2, [r3, #0]
			x1 = x0;
 8001522:	1cbb      	adds	r3, r7, #2
 8001524:	1dba      	adds	r2, r7, #6
 8001526:	8812      	ldrh	r2, [r2, #0]
 8001528:	801a      	strh	r2, [r3, #0]
			x0 = tmp;
 800152a:	1dbb      	adds	r3, r7, #6
 800152c:	187a      	adds	r2, r7, r1
 800152e:	8812      	ldrh	r2, [r2, #0]
 8001530:	801a      	strh	r2, [r3, #0]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8001532:	2314      	movs	r3, #20
 8001534:	18fb      	adds	r3, r7, r3
 8001536:	1d3a      	adds	r2, r7, #4
 8001538:	8812      	ldrh	r2, [r2, #0]
 800153a:	801a      	strh	r2, [r3, #0]
 800153c:	e013      	b.n	8001566 <SSD1306_DrawLine+0x1be>
			SSD1306_DrawPixel(x0, i, c);
 800153e:	2414      	movs	r4, #20
 8001540:	193b      	adds	r3, r7, r4
 8001542:	8819      	ldrh	r1, [r3, #0]
 8001544:	2328      	movs	r3, #40	; 0x28
 8001546:	18fb      	adds	r3, r7, r3
 8001548:	781a      	ldrb	r2, [r3, #0]
 800154a:	1dbb      	adds	r3, r7, #6
 800154c:	881b      	ldrh	r3, [r3, #0]
 800154e:	0018      	movs	r0, r3
 8001550:	f7ff fdfc 	bl	800114c <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8001554:	0021      	movs	r1, r4
 8001556:	187b      	adds	r3, r7, r1
 8001558:	2200      	movs	r2, #0
 800155a:	5e9b      	ldrsh	r3, [r3, r2]
 800155c:	b29b      	uxth	r3, r3
 800155e:	3301      	adds	r3, #1
 8001560:	b29a      	uxth	r2, r3
 8001562:	187b      	adds	r3, r7, r1
 8001564:	801a      	strh	r2, [r3, #0]
 8001566:	2314      	movs	r3, #20
 8001568:	18fb      	adds	r3, r7, r3
 800156a:	2200      	movs	r2, #0
 800156c:	5e9a      	ldrsh	r2, [r3, r2]
 800156e:	003b      	movs	r3, r7
 8001570:	881b      	ldrh	r3, [r3, #0]
 8001572:	429a      	cmp	r2, r3
 8001574:	dde3      	ble.n	800153e <SSD1306_DrawLine+0x196>
		}
		
		/* Return from function */
		return;
 8001576:	e0a3      	b.n	80016c0 <SSD1306_DrawLine+0x318>
	}
	
	if (dy == 0) {
 8001578:	2310      	movs	r3, #16
 800157a:	18fb      	adds	r3, r7, r3
 800157c:	2200      	movs	r2, #0
 800157e:	5e9b      	ldrsh	r3, [r3, r2]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d148      	bne.n	8001616 <SSD1306_DrawLine+0x26e>
		if (y1 < y0) {
 8001584:	003a      	movs	r2, r7
 8001586:	1d3b      	adds	r3, r7, #4
 8001588:	8812      	ldrh	r2, [r2, #0]
 800158a:	881b      	ldrh	r3, [r3, #0]
 800158c:	429a      	cmp	r2, r3
 800158e:	d20c      	bcs.n	80015aa <SSD1306_DrawLine+0x202>
			tmp = y1;
 8001590:	2108      	movs	r1, #8
 8001592:	187b      	adds	r3, r7, r1
 8001594:	003a      	movs	r2, r7
 8001596:	8812      	ldrh	r2, [r2, #0]
 8001598:	801a      	strh	r2, [r3, #0]
			y1 = y0;
 800159a:	003b      	movs	r3, r7
 800159c:	1d3a      	adds	r2, r7, #4
 800159e:	8812      	ldrh	r2, [r2, #0]
 80015a0:	801a      	strh	r2, [r3, #0]
			y0 = tmp;
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	187a      	adds	r2, r7, r1
 80015a6:	8812      	ldrh	r2, [r2, #0]
 80015a8:	801a      	strh	r2, [r3, #0]
		}
		
		if (x1 < x0) {
 80015aa:	1cba      	adds	r2, r7, #2
 80015ac:	1dbb      	adds	r3, r7, #6
 80015ae:	8812      	ldrh	r2, [r2, #0]
 80015b0:	881b      	ldrh	r3, [r3, #0]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d20c      	bcs.n	80015d0 <SSD1306_DrawLine+0x228>
			tmp = x1;
 80015b6:	2108      	movs	r1, #8
 80015b8:	187b      	adds	r3, r7, r1
 80015ba:	1cba      	adds	r2, r7, #2
 80015bc:	8812      	ldrh	r2, [r2, #0]
 80015be:	801a      	strh	r2, [r3, #0]
			x1 = x0;
 80015c0:	1cbb      	adds	r3, r7, #2
 80015c2:	1dba      	adds	r2, r7, #6
 80015c4:	8812      	ldrh	r2, [r2, #0]
 80015c6:	801a      	strh	r2, [r3, #0]
			x0 = tmp;
 80015c8:	1dbb      	adds	r3, r7, #6
 80015ca:	187a      	adds	r2, r7, r1
 80015cc:	8812      	ldrh	r2, [r2, #0]
 80015ce:	801a      	strh	r2, [r3, #0]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 80015d0:	2314      	movs	r3, #20
 80015d2:	18fb      	adds	r3, r7, r3
 80015d4:	1dba      	adds	r2, r7, #6
 80015d6:	8812      	ldrh	r2, [r2, #0]
 80015d8:	801a      	strh	r2, [r3, #0]
 80015da:	e013      	b.n	8001604 <SSD1306_DrawLine+0x25c>
			SSD1306_DrawPixel(i, y0, c);
 80015dc:	2414      	movs	r4, #20
 80015de:	193b      	adds	r3, r7, r4
 80015e0:	8818      	ldrh	r0, [r3, #0]
 80015e2:	2328      	movs	r3, #40	; 0x28
 80015e4:	18fb      	adds	r3, r7, r3
 80015e6:	781a      	ldrb	r2, [r3, #0]
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	881b      	ldrh	r3, [r3, #0]
 80015ec:	0019      	movs	r1, r3
 80015ee:	f7ff fdad 	bl	800114c <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 80015f2:	0021      	movs	r1, r4
 80015f4:	187b      	adds	r3, r7, r1
 80015f6:	2200      	movs	r2, #0
 80015f8:	5e9b      	ldrsh	r3, [r3, r2]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	3301      	adds	r3, #1
 80015fe:	b29a      	uxth	r2, r3
 8001600:	187b      	adds	r3, r7, r1
 8001602:	801a      	strh	r2, [r3, #0]
 8001604:	2314      	movs	r3, #20
 8001606:	18fb      	adds	r3, r7, r3
 8001608:	2200      	movs	r2, #0
 800160a:	5e9a      	ldrsh	r2, [r3, r2]
 800160c:	1cbb      	adds	r3, r7, #2
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	429a      	cmp	r2, r3
 8001612:	dde3      	ble.n	80015dc <SSD1306_DrawLine+0x234>
		}
		
		/* Return from function */
		return;
 8001614:	e054      	b.n	80016c0 <SSD1306_DrawLine+0x318>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8001616:	2328      	movs	r3, #40	; 0x28
 8001618:	18fb      	adds	r3, r7, r3
 800161a:	781a      	ldrb	r2, [r3, #0]
 800161c:	1d3b      	adds	r3, r7, #4
 800161e:	8819      	ldrh	r1, [r3, #0]
 8001620:	1dbb      	adds	r3, r7, #6
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	0018      	movs	r0, r3
 8001626:	f7ff fd91 	bl	800114c <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 800162a:	1dba      	adds	r2, r7, #6
 800162c:	1cbb      	adds	r3, r7, #2
 800162e:	8812      	ldrh	r2, [r2, #0]
 8001630:	881b      	ldrh	r3, [r3, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d105      	bne.n	8001642 <SSD1306_DrawLine+0x29a>
 8001636:	1d3a      	adds	r2, r7, #4
 8001638:	003b      	movs	r3, r7
 800163a:	8812      	ldrh	r2, [r2, #0]
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	429a      	cmp	r2, r3
 8001640:	d03d      	beq.n	80016be <SSD1306_DrawLine+0x316>
			break;
		}
		e2 = err; 
 8001642:	200a      	movs	r0, #10
 8001644:	183b      	adds	r3, r7, r0
 8001646:	2116      	movs	r1, #22
 8001648:	187a      	adds	r2, r7, r1
 800164a:	8812      	ldrh	r2, [r2, #0]
 800164c:	801a      	strh	r2, [r3, #0]
		if (e2 > -dx) {
 800164e:	183b      	adds	r3, r7, r0
 8001650:	2200      	movs	r2, #0
 8001652:	5e9a      	ldrsh	r2, [r3, r2]
 8001654:	2312      	movs	r3, #18
 8001656:	18fb      	adds	r3, r7, r3
 8001658:	2000      	movs	r0, #0
 800165a:	5e1b      	ldrsh	r3, [r3, r0]
 800165c:	425b      	negs	r3, r3
 800165e:	429a      	cmp	r2, r3
 8001660:	dd10      	ble.n	8001684 <SSD1306_DrawLine+0x2dc>
			err -= dy;
 8001662:	187b      	adds	r3, r7, r1
 8001664:	881a      	ldrh	r2, [r3, #0]
 8001666:	2310      	movs	r3, #16
 8001668:	18fb      	adds	r3, r7, r3
 800166a:	881b      	ldrh	r3, [r3, #0]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	b29a      	uxth	r2, r3
 8001670:	187b      	adds	r3, r7, r1
 8001672:	801a      	strh	r2, [r3, #0]
			x0 += sx;
 8001674:	230e      	movs	r3, #14
 8001676:	18fb      	adds	r3, r7, r3
 8001678:	8819      	ldrh	r1, [r3, #0]
 800167a:	1dbb      	adds	r3, r7, #6
 800167c:	1dba      	adds	r2, r7, #6
 800167e:	8812      	ldrh	r2, [r2, #0]
 8001680:	188a      	adds	r2, r1, r2
 8001682:	801a      	strh	r2, [r3, #0]
		} 
		if (e2 < dy) {
 8001684:	230a      	movs	r3, #10
 8001686:	18fa      	adds	r2, r7, r3
 8001688:	2310      	movs	r3, #16
 800168a:	18fb      	adds	r3, r7, r3
 800168c:	2100      	movs	r1, #0
 800168e:	5e52      	ldrsh	r2, [r2, r1]
 8001690:	2100      	movs	r1, #0
 8001692:	5e5b      	ldrsh	r3, [r3, r1]
 8001694:	429a      	cmp	r2, r3
 8001696:	dabe      	bge.n	8001616 <SSD1306_DrawLine+0x26e>
			err += dx;
 8001698:	2116      	movs	r1, #22
 800169a:	187b      	adds	r3, r7, r1
 800169c:	881a      	ldrh	r2, [r3, #0]
 800169e:	2312      	movs	r3, #18
 80016a0:	18fb      	adds	r3, r7, r3
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	18d3      	adds	r3, r2, r3
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	187b      	adds	r3, r7, r1
 80016aa:	801a      	strh	r2, [r3, #0]
			y0 += sy;
 80016ac:	230c      	movs	r3, #12
 80016ae:	18fb      	adds	r3, r7, r3
 80016b0:	8819      	ldrh	r1, [r3, #0]
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	1d3a      	adds	r2, r7, #4
 80016b6:	8812      	ldrh	r2, [r2, #0]
 80016b8:	188a      	adds	r2, r1, r2
 80016ba:	801a      	strh	r2, [r3, #0]
		SSD1306_DrawPixel(x0, y0, c);
 80016bc:	e7ab      	b.n	8001616 <SSD1306_DrawLine+0x26e>
			break;
 80016be:	46c0      	nop			; (mov r8, r8)
		} 
	}
}
 80016c0:	46bd      	mov	sp, r7
 80016c2:	b006      	add	sp, #24
 80016c4:	bdb0      	pop	{r4, r5, r7, pc}

080016c6 <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80016c6:	b5b0      	push	{r4, r5, r7, lr}
 80016c8:	b084      	sub	sp, #16
 80016ca:	af02      	add	r7, sp, #8
 80016cc:	0005      	movs	r5, r0
 80016ce:	000c      	movs	r4, r1
 80016d0:	0010      	movs	r0, r2
 80016d2:	0019      	movs	r1, r3
 80016d4:	1dbb      	adds	r3, r7, #6
 80016d6:	1c2a      	adds	r2, r5, #0
 80016d8:	801a      	strh	r2, [r3, #0]
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	1c22      	adds	r2, r4, #0
 80016de:	801a      	strh	r2, [r3, #0]
 80016e0:	1cbb      	adds	r3, r7, #2
 80016e2:	1c02      	adds	r2, r0, #0
 80016e4:	801a      	strh	r2, [r3, #0]
 80016e6:	003b      	movs	r3, r7
 80016e8:	1c0a      	adds	r2, r1, #0
 80016ea:	801a      	strh	r2, [r3, #0]
	/* Check input parameters */
	if (
 80016ec:	1dbb      	adds	r3, r7, #6
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	2b7f      	cmp	r3, #127	; 0x7f
 80016f2:	d900      	bls.n	80016f6 <SSD1306_DrawRectangle+0x30>
 80016f4:	e07a      	b.n	80017ec <SSD1306_DrawRectangle+0x126>
		x >= SSD1306_WIDTH ||
 80016f6:	1d3b      	adds	r3, r7, #4
 80016f8:	881b      	ldrh	r3, [r3, #0]
 80016fa:	2b3f      	cmp	r3, #63	; 0x3f
 80016fc:	d900      	bls.n	8001700 <SSD1306_DrawRectangle+0x3a>
 80016fe:	e075      	b.n	80017ec <SSD1306_DrawRectangle+0x126>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8001700:	1dbb      	adds	r3, r7, #6
 8001702:	881a      	ldrh	r2, [r3, #0]
 8001704:	1cbb      	adds	r3, r7, #2
 8001706:	881b      	ldrh	r3, [r3, #0]
 8001708:	18d3      	adds	r3, r2, r3
 800170a:	2b7f      	cmp	r3, #127	; 0x7f
 800170c:	dd05      	ble.n	800171a <SSD1306_DrawRectangle+0x54>
		w = SSD1306_WIDTH - x;
 800170e:	1cbb      	adds	r3, r7, #2
 8001710:	1dba      	adds	r2, r7, #6
 8001712:	8812      	ldrh	r2, [r2, #0]
 8001714:	2180      	movs	r1, #128	; 0x80
 8001716:	1a8a      	subs	r2, r1, r2
 8001718:	801a      	strh	r2, [r3, #0]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	881a      	ldrh	r2, [r3, #0]
 800171e:	003b      	movs	r3, r7
 8001720:	881b      	ldrh	r3, [r3, #0]
 8001722:	18d3      	adds	r3, r2, r3
 8001724:	2b3f      	cmp	r3, #63	; 0x3f
 8001726:	dd05      	ble.n	8001734 <SSD1306_DrawRectangle+0x6e>
		h = SSD1306_HEIGHT - y;
 8001728:	003b      	movs	r3, r7
 800172a:	1d3a      	adds	r2, r7, #4
 800172c:	8812      	ldrh	r2, [r2, #0]
 800172e:	2140      	movs	r1, #64	; 0x40
 8001730:	1a8a      	subs	r2, r1, r2
 8001732:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 8001734:	1dba      	adds	r2, r7, #6
 8001736:	1cbb      	adds	r3, r7, #2
 8001738:	8812      	ldrh	r2, [r2, #0]
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	18d3      	adds	r3, r2, r3
 800173e:	b29a      	uxth	r2, r3
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	881c      	ldrh	r4, [r3, #0]
 8001744:	1d3b      	adds	r3, r7, #4
 8001746:	8819      	ldrh	r1, [r3, #0]
 8001748:	1dbb      	adds	r3, r7, #6
 800174a:	8818      	ldrh	r0, [r3, #0]
 800174c:	2518      	movs	r5, #24
 800174e:	197b      	adds	r3, r7, r5
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	0023      	movs	r3, r4
 8001756:	f7ff fe27 	bl	80013a8 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 800175a:	1d3a      	adds	r2, r7, #4
 800175c:	003b      	movs	r3, r7
 800175e:	8812      	ldrh	r2, [r2, #0]
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	18d3      	adds	r3, r2, r3
 8001764:	b299      	uxth	r1, r3
 8001766:	1dba      	adds	r2, r7, #6
 8001768:	1cbb      	adds	r3, r7, #2
 800176a:	8812      	ldrh	r2, [r2, #0]
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	18d3      	adds	r3, r2, r3
 8001770:	b29c      	uxth	r4, r3
 8001772:	1d3a      	adds	r2, r7, #4
 8001774:	003b      	movs	r3, r7
 8001776:	8812      	ldrh	r2, [r2, #0]
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	18d3      	adds	r3, r2, r3
 800177c:	b29a      	uxth	r2, r3
 800177e:	1dbb      	adds	r3, r7, #6
 8001780:	8818      	ldrh	r0, [r3, #0]
 8001782:	197b      	adds	r3, r7, r5
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	0013      	movs	r3, r2
 800178a:	0022      	movs	r2, r4
 800178c:	f7ff fe0c 	bl	80013a8 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 8001790:	1d3a      	adds	r2, r7, #4
 8001792:	003b      	movs	r3, r7
 8001794:	8812      	ldrh	r2, [r2, #0]
 8001796:	881b      	ldrh	r3, [r3, #0]
 8001798:	18d3      	adds	r3, r2, r3
 800179a:	b29c      	uxth	r4, r3
 800179c:	1dbb      	adds	r3, r7, #6
 800179e:	881a      	ldrh	r2, [r3, #0]
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	8819      	ldrh	r1, [r3, #0]
 80017a4:	1dbb      	adds	r3, r7, #6
 80017a6:	8818      	ldrh	r0, [r3, #0]
 80017a8:	197b      	adds	r3, r7, r5
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	9300      	str	r3, [sp, #0]
 80017ae:	0023      	movs	r3, r4
 80017b0:	f7ff fdfa 	bl	80013a8 <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 80017b4:	1dba      	adds	r2, r7, #6
 80017b6:	1cbb      	adds	r3, r7, #2
 80017b8:	8812      	ldrh	r2, [r2, #0]
 80017ba:	881b      	ldrh	r3, [r3, #0]
 80017bc:	18d3      	adds	r3, r2, r3
 80017be:	b298      	uxth	r0, r3
 80017c0:	1dba      	adds	r2, r7, #6
 80017c2:	1cbb      	adds	r3, r7, #2
 80017c4:	8812      	ldrh	r2, [r2, #0]
 80017c6:	881b      	ldrh	r3, [r3, #0]
 80017c8:	18d3      	adds	r3, r2, r3
 80017ca:	b29c      	uxth	r4, r3
 80017cc:	1d3a      	adds	r2, r7, #4
 80017ce:	003b      	movs	r3, r7
 80017d0:	8812      	ldrh	r2, [r2, #0]
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	18d3      	adds	r3, r2, r3
 80017d6:	b29a      	uxth	r2, r3
 80017d8:	1d3b      	adds	r3, r7, #4
 80017da:	8819      	ldrh	r1, [r3, #0]
 80017dc:	197b      	adds	r3, r7, r5
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	9300      	str	r3, [sp, #0]
 80017e2:	0013      	movs	r3, r2
 80017e4:	0022      	movs	r2, r4
 80017e6:	f7ff fddf 	bl	80013a8 <SSD1306_DrawLine>
 80017ea:	e000      	b.n	80017ee <SSD1306_DrawRectangle+0x128>
		return;
 80017ec:	46c0      	nop			; (mov r8, r8)
}
 80017ee:	46bd      	mov	sp, r7
 80017f0:	b002      	add	sp, #8
 80017f2:	bdb0      	pop	{r4, r5, r7, pc}

080017f4 <SSD1306_DrawFilledRectangle>:

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80017f4:	b5b0      	push	{r4, r5, r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af02      	add	r7, sp, #8
 80017fa:	0005      	movs	r5, r0
 80017fc:	000c      	movs	r4, r1
 80017fe:	0010      	movs	r0, r2
 8001800:	0019      	movs	r1, r3
 8001802:	1dbb      	adds	r3, r7, #6
 8001804:	1c2a      	adds	r2, r5, #0
 8001806:	801a      	strh	r2, [r3, #0]
 8001808:	1d3b      	adds	r3, r7, #4
 800180a:	1c22      	adds	r2, r4, #0
 800180c:	801a      	strh	r2, [r3, #0]
 800180e:	1cbb      	adds	r3, r7, #2
 8001810:	1c02      	adds	r2, r0, #0
 8001812:	801a      	strh	r2, [r3, #0]
 8001814:	003b      	movs	r3, r7
 8001816:	1c0a      	adds	r2, r1, #0
 8001818:	801a      	strh	r2, [r3, #0]
	uint8_t i;
	
	/* Check input parameters */
	if (
 800181a:	1dbb      	adds	r3, r7, #6
 800181c:	881b      	ldrh	r3, [r3, #0]
 800181e:	2b7f      	cmp	r3, #127	; 0x7f
 8001820:	d850      	bhi.n	80018c4 <SSD1306_DrawFilledRectangle+0xd0>
		x >= SSD1306_WIDTH ||
 8001822:	1d3b      	adds	r3, r7, #4
 8001824:	881b      	ldrh	r3, [r3, #0]
 8001826:	2b3f      	cmp	r3, #63	; 0x3f
 8001828:	d84c      	bhi.n	80018c4 <SSD1306_DrawFilledRectangle+0xd0>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 800182a:	1dbb      	adds	r3, r7, #6
 800182c:	881a      	ldrh	r2, [r3, #0]
 800182e:	1cbb      	adds	r3, r7, #2
 8001830:	881b      	ldrh	r3, [r3, #0]
 8001832:	18d3      	adds	r3, r2, r3
 8001834:	2b7f      	cmp	r3, #127	; 0x7f
 8001836:	dd05      	ble.n	8001844 <SSD1306_DrawFilledRectangle+0x50>
		w = SSD1306_WIDTH - x;
 8001838:	1cbb      	adds	r3, r7, #2
 800183a:	1dba      	adds	r2, r7, #6
 800183c:	8812      	ldrh	r2, [r2, #0]
 800183e:	2180      	movs	r1, #128	; 0x80
 8001840:	1a8a      	subs	r2, r1, r2
 8001842:	801a      	strh	r2, [r3, #0]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	881a      	ldrh	r2, [r3, #0]
 8001848:	003b      	movs	r3, r7
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	18d3      	adds	r3, r2, r3
 800184e:	2b3f      	cmp	r3, #63	; 0x3f
 8001850:	dd05      	ble.n	800185e <SSD1306_DrawFilledRectangle+0x6a>
		h = SSD1306_HEIGHT - y;
 8001852:	003b      	movs	r3, r7
 8001854:	1d3a      	adds	r2, r7, #4
 8001856:	8812      	ldrh	r2, [r2, #0]
 8001858:	2140      	movs	r1, #64	; 0x40
 800185a:	1a8a      	subs	r2, r1, r2
 800185c:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw lines */
	for (i = 0; i <= h; i++) {
 800185e:	230f      	movs	r3, #15
 8001860:	18fb      	adds	r3, r7, r3
 8001862:	2200      	movs	r2, #0
 8001864:	701a      	strb	r2, [r3, #0]
 8001866:	e024      	b.n	80018b2 <SSD1306_DrawFilledRectangle+0xbe>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8001868:	200f      	movs	r0, #15
 800186a:	183b      	adds	r3, r7, r0
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	b29a      	uxth	r2, r3
 8001870:	1d3b      	adds	r3, r7, #4
 8001872:	881b      	ldrh	r3, [r3, #0]
 8001874:	18d3      	adds	r3, r2, r3
 8001876:	b299      	uxth	r1, r3
 8001878:	1dba      	adds	r2, r7, #6
 800187a:	1cbb      	adds	r3, r7, #2
 800187c:	8812      	ldrh	r2, [r2, #0]
 800187e:	881b      	ldrh	r3, [r3, #0]
 8001880:	18d3      	adds	r3, r2, r3
 8001882:	b29c      	uxth	r4, r3
 8001884:	0005      	movs	r5, r0
 8001886:	183b      	adds	r3, r7, r0
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	b29a      	uxth	r2, r3
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	18d3      	adds	r3, r2, r3
 8001892:	b29a      	uxth	r2, r3
 8001894:	1dbb      	adds	r3, r7, #6
 8001896:	8818      	ldrh	r0, [r3, #0]
 8001898:	2320      	movs	r3, #32
 800189a:	18fb      	adds	r3, r7, r3
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	0013      	movs	r3, r2
 80018a2:	0022      	movs	r2, r4
 80018a4:	f7ff fd80 	bl	80013a8 <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 80018a8:	197b      	adds	r3, r7, r5
 80018aa:	781a      	ldrb	r2, [r3, #0]
 80018ac:	197b      	adds	r3, r7, r5
 80018ae:	3201      	adds	r2, #1
 80018b0:	701a      	strb	r2, [r3, #0]
 80018b2:	230f      	movs	r3, #15
 80018b4:	18fb      	adds	r3, r7, r3
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	003a      	movs	r2, r7
 80018bc:	8812      	ldrh	r2, [r2, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d2d2      	bcs.n	8001868 <SSD1306_DrawFilledRectangle+0x74>
 80018c2:	e000      	b.n	80018c6 <SSD1306_DrawFilledRectangle+0xd2>
		return;
 80018c4:	46c0      	nop			; (mov r8, r8)
	}
}
 80018c6:	46bd      	mov	sp, r7
 80018c8:	b004      	add	sp, #16
 80018ca:	bdb0      	pop	{r4, r5, r7, pc}

080018cc <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80018d0:	2000      	movs	r0, #0
 80018d2:	f7ff fc21 	bl	8001118 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80018d6:	f7ff fbeb 	bl	80010b0 <SSD1306_UpdateScreen>
}
 80018da:	46c0      	nop			; (mov r8, r8)
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <SSD1306_SetContrast>:
	SSD1306_WRITECOMMAND(0x8D);  
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);  
}

void SSD1306_SetContrast(const uint8_t value) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	0002      	movs	r2, r0
 80018e8:	1dfb      	adds	r3, r7, #7
 80018ea:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
 80018ec:	210f      	movs	r1, #15
 80018ee:	187b      	adds	r3, r7, r1
 80018f0:	2281      	movs	r2, #129	; 0x81
 80018f2:	701a      	strb	r2, [r3, #0]
    SSD1306_WRITECOMMAND(kSetContrastControlRegister);
 80018f4:	187b      	adds	r3, r7, r1
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	001a      	movs	r2, r3
 80018fa:	2100      	movs	r1, #0
 80018fc:	2078      	movs	r0, #120	; 0x78
 80018fe:	f000 f88b 	bl	8001a18 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(value);
 8001902:	1dfb      	adds	r3, r7, #7
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	001a      	movs	r2, r3
 8001908:	2100      	movs	r1, #0
 800190a:	2078      	movs	r0, #120	; 0x78
 800190c:	f000 f884 	bl	8001a18 <ssd1306_I2C_Write>
}
 8001910:	46c0      	nop			; (mov r8, r8)
 8001912:	46bd      	mov	sp, r7
 8001914:	b004      	add	sp, #16
 8001916:	bd80      	pop	{r7, pc}

08001918 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800191e:	4b07      	ldr	r3, [pc, #28]	; (800193c <ssd1306_I2C_Init+0x24>)
 8001920:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001922:	e002      	b.n	800192a <ssd1306_I2C_Init+0x12>
		p--;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	3b01      	subs	r3, #1
 8001928:	607b      	str	r3, [r7, #4]
	while(p>0)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d1f9      	bne.n	8001924 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001930:	46c0      	nop			; (mov r8, r8)
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	46bd      	mov	sp, r7
 8001936:	b002      	add	sp, #8
 8001938:	bd80      	pop	{r7, pc}
 800193a:	46c0      	nop			; (mov r8, r8)
 800193c:	0003d090 	.word	0x0003d090

08001940 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001940:	b5b0      	push	{r4, r5, r7, lr}
 8001942:	b0c6      	sub	sp, #280	; 0x118
 8001944:	af02      	add	r7, sp, #8
 8001946:	0004      	movs	r4, r0
 8001948:	0008      	movs	r0, r1
 800194a:	603a      	str	r2, [r7, #0]
 800194c:	0019      	movs	r1, r3
 800194e:	4b2d      	ldr	r3, [pc, #180]	; (8001a04 <ssd1306_I2C_WriteMulti+0xc4>)
 8001950:	2588      	movs	r5, #136	; 0x88
 8001952:	006d      	lsls	r5, r5, #1
 8001954:	195b      	adds	r3, r3, r5
 8001956:	19db      	adds	r3, r3, r7
 8001958:	1c22      	adds	r2, r4, #0
 800195a:	701a      	strb	r2, [r3, #0]
 800195c:	4b2a      	ldr	r3, [pc, #168]	; (8001a08 <ssd1306_I2C_WriteMulti+0xc8>)
 800195e:	002c      	movs	r4, r5
 8001960:	191b      	adds	r3, r3, r4
 8001962:	19db      	adds	r3, r3, r7
 8001964:	1c02      	adds	r2, r0, #0
 8001966:	701a      	strb	r2, [r3, #0]
 8001968:	4b28      	ldr	r3, [pc, #160]	; (8001a0c <ssd1306_I2C_WriteMulti+0xcc>)
 800196a:	0020      	movs	r0, r4
 800196c:	181b      	adds	r3, r3, r0
 800196e:	19db      	adds	r3, r3, r7
 8001970:	1c0a      	adds	r2, r1, #0
 8001972:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001974:	4b26      	ldr	r3, [pc, #152]	; (8001a10 <ssd1306_I2C_WriteMulti+0xd0>)
 8001976:	181b      	adds	r3, r3, r0
 8001978:	19db      	adds	r3, r3, r7
 800197a:	4a23      	ldr	r2, [pc, #140]	; (8001a08 <ssd1306_I2C_WriteMulti+0xc8>)
 800197c:	1812      	adds	r2, r2, r0
 800197e:	19d2      	adds	r2, r2, r7
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001984:	2310      	movs	r3, #16
 8001986:	33ff      	adds	r3, #255	; 0xff
 8001988:	18fb      	adds	r3, r7, r3
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
 800198e:	e014      	b.n	80019ba <ssd1306_I2C_WriteMulti+0x7a>
dt[i+1] = data[i];
 8001990:	2010      	movs	r0, #16
 8001992:	30ff      	adds	r0, #255	; 0xff
 8001994:	183b      	adds	r3, r7, r0
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	18d2      	adds	r2, r2, r3
 800199c:	183b      	adds	r3, r7, r0
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	3301      	adds	r3, #1
 80019a2:	7811      	ldrb	r1, [r2, #0]
 80019a4:	4a1a      	ldr	r2, [pc, #104]	; (8001a10 <ssd1306_I2C_WriteMulti+0xd0>)
 80019a6:	2488      	movs	r4, #136	; 0x88
 80019a8:	0064      	lsls	r4, r4, #1
 80019aa:	1912      	adds	r2, r2, r4
 80019ac:	19d2      	adds	r2, r2, r7
 80019ae:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80019b0:	183b      	adds	r3, r7, r0
 80019b2:	781a      	ldrb	r2, [r3, #0]
 80019b4:	183b      	adds	r3, r7, r0
 80019b6:	3201      	adds	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
 80019ba:	2310      	movs	r3, #16
 80019bc:	33ff      	adds	r3, #255	; 0xff
 80019be:	18fb      	adds	r3, r7, r3
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	4a11      	ldr	r2, [pc, #68]	; (8001a0c <ssd1306_I2C_WriteMulti+0xcc>)
 80019c6:	2188      	movs	r1, #136	; 0x88
 80019c8:	0049      	lsls	r1, r1, #1
 80019ca:	1852      	adds	r2, r2, r1
 80019cc:	19d2      	adds	r2, r2, r7
 80019ce:	8812      	ldrh	r2, [r2, #0]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d8dd      	bhi.n	8001990 <ssd1306_I2C_WriteMulti+0x50>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80019d4:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <ssd1306_I2C_WriteMulti+0xc4>)
 80019d6:	000a      	movs	r2, r1
 80019d8:	189b      	adds	r3, r3, r2
 80019da:	19db      	adds	r3, r3, r7
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	b299      	uxth	r1, r3
 80019e0:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <ssd1306_I2C_WriteMulti+0xcc>)
 80019e2:	189b      	adds	r3, r3, r2
 80019e4:	19db      	adds	r3, r3, r7
 80019e6:	881b      	ldrh	r3, [r3, #0]
 80019e8:	3301      	adds	r3, #1
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	220c      	movs	r2, #12
 80019ee:	18ba      	adds	r2, r7, r2
 80019f0:	4808      	ldr	r0, [pc, #32]	; (8001a14 <ssd1306_I2C_WriteMulti+0xd4>)
 80019f2:	240a      	movs	r4, #10
 80019f4:	9400      	str	r4, [sp, #0]
 80019f6:	f002 f81d 	bl	8003a34 <HAL_I2C_Master_Transmit>
}
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	46bd      	mov	sp, r7
 80019fe:	b044      	add	sp, #272	; 0x110
 8001a00:	bdb0      	pop	{r4, r5, r7, pc}
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	fffffef7 	.word	0xfffffef7
 8001a08:	fffffef6 	.word	0xfffffef6
 8001a0c:	fffffef4 	.word	0xfffffef4
 8001a10:	fffffefc 	.word	0xfffffefc
 8001a14:	200001b0 	.word	0x200001b0

08001a18 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001a18:	b590      	push	{r4, r7, lr}
 8001a1a:	b087      	sub	sp, #28
 8001a1c:	af02      	add	r7, sp, #8
 8001a1e:	0004      	movs	r4, r0
 8001a20:	0008      	movs	r0, r1
 8001a22:	0011      	movs	r1, r2
 8001a24:	1dfb      	adds	r3, r7, #7
 8001a26:	1c22      	adds	r2, r4, #0
 8001a28:	701a      	strb	r2, [r3, #0]
 8001a2a:	1dbb      	adds	r3, r7, #6
 8001a2c:	1c02      	adds	r2, r0, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
 8001a30:	1d7b      	adds	r3, r7, #5
 8001a32:	1c0a      	adds	r2, r1, #0
 8001a34:	701a      	strb	r2, [r3, #0]
	uint8_t dt[2];
	dt[0] = reg;
 8001a36:	200c      	movs	r0, #12
 8001a38:	183b      	adds	r3, r7, r0
 8001a3a:	1dba      	adds	r2, r7, #6
 8001a3c:	7812      	ldrb	r2, [r2, #0]
 8001a3e:	701a      	strb	r2, [r3, #0]
	dt[1] = data;
 8001a40:	183b      	adds	r3, r7, r0
 8001a42:	1d7a      	adds	r2, r7, #5
 8001a44:	7812      	ldrb	r2, [r2, #0]
 8001a46:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001a48:	1dfb      	adds	r3, r7, #7
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	b299      	uxth	r1, r3
 8001a4e:	183a      	adds	r2, r7, r0
 8001a50:	4804      	ldr	r0, [pc, #16]	; (8001a64 <ssd1306_I2C_Write+0x4c>)
 8001a52:	230a      	movs	r3, #10
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	2302      	movs	r3, #2
 8001a58:	f001 ffec 	bl	8003a34 <HAL_I2C_Master_Transmit>
}
 8001a5c:	46c0      	nop			; (mov r8, r8)
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	b005      	add	sp, #20
 8001a62:	bd90      	pop	{r4, r7, pc}
 8001a64:	200001b0 	.word	0x200001b0

08001a68 <structInit>:
// STRUCT
ProjectManager Details[4];
Step Settings[4];

void structInit(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 8001a6e:	1dfb      	adds	r3, r7, #7
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]

	// STEP
	// ============================================================
	// STEP WIDTH
	Settings[i].minValue = CARCASS_MIN_WIDTH;
 8001a74:	1dfb      	adds	r3, r7, #7
 8001a76:	781a      	ldrb	r2, [r3, #0]
 8001a78:	4bfe      	ldr	r3, [pc, #1016]	; (8001e74 <structInit+0x40c>)
 8001a7a:	00d2      	lsls	r2, r2, #3
 8001a7c:	2132      	movs	r1, #50	; 0x32
 8001a7e:	52d1      	strh	r1, [r2, r3]
	Settings[i].setValue = 0;
 8001a80:	1dfb      	adds	r3, r7, #7
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	4afb      	ldr	r2, [pc, #1004]	; (8001e74 <structInit+0x40c>)
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	18d3      	adds	r3, r2, r3
 8001a8a:	3302      	adds	r3, #2
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	801a      	strh	r2, [r3, #0]
	Settings[i].maxValue = CARCASS_MAX_WIDTH;
 8001a90:	1dfb      	adds	r3, r7, #7
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	4af7      	ldr	r2, [pc, #988]	; (8001e74 <structInit+0x40c>)
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	18d3      	adds	r3, r2, r3
 8001a9a:	3304      	adds	r3, #4
 8001a9c:	4af6      	ldr	r2, [pc, #984]	; (8001e78 <structInit+0x410>)
 8001a9e:	801a      	strh	r2, [r3, #0]
	Settings[i].digitsCount = 4;
 8001aa0:	1dfb      	adds	r3, r7, #7
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	4af3      	ldr	r2, [pc, #972]	; (8001e74 <structInit+0x40c>)
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	18d3      	adds	r3, r2, r3
 8001aaa:	3306      	adds	r3, #6
 8001aac:	2204      	movs	r2, #4
 8001aae:	701a      	strb	r2, [r3, #0]
	Settings[i].dotPosition = 1;
 8001ab0:	1dfb      	adds	r3, r7, #7
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	4aef      	ldr	r2, [pc, #956]	; (8001e74 <structInit+0x40c>)
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	18d3      	adds	r3, r2, r3
 8001aba:	3307      	adds	r3, #7
 8001abc:	2201      	movs	r2, #1
 8001abe:	701a      	strb	r2, [r3, #0]
	i++;
 8001ac0:	1dfb      	adds	r3, r7, #7
 8001ac2:	781a      	ldrb	r2, [r3, #0]
 8001ac4:	1dfb      	adds	r3, r7, #7
 8001ac6:	3201      	adds	r2, #1
 8001ac8:	701a      	strb	r2, [r3, #0]

	// STEP TURNS
	Settings[i].minValue = CARCASS_MIN_TURNS;
 8001aca:	1dfb      	adds	r3, r7, #7
 8001acc:	781a      	ldrb	r2, [r3, #0]
 8001ace:	4be9      	ldr	r3, [pc, #932]	; (8001e74 <structInit+0x40c>)
 8001ad0:	00d2      	lsls	r2, r2, #3
 8001ad2:	210a      	movs	r1, #10
 8001ad4:	52d1      	strh	r1, [r2, r3]
	Settings[i].setValue = 0;
 8001ad6:	1dfb      	adds	r3, r7, #7
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	4ae6      	ldr	r2, [pc, #920]	; (8001e74 <structInit+0x40c>)
 8001adc:	00db      	lsls	r3, r3, #3
 8001ade:	18d3      	adds	r3, r2, r3
 8001ae0:	3302      	adds	r3, #2
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	801a      	strh	r2, [r3, #0]
	Settings[i].maxValue = CARCASS_MAX_TURNS;
 8001ae6:	1dfb      	adds	r3, r7, #7
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	4ae2      	ldr	r2, [pc, #904]	; (8001e74 <structInit+0x40c>)
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	18d3      	adds	r3, r2, r3
 8001af0:	3304      	adds	r3, #4
 8001af2:	4ae2      	ldr	r2, [pc, #904]	; (8001e7c <structInit+0x414>)
 8001af4:	801a      	strh	r2, [r3, #0]
	Settings[i].digitsCount = 4;
 8001af6:	1dfb      	adds	r3, r7, #7
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	4ade      	ldr	r2, [pc, #888]	; (8001e74 <structInit+0x40c>)
 8001afc:	00db      	lsls	r3, r3, #3
 8001afe:	18d3      	adds	r3, r2, r3
 8001b00:	3306      	adds	r3, #6
 8001b02:	2204      	movs	r2, #4
 8001b04:	701a      	strb	r2, [r3, #0]
	Settings[i].dotPosition = 0;
 8001b06:	1dfb      	adds	r3, r7, #7
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	4ada      	ldr	r2, [pc, #872]	; (8001e74 <structInit+0x40c>)
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	18d3      	adds	r3, r2, r3
 8001b10:	3307      	adds	r3, #7
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
	i++;
 8001b16:	1dfb      	adds	r3, r7, #7
 8001b18:	781a      	ldrb	r2, [r3, #0]
 8001b1a:	1dfb      	adds	r3, r7, #7
 8001b1c:	3201      	adds	r2, #1
 8001b1e:	701a      	strb	r2, [r3, #0]

	// STEP DIAMETER
	Settings[i].minValue = WINDING_MIN_DIAMETER;
 8001b20:	1dfb      	adds	r3, r7, #7
 8001b22:	781a      	ldrb	r2, [r3, #0]
 8001b24:	4bd3      	ldr	r3, [pc, #844]	; (8001e74 <structInit+0x40c>)
 8001b26:	00d2      	lsls	r2, r2, #3
 8001b28:	2101      	movs	r1, #1
 8001b2a:	52d1      	strh	r1, [r2, r3]
	Settings[i].setValue = 0;
 8001b2c:	1dfb      	adds	r3, r7, #7
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	4ad0      	ldr	r2, [pc, #832]	; (8001e74 <structInit+0x40c>)
 8001b32:	00db      	lsls	r3, r3, #3
 8001b34:	18d3      	adds	r3, r2, r3
 8001b36:	3302      	adds	r3, #2
 8001b38:	2200      	movs	r2, #0
 8001b3a:	801a      	strh	r2, [r3, #0]
	Settings[i].maxValue = WINDING_MAX_DIAMETER;
 8001b3c:	1dfb      	adds	r3, r7, #7
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	4acc      	ldr	r2, [pc, #816]	; (8001e74 <structInit+0x40c>)
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	18d3      	adds	r3, r2, r3
 8001b46:	3304      	adds	r3, #4
 8001b48:	22fa      	movs	r2, #250	; 0xfa
 8001b4a:	801a      	strh	r2, [r3, #0]
	Settings[i].digitsCount = 3;
 8001b4c:	1dfb      	adds	r3, r7, #7
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	4ac8      	ldr	r2, [pc, #800]	; (8001e74 <structInit+0x40c>)
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	18d3      	adds	r3, r2, r3
 8001b56:	3306      	adds	r3, #6
 8001b58:	2203      	movs	r2, #3
 8001b5a:	701a      	strb	r2, [r3, #0]
	Settings[i].dotPosition = 2;
 8001b5c:	1dfb      	adds	r3, r7, #7
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	4ac4      	ldr	r2, [pc, #784]	; (8001e74 <structInit+0x40c>)
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	18d3      	adds	r3, r2, r3
 8001b66:	3307      	adds	r3, #7
 8001b68:	2202      	movs	r2, #2
 8001b6a:	701a      	strb	r2, [r3, #0]
	i++;
 8001b6c:	1dfb      	adds	r3, r7, #7
 8001b6e:	781a      	ldrb	r2, [r3, #0]
 8001b70:	1dfb      	adds	r3, r7, #7
 8001b72:	3201      	adds	r2, #1
 8001b74:	701a      	strb	r2, [r3, #0]

	// STEP SPEED
	Settings[i].minValue = WINDING_MIN_SPEED;
 8001b76:	1dfb      	adds	r3, r7, #7
 8001b78:	781a      	ldrb	r2, [r3, #0]
 8001b7a:	4bbe      	ldr	r3, [pc, #760]	; (8001e74 <structInit+0x40c>)
 8001b7c:	00d2      	lsls	r2, r2, #3
 8001b7e:	2101      	movs	r1, #1
 8001b80:	52d1      	strh	r1, [r2, r3]
	Settings[i].setValue = 0;
 8001b82:	1dfb      	adds	r3, r7, #7
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	4abb      	ldr	r2, [pc, #748]	; (8001e74 <structInit+0x40c>)
 8001b88:	00db      	lsls	r3, r3, #3
 8001b8a:	18d3      	adds	r3, r2, r3
 8001b8c:	3302      	adds	r3, #2
 8001b8e:	2200      	movs	r2, #0
 8001b90:	801a      	strh	r2, [r3, #0]
	Settings[i].maxValue = WINDING_MAX_SPEED;
 8001b92:	1dfb      	adds	r3, r7, #7
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	4ab7      	ldr	r2, [pc, #732]	; (8001e74 <structInit+0x40c>)
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	18d3      	adds	r3, r2, r3
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	2209      	movs	r2, #9
 8001ba0:	801a      	strh	r2, [r3, #0]
	Settings[i].digitsCount = 1;
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	4ab3      	ldr	r2, [pc, #716]	; (8001e74 <structInit+0x40c>)
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	18d3      	adds	r3, r2, r3
 8001bac:	3306      	adds	r3, #6
 8001bae:	2201      	movs	r2, #1
 8001bb0:	701a      	strb	r2, [r3, #0]
	Settings[i].dotPosition = 0;
 8001bb2:	1dfb      	adds	r3, r7, #7
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	4aaf      	ldr	r2, [pc, #700]	; (8001e74 <structInit+0x40c>)
 8001bb8:	00db      	lsls	r3, r3, #3
 8001bba:	18d3      	adds	r3, r2, r3
 8001bbc:	3307      	adds	r3, #7
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	701a      	strb	r2, [r3, #0]
	i=0;
 8001bc2:	1dfb      	adds	r3, r7, #7
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	701a      	strb	r2, [r3, #0]

	// PROJECT
	// ============================================================
	//PROJECT - PEAVEY CLASSIC 30 - MAIN TRANSFORMER
	strcpy(Details[i].fullName, "Peavey-C30-Main");
 8001bc8:	1dfb      	adds	r3, r7, #7
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2254      	movs	r2, #84	; 0x54
 8001bce:	435a      	muls	r2, r3
 8001bd0:	4bab      	ldr	r3, [pc, #684]	; (8001e80 <structInit+0x418>)
 8001bd2:	18d2      	adds	r2, r2, r3
 8001bd4:	4bab      	ldr	r3, [pc, #684]	; (8001e84 <structInit+0x41c>)
 8001bd6:	0010      	movs	r0, r2
 8001bd8:	0019      	movs	r1, r3
 8001bda:	2310      	movs	r3, #16
 8001bdc:	001a      	movs	r2, r3
 8001bde:	f004 ffe9 	bl	8006bb4 <memcpy>
	strcpy(Details[i].shortName, "P-C30-M");
 8001be2:	1dfb      	adds	r3, r7, #7
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2254      	movs	r2, #84	; 0x54
 8001be8:	4353      	muls	r3, r2
 8001bea:	3310      	adds	r3, #16
 8001bec:	001a      	movs	r2, r3
 8001bee:	4ba4      	ldr	r3, [pc, #656]	; (8001e80 <structInit+0x418>)
 8001bf0:	18d3      	adds	r3, r2, r3
 8001bf2:	1c9a      	adds	r2, r3, #2
 8001bf4:	4ba4      	ldr	r3, [pc, #656]	; (8001e88 <structInit+0x420>)
 8001bf6:	0010      	movs	r0, r2
 8001bf8:	0019      	movs	r1, r3
 8001bfa:	2308      	movs	r3, #8
 8001bfc:	001a      	movs	r2, r3
 8001bfe:	f004 ffd9 	bl	8006bb4 <memcpy>
	strcpy(Details[i].descShort_1, "230V");
 8001c02:	1dfb      	adds	r3, r7, #7
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2254      	movs	r2, #84	; 0x54
 8001c08:	4353      	muls	r3, r2
 8001c0a:	3318      	adds	r3, #24
 8001c0c:	001a      	movs	r2, r3
 8001c0e:	4b9c      	ldr	r3, [pc, #624]	; (8001e80 <structInit+0x418>)
 8001c10:	18d3      	adds	r3, r2, r3
 8001c12:	1c5a      	adds	r2, r3, #1
 8001c14:	4b9d      	ldr	r3, [pc, #628]	; (8001e8c <structInit+0x424>)
 8001c16:	0010      	movs	r0, r2
 8001c18:	0019      	movs	r1, r3
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	001a      	movs	r2, r3
 8001c1e:	f004 ffc9 	bl	8006bb4 <memcpy>
	strcpy(Details[i].descShort_2, "270V, 30V");
 8001c22:	1dfb      	adds	r3, r7, #7
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	2254      	movs	r2, #84	; 0x54
 8001c28:	4353      	muls	r3, r2
 8001c2a:	3320      	adds	r3, #32
 8001c2c:	001a      	movs	r2, r3
 8001c2e:	4b94      	ldr	r3, [pc, #592]	; (8001e80 <structInit+0x418>)
 8001c30:	18d2      	adds	r2, r2, r3
 8001c32:	4b97      	ldr	r3, [pc, #604]	; (8001e90 <structInit+0x428>)
 8001c34:	0010      	movs	r0, r2
 8001c36:	0019      	movs	r1, r3
 8001c38:	230a      	movs	r3, #10
 8001c3a:	001a      	movs	r2, r3
 8001c3c:	f004 ffba 	bl	8006bb4 <memcpy>
	Details[i].width		= 1150;
 8001c40:	1dfb      	adds	r3, r7, #7
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	4a8e      	ldr	r2, [pc, #568]	; (8001e80 <structInit+0x418>)
 8001c46:	2154      	movs	r1, #84	; 0x54
 8001c48:	434b      	muls	r3, r1
 8001c4a:	18d3      	adds	r3, r2, r3
 8001c4c:	332a      	adds	r3, #42	; 0x2a
 8001c4e:	4a91      	ldr	r2, [pc, #580]	; (8001e94 <structInit+0x42c>)
 8001c50:	801a      	strh	r2, [r3, #0]
	Details[i].turns[0]		= 1100;
 8001c52:	1dfb      	adds	r3, r7, #7
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	4a8a      	ldr	r2, [pc, #552]	; (8001e80 <structInit+0x418>)
 8001c58:	2154      	movs	r1, #84	; 0x54
 8001c5a:	434b      	muls	r3, r1
 8001c5c:	18d3      	adds	r3, r2, r3
 8001c5e:	332c      	adds	r3, #44	; 0x2c
 8001c60:	4a8d      	ldr	r2, [pc, #564]	; (8001e98 <structInit+0x430>)
 8001c62:	801a      	strh	r2, [r3, #0]
	Details[i].diameter[0]	= 10;
 8001c64:	1dfb      	adds	r3, r7, #7
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	4a85      	ldr	r2, [pc, #532]	; (8001e80 <structInit+0x418>)
 8001c6a:	2140      	movs	r1, #64	; 0x40
 8001c6c:	2054      	movs	r0, #84	; 0x54
 8001c6e:	4343      	muls	r3, r0
 8001c70:	18d3      	adds	r3, r2, r3
 8001c72:	185b      	adds	r3, r3, r1
 8001c74:	220a      	movs	r2, #10
 8001c76:	801a      	strh	r2, [r3, #0]
	Details[i].turns[1]		= 900;
 8001c78:	1dfb      	adds	r3, r7, #7
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	4a80      	ldr	r2, [pc, #512]	; (8001e80 <structInit+0x418>)
 8001c7e:	2154      	movs	r1, #84	; 0x54
 8001c80:	434b      	muls	r3, r1
 8001c82:	18d3      	adds	r3, r2, r3
 8001c84:	332e      	adds	r3, #46	; 0x2e
 8001c86:	22e1      	movs	r2, #225	; 0xe1
 8001c88:	0092      	lsls	r2, r2, #2
 8001c8a:	801a      	strh	r2, [r3, #0]
	Details[i].diameter[1]	= 15;
 8001c8c:	1dfb      	adds	r3, r7, #7
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	4a7b      	ldr	r2, [pc, #492]	; (8001e80 <structInit+0x418>)
 8001c92:	2142      	movs	r1, #66	; 0x42
 8001c94:	2054      	movs	r0, #84	; 0x54
 8001c96:	4343      	muls	r3, r0
 8001c98:	18d3      	adds	r3, r2, r3
 8001c9a:	185b      	adds	r3, r3, r1
 8001c9c:	220f      	movs	r2, #15
 8001c9e:	801a      	strh	r2, [r3, #0]
	Details[i].turns[2]		= 200;
 8001ca0:	1dfb      	adds	r3, r7, #7
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	4a76      	ldr	r2, [pc, #472]	; (8001e80 <structInit+0x418>)
 8001ca6:	2154      	movs	r1, #84	; 0x54
 8001ca8:	434b      	muls	r3, r1
 8001caa:	18d3      	adds	r3, r2, r3
 8001cac:	3330      	adds	r3, #48	; 0x30
 8001cae:	22c8      	movs	r2, #200	; 0xc8
 8001cb0:	801a      	strh	r2, [r3, #0]
	Details[i].diameter[2]	= 100;
 8001cb2:	1dfb      	adds	r3, r7, #7
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	4a72      	ldr	r2, [pc, #456]	; (8001e80 <structInit+0x418>)
 8001cb8:	2144      	movs	r1, #68	; 0x44
 8001cba:	2054      	movs	r0, #84	; 0x54
 8001cbc:	4343      	muls	r3, r0
 8001cbe:	18d3      	adds	r3, r2, r3
 8001cc0:	185b      	adds	r3, r3, r1
 8001cc2:	2264      	movs	r2, #100	; 0x64
 8001cc4:	801a      	strh	r2, [r3, #0]
	i++;
 8001cc6:	1dfb      	adds	r3, r7, #7
 8001cc8:	781a      	ldrb	r2, [r3, #0]
 8001cca:	1dfb      	adds	r3, r7, #7
 8001ccc:	3201      	adds	r2, #1
 8001cce:	701a      	strb	r2, [r3, #0]

	//PROJECT - PEAVEY CLASSIC 30 - SPEAKER TRANSFORMER
	strcpy(Details[i].fullName, "Peavey-C30-SPK");
 8001cd0:	1dfb      	adds	r3, r7, #7
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2254      	movs	r2, #84	; 0x54
 8001cd6:	435a      	muls	r2, r3
 8001cd8:	4b69      	ldr	r3, [pc, #420]	; (8001e80 <structInit+0x418>)
 8001cda:	18d2      	adds	r2, r2, r3
 8001cdc:	4b6f      	ldr	r3, [pc, #444]	; (8001e9c <structInit+0x434>)
 8001cde:	0010      	movs	r0, r2
 8001ce0:	0019      	movs	r1, r3
 8001ce2:	230f      	movs	r3, #15
 8001ce4:	001a      	movs	r2, r3
 8001ce6:	f004 ff65 	bl	8006bb4 <memcpy>
	strcpy(Details[i].shortName, "P-C30-S");
 8001cea:	1dfb      	adds	r3, r7, #7
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2254      	movs	r2, #84	; 0x54
 8001cf0:	4353      	muls	r3, r2
 8001cf2:	3310      	adds	r3, #16
 8001cf4:	001a      	movs	r2, r3
 8001cf6:	4b62      	ldr	r3, [pc, #392]	; (8001e80 <structInit+0x418>)
 8001cf8:	18d3      	adds	r3, r2, r3
 8001cfa:	1c9a      	adds	r2, r3, #2
 8001cfc:	4b68      	ldr	r3, [pc, #416]	; (8001ea0 <structInit+0x438>)
 8001cfe:	0010      	movs	r0, r2
 8001d00:	0019      	movs	r1, r3
 8001d02:	2308      	movs	r3, #8
 8001d04:	001a      	movs	r2, r3
 8001d06:	f004 ff55 	bl	8006bb4 <memcpy>
	strcpy(Details[i].descShort_1, "4XEL84");
 8001d0a:	1dfb      	adds	r3, r7, #7
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2254      	movs	r2, #84	; 0x54
 8001d10:	4353      	muls	r3, r2
 8001d12:	3318      	adds	r3, #24
 8001d14:	001a      	movs	r2, r3
 8001d16:	4b5a      	ldr	r3, [pc, #360]	; (8001e80 <structInit+0x418>)
 8001d18:	18d3      	adds	r3, r2, r3
 8001d1a:	1c5a      	adds	r2, r3, #1
 8001d1c:	4b61      	ldr	r3, [pc, #388]	; (8001ea4 <structInit+0x43c>)
 8001d1e:	0010      	movs	r0, r2
 8001d20:	0019      	movs	r1, r3
 8001d22:	2307      	movs	r3, #7
 8001d24:	001a      	movs	r2, r3
 8001d26:	f004 ff45 	bl	8006bb4 <memcpy>
	strcpy(Details[i].descShort_2, "16 Ohms");
 8001d2a:	1dfb      	adds	r3, r7, #7
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2254      	movs	r2, #84	; 0x54
 8001d30:	4353      	muls	r3, r2
 8001d32:	3320      	adds	r3, #32
 8001d34:	001a      	movs	r2, r3
 8001d36:	4b52      	ldr	r3, [pc, #328]	; (8001e80 <structInit+0x418>)
 8001d38:	18d2      	adds	r2, r2, r3
 8001d3a:	4b5b      	ldr	r3, [pc, #364]	; (8001ea8 <structInit+0x440>)
 8001d3c:	0010      	movs	r0, r2
 8001d3e:	0019      	movs	r1, r3
 8001d40:	2308      	movs	r3, #8
 8001d42:	001a      	movs	r2, r3
 8001d44:	f004 ff36 	bl	8006bb4 <memcpy>
	Details[i].width		= 650;
 8001d48:	1dfb      	adds	r3, r7, #7
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	4a4c      	ldr	r2, [pc, #304]	; (8001e80 <structInit+0x418>)
 8001d4e:	2154      	movs	r1, #84	; 0x54
 8001d50:	434b      	muls	r3, r1
 8001d52:	18d3      	adds	r3, r2, r3
 8001d54:	332a      	adds	r3, #42	; 0x2a
 8001d56:	4a55      	ldr	r2, [pc, #340]	; (8001eac <structInit+0x444>)
 8001d58:	801a      	strh	r2, [r3, #0]
	Details[i].turns[0]		= 900;
 8001d5a:	1dfb      	adds	r3, r7, #7
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	4a48      	ldr	r2, [pc, #288]	; (8001e80 <structInit+0x418>)
 8001d60:	2154      	movs	r1, #84	; 0x54
 8001d62:	434b      	muls	r3, r1
 8001d64:	18d3      	adds	r3, r2, r3
 8001d66:	332c      	adds	r3, #44	; 0x2c
 8001d68:	22e1      	movs	r2, #225	; 0xe1
 8001d6a:	0092      	lsls	r2, r2, #2
 8001d6c:	801a      	strh	r2, [r3, #0]
	Details[i].diameter[0]	= 20;
 8001d6e:	1dfb      	adds	r3, r7, #7
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	4a43      	ldr	r2, [pc, #268]	; (8001e80 <structInit+0x418>)
 8001d74:	2140      	movs	r1, #64	; 0x40
 8001d76:	2054      	movs	r0, #84	; 0x54
 8001d78:	4343      	muls	r3, r0
 8001d7a:	18d3      	adds	r3, r2, r3
 8001d7c:	185b      	adds	r3, r3, r1
 8001d7e:	2214      	movs	r2, #20
 8001d80:	801a      	strh	r2, [r3, #0]
	Details[i].turns[1]		= 600;
 8001d82:	1dfb      	adds	r3, r7, #7
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	4a3e      	ldr	r2, [pc, #248]	; (8001e80 <structInit+0x418>)
 8001d88:	2154      	movs	r1, #84	; 0x54
 8001d8a:	434b      	muls	r3, r1
 8001d8c:	18d3      	adds	r3, r2, r3
 8001d8e:	332e      	adds	r3, #46	; 0x2e
 8001d90:	2296      	movs	r2, #150	; 0x96
 8001d92:	0092      	lsls	r2, r2, #2
 8001d94:	801a      	strh	r2, [r3, #0]
	Details[i].diameter[1]	= 120;
 8001d96:	1dfb      	adds	r3, r7, #7
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	4a39      	ldr	r2, [pc, #228]	; (8001e80 <structInit+0x418>)
 8001d9c:	2142      	movs	r1, #66	; 0x42
 8001d9e:	2054      	movs	r0, #84	; 0x54
 8001da0:	4343      	muls	r3, r0
 8001da2:	18d3      	adds	r3, r2, r3
 8001da4:	185b      	adds	r3, r3, r1
 8001da6:	2278      	movs	r2, #120	; 0x78
 8001da8:	801a      	strh	r2, [r3, #0]
	i++;
 8001daa:	1dfb      	adds	r3, r7, #7
 8001dac:	781a      	ldrb	r2, [r3, #0]
 8001dae:	1dfb      	adds	r3, r7, #7
 8001db0:	3201      	adds	r2, #1
 8001db2:	701a      	strb	r2, [r3, #0]

	//PROJECT - TEST
	strcpy(Details[i].fullName, "TEST-FULL");
 8001db4:	1dfb      	adds	r3, r7, #7
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2254      	movs	r2, #84	; 0x54
 8001dba:	435a      	muls	r2, r3
 8001dbc:	4b30      	ldr	r3, [pc, #192]	; (8001e80 <structInit+0x418>)
 8001dbe:	18d2      	adds	r2, r2, r3
 8001dc0:	4b3b      	ldr	r3, [pc, #236]	; (8001eb0 <structInit+0x448>)
 8001dc2:	0010      	movs	r0, r2
 8001dc4:	0019      	movs	r1, r3
 8001dc6:	230a      	movs	r3, #10
 8001dc8:	001a      	movs	r2, r3
 8001dca:	f004 fef3 	bl	8006bb4 <memcpy>
	strcpy(Details[i].shortName, "TEST-SH");
 8001dce:	1dfb      	adds	r3, r7, #7
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2254      	movs	r2, #84	; 0x54
 8001dd4:	4353      	muls	r3, r2
 8001dd6:	3310      	adds	r3, #16
 8001dd8:	001a      	movs	r2, r3
 8001dda:	4b29      	ldr	r3, [pc, #164]	; (8001e80 <structInit+0x418>)
 8001ddc:	18d3      	adds	r3, r2, r3
 8001dde:	1c9a      	adds	r2, r3, #2
 8001de0:	4b34      	ldr	r3, [pc, #208]	; (8001eb4 <structInit+0x44c>)
 8001de2:	0010      	movs	r0, r2
 8001de4:	0019      	movs	r1, r3
 8001de6:	2308      	movs	r3, #8
 8001de8:	001a      	movs	r2, r3
 8001dea:	f004 fee3 	bl	8006bb4 <memcpy>
	strcpy(Details[i].descShort_1, "2XEL84");
 8001dee:	1dfb      	adds	r3, r7, #7
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2254      	movs	r2, #84	; 0x54
 8001df4:	4353      	muls	r3, r2
 8001df6:	3318      	adds	r3, #24
 8001df8:	001a      	movs	r2, r3
 8001dfa:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <structInit+0x418>)
 8001dfc:	18d3      	adds	r3, r2, r3
 8001dfe:	1c5a      	adds	r2, r3, #1
 8001e00:	4b2d      	ldr	r3, [pc, #180]	; (8001eb8 <structInit+0x450>)
 8001e02:	0010      	movs	r0, r2
 8001e04:	0019      	movs	r1, r3
 8001e06:	2307      	movs	r3, #7
 8001e08:	001a      	movs	r2, r3
 8001e0a:	f004 fed3 	bl	8006bb4 <memcpy>
	strcpy(Details[i].descShort_2, "4-8-16");
 8001e0e:	1dfb      	adds	r3, r7, #7
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2254      	movs	r2, #84	; 0x54
 8001e14:	4353      	muls	r3, r2
 8001e16:	3320      	adds	r3, #32
 8001e18:	001a      	movs	r2, r3
 8001e1a:	4b19      	ldr	r3, [pc, #100]	; (8001e80 <structInit+0x418>)
 8001e1c:	18d2      	adds	r2, r2, r3
 8001e1e:	4b27      	ldr	r3, [pc, #156]	; (8001ebc <structInit+0x454>)
 8001e20:	0010      	movs	r0, r2
 8001e22:	0019      	movs	r1, r3
 8001e24:	2307      	movs	r3, #7
 8001e26:	001a      	movs	r2, r3
 8001e28:	f004 fec4 	bl	8006bb4 <memcpy>
	Details[i].width		= 800;
 8001e2c:	1dfb      	adds	r3, r7, #7
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	4a13      	ldr	r2, [pc, #76]	; (8001e80 <structInit+0x418>)
 8001e32:	2154      	movs	r1, #84	; 0x54
 8001e34:	434b      	muls	r3, r1
 8001e36:	18d3      	adds	r3, r2, r3
 8001e38:	332a      	adds	r3, #42	; 0x2a
 8001e3a:	22c8      	movs	r2, #200	; 0xc8
 8001e3c:	0092      	lsls	r2, r2, #2
 8001e3e:	801a      	strh	r2, [r3, #0]
	Details[i].turns[0]		= 2500;
 8001e40:	1dfb      	adds	r3, r7, #7
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	4a0e      	ldr	r2, [pc, #56]	; (8001e80 <structInit+0x418>)
 8001e46:	2154      	movs	r1, #84	; 0x54
 8001e48:	434b      	muls	r3, r1
 8001e4a:	18d3      	adds	r3, r2, r3
 8001e4c:	332c      	adds	r3, #44	; 0x2c
 8001e4e:	4a0b      	ldr	r2, [pc, #44]	; (8001e7c <structInit+0x414>)
 8001e50:	801a      	strh	r2, [r3, #0]
	Details[i].diameter[0]	= 250;
 8001e52:	1dfb      	adds	r3, r7, #7
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	4a0a      	ldr	r2, [pc, #40]	; (8001e80 <structInit+0x418>)
 8001e58:	2140      	movs	r1, #64	; 0x40
 8001e5a:	2054      	movs	r0, #84	; 0x54
 8001e5c:	4343      	muls	r3, r0
 8001e5e:	18d3      	adds	r3, r2, r3
 8001e60:	185b      	adds	r3, r3, r1
 8001e62:	22fa      	movs	r2, #250	; 0xfa
 8001e64:	801a      	strh	r2, [r3, #0]
	Details[i].turns[1]		= 10;
 8001e66:	1dfb      	adds	r3, r7, #7
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <structInit+0x418>)
 8001e6c:	2154      	movs	r1, #84	; 0x54
 8001e6e:	434b      	muls	r3, r1
 8001e70:	e026      	b.n	8001ec0 <structInit+0x458>
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	2000076c 	.word	0x2000076c
 8001e78:	000004e2 	.word	0x000004e2
 8001e7c:	000009c4 	.word	0x000009c4
 8001e80:	2000061c 	.word	0x2000061c
 8001e84:	080074c0 	.word	0x080074c0
 8001e88:	080074d0 	.word	0x080074d0
 8001e8c:	080074d8 	.word	0x080074d8
 8001e90:	080074e0 	.word	0x080074e0
 8001e94:	0000047e 	.word	0x0000047e
 8001e98:	0000044c 	.word	0x0000044c
 8001e9c:	080074ec 	.word	0x080074ec
 8001ea0:	080074fc 	.word	0x080074fc
 8001ea4:	08007504 	.word	0x08007504
 8001ea8:	0800750c 	.word	0x0800750c
 8001eac:	0000028a 	.word	0x0000028a
 8001eb0:	08007514 	.word	0x08007514
 8001eb4:	08007520 	.word	0x08007520
 8001eb8:	08007528 	.word	0x08007528
 8001ebc:	08007530 	.word	0x08007530
 8001ec0:	18d3      	adds	r3, r2, r3
 8001ec2:	332e      	adds	r3, #46	; 0x2e
 8001ec4:	220a      	movs	r2, #10
 8001ec6:	801a      	strh	r2, [r3, #0]
	Details[i].diameter[1]	= 1;
 8001ec8:	1dfb      	adds	r3, r7, #7
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	4a18      	ldr	r2, [pc, #96]	; (8001f30 <structInit+0x4c8>)
 8001ece:	2142      	movs	r1, #66	; 0x42
 8001ed0:	2054      	movs	r0, #84	; 0x54
 8001ed2:	4343      	muls	r3, r0
 8001ed4:	18d3      	adds	r3, r2, r3
 8001ed6:	185b      	adds	r3, r3, r1
 8001ed8:	2201      	movs	r2, #1
 8001eda:	801a      	strh	r2, [r3, #0]
	Details[i].turns[2]		= 2500;
 8001edc:	1dfb      	adds	r3, r7, #7
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	4a13      	ldr	r2, [pc, #76]	; (8001f30 <structInit+0x4c8>)
 8001ee2:	2154      	movs	r1, #84	; 0x54
 8001ee4:	434b      	muls	r3, r1
 8001ee6:	18d3      	adds	r3, r2, r3
 8001ee8:	3330      	adds	r3, #48	; 0x30
 8001eea:	4a12      	ldr	r2, [pc, #72]	; (8001f34 <structInit+0x4cc>)
 8001eec:	801a      	strh	r2, [r3, #0]
	Details[i].diameter[2]	= 1;
 8001eee:	1dfb      	adds	r3, r7, #7
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	4a0f      	ldr	r2, [pc, #60]	; (8001f30 <structInit+0x4c8>)
 8001ef4:	2144      	movs	r1, #68	; 0x44
 8001ef6:	2054      	movs	r0, #84	; 0x54
 8001ef8:	4343      	muls	r3, r0
 8001efa:	18d3      	adds	r3, r2, r3
 8001efc:	185b      	adds	r3, r3, r1
 8001efe:	2201      	movs	r2, #1
 8001f00:	801a      	strh	r2, [r3, #0]
	Details[i].turns[3]		= 10;
 8001f02:	1dfb      	adds	r3, r7, #7
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	4a0a      	ldr	r2, [pc, #40]	; (8001f30 <structInit+0x4c8>)
 8001f08:	2154      	movs	r1, #84	; 0x54
 8001f0a:	434b      	muls	r3, r1
 8001f0c:	18d3      	adds	r3, r2, r3
 8001f0e:	3332      	adds	r3, #50	; 0x32
 8001f10:	220a      	movs	r2, #10
 8001f12:	801a      	strh	r2, [r3, #0]
	Details[i].diameter[3]	= 250;
 8001f14:	1dfb      	adds	r3, r7, #7
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	4a05      	ldr	r2, [pc, #20]	; (8001f30 <structInit+0x4c8>)
 8001f1a:	2146      	movs	r1, #70	; 0x46
 8001f1c:	2054      	movs	r0, #84	; 0x54
 8001f1e:	4343      	muls	r3, r0
 8001f20:	18d3      	adds	r3, r2, r3
 8001f22:	185b      	adds	r3, r3, r1
 8001f24:	22fa      	movs	r2, #250	; 0xfa
 8001f26:	801a      	strh	r2, [r3, #0]
}
 8001f28:	46c0      	nop			; (mov r8, r8)
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	b002      	add	sp, #8
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	2000061c 	.word	0x2000061c
 8001f34:	000009c4 	.word	0x000009c4

08001f38 <setTheme>:

void setTheme(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b098      	sub	sp, #96	; 0x60
 8001f3c:	af02      	add	r7, sp, #8
	clearContent();
 8001f3e:	f000 fdef 	bl	8002b20 <clearContent>
	switch (workStep)
 8001f42:	4b52      	ldr	r3, [pc, #328]	; (800208c <setTheme+0x154>)
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	2b0b      	cmp	r3, #11
 8001f4a:	d900      	bls.n	8001f4e <setTheme+0x16>
 8001f4c:	e098      	b.n	8002080 <setTheme+0x148>
 8001f4e:	009a      	lsls	r2, r3, #2
 8001f50:	4b4f      	ldr	r3, [pc, #316]	; (8002090 <setTheme+0x158>)
 8001f52:	18d3      	adds	r3, r2, r3
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	469f      	mov	pc, r3
	{
		case 0: // wyświetla logo
			SSD1306_DrawBitmap(0, 0, IMG_LOGO, 128, 64, 1);
 8001f58:	4a4e      	ldr	r2, [pc, #312]	; (8002094 <setTheme+0x15c>)
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	9301      	str	r3, [sp, #4]
 8001f5e:	2340      	movs	r3, #64	; 0x40
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	2380      	movs	r3, #128	; 0x80
 8001f64:	2100      	movs	r1, #0
 8001f66:	2000      	movs	r0, #0
 8001f68:	f7fe ff3e 	bl	8000de8 <SSD1306_DrawBitmap>
			workStep++;
 8001f6c:	4b47      	ldr	r3, [pc, #284]	; (800208c <setTheme+0x154>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	3301      	adds	r3, #1
 8001f74:	b2da      	uxtb	r2, r3
 8001f76:	4b45      	ldr	r3, [pc, #276]	; (800208c <setTheme+0x154>)
 8001f78:	701a      	strb	r2, [r3, #0]
			SSD1306_UpdateScreen();
 8001f7a:	f7ff f899 	bl	80010b0 <SSD1306_UpdateScreen>
			HAL_Delay(1000);
 8001f7e:	23fa      	movs	r3, #250	; 0xfa
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	0018      	movs	r0, r3
 8001f84:	f001 f97e 	bl	8003284 <HAL_Delay>
			SSD1306_Clear();
 8001f88:	f7ff fca0 	bl	80018cc <SSD1306_Clear>
			SSD1306_UpdateScreen();
 8001f8c:	f7ff f890 	bl	80010b0 <SSD1306_UpdateScreen>
			setTheme();
 8001f90:	f7ff ffd2 	bl	8001f38 <setTheme>
		break;
 8001f94:	e074      	b.n	8002080 <setTheme+0x148>
		case 1: // wybór projektu - nowy lub istniejacy
			showLabelBar(DISP_PROJECT_LABEL);
 8001f96:	4b40      	ldr	r3, [pc, #256]	; (8002098 <setTheme+0x160>)
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f000 fda5 	bl	8002ae8 <showLabelBar>
			progressBarWidth = (128 / ((PROJECT_COUNT + 1) / 2) + ((PROJECT_COUNT + 1) % 2));
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	da00      	bge.n	8001fa8 <setTheme+0x70>
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	105b      	asrs	r3, r3, #1
 8001faa:	0019      	movs	r1, r3
 8001fac:	2080      	movs	r0, #128	; 0x80
 8001fae:	f7fe f947 	bl	8000240 <__divsi3>
 8001fb2:	0003      	movs	r3, r0
 8001fb4:	b2da      	uxtb	r2, r3
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	3301      	adds	r3, #1
 8001fba:	4938      	ldr	r1, [pc, #224]	; (800209c <setTheme+0x164>)
 8001fbc:	400b      	ands	r3, r1
 8001fbe:	d504      	bpl.n	8001fca <setTheme+0x92>
 8001fc0:	3b01      	subs	r3, #1
 8001fc2:	2102      	movs	r1, #2
 8001fc4:	4249      	negs	r1, r1
 8001fc6:	430b      	orrs	r3, r1
 8001fc8:	3301      	adds	r3, #1
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	18d3      	adds	r3, r2, r3
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	4b33      	ldr	r3, [pc, #204]	; (80020a0 <setTheme+0x168>)
 8001fd2:	701a      	strb	r2, [r3, #0]
			progressBarStep = projectSelect / 2;
 8001fd4:	4b33      	ldr	r3, [pc, #204]	; (80020a4 <setTheme+0x16c>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	085b      	lsrs	r3, r3, #1
 8001fdc:	b2da      	uxtb	r2, r3
 8001fde:	4b32      	ldr	r3, [pc, #200]	; (80020a8 <setTheme+0x170>)
 8001fe0:	701a      	strb	r2, [r3, #0]
			paginationBar(progressBarWidth, progressBarStep);
 8001fe2:	4b2f      	ldr	r3, [pc, #188]	; (80020a0 <setTheme+0x168>)
 8001fe4:	781a      	ldrb	r2, [r3, #0]
 8001fe6:	4b30      	ldr	r3, [pc, #192]	; (80020a8 <setTheme+0x170>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	0019      	movs	r1, r3
 8001fec:	0010      	movs	r0, r2
 8001fee:	f000 fda5 	bl	8002b3c <paginationBar>
			showProjectSelectMenu();
 8001ff2:	f000 f867 	bl	80020c4 <showProjectSelectMenu>
		break;
 8001ff6:	e043      	b.n	8002080 <setTheme+0x148>
		case 11:; // szczegoly projektu
			ProjectManager Handler = Details[projectSelect];
 8001ff8:	4b2a      	ldr	r3, [pc, #168]	; (80020a4 <setTheme+0x16c>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	0018      	movs	r0, r3
 8002000:	1d39      	adds	r1, r7, #4
 8002002:	4a2a      	ldr	r2, [pc, #168]	; (80020ac <setTheme+0x174>)
 8002004:	2354      	movs	r3, #84	; 0x54
 8002006:	4343      	muls	r3, r0
 8002008:	0008      	movs	r0, r1
 800200a:	18d3      	adds	r3, r2, r3
 800200c:	2254      	movs	r2, #84	; 0x54
 800200e:	0019      	movs	r1, r3
 8002010:	f004 fdd0 	bl	8006bb4 <memcpy>
			showProjectDetails(&Handler);
 8002014:	1d3b      	adds	r3, r7, #4
 8002016:	0018      	movs	r0, r3
 8002018:	f000 f9b8 	bl	800238c <showProjectDetails>
		break;
 800201c:	e030      	b.n	8002080 <setTheme+0x148>
		case 2: // ustawienie szerokości karkasu
			showLabelBar(DISP_SET_WIDTH_LABEL);
 800201e:	4b24      	ldr	r3, [pc, #144]	; (80020b0 <setTheme+0x178>)
 8002020:	0018      	movs	r0, r3
 8002022:	f000 fd61 	bl	8002ae8 <showLabelBar>
			showValueScreen(CARCASS_WIDTH, 0, 0, FIRST_RUN);
 8002026:	2301      	movs	r3, #1
 8002028:	2200      	movs	r2, #0
 800202a:	2100      	movs	r1, #0
 800202c:	2000      	movs	r0, #0
 800202e:	f000 fa3d 	bl	80024ac <showValueScreen>
		break;
 8002032:	e025      	b.n	8002080 <setTheme+0x148>
		case 3: // ustawienie ilosci zwojow
			showLabelBar(DISP_SET_TURNS_LABEL);
 8002034:	4b1f      	ldr	r3, [pc, #124]	; (80020b4 <setTheme+0x17c>)
 8002036:	0018      	movs	r0, r3
 8002038:	f000 fd56 	bl	8002ae8 <showLabelBar>
			showValueScreen(CARCASS_COIL_TURNS, 0, 0, FIRST_RUN);
 800203c:	2301      	movs	r3, #1
 800203e:	2200      	movs	r2, #0
 8002040:	2100      	movs	r1, #0
 8002042:	2001      	movs	r0, #1
 8002044:	f000 fa32 	bl	80024ac <showValueScreen>
		break;
 8002048:	e01a      	b.n	8002080 <setTheme+0x148>
		case 4: // srednica uzwojenia
			showLabelBar(DISP_SET_DIAMETER_LABEL);
 800204a:	4b1b      	ldr	r3, [pc, #108]	; (80020b8 <setTheme+0x180>)
 800204c:	0018      	movs	r0, r3
 800204e:	f000 fd4b 	bl	8002ae8 <showLabelBar>
			showValueScreen(WINDING_DIAMETER, 0, 0, FIRST_RUN);
 8002052:	2301      	movs	r3, #1
 8002054:	2200      	movs	r2, #0
 8002056:	2100      	movs	r1, #0
 8002058:	2002      	movs	r0, #2
 800205a:	f000 fa27 	bl	80024ac <showValueScreen>
		break;
 800205e:	e00f      	b.n	8002080 <setTheme+0x148>
		case 5: // szybkosc nawijania
			showLabelBar(DISP_SET_SPEED_LABEL);
 8002060:	4b16      	ldr	r3, [pc, #88]	; (80020bc <setTheme+0x184>)
 8002062:	0018      	movs	r0, r3
 8002064:	f000 fd40 	bl	8002ae8 <showLabelBar>
			showValueScreen(WINDING_SPEED, 0, 0, FIRST_RUN);
 8002068:	2301      	movs	r3, #1
 800206a:	2200      	movs	r2, #0
 800206c:	2100      	movs	r1, #0
 800206e:	2003      	movs	r0, #3
 8002070:	f000 fa1c 	bl	80024ac <showValueScreen>
		break;
 8002074:	e004      	b.n	8002080 <setTheme+0x148>
		case 6: // podsumowanie
			showLabelBar(DISP_SET_SUMMARY_LABEL);
 8002076:	4b12      	ldr	r3, [pc, #72]	; (80020c0 <setTheme+0x188>)
 8002078:	0018      	movs	r0, r3
 800207a:	f000 fd35 	bl	8002ae8 <showLabelBar>
		break;
 800207e:	46c0      	nop			; (mov r8, r8)
	}
	SSD1306_UpdateScreen();
 8002080:	f7ff f816 	bl	80010b0 <SSD1306_UpdateScreen>
}
 8002084:	46c0      	nop			; (mov r8, r8)
 8002086:	46bd      	mov	sp, r7
 8002088:	b016      	add	sp, #88	; 0x58
 800208a:	bd80      	pop	{r7, pc}
 800208c:	2000060e 	.word	0x2000060e
 8002090:	08008a8c 	.word	0x08008a8c
 8002094:	08007688 	.word	0x08007688
 8002098:	08007538 	.word	0x08007538
 800209c:	80000001 	.word	0x80000001
 80020a0:	20000610 	.word	0x20000610
 80020a4:	2000060f 	.word	0x2000060f
 80020a8:	20000611 	.word	0x20000611
 80020ac:	2000061c 	.word	0x2000061c
 80020b0:	0800754c 	.word	0x0800754c
 80020b4:	0800755c 	.word	0x0800755c
 80020b8:	0800756c 	.word	0x0800756c
 80020bc:	0800757c 	.word	0x0800757c
 80020c0:	08007590 	.word	0x08007590

080020c4 <showProjectSelectMenu>:

// wybór projektu - 1
// -------------------------------------------------------------------------------------
void showProjectSelectMenu(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b092      	sub	sp, #72	; 0x48
 80020c8:	af00      	add	r7, sp, #0
	uint8_t leftMargin = 5; // left margin
 80020ca:	2347      	movs	r3, #71	; 0x47
 80020cc:	18fb      	adds	r3, r7, r3
 80020ce:	2205      	movs	r2, #5
 80020d0:	701a      	strb	r2, [r3, #0]
	uint8_t renderingBlock = projectSelect;
 80020d2:	2346      	movs	r3, #70	; 0x46
 80020d4:	18fb      	adds	r3, r7, r3
 80020d6:	4a3e      	ldr	r2, [pc, #248]	; (80021d0 <showProjectSelectMenu+0x10c>)
 80020d8:	7812      	ldrb	r2, [r2, #0]
 80020da:	701a      	strb	r2, [r3, #0]
	uint8_t renderingStep = 0;
 80020dc:	2345      	movs	r3, #69	; 0x45
 80020de:	18fb      	adds	r3, r7, r3
 80020e0:	2200      	movs	r2, #0
 80020e2:	701a      	strb	r2, [r3, #0]

		if(projectSelect < 2)
 80020e4:	4b3a      	ldr	r3, [pc, #232]	; (80021d0 <showProjectSelectMenu+0x10c>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d866      	bhi.n	80021bc <showProjectSelectMenu+0xf8>
		{
			newTaskElement();
 80020ee:	f000 f871 	bl	80021d4 <newTaskElement>
			Project Handler = getProjectStructByID(1);
 80020f2:	003b      	movs	r3, r7
 80020f4:	2101      	movs	r1, #1
 80020f6:	0018      	movs	r0, r3
 80020f8:	f000 fd72 	bl	8002be0 <getProjectStructByID>
			showProjectElements(&Handler, 69);
 80020fc:	003b      	movs	r3, r7
 80020fe:	2145      	movs	r1, #69	; 0x45
 8002100:	0018      	movs	r0, r3
 8002102:	f000 f8af 	bl	8002264 <showProjectElements>
					showProjectElements(&Handler, leftMargin);
				}
				renderingStep++;
			}
		}
}
 8002106:	e05e      	b.n	80021c6 <showProjectSelectMenu+0x102>
				if(!renderingStep)
 8002108:	2345      	movs	r3, #69	; 0x45
 800210a:	18fb      	adds	r3, r7, r3
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d121      	bne.n	8002156 <showProjectSelectMenu+0x92>
					if(projectSelect % 2)
 8002112:	4b2f      	ldr	r3, [pc, #188]	; (80021d0 <showProjectSelectMenu+0x10c>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	b2db      	uxtb	r3, r3
 8002118:	2201      	movs	r2, #1
 800211a:	4013      	ands	r3, r2
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b00      	cmp	r3, #0
 8002120:	d004      	beq.n	800212c <showProjectSelectMenu+0x68>
						leftMargin = 68;
 8002122:	2347      	movs	r3, #71	; 0x47
 8002124:	18fb      	adds	r3, r7, r3
 8002126:	2244      	movs	r2, #68	; 0x44
 8002128:	701a      	strb	r2, [r3, #0]
 800212a:	e003      	b.n	8002134 <showProjectSelectMenu+0x70>
						leftMargin = 5;
 800212c:	2347      	movs	r3, #71	; 0x47
 800212e:	18fb      	adds	r3, r7, r3
 8002130:	2205      	movs	r2, #5
 8002132:	701a      	strb	r2, [r3, #0]
					Project Handler = getProjectStructByID(renderingBlock);
 8002134:	003a      	movs	r2, r7
 8002136:	2346      	movs	r3, #70	; 0x46
 8002138:	18fb      	adds	r3, r7, r3
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	0019      	movs	r1, r3
 800213e:	0010      	movs	r0, r2
 8002140:	f000 fd4e 	bl	8002be0 <getProjectStructByID>
					showProjectElements(&Handler, leftMargin);
 8002144:	2347      	movs	r3, #71	; 0x47
 8002146:	18fb      	adds	r3, r7, r3
 8002148:	781a      	ldrb	r2, [r3, #0]
 800214a:	003b      	movs	r3, r7
 800214c:	0011      	movs	r1, r2
 800214e:	0018      	movs	r0, r3
 8002150:	f000 f888 	bl	8002264 <showProjectElements>
 8002154:	e02c      	b.n	80021b0 <showProjectSelectMenu+0xec>
					if(projectSelect % 2)
 8002156:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <showProjectSelectMenu+0x10c>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	b2db      	uxtb	r3, r3
 800215c:	2201      	movs	r2, #1
 800215e:	4013      	ands	r3, r2
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00a      	beq.n	800217c <showProjectSelectMenu+0xb8>
						renderingBlock--;
 8002166:	2146      	movs	r1, #70	; 0x46
 8002168:	187b      	adds	r3, r7, r1
 800216a:	781a      	ldrb	r2, [r3, #0]
 800216c:	187b      	adds	r3, r7, r1
 800216e:	3a01      	subs	r2, #1
 8002170:	701a      	strb	r2, [r3, #0]
						leftMargin = 5;
 8002172:	2347      	movs	r3, #71	; 0x47
 8002174:	18fb      	adds	r3, r7, r3
 8002176:	2205      	movs	r2, #5
 8002178:	701a      	strb	r2, [r3, #0]
 800217a:	e009      	b.n	8002190 <showProjectSelectMenu+0xcc>
						renderingBlock++;
 800217c:	2146      	movs	r1, #70	; 0x46
 800217e:	187b      	adds	r3, r7, r1
 8002180:	781a      	ldrb	r2, [r3, #0]
 8002182:	187b      	adds	r3, r7, r1
 8002184:	3201      	adds	r2, #1
 8002186:	701a      	strb	r2, [r3, #0]
						leftMargin = 68;
 8002188:	2347      	movs	r3, #71	; 0x47
 800218a:	18fb      	adds	r3, r7, r3
 800218c:	2244      	movs	r2, #68	; 0x44
 800218e:	701a      	strb	r2, [r3, #0]
					Project Handler = getProjectStructByID(renderingBlock);
 8002190:	003a      	movs	r2, r7
 8002192:	2346      	movs	r3, #70	; 0x46
 8002194:	18fb      	adds	r3, r7, r3
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	0019      	movs	r1, r3
 800219a:	0010      	movs	r0, r2
 800219c:	f000 fd20 	bl	8002be0 <getProjectStructByID>
					showProjectElements(&Handler, leftMargin);
 80021a0:	2347      	movs	r3, #71	; 0x47
 80021a2:	18fb      	adds	r3, r7, r3
 80021a4:	781a      	ldrb	r2, [r3, #0]
 80021a6:	003b      	movs	r3, r7
 80021a8:	0011      	movs	r1, r2
 80021aa:	0018      	movs	r0, r3
 80021ac:	f000 f85a 	bl	8002264 <showProjectElements>
				renderingStep++;
 80021b0:	2145      	movs	r1, #69	; 0x45
 80021b2:	187b      	adds	r3, r7, r1
 80021b4:	781a      	ldrb	r2, [r3, #0]
 80021b6:	187b      	adds	r3, r7, r1
 80021b8:	3201      	adds	r2, #1
 80021ba:	701a      	strb	r2, [r3, #0]
			while(renderingStep < 2)
 80021bc:	2345      	movs	r3, #69	; 0x45
 80021be:	18fb      	adds	r3, r7, r3
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d9a0      	bls.n	8002108 <showProjectSelectMenu+0x44>
}
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	46bd      	mov	sp, r7
 80021ca:	b012      	add	sp, #72	; 0x48
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	2000060f 	.word	0x2000060f

080021d4 <newTaskElement>:

void newTaskElement(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af02      	add	r7, sp, #8
	bool color = 0;
 80021da:	1dfb      	adds	r3, r7, #7
 80021dc:	2200      	movs	r2, #0
 80021de:	701a      	strb	r2, [r3, #0]
	if((projectSelect + 3) % 2)
 80021e0:	4b1c      	ldr	r3, [pc, #112]	; (8002254 <newTaskElement+0x80>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	3303      	adds	r3, #3
 80021e8:	001a      	movs	r2, r3
 80021ea:	2301      	movs	r3, #1
 80021ec:	4013      	ands	r3, r2
 80021ee:	d00b      	beq.n	8002208 <newTaskElement+0x34>
	{
		SSD1306_DrawFilledRectangle(5, 25, 56, 47, 1);
 80021f0:	2301      	movs	r3, #1
 80021f2:	9300      	str	r3, [sp, #0]
 80021f4:	232f      	movs	r3, #47	; 0x2f
 80021f6:	2238      	movs	r2, #56	; 0x38
 80021f8:	2119      	movs	r1, #25
 80021fa:	2005      	movs	r0, #5
 80021fc:	f7ff fafa 	bl	80017f4 <SSD1306_DrawFilledRectangle>
		color = 0;
 8002200:	1dfb      	adds	r3, r7, #7
 8002202:	2200      	movs	r2, #0
 8002204:	701a      	strb	r2, [r3, #0]
 8002206:	e00a      	b.n	800221e <newTaskElement+0x4a>
	}
	else
	{
		SSD1306_DrawRectangle(5, 25, 56, 47, 1);
 8002208:	2301      	movs	r3, #1
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	232f      	movs	r3, #47	; 0x2f
 800220e:	2238      	movs	r2, #56	; 0x38
 8002210:	2119      	movs	r1, #25
 8002212:	2005      	movs	r0, #5
 8002214:	f7ff fa57 	bl	80016c6 <SSD1306_DrawRectangle>
		color = 1;
 8002218:	1dfb      	adds	r3, r7, #7
 800221a:	2201      	movs	r2, #1
 800221c:	701a      	strb	r2, [r3, #0]
	}

	SSD1306_GotoXY(18, 33);
 800221e:	2121      	movs	r1, #33	; 0x21
 8002220:	2012      	movs	r0, #18
 8002222:	f7ff f801 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts("Nowe", &Font_7x10, color);
 8002226:	1dfb      	adds	r3, r7, #7
 8002228:	781a      	ldrb	r2, [r3, #0]
 800222a:	490b      	ldr	r1, [pc, #44]	; (8002258 <newTaskElement+0x84>)
 800222c:	4b0b      	ldr	r3, [pc, #44]	; (800225c <newTaskElement+0x88>)
 800222e:	0018      	movs	r0, r3
 8002230:	f7ff f894 	bl	800135c <SSD1306_Puts>
	SSD1306_GotoXY(9, 46);
 8002234:	212e      	movs	r1, #46	; 0x2e
 8002236:	2009      	movs	r0, #9
 8002238:	f7fe fff6 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts("zadanie", &Font_7x10, color);
 800223c:	1dfb      	adds	r3, r7, #7
 800223e:	781a      	ldrb	r2, [r3, #0]
 8002240:	4905      	ldr	r1, [pc, #20]	; (8002258 <newTaskElement+0x84>)
 8002242:	4b07      	ldr	r3, [pc, #28]	; (8002260 <newTaskElement+0x8c>)
 8002244:	0018      	movs	r0, r3
 8002246:	f7ff f889 	bl	800135c <SSD1306_Puts>
}
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	46bd      	mov	sp, r7
 800224e:	b002      	add	sp, #8
 8002250:	bd80      	pop	{r7, pc}
 8002252:	46c0      	nop			; (mov r8, r8)
 8002254:	2000060f 	.word	0x2000060f
 8002258:	20000114 	.word	0x20000114
 800225c:	080075a0 	.word	0x080075a0
 8002260:	080075a8 	.word	0x080075a8

08002264 <showProjectElements>:

void showProjectElements(Project * project, uint8_t margin)
{
 8002264:	b590      	push	{r4, r7, lr}
 8002266:	b087      	sub	sp, #28
 8002268:	af02      	add	r7, sp, #8
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	000a      	movs	r2, r1
 800226e:	1cfb      	adds	r3, r7, #3
 8002270:	701a      	strb	r2, [r3, #0]
	bool color = 0;
 8002272:	240f      	movs	r4, #15
 8002274:	193b      	adds	r3, r7, r4
 8002276:	2200      	movs	r2, #0
 8002278:	701a      	strb	r2, [r3, #0]
	if(margin == 5)
 800227a:	1cfb      	adds	r3, r7, #3
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	2b05      	cmp	r3, #5
 8002280:	d124      	bne.n	80022cc <showProjectElements+0x68>
	{
		if((projectSelect + 3) % 2)
 8002282:	4b40      	ldr	r3, [pc, #256]	; (8002384 <showProjectElements+0x120>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	b2db      	uxtb	r3, r3
 8002288:	3303      	adds	r3, #3
 800228a:	001a      	movs	r2, r3
 800228c:	2301      	movs	r3, #1
 800228e:	4013      	ands	r3, r2
 8002290:	d00d      	beq.n	80022ae <showProjectElements+0x4a>
		{
			SSD1306_DrawFilledRectangle(margin, 25, 56, 47, 1);
 8002292:	1cfb      	adds	r3, r7, #3
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	b298      	uxth	r0, r3
 8002298:	2301      	movs	r3, #1
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	232f      	movs	r3, #47	; 0x2f
 800229e:	2238      	movs	r2, #56	; 0x38
 80022a0:	2119      	movs	r1, #25
 80022a2:	f7ff faa7 	bl	80017f4 <SSD1306_DrawFilledRectangle>
			color = 0;
 80022a6:	193b      	adds	r3, r7, r4
 80022a8:	2200      	movs	r2, #0
 80022aa:	701a      	strb	r2, [r3, #0]
 80022ac:	e033      	b.n	8002316 <showProjectElements+0xb2>
		}
		else
		{
			SSD1306_DrawRectangle(margin, 25, 56, 47, 1);
 80022ae:	1cfb      	adds	r3, r7, #3
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	b298      	uxth	r0, r3
 80022b4:	2301      	movs	r3, #1
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	232f      	movs	r3, #47	; 0x2f
 80022ba:	2238      	movs	r2, #56	; 0x38
 80022bc:	2119      	movs	r1, #25
 80022be:	f7ff fa02 	bl	80016c6 <SSD1306_DrawRectangle>
			color = 1;
 80022c2:	230f      	movs	r3, #15
 80022c4:	18fb      	adds	r3, r7, r3
 80022c6:	2201      	movs	r2, #1
 80022c8:	701a      	strb	r2, [r3, #0]
 80022ca:	e024      	b.n	8002316 <showProjectElements+0xb2>
		}
	}
	else
	{
		if((projectSelect + 3) % 2)
 80022cc:	4b2d      	ldr	r3, [pc, #180]	; (8002384 <showProjectElements+0x120>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	3303      	adds	r3, #3
 80022d4:	001a      	movs	r2, r3
 80022d6:	2301      	movs	r3, #1
 80022d8:	4013      	ands	r3, r2
 80022da:	d00e      	beq.n	80022fa <showProjectElements+0x96>
		{

			SSD1306_DrawRectangle(margin, 25, 56, 47, 1);
 80022dc:	1cfb      	adds	r3, r7, #3
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	b298      	uxth	r0, r3
 80022e2:	2301      	movs	r3, #1
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	232f      	movs	r3, #47	; 0x2f
 80022e8:	2238      	movs	r2, #56	; 0x38
 80022ea:	2119      	movs	r1, #25
 80022ec:	f7ff f9eb 	bl	80016c6 <SSD1306_DrawRectangle>
			color = 1;
 80022f0:	230f      	movs	r3, #15
 80022f2:	18fb      	adds	r3, r7, r3
 80022f4:	2201      	movs	r2, #1
 80022f6:	701a      	strb	r2, [r3, #0]
 80022f8:	e00d      	b.n	8002316 <showProjectElements+0xb2>
		}
		else
		{
			SSD1306_DrawFilledRectangle(margin, 25, 56, 47, 1);
 80022fa:	1cfb      	adds	r3, r7, #3
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	b298      	uxth	r0, r3
 8002300:	2301      	movs	r3, #1
 8002302:	9300      	str	r3, [sp, #0]
 8002304:	232f      	movs	r3, #47	; 0x2f
 8002306:	2238      	movs	r2, #56	; 0x38
 8002308:	2119      	movs	r1, #25
 800230a:	f7ff fa73 	bl	80017f4 <SSD1306_DrawFilledRectangle>
			color = 0;
 800230e:	230f      	movs	r3, #15
 8002310:	18fb      	adds	r3, r7, r3
 8002312:	2200      	movs	r2, #0
 8002314:	701a      	strb	r2, [r3, #0]
		}
	}
	margin += 4;
 8002316:	1cfb      	adds	r3, r7, #3
 8002318:	1cfa      	adds	r2, r7, #3
 800231a:	7812      	ldrb	r2, [r2, #0]
 800231c:	3204      	adds	r2, #4
 800231e:	701a      	strb	r2, [r3, #0]
	SSD1306_GotoXY(margin, 29);
 8002320:	1cfb      	adds	r3, r7, #3
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	b29b      	uxth	r3, r3
 8002326:	211d      	movs	r1, #29
 8002328:	0018      	movs	r0, r3
 800232a:	f7fe ff7d 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts(project->shortName, &Font_7x10, color);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6858      	ldr	r0, [r3, #4]
 8002332:	240f      	movs	r4, #15
 8002334:	193b      	adds	r3, r7, r4
 8002336:	781a      	ldrb	r2, [r3, #0]
 8002338:	4b13      	ldr	r3, [pc, #76]	; (8002388 <showProjectElements+0x124>)
 800233a:	0019      	movs	r1, r3
 800233c:	f7ff f80e 	bl	800135c <SSD1306_Puts>
	SSD1306_GotoXY(margin, 40);
 8002340:	1cfb      	adds	r3, r7, #3
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	b29b      	uxth	r3, r3
 8002346:	2128      	movs	r1, #40	; 0x28
 8002348:	0018      	movs	r0, r3
 800234a:	f7fe ff6d 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts(project->desc1, &Font_7x10, color);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6898      	ldr	r0, [r3, #8]
 8002352:	193b      	adds	r3, r7, r4
 8002354:	781a      	ldrb	r2, [r3, #0]
 8002356:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <showProjectElements+0x124>)
 8002358:	0019      	movs	r1, r3
 800235a:	f7fe ffff 	bl	800135c <SSD1306_Puts>
	SSD1306_GotoXY(margin, 51);
 800235e:	1cfb      	adds	r3, r7, #3
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	b29b      	uxth	r3, r3
 8002364:	2133      	movs	r1, #51	; 0x33
 8002366:	0018      	movs	r0, r3
 8002368:	f7fe ff5e 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts(project->desc2, &Font_7x10, color);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	68d8      	ldr	r0, [r3, #12]
 8002370:	193b      	adds	r3, r7, r4
 8002372:	781a      	ldrb	r2, [r3, #0]
 8002374:	4b04      	ldr	r3, [pc, #16]	; (8002388 <showProjectElements+0x124>)
 8002376:	0019      	movs	r1, r3
 8002378:	f7fe fff0 	bl	800135c <SSD1306_Puts>
}
 800237c:	46c0      	nop			; (mov r8, r8)
 800237e:	46bd      	mov	sp, r7
 8002380:	b005      	add	sp, #20
 8002382:	bd90      	pop	{r4, r7, pc}
 8002384:	2000060f 	.word	0x2000060f
 8002388:	20000114 	.word	0x20000114

0800238c <showProjectDetails>:

// szczegoly projektu - 11
// -------------------------------------------------------------------------------------

void showProjectDetails(ProjectManager * details)
{
 800238c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800238e:	b089      	sub	sp, #36	; 0x24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]

	char width[10];
	sprintf(width, "%i.%imm", details->width / 10, details->width % 10);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002398:	210a      	movs	r1, #10
 800239a:	0018      	movs	r0, r3
 800239c:	f7fd fec6 	bl	800012c <__udivsi3>
 80023a0:	0003      	movs	r3, r0
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	001c      	movs	r4, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023aa:	210a      	movs	r1, #10
 80023ac:	0018      	movs	r0, r3
 80023ae:	f7fd ff43 	bl	8000238 <__aeabi_uidivmod>
 80023b2:	000b      	movs	r3, r1
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	4938      	ldr	r1, [pc, #224]	; (8002498 <showProjectDetails+0x10c>)
 80023b8:	250c      	movs	r5, #12
 80023ba:	1978      	adds	r0, r7, r5
 80023bc:	0022      	movs	r2, r4
 80023be:	f004 fc0b 	bl	8006bd8 <siprintf>
	showLabelBar(details->fullName);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	0018      	movs	r0, r3
 80023c6:	f000 fb8f 	bl	8002ae8 <showLabelBar>
	SSD1306_GotoXY(0, 20);
 80023ca:	2114      	movs	r1, #20
 80023cc:	2000      	movs	r0, #0
 80023ce:	f7fe ff2b 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts(WIDTH_LABEL, &Font_7x10, 1);
 80023d2:	4932      	ldr	r1, [pc, #200]	; (800249c <showProjectDetails+0x110>)
 80023d4:	4b32      	ldr	r3, [pc, #200]	; (80024a0 <showProjectDetails+0x114>)
 80023d6:	2201      	movs	r2, #1
 80023d8:	0018      	movs	r0, r3
 80023da:	f7fe ffbf 	bl	800135c <SSD1306_Puts>
	SSD1306_GotoXY(70, 20);
 80023de:	2114      	movs	r1, #20
 80023e0:	2046      	movs	r0, #70	; 0x46
 80023e2:	f7fe ff21 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts(width, &Font_7x10, 1);
 80023e6:	492d      	ldr	r1, [pc, #180]	; (800249c <showProjectDetails+0x110>)
 80023e8:	197b      	adds	r3, r7, r5
 80023ea:	2201      	movs	r2, #1
 80023ec:	0018      	movs	r0, r3
 80023ee:	f7fe ffb5 	bl	800135c <SSD1306_Puts>
	SSD1306_GotoXY(0, 31);
 80023f2:	211f      	movs	r1, #31
 80023f4:	2000      	movs	r0, #0
 80023f6:	f7fe ff17 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts(TASK_NO_LABEL, &Font_7x10, 1);
 80023fa:	4928      	ldr	r1, [pc, #160]	; (800249c <showProjectDetails+0x110>)
 80023fc:	4b29      	ldr	r3, [pc, #164]	; (80024a4 <showProjectDetails+0x118>)
 80023fe:	2201      	movs	r2, #1
 8002400:	0018      	movs	r0, r3
 8002402:	f7fe ffab 	bl	800135c <SSD1306_Puts>
	SSD1306_GotoXY(70, 31);
 8002406:	211f      	movs	r1, #31
 8002408:	2046      	movs	r0, #70	; 0x46
 800240a:	f7fe ff0d 	bl	8001228 <SSD1306_GotoXY>
	uint8_t count = countArray(details);
 800240e:	2617      	movs	r6, #23
 8002410:	19bc      	adds	r4, r7, r6
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	0018      	movs	r0, r3
 8002416:	f000 fbb2 	bl	8002b7e <countArray>
 800241a:	0003      	movs	r3, r0
 800241c:	7023      	strb	r3, [r4, #0]
	sprintf(width, "%i", count);
 800241e:	19bb      	adds	r3, r7, r6
 8002420:	781a      	ldrb	r2, [r3, #0]
 8002422:	4921      	ldr	r1, [pc, #132]	; (80024a8 <showProjectDetails+0x11c>)
 8002424:	197b      	adds	r3, r7, r5
 8002426:	0018      	movs	r0, r3
 8002428:	f004 fbd6 	bl	8006bd8 <siprintf>
	SSD1306_Puts(width, &Font_7x10, 1);
 800242c:	491b      	ldr	r1, [pc, #108]	; (800249c <showProjectDetails+0x110>)
 800242e:	197b      	adds	r3, r7, r5
 8002430:	2201      	movs	r2, #1
 8002432:	0018      	movs	r0, r3
 8002434:	f7fe ff92 	bl	800135c <SSD1306_Puts>

	char * desc1;
	char * desc2;
	if(!details->descFull_1) desc1 = details->descShort_1;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2227      	movs	r2, #39	; 0x27
 800243c:	5c9b      	ldrb	r3, [r3, r2]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d103      	bne.n	800244a <showProjectDetails+0xbe>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	3319      	adds	r3, #25
 8002446:	61fb      	str	r3, [r7, #28]
 8002448:	e002      	b.n	8002450 <showProjectDetails+0xc4>
	else desc1 = &details->descFull_1;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3327      	adds	r3, #39	; 0x27
 800244e:	61fb      	str	r3, [r7, #28]

	if(!details->descFull_2) desc2 = details->descShort_2;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2228      	movs	r2, #40	; 0x28
 8002454:	5c9b      	ldrb	r3, [r3, r2]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d103      	bne.n	8002462 <showProjectDetails+0xd6>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	3320      	adds	r3, #32
 800245e:	61bb      	str	r3, [r7, #24]
 8002460:	e002      	b.n	8002468 <showProjectDetails+0xdc>
	else desc2 = &details->descFull_2;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3328      	adds	r3, #40	; 0x28
 8002466:	61bb      	str	r3, [r7, #24]

	SSD1306_GotoXY(0, 42);
 8002468:	212a      	movs	r1, #42	; 0x2a
 800246a:	2000      	movs	r0, #0
 800246c:	f7fe fedc 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts(desc1, &Font_7x10, 1);
 8002470:	490a      	ldr	r1, [pc, #40]	; (800249c <showProjectDetails+0x110>)
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	2201      	movs	r2, #1
 8002476:	0018      	movs	r0, r3
 8002478:	f7fe ff70 	bl	800135c <SSD1306_Puts>
	SSD1306_GotoXY(0, 53);
 800247c:	2135      	movs	r1, #53	; 0x35
 800247e:	2000      	movs	r0, #0
 8002480:	f7fe fed2 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts(desc2, &Font_7x10, 1);
 8002484:	4905      	ldr	r1, [pc, #20]	; (800249c <showProjectDetails+0x110>)
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	2201      	movs	r2, #1
 800248a:	0018      	movs	r0, r3
 800248c:	f7fe ff66 	bl	800135c <SSD1306_Puts>
}
 8002490:	46c0      	nop			; (mov r8, r8)
 8002492:	46bd      	mov	sp, r7
 8002494:	b009      	add	sp, #36	; 0x24
 8002496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002498:	080075b0 	.word	0x080075b0
 800249c:	20000114 	.word	0x20000114
 80024a0:	080075b8 	.word	0x080075b8
 80024a4:	080075c4 	.word	0x080075c4
 80024a8:	080075d0 	.word	0x080075d0

080024ac <showValueScreen>:

// ustawianie wartosci - 2++
// -------------------------------------------------------------------------------------
void showValueScreen(VALUE_TYPE type, uint8_t runMode, bool direction, uint8_t runCount)
{
 80024ac:	b5b0      	push	{r4, r5, r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af02      	add	r7, sp, #8
 80024b2:	0005      	movs	r5, r0
 80024b4:	000c      	movs	r4, r1
 80024b6:	0010      	movs	r0, r2
 80024b8:	0019      	movs	r1, r3
 80024ba:	1dfb      	adds	r3, r7, #7
 80024bc:	1c2a      	adds	r2, r5, #0
 80024be:	701a      	strb	r2, [r3, #0]
 80024c0:	1dbb      	adds	r3, r7, #6
 80024c2:	1c22      	adds	r2, r4, #0
 80024c4:	701a      	strb	r2, [r3, #0]
 80024c6:	1d7b      	adds	r3, r7, #5
 80024c8:	1c02      	adds	r2, r0, #0
 80024ca:	701a      	strb	r2, [r3, #0]
 80024cc:	1d3b      	adds	r3, r7, #4
 80024ce:	1c0a      	adds	r2, r1, #0
 80024d0:	701a      	strb	r2, [r3, #0]
	char valueLettering[10];
	if(runCount)
 80024d2:	1d3b      	adds	r3, r7, #4
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d057      	beq.n	800258a <showValueScreen+0xde>
	{
		markerPosition = 0;
 80024da:	4b7b      	ldr	r3, [pc, #492]	; (80026c8 <showValueScreen+0x21c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	701a      	strb	r2, [r3, #0]
		switch (type)
 80024e0:	1dfb      	adds	r3, r7, #7
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	2b03      	cmp	r3, #3
 80024e6:	d029      	beq.n	800253c <showValueScreen+0x90>
 80024e8:	dc33      	bgt.n	8002552 <showValueScreen+0xa6>
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d01b      	beq.n	8002526 <showValueScreen+0x7a>
 80024ee:	dc30      	bgt.n	8002552 <showValueScreen+0xa6>
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d002      	beq.n	80024fa <showValueScreen+0x4e>
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d00b      	beq.n	8002510 <showValueScreen+0x64>
 80024f8:	e02b      	b.n	8002552 <showValueScreen+0xa6>
		{
			case 0: SSD1306_DrawBitmap(0, 0, IMG_WIDTH, 128, 64, 1);
 80024fa:	4a74      	ldr	r2, [pc, #464]	; (80026cc <showValueScreen+0x220>)
 80024fc:	2301      	movs	r3, #1
 80024fe:	9301      	str	r3, [sp, #4]
 8002500:	2340      	movs	r3, #64	; 0x40
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	2380      	movs	r3, #128	; 0x80
 8002506:	2100      	movs	r1, #0
 8002508:	2000      	movs	r0, #0
 800250a:	f7fe fc6d 	bl	8000de8 <SSD1306_DrawBitmap>
				break;
 800250e:	e020      	b.n	8002552 <showValueScreen+0xa6>
			case 1: SSD1306_DrawBitmap(0, 0, IMG_TURNS, 128, 64, 1);
 8002510:	4a6f      	ldr	r2, [pc, #444]	; (80026d0 <showValueScreen+0x224>)
 8002512:	2301      	movs	r3, #1
 8002514:	9301      	str	r3, [sp, #4]
 8002516:	2340      	movs	r3, #64	; 0x40
 8002518:	9300      	str	r3, [sp, #0]
 800251a:	2380      	movs	r3, #128	; 0x80
 800251c:	2100      	movs	r1, #0
 800251e:	2000      	movs	r0, #0
 8002520:	f7fe fc62 	bl	8000de8 <SSD1306_DrawBitmap>
				break;
 8002524:	e015      	b.n	8002552 <showValueScreen+0xa6>
			case 2: SSD1306_DrawBitmap(0, 0, IMG_DIAMETER, 128, 64, 1);
 8002526:	4a6b      	ldr	r2, [pc, #428]	; (80026d4 <showValueScreen+0x228>)
 8002528:	2301      	movs	r3, #1
 800252a:	9301      	str	r3, [sp, #4]
 800252c:	2340      	movs	r3, #64	; 0x40
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	2380      	movs	r3, #128	; 0x80
 8002532:	2100      	movs	r1, #0
 8002534:	2000      	movs	r0, #0
 8002536:	f7fe fc57 	bl	8000de8 <SSD1306_DrawBitmap>
				break;
 800253a:	e00a      	b.n	8002552 <showValueScreen+0xa6>
			case 3: SSD1306_DrawBitmap(0, 0, IMG_SPEED, 128, 64, 1);
 800253c:	4a66      	ldr	r2, [pc, #408]	; (80026d8 <showValueScreen+0x22c>)
 800253e:	2301      	movs	r3, #1
 8002540:	9301      	str	r3, [sp, #4]
 8002542:	2340      	movs	r3, #64	; 0x40
 8002544:	9300      	str	r3, [sp, #0]
 8002546:	2380      	movs	r3, #128	; 0x80
 8002548:	2100      	movs	r1, #0
 800254a:	2000      	movs	r0, #0
 800254c:	f7fe fc4c 	bl	8000de8 <SSD1306_DrawBitmap>
				break;
 8002550:	46c0      	nop			; (mov r8, r8)
		}
		if(runCount == FIRST_RUN) intToArray_chVal(Settings[type].minValue);
 8002552:	1d3b      	adds	r3, r7, #4
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d108      	bne.n	800256c <showValueScreen+0xc0>
 800255a:	1dfb      	adds	r3, r7, #7
 800255c:	781a      	ldrb	r2, [r3, #0]
 800255e:	4b5f      	ldr	r3, [pc, #380]	; (80026dc <showValueScreen+0x230>)
 8002560:	00d2      	lsls	r2, r2, #3
 8002562:	5ad3      	ldrh	r3, [r2, r3]
 8002564:	0018      	movs	r0, r3
 8002566:	f000 fa11 	bl	800298c <intToArray_chVal>
 800256a:	e033      	b.n	80025d4 <showValueScreen+0x128>
		else if(runCount == EDIT_RUN) intToArray_chVal(Settings[type].setValue);
 800256c:	1d3b      	adds	r3, r7, #4
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	2b02      	cmp	r3, #2
 8002572:	d12f      	bne.n	80025d4 <showValueScreen+0x128>
 8002574:	1dfb      	adds	r3, r7, #7
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	4a58      	ldr	r2, [pc, #352]	; (80026dc <showValueScreen+0x230>)
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	18d3      	adds	r3, r2, r3
 800257e:	3302      	adds	r3, #2
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	0018      	movs	r0, r3
 8002584:	f000 fa02 	bl	800298c <intToArray_chVal>
 8002588:	e024      	b.n	80025d4 <showValueScreen+0x128>
	}
	else
	{
		if(runMode) changeValue(direction, markerPosition, Settings[type].minValue, Settings[type].maxValue);
 800258a:	1dbb      	adds	r3, r7, #6
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d016      	beq.n	80025c0 <showValueScreen+0x114>
 8002592:	4b4d      	ldr	r3, [pc, #308]	; (80026c8 <showValueScreen+0x21c>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	b25b      	sxtb	r3, r3
 8002598:	b2d9      	uxtb	r1, r3
 800259a:	1dfb      	adds	r3, r7, #7
 800259c:	781a      	ldrb	r2, [r3, #0]
 800259e:	4b4f      	ldr	r3, [pc, #316]	; (80026dc <showValueScreen+0x230>)
 80025a0:	00d2      	lsls	r2, r2, #3
 80025a2:	5ad4      	ldrh	r4, [r2, r3]
 80025a4:	1dfb      	adds	r3, r7, #7
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	4a4c      	ldr	r2, [pc, #304]	; (80026dc <showValueScreen+0x230>)
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	18d3      	adds	r3, r2, r3
 80025ae:	3304      	adds	r3, #4
 80025b0:	881a      	ldrh	r2, [r3, #0]
 80025b2:	1d7b      	adds	r3, r7, #5
 80025b4:	7818      	ldrb	r0, [r3, #0]
 80025b6:	0013      	movs	r3, r2
 80025b8:	0022      	movs	r2, r4
 80025ba:	f000 f8f5 	bl	80027a8 <changeValue>
 80025be:	e009      	b.n	80025d4 <showValueScreen+0x128>
		else moveMarker(Settings[type].digitsCount);
 80025c0:	1dfb      	adds	r3, r7, #7
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	4a45      	ldr	r2, [pc, #276]	; (80026dc <showValueScreen+0x230>)
 80025c6:	00db      	lsls	r3, r3, #3
 80025c8:	18d3      	adds	r3, r2, r3
 80025ca:	3306      	adds	r3, #6
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	0018      	movs	r0, r3
 80025d0:	f000 f8ca 	bl	8002768 <moveMarker>
	}
	setMarkerPosition(Settings[type].dotPosition);
 80025d4:	1dfb      	adds	r3, r7, #7
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	4a40      	ldr	r2, [pc, #256]	; (80026dc <showValueScreen+0x230>)
 80025da:	00db      	lsls	r3, r3, #3
 80025dc:	18d3      	adds	r3, r2, r3
 80025de:	3307      	adds	r3, #7
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	0018      	movs	r0, r3
 80025e4:	f000 f888 	bl	80026f8 <setMarkerPosition>
	switch (type)
 80025e8:	1dfb      	adds	r3, r7, #7
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b03      	cmp	r3, #3
 80025ee:	d04d      	beq.n	800268c <showValueScreen+0x1e0>
 80025f0:	dc57      	bgt.n	80026a2 <showValueScreen+0x1f6>
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d037      	beq.n	8002666 <showValueScreen+0x1ba>
 80025f6:	dc54      	bgt.n	80026a2 <showValueScreen+0x1f6>
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d002      	beq.n	8002602 <showValueScreen+0x156>
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d019      	beq.n	8002634 <showValueScreen+0x188>
 8002600:	e04f      	b.n	80026a2 <showValueScreen+0x1f6>
	{
		case 0: sprintf(valueLettering, "%i%i%i.%imm", arrayToken[3], arrayToken[2], arrayToken[1], arrayToken[0]);
 8002602:	4b37      	ldr	r3, [pc, #220]	; (80026e0 <showValueScreen+0x234>)
 8002604:	78db      	ldrb	r3, [r3, #3]
 8002606:	b25b      	sxtb	r3, r3
 8002608:	001c      	movs	r4, r3
 800260a:	4b35      	ldr	r3, [pc, #212]	; (80026e0 <showValueScreen+0x234>)
 800260c:	789b      	ldrb	r3, [r3, #2]
 800260e:	b25b      	sxtb	r3, r3
 8002610:	001d      	movs	r5, r3
 8002612:	4b33      	ldr	r3, [pc, #204]	; (80026e0 <showValueScreen+0x234>)
 8002614:	785b      	ldrb	r3, [r3, #1]
 8002616:	b25b      	sxtb	r3, r3
 8002618:	001a      	movs	r2, r3
 800261a:	4b31      	ldr	r3, [pc, #196]	; (80026e0 <showValueScreen+0x234>)
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	b25b      	sxtb	r3, r3
 8002620:	4930      	ldr	r1, [pc, #192]	; (80026e4 <showValueScreen+0x238>)
 8002622:	200c      	movs	r0, #12
 8002624:	1838      	adds	r0, r7, r0
 8002626:	9301      	str	r3, [sp, #4]
 8002628:	9200      	str	r2, [sp, #0]
 800262a:	002b      	movs	r3, r5
 800262c:	0022      	movs	r2, r4
 800262e:	f004 fad3 	bl	8006bd8 <siprintf>
			break;
 8002632:	e036      	b.n	80026a2 <showValueScreen+0x1f6>
		case 1: sprintf(valueLettering, "%i%i%i%izw.", arrayToken[3], arrayToken[2], arrayToken[1], arrayToken[0]);
 8002634:	4b2a      	ldr	r3, [pc, #168]	; (80026e0 <showValueScreen+0x234>)
 8002636:	78db      	ldrb	r3, [r3, #3]
 8002638:	b25b      	sxtb	r3, r3
 800263a:	001c      	movs	r4, r3
 800263c:	4b28      	ldr	r3, [pc, #160]	; (80026e0 <showValueScreen+0x234>)
 800263e:	789b      	ldrb	r3, [r3, #2]
 8002640:	b25b      	sxtb	r3, r3
 8002642:	001d      	movs	r5, r3
 8002644:	4b26      	ldr	r3, [pc, #152]	; (80026e0 <showValueScreen+0x234>)
 8002646:	785b      	ldrb	r3, [r3, #1]
 8002648:	b25b      	sxtb	r3, r3
 800264a:	001a      	movs	r2, r3
 800264c:	4b24      	ldr	r3, [pc, #144]	; (80026e0 <showValueScreen+0x234>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	b25b      	sxtb	r3, r3
 8002652:	4925      	ldr	r1, [pc, #148]	; (80026e8 <showValueScreen+0x23c>)
 8002654:	200c      	movs	r0, #12
 8002656:	1838      	adds	r0, r7, r0
 8002658:	9301      	str	r3, [sp, #4]
 800265a:	9200      	str	r2, [sp, #0]
 800265c:	002b      	movs	r3, r5
 800265e:	0022      	movs	r2, r4
 8002660:	f004 faba 	bl	8006bd8 <siprintf>
			break;
 8002664:	e01d      	b.n	80026a2 <showValueScreen+0x1f6>
		case 2: sprintf(valueLettering, "~%i.%i%imm", arrayToken[2], arrayToken[1], arrayToken[0]);
 8002666:	4b1e      	ldr	r3, [pc, #120]	; (80026e0 <showValueScreen+0x234>)
 8002668:	789b      	ldrb	r3, [r3, #2]
 800266a:	b25b      	sxtb	r3, r3
 800266c:	001a      	movs	r2, r3
 800266e:	4b1c      	ldr	r3, [pc, #112]	; (80026e0 <showValueScreen+0x234>)
 8002670:	785b      	ldrb	r3, [r3, #1]
 8002672:	b25b      	sxtb	r3, r3
 8002674:	001c      	movs	r4, r3
 8002676:	4b1a      	ldr	r3, [pc, #104]	; (80026e0 <showValueScreen+0x234>)
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	b25b      	sxtb	r3, r3
 800267c:	491b      	ldr	r1, [pc, #108]	; (80026ec <showValueScreen+0x240>)
 800267e:	200c      	movs	r0, #12
 8002680:	1838      	adds	r0, r7, r0
 8002682:	9300      	str	r3, [sp, #0]
 8002684:	0023      	movs	r3, r4
 8002686:	f004 faa7 	bl	8006bd8 <siprintf>
			break;
 800268a:	e00a      	b.n	80026a2 <showValueScreen+0x1f6>
		case 3: sprintf(valueLettering, "   %i", arrayToken[0]);
 800268c:	4b14      	ldr	r3, [pc, #80]	; (80026e0 <showValueScreen+0x234>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	b25b      	sxtb	r3, r3
 8002692:	001a      	movs	r2, r3
 8002694:	4916      	ldr	r1, [pc, #88]	; (80026f0 <showValueScreen+0x244>)
 8002696:	230c      	movs	r3, #12
 8002698:	18fb      	adds	r3, r7, r3
 800269a:	0018      	movs	r0, r3
 800269c:	f004 fa9c 	bl	8006bd8 <siprintf>
			break;
 80026a0:	46c0      	nop			; (mov r8, r8)
	}

	clearValue();
 80026a2:	f000 fa12 	bl	8002aca <clearValue>
	SSD1306_GotoXY(25, 20);
 80026a6:	2114      	movs	r1, #20
 80026a8:	2019      	movs	r0, #25
 80026aa:	f7fe fdbd 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts(valueLettering, &Font_11x18, 1);
 80026ae:	4911      	ldr	r1, [pc, #68]	; (80026f4 <showValueScreen+0x248>)
 80026b0:	230c      	movs	r3, #12
 80026b2:	18fb      	adds	r3, r7, r3
 80026b4:	2201      	movs	r2, #1
 80026b6:	0018      	movs	r0, r3
 80026b8:	f7fe fe50 	bl	800135c <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80026bc:	f7fe fcf8 	bl	80010b0 <SSD1306_UpdateScreen>
}
 80026c0:	46c0      	nop			; (mov r8, r8)
 80026c2:	46bd      	mov	sp, r7
 80026c4:	b006      	add	sp, #24
 80026c6:	bdb0      	pop	{r4, r5, r7, pc}
 80026c8:	20000612 	.word	0x20000612
 80026cc:	08007a88 	.word	0x08007a88
 80026d0:	08007e88 	.word	0x08007e88
 80026d4:	08008288 	.word	0x08008288
 80026d8:	08008688 	.word	0x08008688
 80026dc:	2000076c 	.word	0x2000076c
 80026e0:	20000614 	.word	0x20000614
 80026e4:	080075d4 	.word	0x080075d4
 80026e8:	080075e0 	.word	0x080075e0
 80026ec:	080075ec 	.word	0x080075ec
 80026f0:	080075f8 	.word	0x080075f8
 80026f4:	2000011c 	.word	0x2000011c

080026f8 <setMarkerPosition>:

void setMarkerPosition(uint8_t divider)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	0002      	movs	r2, r0
 8002700:	1dfb      	adds	r3, r7, #7
 8002702:	701a      	strb	r2, [r3, #0]
	clearMarker();
 8002704:	f000 f9d3 	bl	8002aae <clearMarker>
	uint8_t correction = 0;
 8002708:	210f      	movs	r1, #15
 800270a:	187b      	adds	r3, r7, r1
 800270c:	2200      	movs	r2, #0
 800270e:	701a      	strb	r2, [r3, #0]
	if(markerPosition >= divider)
 8002710:	4b14      	ldr	r3, [pc, #80]	; (8002764 <setMarkerPosition+0x6c>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	b25b      	sxtb	r3, r3
 8002716:	001a      	movs	r2, r3
 8002718:	1dfb      	adds	r3, r7, #7
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	429a      	cmp	r2, r3
 800271e:	db02      	blt.n	8002726 <setMarkerPosition+0x2e>
	{
		correction = 11;
 8002720:	187b      	adds	r3, r7, r1
 8002722:	220b      	movs	r2, #11
 8002724:	701a      	strb	r2, [r3, #0]
	}
	char margin = (73 - ((markerPosition * 11) + correction));
 8002726:	4b0f      	ldr	r3, [pc, #60]	; (8002764 <setMarkerPosition+0x6c>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	b25b      	sxtb	r3, r3
 800272c:	b2db      	uxtb	r3, r3
 800272e:	1c1a      	adds	r2, r3, #0
 8002730:	0092      	lsls	r2, r2, #2
 8002732:	18d2      	adds	r2, r2, r3
 8002734:	1892      	adds	r2, r2, r2
 8002736:	18d3      	adds	r3, r2, r3
 8002738:	b2da      	uxtb	r2, r3
 800273a:	230f      	movs	r3, #15
 800273c:	18fb      	adds	r3, r7, r3
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	18d3      	adds	r3, r2, r3
 8002742:	b2da      	uxtb	r2, r3
 8002744:	200e      	movs	r0, #14
 8002746:	183b      	adds	r3, r7, r0
 8002748:	2149      	movs	r1, #73	; 0x49
 800274a:	1a8a      	subs	r2, r1, r2
 800274c:	701a      	strb	r2, [r3, #0]
	drawMarker(margin, 39);
 800274e:	183b      	adds	r3, r7, r0
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	2127      	movs	r1, #39	; 0x27
 8002754:	0018      	movs	r0, r3
 8002756:	f000 f95f 	bl	8002a18 <drawMarker>
}
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	46bd      	mov	sp, r7
 800275e:	b004      	add	sp, #16
 8002760:	bd80      	pop	{r7, pc}
 8002762:	46c0      	nop			; (mov r8, r8)
 8002764:	20000612 	.word	0x20000612

08002768 <moveMarker>:

void moveMarker(uint8_t range)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	0002      	movs	r2, r0
 8002770:	1dfb      	adds	r3, r7, #7
 8002772:	701a      	strb	r2, [r3, #0]
	markerPosition++;
 8002774:	4b0b      	ldr	r3, [pc, #44]	; (80027a4 <moveMarker+0x3c>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	b25b      	sxtb	r3, r3
 800277a:	b2db      	uxtb	r3, r3
 800277c:	3301      	adds	r3, #1
 800277e:	b2db      	uxtb	r3, r3
 8002780:	b25a      	sxtb	r2, r3
 8002782:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <moveMarker+0x3c>)
 8002784:	701a      	strb	r2, [r3, #0]
	if(markerPosition >= range) {markerPosition = 0;}
 8002786:	4b07      	ldr	r3, [pc, #28]	; (80027a4 <moveMarker+0x3c>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	b25b      	sxtb	r3, r3
 800278c:	001a      	movs	r2, r3
 800278e:	1dfb      	adds	r3, r7, #7
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	429a      	cmp	r2, r3
 8002794:	db02      	blt.n	800279c <moveMarker+0x34>
 8002796:	4b03      	ldr	r3, [pc, #12]	; (80027a4 <moveMarker+0x3c>)
 8002798:	2200      	movs	r2, #0
 800279a:	701a      	strb	r2, [r3, #0]
}
 800279c:	46c0      	nop			; (mov r8, r8)
 800279e:	46bd      	mov	sp, r7
 80027a0:	b002      	add	sp, #8
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	20000612 	.word	0x20000612

080027a8 <changeValue>:

void changeValue(bool set, uint8_t position, uint16_t min, uint16_t max)
{
 80027a8:	b5b0      	push	{r4, r5, r7, lr}
 80027aa:	b086      	sub	sp, #24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	0005      	movs	r5, r0
 80027b0:	000c      	movs	r4, r1
 80027b2:	0010      	movs	r0, r2
 80027b4:	0019      	movs	r1, r3
 80027b6:	1dfb      	adds	r3, r7, #7
 80027b8:	1c2a      	adds	r2, r5, #0
 80027ba:	701a      	strb	r2, [r3, #0]
 80027bc:	1dbb      	adds	r3, r7, #6
 80027be:	1c22      	adds	r2, r4, #0
 80027c0:	701a      	strb	r2, [r3, #0]
 80027c2:	1d3b      	adds	r3, r7, #4
 80027c4:	1c02      	adds	r2, r0, #0
 80027c6:	801a      	strh	r2, [r3, #0]
 80027c8:	1cbb      	adds	r3, r7, #2
 80027ca:	1c0a      	adds	r2, r1, #0
 80027cc:	801a      	strh	r2, [r3, #0]
	uint16_t value;
	uint16_t valueToken = arrayToInt_chVal();
 80027ce:	2310      	movs	r3, #16
 80027d0:	18fc      	adds	r4, r7, r3
 80027d2:	f000 f8a1 	bl	8002918 <arrayToInt_chVal>
 80027d6:	0003      	movs	r3, r0
 80027d8:	8023      	strh	r3, [r4, #0]
	uint16_t expo 		= 1;
 80027da:	2314      	movs	r3, #20
 80027dc:	18fb      	adds	r3, r7, r3
 80027de:	2201      	movs	r2, #1
 80027e0:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < position; i++)
 80027e2:	2313      	movs	r3, #19
 80027e4:	18fb      	adds	r3, r7, r3
 80027e6:	2200      	movs	r2, #0
 80027e8:	701a      	strb	r2, [r3, #0]
 80027ea:	e00e      	b.n	800280a <changeValue+0x62>
	{
		expo *= 10;
 80027ec:	2314      	movs	r3, #20
 80027ee:	18fa      	adds	r2, r7, r3
 80027f0:	18fb      	adds	r3, r7, r3
 80027f2:	881b      	ldrh	r3, [r3, #0]
 80027f4:	1c19      	adds	r1, r3, #0
 80027f6:	0089      	lsls	r1, r1, #2
 80027f8:	18cb      	adds	r3, r1, r3
 80027fa:	18db      	adds	r3, r3, r3
 80027fc:	8013      	strh	r3, [r2, #0]
	for(uint8_t i = 0; i < position; i++)
 80027fe:	2113      	movs	r1, #19
 8002800:	187b      	adds	r3, r7, r1
 8002802:	781a      	ldrb	r2, [r3, #0]
 8002804:	187b      	adds	r3, r7, r1
 8002806:	3201      	adds	r2, #1
 8002808:	701a      	strb	r2, [r3, #0]
 800280a:	2313      	movs	r3, #19
 800280c:	18fa      	adds	r2, r7, r3
 800280e:	1dbb      	adds	r3, r7, #6
 8002810:	7812      	ldrb	r2, [r2, #0]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	429a      	cmp	r2, r3
 8002816:	d3e9      	bcc.n	80027ec <changeValue+0x44>
	}

	uint8_t overflowFlag = arrayToken[position] = (valueToken / expo) % 10; // określa wartość cyfry nad markerem wyboru
 8002818:	2410      	movs	r4, #16
 800281a:	193a      	adds	r2, r7, r4
 800281c:	2514      	movs	r5, #20
 800281e:	197b      	adds	r3, r7, r5
 8002820:	8812      	ldrh	r2, [r2, #0]
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	0019      	movs	r1, r3
 8002826:	0010      	movs	r0, r2
 8002828:	f7fd fc80 	bl	800012c <__udivsi3>
 800282c:	0003      	movs	r3, r0
 800282e:	b29b      	uxth	r3, r3
 8002830:	210a      	movs	r1, #10
 8002832:	0018      	movs	r0, r3
 8002834:	f7fd fd00 	bl	8000238 <__aeabi_uidivmod>
 8002838:	000b      	movs	r3, r1
 800283a:	b29a      	uxth	r2, r3
 800283c:	1dbb      	adds	r3, r7, #6
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	b251      	sxtb	r1, r2
 8002842:	4a34      	ldr	r2, [pc, #208]	; (8002914 <changeValue+0x16c>)
 8002844:	1c08      	adds	r0, r1, #0
 8002846:	54d0      	strb	r0, [r2, r3]
 8002848:	200f      	movs	r0, #15
 800284a:	183b      	adds	r3, r7, r0
 800284c:	1c0a      	adds	r2, r1, #0
 800284e:	701a      	strb	r2, [r3, #0]

	if(set)
 8002850:	1dfb      	adds	r3, r7, #7
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d01d      	beq.n	8002894 <changeValue+0xec>
	{
		if(overflowFlag >= 9)
 8002858:	183b      	adds	r3, r7, r0
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	2b08      	cmp	r3, #8
 800285e:	d90e      	bls.n	800287e <changeValue+0xd6>
		{
			value = valueToken - (expo * 9);
 8002860:	197b      	adds	r3, r7, r5
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	1c1a      	adds	r2, r3, #0
 8002866:	0352      	lsls	r2, r2, #13
 8002868:	1ad2      	subs	r2, r2, r3
 800286a:	00d2      	lsls	r2, r2, #3
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	b299      	uxth	r1, r3
 8002870:	2316      	movs	r3, #22
 8002872:	18fb      	adds	r3, r7, r3
 8002874:	193a      	adds	r2, r7, r4
 8002876:	8812      	ldrh	r2, [r2, #0]
 8002878:	188a      	adds	r2, r1, r2
 800287a:	801a      	strh	r2, [r3, #0]
 800287c:	e028      	b.n	80028d0 <changeValue+0x128>
		}
		else
		{
			value = valueToken + expo;
 800287e:	2316      	movs	r3, #22
 8002880:	18fb      	adds	r3, r7, r3
 8002882:	2210      	movs	r2, #16
 8002884:	18b9      	adds	r1, r7, r2
 8002886:	2214      	movs	r2, #20
 8002888:	18ba      	adds	r2, r7, r2
 800288a:	8809      	ldrh	r1, [r1, #0]
 800288c:	8812      	ldrh	r2, [r2, #0]
 800288e:	188a      	adds	r2, r1, r2
 8002890:	801a      	strh	r2, [r3, #0]
 8002892:	e01d      	b.n	80028d0 <changeValue+0x128>
		}
	}
	else
	{
		if(overflowFlag <= 0)
 8002894:	230f      	movs	r3, #15
 8002896:	18fb      	adds	r3, r7, r3
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d10e      	bne.n	80028bc <changeValue+0x114>
		{
			value = valueToken + (expo * 9);
 800289e:	2314      	movs	r3, #20
 80028a0:	18fb      	adds	r3, r7, r3
 80028a2:	881b      	ldrh	r3, [r3, #0]
 80028a4:	1c1a      	adds	r2, r3, #0
 80028a6:	00d2      	lsls	r2, r2, #3
 80028a8:	18d3      	adds	r3, r2, r3
 80028aa:	b299      	uxth	r1, r3
 80028ac:	2316      	movs	r3, #22
 80028ae:	18fb      	adds	r3, r7, r3
 80028b0:	2210      	movs	r2, #16
 80028b2:	18ba      	adds	r2, r7, r2
 80028b4:	8812      	ldrh	r2, [r2, #0]
 80028b6:	188a      	adds	r2, r1, r2
 80028b8:	801a      	strh	r2, [r3, #0]
 80028ba:	e009      	b.n	80028d0 <changeValue+0x128>
		}
		else
		{
			value = valueToken - expo;
 80028bc:	2316      	movs	r3, #22
 80028be:	18fb      	adds	r3, r7, r3
 80028c0:	2210      	movs	r2, #16
 80028c2:	18b9      	adds	r1, r7, r2
 80028c4:	2214      	movs	r2, #20
 80028c6:	18ba      	adds	r2, r7, r2
 80028c8:	8809      	ldrh	r1, [r1, #0]
 80028ca:	8812      	ldrh	r2, [r2, #0]
 80028cc:	1a8a      	subs	r2, r1, r2
 80028ce:	801a      	strh	r2, [r3, #0]
		}
	}
	if(value < min){value = valueToken;}
 80028d0:	2116      	movs	r1, #22
 80028d2:	187a      	adds	r2, r7, r1
 80028d4:	1d3b      	adds	r3, r7, #4
 80028d6:	8812      	ldrh	r2, [r2, #0]
 80028d8:	881b      	ldrh	r3, [r3, #0]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d204      	bcs.n	80028e8 <changeValue+0x140>
 80028de:	187b      	adds	r3, r7, r1
 80028e0:	2210      	movs	r2, #16
 80028e2:	18ba      	adds	r2, r7, r2
 80028e4:	8812      	ldrh	r2, [r2, #0]
 80028e6:	801a      	strh	r2, [r3, #0]
	if(value > max){value = valueToken;}
 80028e8:	2116      	movs	r1, #22
 80028ea:	187a      	adds	r2, r7, r1
 80028ec:	1cbb      	adds	r3, r7, #2
 80028ee:	8812      	ldrh	r2, [r2, #0]
 80028f0:	881b      	ldrh	r3, [r3, #0]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d904      	bls.n	8002900 <changeValue+0x158>
 80028f6:	187b      	adds	r3, r7, r1
 80028f8:	2210      	movs	r2, #16
 80028fa:	18ba      	adds	r2, r7, r2
 80028fc:	8812      	ldrh	r2, [r2, #0]
 80028fe:	801a      	strh	r2, [r3, #0]
	intToArray_chVal(value);
 8002900:	2316      	movs	r3, #22
 8002902:	18fb      	adds	r3, r7, r3
 8002904:	881b      	ldrh	r3, [r3, #0]
 8002906:	0018      	movs	r0, r3
 8002908:	f000 f840 	bl	800298c <intToArray_chVal>
}
 800290c:	46c0      	nop			; (mov r8, r8)
 800290e:	46bd      	mov	sp, r7
 8002910:	b006      	add	sp, #24
 8002912:	bdb0      	pop	{r4, r5, r7, pc}
 8002914:	20000614 	.word	0x20000614

08002918 <arrayToInt_chVal>:

uint16_t arrayToInt_chVal(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
	uint16_t expo;
	uint16_t value = 0;
 800291e:	1d3b      	adds	r3, r7, #4
 8002920:	2200      	movs	r2, #0
 8002922:	801a      	strh	r2, [r3, #0]

	for(uint8_t i = 0; i < 5; i++)
 8002924:	1cfb      	adds	r3, r7, #3
 8002926:	2200      	movs	r2, #0
 8002928:	701a      	strb	r2, [r3, #0]
 800292a:	e023      	b.n	8002974 <arrayToInt_chVal+0x5c>
	{
		if(!i){expo = 1;}
 800292c:	1cfb      	adds	r3, r7, #3
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d103      	bne.n	800293c <arrayToInt_chVal+0x24>
 8002934:	1dbb      	adds	r3, r7, #6
 8002936:	2201      	movs	r2, #1
 8002938:	801a      	strh	r2, [r3, #0]
 800293a:	e007      	b.n	800294c <arrayToInt_chVal+0x34>
		else{expo *= 10;}
 800293c:	1dba      	adds	r2, r7, #6
 800293e:	1dbb      	adds	r3, r7, #6
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	1c19      	adds	r1, r3, #0
 8002944:	0089      	lsls	r1, r1, #2
 8002946:	18cb      	adds	r3, r1, r3
 8002948:	18db      	adds	r3, r3, r3
 800294a:	8013      	strh	r3, [r2, #0]
		value = value + (expo * arrayToken[i]);
 800294c:	1cfb      	adds	r3, r7, #3
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	4a0d      	ldr	r2, [pc, #52]	; (8002988 <arrayToInt_chVal+0x70>)
 8002952:	5cd3      	ldrb	r3, [r2, r3]
 8002954:	b25b      	sxtb	r3, r3
 8002956:	b29b      	uxth	r3, r3
 8002958:	1dba      	adds	r2, r7, #6
 800295a:	8812      	ldrh	r2, [r2, #0]
 800295c:	4353      	muls	r3, r2
 800295e:	b299      	uxth	r1, r3
 8002960:	1d3b      	adds	r3, r7, #4
 8002962:	1d3a      	adds	r2, r7, #4
 8002964:	8812      	ldrh	r2, [r2, #0]
 8002966:	188a      	adds	r2, r1, r2
 8002968:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < 5; i++)
 800296a:	1cfb      	adds	r3, r7, #3
 800296c:	781a      	ldrb	r2, [r3, #0]
 800296e:	1cfb      	adds	r3, r7, #3
 8002970:	3201      	adds	r2, #1
 8002972:	701a      	strb	r2, [r3, #0]
 8002974:	1cfb      	adds	r3, r7, #3
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	2b04      	cmp	r3, #4
 800297a:	d9d7      	bls.n	800292c <arrayToInt_chVal+0x14>
	}
	return value;
 800297c:	1d3b      	adds	r3, r7, #4
 800297e:	881b      	ldrh	r3, [r3, #0]
}
 8002980:	0018      	movs	r0, r3
 8002982:	46bd      	mov	sp, r7
 8002984:	b002      	add	sp, #8
 8002986:	bd80      	pop	{r7, pc}
 8002988:	20000614 	.word	0x20000614

0800298c <intToArray_chVal>:

void intToArray_chVal(uint16_t value)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	0002      	movs	r2, r0
 8002994:	1dbb      	adds	r3, r7, #6
 8002996:	801a      	strh	r2, [r3, #0]
	uint16_t expo;
	for(uint8_t i = 0; i < 5; i++)
 8002998:	230d      	movs	r3, #13
 800299a:	18fb      	adds	r3, r7, r3
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
 80029a0:	e02e      	b.n	8002a00 <intToArray_chVal+0x74>
	{
		if(!i){expo = 1;}
 80029a2:	230d      	movs	r3, #13
 80029a4:	18fb      	adds	r3, r7, r3
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d104      	bne.n	80029b6 <intToArray_chVal+0x2a>
 80029ac:	230e      	movs	r3, #14
 80029ae:	18fb      	adds	r3, r7, r3
 80029b0:	2201      	movs	r2, #1
 80029b2:	801a      	strh	r2, [r3, #0]
 80029b4:	e008      	b.n	80029c8 <intToArray_chVal+0x3c>
		else{expo *= 10;}
 80029b6:	230e      	movs	r3, #14
 80029b8:	18fa      	adds	r2, r7, r3
 80029ba:	18fb      	adds	r3, r7, r3
 80029bc:	881b      	ldrh	r3, [r3, #0]
 80029be:	1c19      	adds	r1, r3, #0
 80029c0:	0089      	lsls	r1, r1, #2
 80029c2:	18cb      	adds	r3, r1, r3
 80029c4:	18db      	adds	r3, r3, r3
 80029c6:	8013      	strh	r3, [r2, #0]
		arrayToken[i] = (value / expo) % 10;
 80029c8:	1dba      	adds	r2, r7, #6
 80029ca:	230e      	movs	r3, #14
 80029cc:	18fb      	adds	r3, r7, r3
 80029ce:	8812      	ldrh	r2, [r2, #0]
 80029d0:	881b      	ldrh	r3, [r3, #0]
 80029d2:	0019      	movs	r1, r3
 80029d4:	0010      	movs	r0, r2
 80029d6:	f7fd fba9 	bl	800012c <__udivsi3>
 80029da:	0003      	movs	r3, r0
 80029dc:	b29b      	uxth	r3, r3
 80029de:	210a      	movs	r1, #10
 80029e0:	0018      	movs	r0, r3
 80029e2:	f7fd fc29 	bl	8000238 <__aeabi_uidivmod>
 80029e6:	000b      	movs	r3, r1
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	200d      	movs	r0, #13
 80029ec:	183b      	adds	r3, r7, r0
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	b251      	sxtb	r1, r2
 80029f2:	4a08      	ldr	r2, [pc, #32]	; (8002a14 <intToArray_chVal+0x88>)
 80029f4:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < 5; i++)
 80029f6:	183b      	adds	r3, r7, r0
 80029f8:	781a      	ldrb	r2, [r3, #0]
 80029fa:	183b      	adds	r3, r7, r0
 80029fc:	3201      	adds	r2, #1
 80029fe:	701a      	strb	r2, [r3, #0]
 8002a00:	230d      	movs	r3, #13
 8002a02:	18fb      	adds	r3, r7, r3
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	d9cb      	bls.n	80029a2 <intToArray_chVal+0x16>
	}
}
 8002a0a:	46c0      	nop			; (mov r8, r8)
 8002a0c:	46c0      	nop			; (mov r8, r8)
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	b004      	add	sp, #16
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20000614 	.word	0x20000614

08002a18 <drawMarker>:

void drawMarker(uint8_t width, uint8_t height)
{
 8002a18:	b590      	push	{r4, r7, lr}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	0002      	movs	r2, r0
 8002a20:	1dfb      	adds	r3, r7, #7
 8002a22:	701a      	strb	r2, [r3, #0]
 8002a24:	1dbb      	adds	r3, r7, #6
 8002a26:	1c0a      	adds	r2, r1, #0
 8002a28:	701a      	strb	r2, [r3, #0]
	for(uint8_t h = 0; h < 5; h++)
 8002a2a:	230f      	movs	r3, #15
 8002a2c:	18fb      	adds	r3, r7, r3
 8002a2e:	2200      	movs	r2, #0
 8002a30:	701a      	strb	r2, [r3, #0]
 8002a32:	e032      	b.n	8002a9a <drawMarker+0x82>
	{
		uint8_t w = 0;
 8002a34:	230e      	movs	r3, #14
 8002a36:	18fb      	adds	r3, r7, r3
 8002a38:	2200      	movs	r2, #0
 8002a3a:	701a      	strb	r2, [r3, #0]
		while(w <= (h * 2))
 8002a3c:	e01f      	b.n	8002a7e <drawMarker+0x66>
		{
			SSD1306_DrawPixel(((width - h) + w), height + h, 1);
 8002a3e:	1dfb      	adds	r3, r7, #7
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	210f      	movs	r1, #15
 8002a46:	187b      	adds	r3, r7, r1
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	240e      	movs	r4, #14
 8002a52:	193b      	adds	r3, r7, r4
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	18d3      	adds	r3, r2, r3
 8002a5a:	b298      	uxth	r0, r3
 8002a5c:	1dbb      	adds	r3, r7, #6
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	187b      	adds	r3, r7, r1
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	18d3      	adds	r3, r2, r3
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	0019      	movs	r1, r3
 8002a70:	f7fe fb6c 	bl	800114c <SSD1306_DrawPixel>
			w++;
 8002a74:	193b      	adds	r3, r7, r4
 8002a76:	781a      	ldrb	r2, [r3, #0]
 8002a78:	193b      	adds	r3, r7, r4
 8002a7a:	3201      	adds	r2, #1
 8002a7c:	701a      	strb	r2, [r3, #0]
		while(w <= (h * 2))
 8002a7e:	230e      	movs	r3, #14
 8002a80:	18fb      	adds	r3, r7, r3
 8002a82:	781a      	ldrb	r2, [r3, #0]
 8002a84:	210f      	movs	r1, #15
 8002a86:	187b      	adds	r3, r7, r1
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	ddd6      	ble.n	8002a3e <drawMarker+0x26>
	for(uint8_t h = 0; h < 5; h++)
 8002a90:	187b      	adds	r3, r7, r1
 8002a92:	781a      	ldrb	r2, [r3, #0]
 8002a94:	187b      	adds	r3, r7, r1
 8002a96:	3201      	adds	r2, #1
 8002a98:	701a      	strb	r2, [r3, #0]
 8002a9a:	230f      	movs	r3, #15
 8002a9c:	18fb      	adds	r3, r7, r3
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	2b04      	cmp	r3, #4
 8002aa2:	d9c7      	bls.n	8002a34 <drawMarker+0x1c>
		}
	}
}
 8002aa4:	46c0      	nop			; (mov r8, r8)
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	b005      	add	sp, #20
 8002aac:	bd90      	pop	{r4, r7, pc}

08002aae <clearMarker>:
void clearMarker(void)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b082      	sub	sp, #8
 8002ab2:	af02      	add	r7, sp, #8
	SSD1306_DrawFilledRectangle(20, 39, 80, 5, 0);
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	9300      	str	r3, [sp, #0]
 8002ab8:	2305      	movs	r3, #5
 8002aba:	2250      	movs	r2, #80	; 0x50
 8002abc:	2127      	movs	r1, #39	; 0x27
 8002abe:	2014      	movs	r0, #20
 8002ac0:	f7fe fe98 	bl	80017f4 <SSD1306_DrawFilledRectangle>
}
 8002ac4:	46c0      	nop			; (mov r8, r8)
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <clearValue>:
void clearValue(void)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b082      	sub	sp, #8
 8002ace:	af02      	add	r7, sp, #8
	SSD1306_DrawFilledRectangle(20, 20, 100, 18, 0);
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	9300      	str	r3, [sp, #0]
 8002ad4:	2312      	movs	r3, #18
 8002ad6:	2264      	movs	r2, #100	; 0x64
 8002ad8:	2114      	movs	r1, #20
 8002ada:	2014      	movs	r0, #20
 8002adc:	f7fe fe8a 	bl	80017f4 <SSD1306_DrawFilledRectangle>
}
 8002ae0:	46c0      	nop			; (mov r8, r8)
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <showLabelBar>:

// uniwersalne
// -------------------------------------------------------------------------------------
void showLabelBar(char* label)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af02      	add	r7, sp, #8
 8002aee:	6078      	str	r0, [r7, #4]
	SSD1306_DrawFilledRectangle(0, 0, 128, 16, 1);
 8002af0:	2301      	movs	r3, #1
 8002af2:	9300      	str	r3, [sp, #0]
 8002af4:	2310      	movs	r3, #16
 8002af6:	2280      	movs	r2, #128	; 0x80
 8002af8:	2100      	movs	r1, #0
 8002afa:	2000      	movs	r0, #0
 8002afc:	f7fe fe7a 	bl	80017f4 <SSD1306_DrawFilledRectangle>
	SSD1306_GotoXY(4, 4);
 8002b00:	2104      	movs	r1, #4
 8002b02:	2004      	movs	r0, #4
 8002b04:	f7fe fb90 	bl	8001228 <SSD1306_GotoXY>
	SSD1306_Puts(label, &Font_7x10, 0);
 8002b08:	4904      	ldr	r1, [pc, #16]	; (8002b1c <showLabelBar+0x34>)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	0018      	movs	r0, r3
 8002b10:	f7fe fc24 	bl	800135c <SSD1306_Puts>
}
 8002b14:	46c0      	nop			; (mov r8, r8)
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b002      	add	sp, #8
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	20000114 	.word	0x20000114

08002b20 <clearContent>:


void clearContent(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af02      	add	r7, sp, #8
	SSD1306_DrawFilledRectangle(0, 18, 128, 46, 0);
 8002b26:	2300      	movs	r3, #0
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	232e      	movs	r3, #46	; 0x2e
 8002b2c:	2280      	movs	r2, #128	; 0x80
 8002b2e:	2112      	movs	r1, #18
 8002b30:	2000      	movs	r0, #0
 8002b32:	f7fe fe5f 	bl	80017f4 <SSD1306_DrawFilledRectangle>
}
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <paginationBar>:

void paginationBar(uint8_t pageBarWidth, uint8_t pageNo)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af02      	add	r7, sp, #8
 8002b42:	0002      	movs	r2, r0
 8002b44:	1dfb      	adds	r3, r7, #7
 8002b46:	701a      	strb	r2, [r3, #0]
 8002b48:	1dbb      	adds	r3, r7, #6
 8002b4a:	1c0a      	adds	r2, r1, #0
 8002b4c:	701a      	strb	r2, [r3, #0]
	uint8_t pageBarMargin = pageBarWidth * pageNo;
 8002b4e:	200f      	movs	r0, #15
 8002b50:	183b      	adds	r3, r7, r0
 8002b52:	1dfa      	adds	r2, r7, #7
 8002b54:	1db9      	adds	r1, r7, #6
 8002b56:	7812      	ldrb	r2, [r2, #0]
 8002b58:	7809      	ldrb	r1, [r1, #0]
 8002b5a:	434a      	muls	r2, r1
 8002b5c:	701a      	strb	r2, [r3, #0]
	SSD1306_DrawFilledRectangle(pageBarMargin, 18, pageBarWidth, 3, 1);
 8002b5e:	183b      	adds	r3, r7, r0
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	b298      	uxth	r0, r3
 8002b64:	1dfb      	adds	r3, r7, #7
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	b29a      	uxth	r2, r3
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	9300      	str	r3, [sp, #0]
 8002b6e:	2303      	movs	r3, #3
 8002b70:	2112      	movs	r1, #18
 8002b72:	f7fe fe3f 	bl	80017f4 <SSD1306_DrawFilledRectangle>
}
 8002b76:	46c0      	nop			; (mov r8, r8)
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	b004      	add	sp, #16
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <countArray>:

uint8_t countArray(ProjectManager * details)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b084      	sub	sp, #16
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
	uint8_t count = 0;
 8002b86:	230f      	movs	r3, #15
 8002b88:	18fb      	adds	r3, r7, r3
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i<10; i++)
 8002b8e:	230e      	movs	r3, #14
 8002b90:	18fb      	adds	r3, r7, r3
 8002b92:	2200      	movs	r2, #0
 8002b94:	701a      	strb	r2, [r3, #0]
 8002b96:	e016      	b.n	8002bc6 <countArray+0x48>
	{
		if(details->turns[i] > 0)
 8002b98:	230e      	movs	r3, #14
 8002b9a:	18fb      	adds	r3, r7, r3
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	3314      	adds	r3, #20
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	18d3      	adds	r3, r2, r3
 8002ba6:	3304      	adds	r3, #4
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d005      	beq.n	8002bba <countArray+0x3c>
		{
			count++;
 8002bae:	210f      	movs	r1, #15
 8002bb0:	187b      	adds	r3, r7, r1
 8002bb2:	781a      	ldrb	r2, [r3, #0]
 8002bb4:	187b      	adds	r3, r7, r1
 8002bb6:	3201      	adds	r2, #1
 8002bb8:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i<10; i++)
 8002bba:	210e      	movs	r1, #14
 8002bbc:	187b      	adds	r3, r7, r1
 8002bbe:	781a      	ldrb	r2, [r3, #0]
 8002bc0:	187b      	adds	r3, r7, r1
 8002bc2:	3201      	adds	r2, #1
 8002bc4:	701a      	strb	r2, [r3, #0]
 8002bc6:	230e      	movs	r3, #14
 8002bc8:	18fb      	adds	r3, r7, r3
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b09      	cmp	r3, #9
 8002bce:	d9e3      	bls.n	8002b98 <countArray+0x1a>
		}
	}
	return count;
 8002bd0:	230f      	movs	r3, #15
 8002bd2:	18fb      	adds	r3, r7, r3
 8002bd4:	781b      	ldrb	r3, [r3, #0]
}
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	b004      	add	sp, #16
 8002bdc:	bd80      	pop	{r7, pc}
	...

08002be0 <getProjectStructByID>:
	0,
	{{}}
};

Project getProjectStructByID(uint8_t id)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	000a      	movs	r2, r1
 8002bea:	1cfb      	adds	r3, r7, #3
 8002bec:	701a      	strb	r2, [r3, #0]
	switch(id)
 8002bee:	1cfb      	adds	r3, r7, #3
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	2b03      	cmp	r3, #3
 8002bf4:	d017      	beq.n	8002c26 <getProjectStructByID+0x46>
 8002bf6:	dc1f      	bgt.n	8002c38 <getProjectStructByID+0x58>
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d002      	beq.n	8002c02 <getProjectStructByID+0x22>
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d009      	beq.n	8002c14 <getProjectStructByID+0x34>
 8002c00:	e01a      	b.n	8002c38 <getProjectStructByID+0x58>
	{
		case 1: return PeaveyC30_MAIN;
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	4b12      	ldr	r3, [pc, #72]	; (8002c50 <getProjectStructByID+0x70>)
 8002c06:	0010      	movs	r0, r2
 8002c08:	0019      	movs	r1, r3
 8002c0a:	2344      	movs	r3, #68	; 0x44
 8002c0c:	001a      	movs	r2, r3
 8002c0e:	f003 ffd1 	bl	8006bb4 <memcpy>
 8002c12:	e019      	b.n	8002c48 <getProjectStructByID+0x68>
		case 2: return PeaveyC30_SPK;
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	4b0f      	ldr	r3, [pc, #60]	; (8002c54 <getProjectStructByID+0x74>)
 8002c18:	0010      	movs	r0, r2
 8002c1a:	0019      	movs	r1, r3
 8002c1c:	2344      	movs	r3, #68	; 0x44
 8002c1e:	001a      	movs	r2, r3
 8002c20:	f003 ffc8 	bl	8006bb4 <memcpy>
 8002c24:	e010      	b.n	8002c48 <getProjectStructByID+0x68>
		case 3: return Test_Trafo;
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	4b0b      	ldr	r3, [pc, #44]	; (8002c58 <getProjectStructByID+0x78>)
 8002c2a:	0010      	movs	r0, r2
 8002c2c:	0019      	movs	r1, r3
 8002c2e:	2344      	movs	r3, #68	; 0x44
 8002c30:	001a      	movs	r2, r3
 8002c32:	f003 ffbf 	bl	8006bb4 <memcpy>
 8002c36:	e007      	b.n	8002c48 <getProjectStructByID+0x68>
	}
	return Empty;
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	4b08      	ldr	r3, [pc, #32]	; (8002c5c <getProjectStructByID+0x7c>)
 8002c3c:	0010      	movs	r0, r2
 8002c3e:	0019      	movs	r1, r3
 8002c40:	2344      	movs	r3, #68	; 0x44
 8002c42:	001a      	movs	r2, r3
 8002c44:	f003 ffb6 	bl	8006bb4 <memcpy>
}
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	b002      	add	sp, #8
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	20000004 	.word	0x20000004
 8002c54:	20000048 	.word	0x20000048
 8002c58:	2000008c 	.word	0x2000008c
 8002c5c:	200000d0 	.word	0x200000d0

08002c60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c64:	4b07      	ldr	r3, [pc, #28]	; (8002c84 <HAL_MspInit+0x24>)
 8002c66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c68:	4b06      	ldr	r3, [pc, #24]	; (8002c84 <HAL_MspInit+0x24>)
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c70:	4b04      	ldr	r3, [pc, #16]	; (8002c84 <HAL_MspInit+0x24>)
 8002c72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c74:	4b03      	ldr	r3, [pc, #12]	; (8002c84 <HAL_MspInit+0x24>)
 8002c76:	2180      	movs	r1, #128	; 0x80
 8002c78:	0549      	lsls	r1, r1, #21
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40021000 	.word	0x40021000

08002c88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c8c:	e7fe      	b.n	8002c8c <NMI_Handler+0x4>

08002c8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c92:	e7fe      	b.n	8002c92 <HardFault_Handler+0x4>

08002c94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002c98:	46c0      	nop			; (mov r8, r8)
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ca2:	46c0      	nop			; (mov r8, r8)
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cac:	f000 face 	bl	800324c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cb0:	46c0      	nop			; (mov r8, r8)
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SET_BTN_Pin);
 8002cba:	2010      	movs	r0, #16
 8002cbc:	f000 fe08 	bl	80038d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002cc0:	46c0      	nop			; (mov r8, r8)
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
	...

08002cc8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ccc:	4b03      	ldr	r3, [pc, #12]	; (8002cdc <TIM2_IRQHandler+0x14>)
 8002cce:	0018      	movs	r0, r3
 8002cd0:	f002 fc4f 	bl	8005572 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002cd4:	46c0      	nop			; (mov r8, r8)
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	46c0      	nop			; (mov r8, r8)
 8002cdc:	20000790 	.word	0x20000790

08002ce0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ce4:	4b03      	ldr	r3, [pc, #12]	; (8002cf4 <TIM6_DAC_IRQHandler+0x14>)
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f002 fc43 	bl	8005572 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002cec:	46c0      	nop			; (mov r8, r8)
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	46c0      	nop			; (mov r8, r8)
 8002cf4:	200007d0 	.word	0x200007d0

08002cf8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002cfc:	4b03      	ldr	r3, [pc, #12]	; (8002d0c <TIM7_IRQHandler+0x14>)
 8002cfe:	0018      	movs	r0, r3
 8002d00:	f002 fc37 	bl	8005572 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002d04:	46c0      	nop			; (mov r8, r8)
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	46c0      	nop			; (mov r8, r8)
 8002d0c:	20000810 	.word	0x20000810

08002d10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d14:	4b03      	ldr	r3, [pc, #12]	; (8002d24 <USART2_IRQHandler+0x14>)
 8002d16:	0018      	movs	r0, r3
 8002d18:	f002 ff20 	bl	8005b5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d1c:	46c0      	nop			; (mov r8, r8)
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	46c0      	nop			; (mov r8, r8)
 8002d24:	20000850 	.word	0x20000850

08002d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d30:	4a14      	ldr	r2, [pc, #80]	; (8002d84 <_sbrk+0x5c>)
 8002d32:	4b15      	ldr	r3, [pc, #84]	; (8002d88 <_sbrk+0x60>)
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d3c:	4b13      	ldr	r3, [pc, #76]	; (8002d8c <_sbrk+0x64>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d102      	bne.n	8002d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d44:	4b11      	ldr	r3, [pc, #68]	; (8002d8c <_sbrk+0x64>)
 8002d46:	4a12      	ldr	r2, [pc, #72]	; (8002d90 <_sbrk+0x68>)
 8002d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d4a:	4b10      	ldr	r3, [pc, #64]	; (8002d8c <_sbrk+0x64>)
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	18d3      	adds	r3, r2, r3
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d207      	bcs.n	8002d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d58:	f003 ff02 	bl	8006b60 <__errno>
 8002d5c:	0003      	movs	r3, r0
 8002d5e:	220c      	movs	r2, #12
 8002d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d62:	2301      	movs	r3, #1
 8002d64:	425b      	negs	r3, r3
 8002d66:	e009      	b.n	8002d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d68:	4b08      	ldr	r3, [pc, #32]	; (8002d8c <_sbrk+0x64>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d6e:	4b07      	ldr	r3, [pc, #28]	; (8002d8c <_sbrk+0x64>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	18d2      	adds	r2, r2, r3
 8002d76:	4b05      	ldr	r3, [pc, #20]	; (8002d8c <_sbrk+0x64>)
 8002d78:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
}
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	b006      	add	sp, #24
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	20005000 	.word	0x20005000
 8002d88:	00000400 	.word	0x00000400
 8002d8c:	2000078c 	.word	0x2000078c
 8002d90:	200008e8 	.word	0x200008e8

08002d94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d98:	46c0      	nop			; (mov r8, r8)
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
	...

08002da0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002da0:	b590      	push	{r4, r7, lr}
 8002da2:	b08d      	sub	sp, #52	; 0x34
 8002da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002da6:	240c      	movs	r4, #12
 8002da8:	193b      	adds	r3, r7, r4
 8002daa:	0018      	movs	r0, r3
 8002dac:	2324      	movs	r3, #36	; 0x24
 8002dae:	001a      	movs	r2, r3
 8002db0:	2100      	movs	r1, #0
 8002db2:	f003 ff08 	bl	8006bc6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002db6:	1d3b      	adds	r3, r7, #4
 8002db8:	0018      	movs	r0, r3
 8002dba:	2308      	movs	r3, #8
 8002dbc:	001a      	movs	r2, r3
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	f003 ff01 	bl	8006bc6 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002dc4:	4b26      	ldr	r3, [pc, #152]	; (8002e60 <MX_TIM2_Init+0xc0>)
 8002dc6:	2280      	movs	r2, #128	; 0x80
 8002dc8:	05d2      	lsls	r2, r2, #23
 8002dca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002dcc:	4b24      	ldr	r3, [pc, #144]	; (8002e60 <MX_TIM2_Init+0xc0>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dd2:	4b23      	ldr	r3, [pc, #140]	; (8002e60 <MX_TIM2_Init+0xc0>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002dd8:	4b21      	ldr	r3, [pc, #132]	; (8002e60 <MX_TIM2_Init+0xc0>)
 8002dda:	4a22      	ldr	r2, [pc, #136]	; (8002e64 <MX_TIM2_Init+0xc4>)
 8002ddc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dde:	4b20      	ldr	r3, [pc, #128]	; (8002e60 <MX_TIM2_Init+0xc0>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002de4:	4b1e      	ldr	r3, [pc, #120]	; (8002e60 <MX_TIM2_Init+0xc0>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	615a      	str	r2, [r3, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002dea:	0021      	movs	r1, r4
 8002dec:	187b      	adds	r3, r7, r1
 8002dee:	2201      	movs	r2, #1
 8002df0:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002df2:	187b      	adds	r3, r7, r1
 8002df4:	2200      	movs	r2, #0
 8002df6:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002df8:	187b      	adds	r3, r7, r1
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002dfe:	187b      	adds	r3, r7, r1
 8002e00:	2200      	movs	r2, #0
 8002e02:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 15;
 8002e04:	187b      	adds	r3, r7, r1
 8002e06:	220f      	movs	r2, #15
 8002e08:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002e0a:	187b      	adds	r3, r7, r1
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002e10:	187b      	adds	r3, r7, r1
 8002e12:	2201      	movs	r2, #1
 8002e14:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002e16:	187b      	adds	r3, r7, r1
 8002e18:	2200      	movs	r2, #0
 8002e1a:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 15;
 8002e1c:	187b      	adds	r3, r7, r1
 8002e1e:	220f      	movs	r2, #15
 8002e20:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002e22:	187a      	adds	r2, r7, r1
 8002e24:	4b0e      	ldr	r3, [pc, #56]	; (8002e60 <MX_TIM2_Init+0xc0>)
 8002e26:	0011      	movs	r1, r2
 8002e28:	0018      	movs	r0, r3
 8002e2a:	f002 fa6d 	bl	8005308 <HAL_TIM_Encoder_Init>
 8002e2e:	1e03      	subs	r3, r0, #0
 8002e30:	d001      	beq.n	8002e36 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002e32:	f7fd ffb9 	bl	8000da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e36:	1d3b      	adds	r3, r7, #4
 8002e38:	2200      	movs	r2, #0
 8002e3a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e3c:	1d3b      	adds	r3, r7, #4
 8002e3e:	2200      	movs	r2, #0
 8002e40:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e42:	1d3a      	adds	r2, r7, #4
 8002e44:	4b06      	ldr	r3, [pc, #24]	; (8002e60 <MX_TIM2_Init+0xc0>)
 8002e46:	0011      	movs	r1, r2
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f002 fd2d 	bl	80058a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002e4e:	1e03      	subs	r3, r0, #0
 8002e50:	d001      	beq.n	8002e56 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002e52:	f7fd ffa9 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	b00d      	add	sp, #52	; 0x34
 8002e5c:	bd90      	pop	{r4, r7, pc}
 8002e5e:	46c0      	nop			; (mov r8, r8)
 8002e60:	20000790 	.word	0x20000790
 8002e64:	0000ffff 	.word	0x0000ffff

08002e68 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e6e:	003b      	movs	r3, r7
 8002e70:	0018      	movs	r0, r3
 8002e72:	2308      	movs	r3, #8
 8002e74:	001a      	movs	r2, r3
 8002e76:	2100      	movs	r1, #0
 8002e78:	f003 fea5 	bl	8006bc6 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002e7c:	4b15      	ldr	r3, [pc, #84]	; (8002ed4 <MX_TIM6_Init+0x6c>)
 8002e7e:	4a16      	ldr	r2, [pc, #88]	; (8002ed8 <MX_TIM6_Init+0x70>)
 8002e80:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8002e82:	4b14      	ldr	r3, [pc, #80]	; (8002ed4 <MX_TIM6_Init+0x6c>)
 8002e84:	4a15      	ldr	r2, [pc, #84]	; (8002edc <MX_TIM6_Init+0x74>)
 8002e86:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e88:	4b12      	ldr	r3, [pc, #72]	; (8002ed4 <MX_TIM6_Init+0x6c>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8002e8e:	4b11      	ldr	r3, [pc, #68]	; (8002ed4 <MX_TIM6_Init+0x6c>)
 8002e90:	2263      	movs	r2, #99	; 0x63
 8002e92:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e94:	4b0f      	ldr	r3, [pc, #60]	; (8002ed4 <MX_TIM6_Init+0x6c>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002e9a:	4b0e      	ldr	r3, [pc, #56]	; (8002ed4 <MX_TIM6_Init+0x6c>)
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	f002 f97b 	bl	8005198 <HAL_TIM_Base_Init>
 8002ea2:	1e03      	subs	r3, r0, #0
 8002ea4:	d001      	beq.n	8002eaa <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002ea6:	f7fd ff7f 	bl	8000da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002eaa:	003b      	movs	r3, r7
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eb0:	003b      	movs	r3, r7
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002eb6:	003a      	movs	r2, r7
 8002eb8:	4b06      	ldr	r3, [pc, #24]	; (8002ed4 <MX_TIM6_Init+0x6c>)
 8002eba:	0011      	movs	r1, r2
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	f002 fcf3 	bl	80058a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002ec2:	1e03      	subs	r3, r0, #0
 8002ec4:	d001      	beq.n	8002eca <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002ec6:	f7fd ff6f 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002eca:	46c0      	nop			; (mov r8, r8)
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	b002      	add	sp, #8
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	46c0      	nop			; (mov r8, r8)
 8002ed4:	200007d0 	.word	0x200007d0
 8002ed8:	40001000 	.word	0x40001000
 8002edc:	00001f3f 	.word	0x00001f3f

08002ee0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ee6:	003b      	movs	r3, r7
 8002ee8:	0018      	movs	r0, r3
 8002eea:	2308      	movs	r3, #8
 8002eec:	001a      	movs	r2, r3
 8002eee:	2100      	movs	r1, #0
 8002ef0:	f003 fe69 	bl	8006bc6 <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002ef4:	4b15      	ldr	r3, [pc, #84]	; (8002f4c <MX_TIM7_Init+0x6c>)
 8002ef6:	4a16      	ldr	r2, [pc, #88]	; (8002f50 <MX_TIM7_Init+0x70>)
 8002ef8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8002efa:	4b14      	ldr	r3, [pc, #80]	; (8002f4c <MX_TIM7_Init+0x6c>)
 8002efc:	4a15      	ldr	r2, [pc, #84]	; (8002f54 <MX_TIM7_Init+0x74>)
 8002efe:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f00:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <MX_TIM7_Init+0x6c>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8002f06:	4b11      	ldr	r3, [pc, #68]	; (8002f4c <MX_TIM7_Init+0x6c>)
 8002f08:	2263      	movs	r2, #99	; 0x63
 8002f0a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f0c:	4b0f      	ldr	r3, [pc, #60]	; (8002f4c <MX_TIM7_Init+0x6c>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002f12:	4b0e      	ldr	r3, [pc, #56]	; (8002f4c <MX_TIM7_Init+0x6c>)
 8002f14:	0018      	movs	r0, r3
 8002f16:	f002 f93f 	bl	8005198 <HAL_TIM_Base_Init>
 8002f1a:	1e03      	subs	r3, r0, #0
 8002f1c:	d001      	beq.n	8002f22 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002f1e:	f7fd ff43 	bl	8000da8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f22:	003b      	movs	r3, r7
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f28:	003b      	movs	r3, r7
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002f2e:	003a      	movs	r2, r7
 8002f30:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <MX_TIM7_Init+0x6c>)
 8002f32:	0011      	movs	r1, r2
 8002f34:	0018      	movs	r0, r3
 8002f36:	f002 fcb7 	bl	80058a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002f3a:	1e03      	subs	r3, r0, #0
 8002f3c:	d001      	beq.n	8002f42 <MX_TIM7_Init+0x62>
  {
    Error_Handler();
 8002f3e:	f7fd ff33 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	46bd      	mov	sp, r7
 8002f46:	b002      	add	sp, #8
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	20000810 	.word	0x20000810
 8002f50:	40001400 	.word	0x40001400
 8002f54:	00001f3f 	.word	0x00001f3f

08002f58 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002f58:	b590      	push	{r4, r7, lr}
 8002f5a:	b089      	sub	sp, #36	; 0x24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f60:	240c      	movs	r4, #12
 8002f62:	193b      	adds	r3, r7, r4
 8002f64:	0018      	movs	r0, r3
 8002f66:	2314      	movs	r3, #20
 8002f68:	001a      	movs	r2, r3
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	f003 fe2b 	bl	8006bc6 <memset>
  if(tim_encoderHandle->Instance==TIM2)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	2380      	movs	r3, #128	; 0x80
 8002f76:	05db      	lsls	r3, r3, #23
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d130      	bne.n	8002fde <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f7c:	4b1a      	ldr	r3, [pc, #104]	; (8002fe8 <HAL_TIM_Encoder_MspInit+0x90>)
 8002f7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f80:	4b19      	ldr	r3, [pc, #100]	; (8002fe8 <HAL_TIM_Encoder_MspInit+0x90>)
 8002f82:	2101      	movs	r1, #1
 8002f84:	430a      	orrs	r2, r1
 8002f86:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f88:	4b17      	ldr	r3, [pc, #92]	; (8002fe8 <HAL_TIM_Encoder_MspInit+0x90>)
 8002f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f8c:	4b16      	ldr	r3, [pc, #88]	; (8002fe8 <HAL_TIM_Encoder_MspInit+0x90>)
 8002f8e:	2101      	movs	r1, #1
 8002f90:	430a      	orrs	r2, r1
 8002f92:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f94:	4b14      	ldr	r3, [pc, #80]	; (8002fe8 <HAL_TIM_Encoder_MspInit+0x90>)
 8002f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f98:	2201      	movs	r2, #1
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	60bb      	str	r3, [r7, #8]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002fa0:	0021      	movs	r1, r4
 8002fa2:	187b      	adds	r3, r7, r1
 8002fa4:	2203      	movs	r2, #3
 8002fa6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa8:	187b      	adds	r3, r7, r1
 8002faa:	2202      	movs	r2, #2
 8002fac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fae:	187b      	adds	r3, r7, r1
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb4:	187b      	adds	r3, r7, r1
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002fba:	187b      	adds	r3, r7, r1
 8002fbc:	2202      	movs	r2, #2
 8002fbe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fc0:	187a      	adds	r2, r7, r1
 8002fc2:	23a0      	movs	r3, #160	; 0xa0
 8002fc4:	05db      	lsls	r3, r3, #23
 8002fc6:	0011      	movs	r1, r2
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f000 fae5 	bl	8003598 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002fce:	2200      	movs	r2, #0
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	200f      	movs	r0, #15
 8002fd4:	f000 fa26 	bl	8003424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002fd8:	200f      	movs	r0, #15
 8002fda:	f000 fa38 	bl	800344e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	b009      	add	sp, #36	; 0x24
 8002fe4:	bd90      	pop	{r4, r7, pc}
 8002fe6:	46c0      	nop			; (mov r8, r8)
 8002fe8:	40021000 	.word	0x40021000

08002fec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a14      	ldr	r2, [pc, #80]	; (800304c <HAL_TIM_Base_MspInit+0x60>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d10e      	bne.n	800301c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002ffe:	4b14      	ldr	r3, [pc, #80]	; (8003050 <HAL_TIM_Base_MspInit+0x64>)
 8003000:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003002:	4b13      	ldr	r3, [pc, #76]	; (8003050 <HAL_TIM_Base_MspInit+0x64>)
 8003004:	2110      	movs	r1, #16
 8003006:	430a      	orrs	r2, r1
 8003008:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800300a:	2200      	movs	r2, #0
 800300c:	2100      	movs	r1, #0
 800300e:	2011      	movs	r0, #17
 8003010:	f000 fa08 	bl	8003424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003014:	2011      	movs	r0, #17
 8003016:	f000 fa1a 	bl	800344e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800301a:	e012      	b.n	8003042 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM7)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a0c      	ldr	r2, [pc, #48]	; (8003054 <HAL_TIM_Base_MspInit+0x68>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d10d      	bne.n	8003042 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003026:	4b0a      	ldr	r3, [pc, #40]	; (8003050 <HAL_TIM_Base_MspInit+0x64>)
 8003028:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800302a:	4b09      	ldr	r3, [pc, #36]	; (8003050 <HAL_TIM_Base_MspInit+0x64>)
 800302c:	2120      	movs	r1, #32
 800302e:	430a      	orrs	r2, r1
 8003030:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003032:	2200      	movs	r2, #0
 8003034:	2100      	movs	r1, #0
 8003036:	2012      	movs	r0, #18
 8003038:	f000 f9f4 	bl	8003424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800303c:	2012      	movs	r0, #18
 800303e:	f000 fa06 	bl	800344e <HAL_NVIC_EnableIRQ>
}
 8003042:	46c0      	nop			; (mov r8, r8)
 8003044:	46bd      	mov	sp, r7
 8003046:	b002      	add	sp, #8
 8003048:	bd80      	pop	{r7, pc}
 800304a:	46c0      	nop			; (mov r8, r8)
 800304c:	40001000 	.word	0x40001000
 8003050:	40021000 	.word	0x40021000
 8003054:	40001400 	.word	0x40001400

08003058 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800305c:	4b14      	ldr	r3, [pc, #80]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 800305e:	4a15      	ldr	r2, [pc, #84]	; (80030b4 <MX_USART2_UART_Init+0x5c>)
 8003060:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003062:	4b13      	ldr	r3, [pc, #76]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 8003064:	22e1      	movs	r2, #225	; 0xe1
 8003066:	0252      	lsls	r2, r2, #9
 8003068:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800306a:	4b11      	ldr	r3, [pc, #68]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 800306c:	2200      	movs	r2, #0
 800306e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003070:	4b0f      	ldr	r3, [pc, #60]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 8003072:	2200      	movs	r2, #0
 8003074:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003076:	4b0e      	ldr	r3, [pc, #56]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 8003078:	2200      	movs	r2, #0
 800307a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800307c:	4b0c      	ldr	r3, [pc, #48]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 800307e:	220c      	movs	r2, #12
 8003080:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003082:	4b0b      	ldr	r3, [pc, #44]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 8003084:	2200      	movs	r2, #0
 8003086:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003088:	4b09      	ldr	r3, [pc, #36]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 800308a:	2200      	movs	r2, #0
 800308c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800308e:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 8003090:	2200      	movs	r2, #0
 8003092:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003094:	4b06      	ldr	r3, [pc, #24]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 8003096:	2200      	movs	r2, #0
 8003098:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800309a:	4b05      	ldr	r3, [pc, #20]	; (80030b0 <MX_USART2_UART_Init+0x58>)
 800309c:	0018      	movs	r0, r3
 800309e:	f002 fc61 	bl	8005964 <HAL_UART_Init>
 80030a2:	1e03      	subs	r3, r0, #0
 80030a4:	d001      	beq.n	80030aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80030a6:	f7fd fe7f 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80030aa:	46c0      	nop			; (mov r8, r8)
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	20000850 	.word	0x20000850
 80030b4:	40004400 	.word	0x40004400

080030b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80030b8:	b590      	push	{r4, r7, lr}
 80030ba:	b089      	sub	sp, #36	; 0x24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c0:	240c      	movs	r4, #12
 80030c2:	193b      	adds	r3, r7, r4
 80030c4:	0018      	movs	r0, r3
 80030c6:	2314      	movs	r3, #20
 80030c8:	001a      	movs	r2, r3
 80030ca:	2100      	movs	r1, #0
 80030cc:	f003 fd7b 	bl	8006bc6 <memset>
  if(uartHandle->Instance==USART2)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a1c      	ldr	r2, [pc, #112]	; (8003148 <HAL_UART_MspInit+0x90>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d131      	bne.n	800313e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80030da:	4b1c      	ldr	r3, [pc, #112]	; (800314c <HAL_UART_MspInit+0x94>)
 80030dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030de:	4b1b      	ldr	r3, [pc, #108]	; (800314c <HAL_UART_MspInit+0x94>)
 80030e0:	2180      	movs	r1, #128	; 0x80
 80030e2:	0289      	lsls	r1, r1, #10
 80030e4:	430a      	orrs	r2, r1
 80030e6:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030e8:	4b18      	ldr	r3, [pc, #96]	; (800314c <HAL_UART_MspInit+0x94>)
 80030ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030ec:	4b17      	ldr	r3, [pc, #92]	; (800314c <HAL_UART_MspInit+0x94>)
 80030ee:	2101      	movs	r1, #1
 80030f0:	430a      	orrs	r2, r1
 80030f2:	62da      	str	r2, [r3, #44]	; 0x2c
 80030f4:	4b15      	ldr	r3, [pc, #84]	; (800314c <HAL_UART_MspInit+0x94>)
 80030f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f8:	2201      	movs	r2, #1
 80030fa:	4013      	ands	r3, r2
 80030fc:	60bb      	str	r3, [r7, #8]
 80030fe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003100:	0021      	movs	r1, r4
 8003102:	187b      	adds	r3, r7, r1
 8003104:	220c      	movs	r2, #12
 8003106:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003108:	187b      	adds	r3, r7, r1
 800310a:	2202      	movs	r2, #2
 800310c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310e:	187b      	adds	r3, r7, r1
 8003110:	2200      	movs	r2, #0
 8003112:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003114:	187b      	adds	r3, r7, r1
 8003116:	2203      	movs	r2, #3
 8003118:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800311a:	187b      	adds	r3, r7, r1
 800311c:	2204      	movs	r2, #4
 800311e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003120:	187a      	adds	r2, r7, r1
 8003122:	23a0      	movs	r3, #160	; 0xa0
 8003124:	05db      	lsls	r3, r3, #23
 8003126:	0011      	movs	r1, r2
 8003128:	0018      	movs	r0, r3
 800312a:	f000 fa35 	bl	8003598 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800312e:	2200      	movs	r2, #0
 8003130:	2100      	movs	r1, #0
 8003132:	201c      	movs	r0, #28
 8003134:	f000 f976 	bl	8003424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003138:	201c      	movs	r0, #28
 800313a:	f000 f988 	bl	800344e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800313e:	46c0      	nop			; (mov r8, r8)
 8003140:	46bd      	mov	sp, r7
 8003142:	b009      	add	sp, #36	; 0x24
 8003144:	bd90      	pop	{r4, r7, pc}
 8003146:	46c0      	nop			; (mov r8, r8)
 8003148:	40004400 	.word	0x40004400
 800314c:	40021000 	.word	0x40021000

08003150 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003150:	480d      	ldr	r0, [pc, #52]	; (8003188 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003152:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003154:	480d      	ldr	r0, [pc, #52]	; (800318c <LoopForever+0x6>)
  ldr r1, =_edata
 8003156:	490e      	ldr	r1, [pc, #56]	; (8003190 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003158:	4a0e      	ldr	r2, [pc, #56]	; (8003194 <LoopForever+0xe>)
  movs r3, #0
 800315a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800315c:	e002      	b.n	8003164 <LoopCopyDataInit>

0800315e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800315e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003162:	3304      	adds	r3, #4

08003164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003168:	d3f9      	bcc.n	800315e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800316a:	4a0b      	ldr	r2, [pc, #44]	; (8003198 <LoopForever+0x12>)
  ldr r4, =_ebss
 800316c:	4c0b      	ldr	r4, [pc, #44]	; (800319c <LoopForever+0x16>)
  movs r3, #0
 800316e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003170:	e001      	b.n	8003176 <LoopFillZerobss>

08003172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003174:	3204      	adds	r2, #4

08003176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003178:	d3fb      	bcc.n	8003172 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800317a:	f7ff fe0b 	bl	8002d94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800317e:	f003 fcf5 	bl	8006b6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003182:	f7fd fbd5 	bl	8000930 <main>

08003186 <LoopForever>:

LoopForever:
    b LoopForever
 8003186:	e7fe      	b.n	8003186 <LoopForever>
   ldr   r0, =_estack
 8003188:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800318c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003190:	20000194 	.word	0x20000194
  ldr r2, =_sidata
 8003194:	0800a034 	.word	0x0800a034
  ldr r2, =_sbss
 8003198:	20000194 	.word	0x20000194
  ldr r4, =_ebss
 800319c:	200008e8 	.word	0x200008e8

080031a0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031a0:	e7fe      	b.n	80031a0 <ADC1_COMP_IRQHandler>
	...

080031a4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80031aa:	1dfb      	adds	r3, r7, #7
 80031ac:	2200      	movs	r2, #0
 80031ae:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80031b0:	4b0b      	ldr	r3, [pc, #44]	; (80031e0 <HAL_Init+0x3c>)
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4b0a      	ldr	r3, [pc, #40]	; (80031e0 <HAL_Init+0x3c>)
 80031b6:	2140      	movs	r1, #64	; 0x40
 80031b8:	430a      	orrs	r2, r1
 80031ba:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031bc:	2000      	movs	r0, #0
 80031be:	f000 f811 	bl	80031e4 <HAL_InitTick>
 80031c2:	1e03      	subs	r3, r0, #0
 80031c4:	d003      	beq.n	80031ce <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80031c6:	1dfb      	adds	r3, r7, #7
 80031c8:	2201      	movs	r2, #1
 80031ca:	701a      	strb	r2, [r3, #0]
 80031cc:	e001      	b.n	80031d2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80031ce:	f7ff fd47 	bl	8002c60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031d2:	1dfb      	adds	r3, r7, #7
 80031d4:	781b      	ldrb	r3, [r3, #0]
}
 80031d6:	0018      	movs	r0, r3
 80031d8:	46bd      	mov	sp, r7
 80031da:	b002      	add	sp, #8
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	46c0      	nop			; (mov r8, r8)
 80031e0:	40022000 	.word	0x40022000

080031e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031e4:	b590      	push	{r4, r7, lr}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031ec:	4b14      	ldr	r3, [pc, #80]	; (8003240 <HAL_InitTick+0x5c>)
 80031ee:	681c      	ldr	r4, [r3, #0]
 80031f0:	4b14      	ldr	r3, [pc, #80]	; (8003244 <HAL_InitTick+0x60>)
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	0019      	movs	r1, r3
 80031f6:	23fa      	movs	r3, #250	; 0xfa
 80031f8:	0098      	lsls	r0, r3, #2
 80031fa:	f7fc ff97 	bl	800012c <__udivsi3>
 80031fe:	0003      	movs	r3, r0
 8003200:	0019      	movs	r1, r3
 8003202:	0020      	movs	r0, r4
 8003204:	f7fc ff92 	bl	800012c <__udivsi3>
 8003208:	0003      	movs	r3, r0
 800320a:	0018      	movs	r0, r3
 800320c:	f000 f92f 	bl	800346e <HAL_SYSTICK_Config>
 8003210:	1e03      	subs	r3, r0, #0
 8003212:	d001      	beq.n	8003218 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e00f      	b.n	8003238 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2b03      	cmp	r3, #3
 800321c:	d80b      	bhi.n	8003236 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800321e:	6879      	ldr	r1, [r7, #4]
 8003220:	2301      	movs	r3, #1
 8003222:	425b      	negs	r3, r3
 8003224:	2200      	movs	r2, #0
 8003226:	0018      	movs	r0, r3
 8003228:	f000 f8fc 	bl	8003424 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800322c:	4b06      	ldr	r3, [pc, #24]	; (8003248 <HAL_InitTick+0x64>)
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003232:	2300      	movs	r3, #0
 8003234:	e000      	b.n	8003238 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
}
 8003238:	0018      	movs	r0, r3
 800323a:	46bd      	mov	sp, r7
 800323c:	b003      	add	sp, #12
 800323e:	bd90      	pop	{r4, r7, pc}
 8003240:	20000124 	.word	0x20000124
 8003244:	2000012c 	.word	0x2000012c
 8003248:	20000128 	.word	0x20000128

0800324c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003250:	4b05      	ldr	r3, [pc, #20]	; (8003268 <HAL_IncTick+0x1c>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	001a      	movs	r2, r3
 8003256:	4b05      	ldr	r3, [pc, #20]	; (800326c <HAL_IncTick+0x20>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	18d2      	adds	r2, r2, r3
 800325c:	4b03      	ldr	r3, [pc, #12]	; (800326c <HAL_IncTick+0x20>)
 800325e:	601a      	str	r2, [r3, #0]
}
 8003260:	46c0      	nop			; (mov r8, r8)
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	46c0      	nop			; (mov r8, r8)
 8003268:	2000012c 	.word	0x2000012c
 800326c:	200008d4 	.word	0x200008d4

08003270 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  return uwTick;
 8003274:	4b02      	ldr	r3, [pc, #8]	; (8003280 <HAL_GetTick+0x10>)
 8003276:	681b      	ldr	r3, [r3, #0]
}
 8003278:	0018      	movs	r0, r3
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	46c0      	nop			; (mov r8, r8)
 8003280:	200008d4 	.word	0x200008d4

08003284 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800328c:	f7ff fff0 	bl	8003270 <HAL_GetTick>
 8003290:	0003      	movs	r3, r0
 8003292:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	3301      	adds	r3, #1
 800329c:	d005      	beq.n	80032aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800329e:	4b0a      	ldr	r3, [pc, #40]	; (80032c8 <HAL_Delay+0x44>)
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	001a      	movs	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	189b      	adds	r3, r3, r2
 80032a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032aa:	46c0      	nop			; (mov r8, r8)
 80032ac:	f7ff ffe0 	bl	8003270 <HAL_GetTick>
 80032b0:	0002      	movs	r2, r0
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d8f7      	bhi.n	80032ac <HAL_Delay+0x28>
  {
  }
}
 80032bc:	46c0      	nop			; (mov r8, r8)
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	46bd      	mov	sp, r7
 80032c2:	b004      	add	sp, #16
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	46c0      	nop			; (mov r8, r8)
 80032c8:	2000012c 	.word	0x2000012c

080032cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	0002      	movs	r2, r0
 80032d4:	1dfb      	adds	r3, r7, #7
 80032d6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80032d8:	1dfb      	adds	r3, r7, #7
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	2b7f      	cmp	r3, #127	; 0x7f
 80032de:	d809      	bhi.n	80032f4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032e0:	1dfb      	adds	r3, r7, #7
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	001a      	movs	r2, r3
 80032e6:	231f      	movs	r3, #31
 80032e8:	401a      	ands	r2, r3
 80032ea:	4b04      	ldr	r3, [pc, #16]	; (80032fc <__NVIC_EnableIRQ+0x30>)
 80032ec:	2101      	movs	r1, #1
 80032ee:	4091      	lsls	r1, r2
 80032f0:	000a      	movs	r2, r1
 80032f2:	601a      	str	r2, [r3, #0]
  }
}
 80032f4:	46c0      	nop			; (mov r8, r8)
 80032f6:	46bd      	mov	sp, r7
 80032f8:	b002      	add	sp, #8
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	e000e100 	.word	0xe000e100

08003300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003300:	b590      	push	{r4, r7, lr}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	0002      	movs	r2, r0
 8003308:	6039      	str	r1, [r7, #0]
 800330a:	1dfb      	adds	r3, r7, #7
 800330c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800330e:	1dfb      	adds	r3, r7, #7
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	2b7f      	cmp	r3, #127	; 0x7f
 8003314:	d828      	bhi.n	8003368 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003316:	4a2f      	ldr	r2, [pc, #188]	; (80033d4 <__NVIC_SetPriority+0xd4>)
 8003318:	1dfb      	adds	r3, r7, #7
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	b25b      	sxtb	r3, r3
 800331e:	089b      	lsrs	r3, r3, #2
 8003320:	33c0      	adds	r3, #192	; 0xc0
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	589b      	ldr	r3, [r3, r2]
 8003326:	1dfa      	adds	r2, r7, #7
 8003328:	7812      	ldrb	r2, [r2, #0]
 800332a:	0011      	movs	r1, r2
 800332c:	2203      	movs	r2, #3
 800332e:	400a      	ands	r2, r1
 8003330:	00d2      	lsls	r2, r2, #3
 8003332:	21ff      	movs	r1, #255	; 0xff
 8003334:	4091      	lsls	r1, r2
 8003336:	000a      	movs	r2, r1
 8003338:	43d2      	mvns	r2, r2
 800333a:	401a      	ands	r2, r3
 800333c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	019b      	lsls	r3, r3, #6
 8003342:	22ff      	movs	r2, #255	; 0xff
 8003344:	401a      	ands	r2, r3
 8003346:	1dfb      	adds	r3, r7, #7
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	0018      	movs	r0, r3
 800334c:	2303      	movs	r3, #3
 800334e:	4003      	ands	r3, r0
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003354:	481f      	ldr	r0, [pc, #124]	; (80033d4 <__NVIC_SetPriority+0xd4>)
 8003356:	1dfb      	adds	r3, r7, #7
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	b25b      	sxtb	r3, r3
 800335c:	089b      	lsrs	r3, r3, #2
 800335e:	430a      	orrs	r2, r1
 8003360:	33c0      	adds	r3, #192	; 0xc0
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003366:	e031      	b.n	80033cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003368:	4a1b      	ldr	r2, [pc, #108]	; (80033d8 <__NVIC_SetPriority+0xd8>)
 800336a:	1dfb      	adds	r3, r7, #7
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	0019      	movs	r1, r3
 8003370:	230f      	movs	r3, #15
 8003372:	400b      	ands	r3, r1
 8003374:	3b08      	subs	r3, #8
 8003376:	089b      	lsrs	r3, r3, #2
 8003378:	3306      	adds	r3, #6
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	18d3      	adds	r3, r2, r3
 800337e:	3304      	adds	r3, #4
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	1dfa      	adds	r2, r7, #7
 8003384:	7812      	ldrb	r2, [r2, #0]
 8003386:	0011      	movs	r1, r2
 8003388:	2203      	movs	r2, #3
 800338a:	400a      	ands	r2, r1
 800338c:	00d2      	lsls	r2, r2, #3
 800338e:	21ff      	movs	r1, #255	; 0xff
 8003390:	4091      	lsls	r1, r2
 8003392:	000a      	movs	r2, r1
 8003394:	43d2      	mvns	r2, r2
 8003396:	401a      	ands	r2, r3
 8003398:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	019b      	lsls	r3, r3, #6
 800339e:	22ff      	movs	r2, #255	; 0xff
 80033a0:	401a      	ands	r2, r3
 80033a2:	1dfb      	adds	r3, r7, #7
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	0018      	movs	r0, r3
 80033a8:	2303      	movs	r3, #3
 80033aa:	4003      	ands	r3, r0
 80033ac:	00db      	lsls	r3, r3, #3
 80033ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033b0:	4809      	ldr	r0, [pc, #36]	; (80033d8 <__NVIC_SetPriority+0xd8>)
 80033b2:	1dfb      	adds	r3, r7, #7
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	001c      	movs	r4, r3
 80033b8:	230f      	movs	r3, #15
 80033ba:	4023      	ands	r3, r4
 80033bc:	3b08      	subs	r3, #8
 80033be:	089b      	lsrs	r3, r3, #2
 80033c0:	430a      	orrs	r2, r1
 80033c2:	3306      	adds	r3, #6
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	18c3      	adds	r3, r0, r3
 80033c8:	3304      	adds	r3, #4
 80033ca:	601a      	str	r2, [r3, #0]
}
 80033cc:	46c0      	nop			; (mov r8, r8)
 80033ce:	46bd      	mov	sp, r7
 80033d0:	b003      	add	sp, #12
 80033d2:	bd90      	pop	{r4, r7, pc}
 80033d4:	e000e100 	.word	0xe000e100
 80033d8:	e000ed00 	.word	0xe000ed00

080033dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	1e5a      	subs	r2, r3, #1
 80033e8:	2380      	movs	r3, #128	; 0x80
 80033ea:	045b      	lsls	r3, r3, #17
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d301      	bcc.n	80033f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033f0:	2301      	movs	r3, #1
 80033f2:	e010      	b.n	8003416 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033f4:	4b0a      	ldr	r3, [pc, #40]	; (8003420 <SysTick_Config+0x44>)
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	3a01      	subs	r2, #1
 80033fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033fc:	2301      	movs	r3, #1
 80033fe:	425b      	negs	r3, r3
 8003400:	2103      	movs	r1, #3
 8003402:	0018      	movs	r0, r3
 8003404:	f7ff ff7c 	bl	8003300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003408:	4b05      	ldr	r3, [pc, #20]	; (8003420 <SysTick_Config+0x44>)
 800340a:	2200      	movs	r2, #0
 800340c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800340e:	4b04      	ldr	r3, [pc, #16]	; (8003420 <SysTick_Config+0x44>)
 8003410:	2207      	movs	r2, #7
 8003412:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003414:	2300      	movs	r3, #0
}
 8003416:	0018      	movs	r0, r3
 8003418:	46bd      	mov	sp, r7
 800341a:	b002      	add	sp, #8
 800341c:	bd80      	pop	{r7, pc}
 800341e:	46c0      	nop			; (mov r8, r8)
 8003420:	e000e010 	.word	0xe000e010

08003424 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	60b9      	str	r1, [r7, #8]
 800342c:	607a      	str	r2, [r7, #4]
 800342e:	210f      	movs	r1, #15
 8003430:	187b      	adds	r3, r7, r1
 8003432:	1c02      	adds	r2, r0, #0
 8003434:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	187b      	adds	r3, r7, r1
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	b25b      	sxtb	r3, r3
 800343e:	0011      	movs	r1, r2
 8003440:	0018      	movs	r0, r3
 8003442:	f7ff ff5d 	bl	8003300 <__NVIC_SetPriority>
}
 8003446:	46c0      	nop			; (mov r8, r8)
 8003448:	46bd      	mov	sp, r7
 800344a:	b004      	add	sp, #16
 800344c:	bd80      	pop	{r7, pc}

0800344e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800344e:	b580      	push	{r7, lr}
 8003450:	b082      	sub	sp, #8
 8003452:	af00      	add	r7, sp, #0
 8003454:	0002      	movs	r2, r0
 8003456:	1dfb      	adds	r3, r7, #7
 8003458:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800345a:	1dfb      	adds	r3, r7, #7
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	b25b      	sxtb	r3, r3
 8003460:	0018      	movs	r0, r3
 8003462:	f7ff ff33 	bl	80032cc <__NVIC_EnableIRQ>
}
 8003466:	46c0      	nop			; (mov r8, r8)
 8003468:	46bd      	mov	sp, r7
 800346a:	b002      	add	sp, #8
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b082      	sub	sp, #8
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	0018      	movs	r0, r3
 800347a:	f7ff ffaf 	bl	80033dc <SysTick_Config>
 800347e:	0003      	movs	r3, r0
}
 8003480:	0018      	movs	r0, r3
 8003482:	46bd      	mov	sp, r7
 8003484:	b002      	add	sp, #8
 8003486:	bd80      	pop	{r7, pc}

08003488 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003490:	230f      	movs	r3, #15
 8003492:	18fb      	adds	r3, r7, r3
 8003494:	2200      	movs	r2, #0
 8003496:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2225      	movs	r2, #37	; 0x25
 800349c:	5c9b      	ldrb	r3, [r3, r2]
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d008      	beq.n	80034b6 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2204      	movs	r2, #4
 80034a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2224      	movs	r2, #36	; 0x24
 80034ae:	2100      	movs	r1, #0
 80034b0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e024      	b.n	8003500 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	210e      	movs	r1, #14
 80034c2:	438a      	bics	r2, r1
 80034c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2101      	movs	r1, #1
 80034d2:	438a      	bics	r2, r1
 80034d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034da:	221c      	movs	r2, #28
 80034dc:	401a      	ands	r2, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	2101      	movs	r1, #1
 80034e4:	4091      	lsls	r1, r2
 80034e6:	000a      	movs	r2, r1
 80034e8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2225      	movs	r2, #37	; 0x25
 80034ee:	2101      	movs	r1, #1
 80034f0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2224      	movs	r2, #36	; 0x24
 80034f6:	2100      	movs	r1, #0
 80034f8:	5499      	strb	r1, [r3, r2]

    return status;
 80034fa:	230f      	movs	r3, #15
 80034fc:	18fb      	adds	r3, r7, r3
 80034fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8003500:	0018      	movs	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	b004      	add	sp, #16
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003510:	210f      	movs	r1, #15
 8003512:	187b      	adds	r3, r7, r1
 8003514:	2200      	movs	r2, #0
 8003516:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2225      	movs	r2, #37	; 0x25
 800351c:	5c9b      	ldrb	r3, [r3, r2]
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d006      	beq.n	8003532 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2204      	movs	r2, #4
 8003528:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800352a:	187b      	adds	r3, r7, r1
 800352c:	2201      	movs	r2, #1
 800352e:	701a      	strb	r2, [r3, #0]
 8003530:	e02a      	b.n	8003588 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	210e      	movs	r1, #14
 800353e:	438a      	bics	r2, r1
 8003540:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2101      	movs	r1, #1
 800354e:	438a      	bics	r2, r1
 8003550:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003556:	221c      	movs	r2, #28
 8003558:	401a      	ands	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	2101      	movs	r1, #1
 8003560:	4091      	lsls	r1, r2
 8003562:	000a      	movs	r2, r1
 8003564:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2225      	movs	r2, #37	; 0x25
 800356a:	2101      	movs	r1, #1
 800356c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2224      	movs	r2, #36	; 0x24
 8003572:	2100      	movs	r1, #0
 8003574:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800357a:	2b00      	cmp	r3, #0
 800357c:	d004      	beq.n	8003588 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	0010      	movs	r0, r2
 8003586:	4798      	blx	r3
    }
  }
  return status;
 8003588:	230f      	movs	r3, #15
 800358a:	18fb      	adds	r3, r7, r3
 800358c:	781b      	ldrb	r3, [r3, #0]
}
 800358e:	0018      	movs	r0, r3
 8003590:	46bd      	mov	sp, r7
 8003592:	b004      	add	sp, #16
 8003594:	bd80      	pop	{r7, pc}
	...

08003598 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80035ae:	e155      	b.n	800385c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2101      	movs	r1, #1
 80035b6:	697a      	ldr	r2, [r7, #20]
 80035b8:	4091      	lsls	r1, r2
 80035ba:	000a      	movs	r2, r1
 80035bc:	4013      	ands	r3, r2
 80035be:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d100      	bne.n	80035c8 <HAL_GPIO_Init+0x30>
 80035c6:	e146      	b.n	8003856 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	2203      	movs	r2, #3
 80035ce:	4013      	ands	r3, r2
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d005      	beq.n	80035e0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	2203      	movs	r2, #3
 80035da:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d130      	bne.n	8003642 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	2203      	movs	r2, #3
 80035ec:	409a      	lsls	r2, r3
 80035ee:	0013      	movs	r3, r2
 80035f0:	43da      	mvns	r2, r3
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	4013      	ands	r3, r2
 80035f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	68da      	ldr	r2, [r3, #12]
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	409a      	lsls	r2, r3
 8003602:	0013      	movs	r3, r2
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	4313      	orrs	r3, r2
 8003608:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003616:	2201      	movs	r2, #1
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	409a      	lsls	r2, r3
 800361c:	0013      	movs	r3, r2
 800361e:	43da      	mvns	r2, r3
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	4013      	ands	r3, r2
 8003624:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	091b      	lsrs	r3, r3, #4
 800362c:	2201      	movs	r2, #1
 800362e:	401a      	ands	r2, r3
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	409a      	lsls	r2, r3
 8003634:	0013      	movs	r3, r2
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	4313      	orrs	r3, r2
 800363a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	2203      	movs	r2, #3
 8003648:	4013      	ands	r3, r2
 800364a:	2b03      	cmp	r3, #3
 800364c:	d017      	beq.n	800367e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	2203      	movs	r2, #3
 800365a:	409a      	lsls	r2, r3
 800365c:	0013      	movs	r3, r2
 800365e:	43da      	mvns	r2, r3
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	4013      	ands	r3, r2
 8003664:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	689a      	ldr	r2, [r3, #8]
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	409a      	lsls	r2, r3
 8003670:	0013      	movs	r3, r2
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4313      	orrs	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	2203      	movs	r2, #3
 8003684:	4013      	ands	r3, r2
 8003686:	2b02      	cmp	r3, #2
 8003688:	d123      	bne.n	80036d2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	08da      	lsrs	r2, r3, #3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	3208      	adds	r2, #8
 8003692:	0092      	lsls	r2, r2, #2
 8003694:	58d3      	ldr	r3, [r2, r3]
 8003696:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	2207      	movs	r2, #7
 800369c:	4013      	ands	r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	220f      	movs	r2, #15
 80036a2:	409a      	lsls	r2, r3
 80036a4:	0013      	movs	r3, r2
 80036a6:	43da      	mvns	r2, r3
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	4013      	ands	r3, r2
 80036ac:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	691a      	ldr	r2, [r3, #16]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	2107      	movs	r1, #7
 80036b6:	400b      	ands	r3, r1
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	409a      	lsls	r2, r3
 80036bc:	0013      	movs	r3, r2
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	08da      	lsrs	r2, r3, #3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3208      	adds	r2, #8
 80036cc:	0092      	lsls	r2, r2, #2
 80036ce:	6939      	ldr	r1, [r7, #16]
 80036d0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	2203      	movs	r2, #3
 80036de:	409a      	lsls	r2, r3
 80036e0:	0013      	movs	r3, r2
 80036e2:	43da      	mvns	r2, r3
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	4013      	ands	r3, r2
 80036e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	2203      	movs	r2, #3
 80036f0:	401a      	ands	r2, r3
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	409a      	lsls	r2, r3
 80036f8:	0013      	movs	r3, r2
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	693a      	ldr	r2, [r7, #16]
 8003704:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	23c0      	movs	r3, #192	; 0xc0
 800370c:	029b      	lsls	r3, r3, #10
 800370e:	4013      	ands	r3, r2
 8003710:	d100      	bne.n	8003714 <HAL_GPIO_Init+0x17c>
 8003712:	e0a0      	b.n	8003856 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003714:	4b57      	ldr	r3, [pc, #348]	; (8003874 <HAL_GPIO_Init+0x2dc>)
 8003716:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003718:	4b56      	ldr	r3, [pc, #344]	; (8003874 <HAL_GPIO_Init+0x2dc>)
 800371a:	2101      	movs	r1, #1
 800371c:	430a      	orrs	r2, r1
 800371e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003720:	4a55      	ldr	r2, [pc, #340]	; (8003878 <HAL_GPIO_Init+0x2e0>)
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	089b      	lsrs	r3, r3, #2
 8003726:	3302      	adds	r3, #2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	589b      	ldr	r3, [r3, r2]
 800372c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	2203      	movs	r2, #3
 8003732:	4013      	ands	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	220f      	movs	r2, #15
 8003738:	409a      	lsls	r2, r3
 800373a:	0013      	movs	r3, r2
 800373c:	43da      	mvns	r2, r3
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	4013      	ands	r3, r2
 8003742:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	23a0      	movs	r3, #160	; 0xa0
 8003748:	05db      	lsls	r3, r3, #23
 800374a:	429a      	cmp	r2, r3
 800374c:	d01f      	beq.n	800378e <HAL_GPIO_Init+0x1f6>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a4a      	ldr	r2, [pc, #296]	; (800387c <HAL_GPIO_Init+0x2e4>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d019      	beq.n	800378a <HAL_GPIO_Init+0x1f2>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a49      	ldr	r2, [pc, #292]	; (8003880 <HAL_GPIO_Init+0x2e8>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d013      	beq.n	8003786 <HAL_GPIO_Init+0x1ee>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a48      	ldr	r2, [pc, #288]	; (8003884 <HAL_GPIO_Init+0x2ec>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d00d      	beq.n	8003782 <HAL_GPIO_Init+0x1ea>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a47      	ldr	r2, [pc, #284]	; (8003888 <HAL_GPIO_Init+0x2f0>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d007      	beq.n	800377e <HAL_GPIO_Init+0x1e6>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a46      	ldr	r2, [pc, #280]	; (800388c <HAL_GPIO_Init+0x2f4>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d101      	bne.n	800377a <HAL_GPIO_Init+0x1e2>
 8003776:	2305      	movs	r3, #5
 8003778:	e00a      	b.n	8003790 <HAL_GPIO_Init+0x1f8>
 800377a:	2306      	movs	r3, #6
 800377c:	e008      	b.n	8003790 <HAL_GPIO_Init+0x1f8>
 800377e:	2304      	movs	r3, #4
 8003780:	e006      	b.n	8003790 <HAL_GPIO_Init+0x1f8>
 8003782:	2303      	movs	r3, #3
 8003784:	e004      	b.n	8003790 <HAL_GPIO_Init+0x1f8>
 8003786:	2302      	movs	r3, #2
 8003788:	e002      	b.n	8003790 <HAL_GPIO_Init+0x1f8>
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <HAL_GPIO_Init+0x1f8>
 800378e:	2300      	movs	r3, #0
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	2103      	movs	r1, #3
 8003794:	400a      	ands	r2, r1
 8003796:	0092      	lsls	r2, r2, #2
 8003798:	4093      	lsls	r3, r2
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037a0:	4935      	ldr	r1, [pc, #212]	; (8003878 <HAL_GPIO_Init+0x2e0>)
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	089b      	lsrs	r3, r3, #2
 80037a6:	3302      	adds	r3, #2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	693a      	ldr	r2, [r7, #16]
 80037ac:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037ae:	4b38      	ldr	r3, [pc, #224]	; (8003890 <HAL_GPIO_Init+0x2f8>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	43da      	mvns	r2, r3
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	4013      	ands	r3, r2
 80037bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	2380      	movs	r3, #128	; 0x80
 80037c4:	025b      	lsls	r3, r3, #9
 80037c6:	4013      	ands	r3, r2
 80037c8:	d003      	beq.n	80037d2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80037d2:	4b2f      	ldr	r3, [pc, #188]	; (8003890 <HAL_GPIO_Init+0x2f8>)
 80037d4:	693a      	ldr	r2, [r7, #16]
 80037d6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80037d8:	4b2d      	ldr	r3, [pc, #180]	; (8003890 <HAL_GPIO_Init+0x2f8>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	43da      	mvns	r2, r3
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	4013      	ands	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	2380      	movs	r3, #128	; 0x80
 80037ee:	029b      	lsls	r3, r3, #10
 80037f0:	4013      	ands	r3, r2
 80037f2:	d003      	beq.n	80037fc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80037f4:	693a      	ldr	r2, [r7, #16]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80037fc:	4b24      	ldr	r3, [pc, #144]	; (8003890 <HAL_GPIO_Init+0x2f8>)
 80037fe:	693a      	ldr	r2, [r7, #16]
 8003800:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003802:	4b23      	ldr	r3, [pc, #140]	; (8003890 <HAL_GPIO_Init+0x2f8>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	43da      	mvns	r2, r3
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	4013      	ands	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	2380      	movs	r3, #128	; 0x80
 8003818:	035b      	lsls	r3, r3, #13
 800381a:	4013      	ands	r3, r2
 800381c:	d003      	beq.n	8003826 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	4313      	orrs	r3, r2
 8003824:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003826:	4b1a      	ldr	r3, [pc, #104]	; (8003890 <HAL_GPIO_Init+0x2f8>)
 8003828:	693a      	ldr	r2, [r7, #16]
 800382a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800382c:	4b18      	ldr	r3, [pc, #96]	; (8003890 <HAL_GPIO_Init+0x2f8>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	43da      	mvns	r2, r3
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	4013      	ands	r3, r2
 800383a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685a      	ldr	r2, [r3, #4]
 8003840:	2380      	movs	r3, #128	; 0x80
 8003842:	039b      	lsls	r3, r3, #14
 8003844:	4013      	ands	r3, r2
 8003846:	d003      	beq.n	8003850 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	4313      	orrs	r3, r2
 800384e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003850:	4b0f      	ldr	r3, [pc, #60]	; (8003890 <HAL_GPIO_Init+0x2f8>)
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	3301      	adds	r3, #1
 800385a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	40da      	lsrs	r2, r3
 8003864:	1e13      	subs	r3, r2, #0
 8003866:	d000      	beq.n	800386a <HAL_GPIO_Init+0x2d2>
 8003868:	e6a2      	b.n	80035b0 <HAL_GPIO_Init+0x18>
  }
}
 800386a:	46c0      	nop			; (mov r8, r8)
 800386c:	46c0      	nop			; (mov r8, r8)
 800386e:	46bd      	mov	sp, r7
 8003870:	b006      	add	sp, #24
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40021000 	.word	0x40021000
 8003878:	40010000 	.word	0x40010000
 800387c:	50000400 	.word	0x50000400
 8003880:	50000800 	.word	0x50000800
 8003884:	50000c00 	.word	0x50000c00
 8003888:	50001000 	.word	0x50001000
 800388c:	50001c00 	.word	0x50001c00
 8003890:	40010400 	.word	0x40010400

08003894 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	000a      	movs	r2, r1
 800389e:	1cbb      	adds	r3, r7, #2
 80038a0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	1cba      	adds	r2, r7, #2
 80038a8:	8812      	ldrh	r2, [r2, #0]
 80038aa:	4013      	ands	r3, r2
 80038ac:	d004      	beq.n	80038b8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80038ae:	230f      	movs	r3, #15
 80038b0:	18fb      	adds	r3, r7, r3
 80038b2:	2201      	movs	r2, #1
 80038b4:	701a      	strb	r2, [r3, #0]
 80038b6:	e003      	b.n	80038c0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038b8:	230f      	movs	r3, #15
 80038ba:	18fb      	adds	r3, r7, r3
 80038bc:	2200      	movs	r2, #0
 80038be:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80038c0:	230f      	movs	r3, #15
 80038c2:	18fb      	adds	r3, r7, r3
 80038c4:	781b      	ldrb	r3, [r3, #0]
}
 80038c6:	0018      	movs	r0, r3
 80038c8:	46bd      	mov	sp, r7
 80038ca:	b004      	add	sp, #16
 80038cc:	bd80      	pop	{r7, pc}
	...

080038d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	0002      	movs	r2, r0
 80038d8:	1dbb      	adds	r3, r7, #6
 80038da:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038dc:	4b09      	ldr	r3, [pc, #36]	; (8003904 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	1dba      	adds	r2, r7, #6
 80038e2:	8812      	ldrh	r2, [r2, #0]
 80038e4:	4013      	ands	r3, r2
 80038e6:	d008      	beq.n	80038fa <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038e8:	4b06      	ldr	r3, [pc, #24]	; (8003904 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80038ea:	1dba      	adds	r2, r7, #6
 80038ec:	8812      	ldrh	r2, [r2, #0]
 80038ee:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038f0:	1dbb      	adds	r3, r7, #6
 80038f2:	881b      	ldrh	r3, [r3, #0]
 80038f4:	0018      	movs	r0, r3
 80038f6:	f7fd fa35 	bl	8000d64 <HAL_GPIO_EXTI_Callback>
  }
}
 80038fa:	46c0      	nop			; (mov r8, r8)
 80038fc:	46bd      	mov	sp, r7
 80038fe:	b002      	add	sp, #8
 8003900:	bd80      	pop	{r7, pc}
 8003902:	46c0      	nop			; (mov r8, r8)
 8003904:	40010400 	.word	0x40010400

08003908 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e082      	b.n	8003a20 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2241      	movs	r2, #65	; 0x41
 800391e:	5c9b      	ldrb	r3, [r3, r2]
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d107      	bne.n	8003936 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2240      	movs	r2, #64	; 0x40
 800392a:	2100      	movs	r1, #0
 800392c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	0018      	movs	r0, r3
 8003932:	f7fc ffb7 	bl	80008a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2241      	movs	r2, #65	; 0x41
 800393a:	2124      	movs	r1, #36	; 0x24
 800393c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2101      	movs	r1, #1
 800394a:	438a      	bics	r2, r1
 800394c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685a      	ldr	r2, [r3, #4]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4934      	ldr	r1, [pc, #208]	; (8003a28 <HAL_I2C_Init+0x120>)
 8003958:	400a      	ands	r2, r1
 800395a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689a      	ldr	r2, [r3, #8]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4931      	ldr	r1, [pc, #196]	; (8003a2c <HAL_I2C_Init+0x124>)
 8003968:	400a      	ands	r2, r1
 800396a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	2b01      	cmp	r3, #1
 8003972:	d108      	bne.n	8003986 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689a      	ldr	r2, [r3, #8]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2180      	movs	r1, #128	; 0x80
 800397e:	0209      	lsls	r1, r1, #8
 8003980:	430a      	orrs	r2, r1
 8003982:	609a      	str	r2, [r3, #8]
 8003984:	e007      	b.n	8003996 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689a      	ldr	r2, [r3, #8]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2184      	movs	r1, #132	; 0x84
 8003990:	0209      	lsls	r1, r1, #8
 8003992:	430a      	orrs	r2, r1
 8003994:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	2b02      	cmp	r3, #2
 800399c:	d104      	bne.n	80039a8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2280      	movs	r2, #128	; 0x80
 80039a4:	0112      	lsls	r2, r2, #4
 80039a6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	685a      	ldr	r2, [r3, #4]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	491f      	ldr	r1, [pc, #124]	; (8003a30 <HAL_I2C_Init+0x128>)
 80039b4:	430a      	orrs	r2, r1
 80039b6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68da      	ldr	r2, [r3, #12]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	491a      	ldr	r1, [pc, #104]	; (8003a2c <HAL_I2C_Init+0x124>)
 80039c4:	400a      	ands	r2, r1
 80039c6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	691a      	ldr	r2, [r3, #16]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	431a      	orrs	r2, r3
 80039d2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	699b      	ldr	r3, [r3, #24]
 80039d8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	430a      	orrs	r2, r1
 80039e0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	69d9      	ldr	r1, [r3, #28]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a1a      	ldr	r2, [r3, #32]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2101      	movs	r1, #1
 80039fe:	430a      	orrs	r2, r1
 8003a00:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2241      	movs	r2, #65	; 0x41
 8003a0c:	2120      	movs	r1, #32
 8003a0e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2242      	movs	r2, #66	; 0x42
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	0018      	movs	r0, r3
 8003a22:	46bd      	mov	sp, r7
 8003a24:	b002      	add	sp, #8
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	f0ffffff 	.word	0xf0ffffff
 8003a2c:	ffff7fff 	.word	0xffff7fff
 8003a30:	02008000 	.word	0x02008000

08003a34 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003a34:	b590      	push	{r4, r7, lr}
 8003a36:	b089      	sub	sp, #36	; 0x24
 8003a38:	af02      	add	r7, sp, #8
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	0008      	movs	r0, r1
 8003a3e:	607a      	str	r2, [r7, #4]
 8003a40:	0019      	movs	r1, r3
 8003a42:	230a      	movs	r3, #10
 8003a44:	18fb      	adds	r3, r7, r3
 8003a46:	1c02      	adds	r2, r0, #0
 8003a48:	801a      	strh	r2, [r3, #0]
 8003a4a:	2308      	movs	r3, #8
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	1c0a      	adds	r2, r1, #0
 8003a50:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2241      	movs	r2, #65	; 0x41
 8003a56:	5c9b      	ldrb	r3, [r3, r2]
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b20      	cmp	r3, #32
 8003a5c:	d000      	beq.n	8003a60 <HAL_I2C_Master_Transmit+0x2c>
 8003a5e:	e0e7      	b.n	8003c30 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2240      	movs	r2, #64	; 0x40
 8003a64:	5c9b      	ldrb	r3, [r3, r2]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d101      	bne.n	8003a6e <HAL_I2C_Master_Transmit+0x3a>
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	e0e1      	b.n	8003c32 <HAL_I2C_Master_Transmit+0x1fe>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2240      	movs	r2, #64	; 0x40
 8003a72:	2101      	movs	r1, #1
 8003a74:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a76:	f7ff fbfb 	bl	8003270 <HAL_GetTick>
 8003a7a:	0003      	movs	r3, r0
 8003a7c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a7e:	2380      	movs	r3, #128	; 0x80
 8003a80:	0219      	lsls	r1, r3, #8
 8003a82:	68f8      	ldr	r0, [r7, #12]
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	9300      	str	r3, [sp, #0]
 8003a88:	2319      	movs	r3, #25
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f000 fa16 	bl	8003ebc <I2C_WaitOnFlagUntilTimeout>
 8003a90:	1e03      	subs	r3, r0, #0
 8003a92:	d001      	beq.n	8003a98 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e0cc      	b.n	8003c32 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2241      	movs	r2, #65	; 0x41
 8003a9c:	2121      	movs	r1, #33	; 0x21
 8003a9e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2242      	movs	r2, #66	; 0x42
 8003aa4:	2110      	movs	r1, #16
 8003aa6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2208      	movs	r2, #8
 8003ab8:	18ba      	adds	r2, r7, r2
 8003aba:	8812      	ldrh	r2, [r2, #0]
 8003abc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	2bff      	cmp	r3, #255	; 0xff
 8003acc:	d911      	bls.n	8003af2 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	22ff      	movs	r2, #255	; 0xff
 8003ad2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	2380      	movs	r3, #128	; 0x80
 8003adc:	045c      	lsls	r4, r3, #17
 8003ade:	230a      	movs	r3, #10
 8003ae0:	18fb      	adds	r3, r7, r3
 8003ae2:	8819      	ldrh	r1, [r3, #0]
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	4b55      	ldr	r3, [pc, #340]	; (8003c3c <HAL_I2C_Master_Transmit+0x208>)
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	0023      	movs	r3, r4
 8003aec:	f000 fb1a 	bl	8004124 <I2C_TransferConfig>
 8003af0:	e075      	b.n	8003bde <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b00:	b2da      	uxtb	r2, r3
 8003b02:	2380      	movs	r3, #128	; 0x80
 8003b04:	049c      	lsls	r4, r3, #18
 8003b06:	230a      	movs	r3, #10
 8003b08:	18fb      	adds	r3, r7, r3
 8003b0a:	8819      	ldrh	r1, [r3, #0]
 8003b0c:	68f8      	ldr	r0, [r7, #12]
 8003b0e:	4b4b      	ldr	r3, [pc, #300]	; (8003c3c <HAL_I2C_Master_Transmit+0x208>)
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	0023      	movs	r3, r4
 8003b14:	f000 fb06 	bl	8004124 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003b18:	e061      	b.n	8003bde <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	0018      	movs	r0, r3
 8003b22:	f000 fa0a 	bl	8003f3a <I2C_WaitOnTXISFlagUntilTimeout>
 8003b26:	1e03      	subs	r3, r0, #0
 8003b28:	d001      	beq.n	8003b2e <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e081      	b.n	8003c32 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	781a      	ldrb	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3e:	1c5a      	adds	r2, r3, #1
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b56:	3b01      	subs	r3, #1
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d03a      	beq.n	8003bde <HAL_I2C_Master_Transmit+0x1aa>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d136      	bne.n	8003bde <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	9300      	str	r3, [sp, #0]
 8003b78:	0013      	movs	r3, r2
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	2180      	movs	r1, #128	; 0x80
 8003b7e:	f000 f99d 	bl	8003ebc <I2C_WaitOnFlagUntilTimeout>
 8003b82:	1e03      	subs	r3, r0, #0
 8003b84:	d001      	beq.n	8003b8a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e053      	b.n	8003c32 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	2bff      	cmp	r3, #255	; 0xff
 8003b92:	d911      	bls.n	8003bb8 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	22ff      	movs	r2, #255	; 0xff
 8003b98:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b9e:	b2da      	uxtb	r2, r3
 8003ba0:	2380      	movs	r3, #128	; 0x80
 8003ba2:	045c      	lsls	r4, r3, #17
 8003ba4:	230a      	movs	r3, #10
 8003ba6:	18fb      	adds	r3, r7, r3
 8003ba8:	8819      	ldrh	r1, [r3, #0]
 8003baa:	68f8      	ldr	r0, [r7, #12]
 8003bac:	2300      	movs	r3, #0
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	0023      	movs	r3, r4
 8003bb2:	f000 fab7 	bl	8004124 <I2C_TransferConfig>
 8003bb6:	e012      	b.n	8003bde <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc6:	b2da      	uxtb	r2, r3
 8003bc8:	2380      	movs	r3, #128	; 0x80
 8003bca:	049c      	lsls	r4, r3, #18
 8003bcc:	230a      	movs	r3, #10
 8003bce:	18fb      	adds	r3, r7, r3
 8003bd0:	8819      	ldrh	r1, [r3, #0]
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	9300      	str	r3, [sp, #0]
 8003bd8:	0023      	movs	r3, r4
 8003bda:	f000 faa3 	bl	8004124 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d198      	bne.n	8003b1a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	0018      	movs	r0, r3
 8003bf0:	f000 f9e2 	bl	8003fb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003bf4:	1e03      	subs	r3, r0, #0
 8003bf6:	d001      	beq.n	8003bfc <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e01a      	b.n	8003c32 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2220      	movs	r2, #32
 8003c02:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	490c      	ldr	r1, [pc, #48]	; (8003c40 <HAL_I2C_Master_Transmit+0x20c>)
 8003c10:	400a      	ands	r2, r1
 8003c12:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2241      	movs	r2, #65	; 0x41
 8003c18:	2120      	movs	r1, #32
 8003c1a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2242      	movs	r2, #66	; 0x42
 8003c20:	2100      	movs	r1, #0
 8003c22:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2240      	movs	r2, #64	; 0x40
 8003c28:	2100      	movs	r1, #0
 8003c2a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	e000      	b.n	8003c32 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8003c30:	2302      	movs	r3, #2
  }
}
 8003c32:	0018      	movs	r0, r3
 8003c34:	46bd      	mov	sp, r7
 8003c36:	b007      	add	sp, #28
 8003c38:	bd90      	pop	{r4, r7, pc}
 8003c3a:	46c0      	nop			; (mov r8, r8)
 8003c3c:	80002000 	.word	0x80002000
 8003c40:	fe00e800 	.word	0xfe00e800

08003c44 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b08a      	sub	sp, #40	; 0x28
 8003c48:	af02      	add	r7, sp, #8
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	607a      	str	r2, [r7, #4]
 8003c4e:	603b      	str	r3, [r7, #0]
 8003c50:	230a      	movs	r3, #10
 8003c52:	18fb      	adds	r3, r7, r3
 8003c54:	1c0a      	adds	r2, r1, #0
 8003c56:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2241      	movs	r2, #65	; 0x41
 8003c60:	5c9b      	ldrb	r3, [r3, r2]
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b20      	cmp	r3, #32
 8003c66:	d000      	beq.n	8003c6a <HAL_I2C_IsDeviceReady+0x26>
 8003c68:	e0fe      	b.n	8003e68 <HAL_I2C_IsDeviceReady+0x224>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	699a      	ldr	r2, [r3, #24]
 8003c70:	2380      	movs	r3, #128	; 0x80
 8003c72:	021b      	lsls	r3, r3, #8
 8003c74:	401a      	ands	r2, r3
 8003c76:	2380      	movs	r3, #128	; 0x80
 8003c78:	021b      	lsls	r3, r3, #8
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d101      	bne.n	8003c82 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e0f3      	b.n	8003e6a <HAL_I2C_IsDeviceReady+0x226>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2240      	movs	r2, #64	; 0x40
 8003c86:	5c9b      	ldrb	r3, [r3, r2]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_I2C_IsDeviceReady+0x4c>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e0ec      	b.n	8003e6a <HAL_I2C_IsDeviceReady+0x226>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2240      	movs	r2, #64	; 0x40
 8003c94:	2101      	movs	r1, #1
 8003c96:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2241      	movs	r2, #65	; 0x41
 8003c9c:	2124      	movs	r1, #36	; 0x24
 8003c9e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d107      	bne.n	8003cbe <HAL_I2C_IsDeviceReady+0x7a>
 8003cae:	230a      	movs	r3, #10
 8003cb0:	18fb      	adds	r3, r7, r3
 8003cb2:	881b      	ldrh	r3, [r3, #0]
 8003cb4:	059b      	lsls	r3, r3, #22
 8003cb6:	0d9b      	lsrs	r3, r3, #22
 8003cb8:	4a6e      	ldr	r2, [pc, #440]	; (8003e74 <HAL_I2C_IsDeviceReady+0x230>)
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	e007      	b.n	8003cce <HAL_I2C_IsDeviceReady+0x8a>
 8003cbe:	230a      	movs	r3, #10
 8003cc0:	18fb      	adds	r3, r7, r3
 8003cc2:	881b      	ldrh	r3, [r3, #0]
 8003cc4:	059b      	lsls	r3, r3, #22
 8003cc6:	0d9b      	lsrs	r3, r3, #22
 8003cc8:	22a0      	movs	r2, #160	; 0xa0
 8003cca:	0192      	lsls	r2, r2, #6
 8003ccc:	431a      	orrs	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003cd4:	f7ff facc 	bl	8003270 <HAL_GetTick>
 8003cd8:	0003      	movs	r3, r0
 8003cda:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	3b20      	subs	r3, #32
 8003ce8:	425a      	negs	r2, r3
 8003cea:	4153      	adcs	r3, r2
 8003cec:	b2da      	uxtb	r2, r3
 8003cee:	231f      	movs	r3, #31
 8003cf0:	18fb      	adds	r3, r7, r3
 8003cf2:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	2210      	movs	r2, #16
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	3b10      	subs	r3, #16
 8003d00:	425a      	negs	r2, r3
 8003d02:	4153      	adcs	r3, r2
 8003d04:	b2da      	uxtb	r2, r3
 8003d06:	231e      	movs	r3, #30
 8003d08:	18fb      	adds	r3, r7, r3
 8003d0a:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003d0c:	e035      	b.n	8003d7a <HAL_I2C_IsDeviceReady+0x136>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	3301      	adds	r3, #1
 8003d12:	d01a      	beq.n	8003d4a <HAL_I2C_IsDeviceReady+0x106>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d14:	f7ff faac 	bl	8003270 <HAL_GetTick>
 8003d18:	0002      	movs	r2, r0
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d302      	bcc.n	8003d2a <HAL_I2C_IsDeviceReady+0xe6>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10f      	bne.n	8003d4a <HAL_I2C_IsDeviceReady+0x106>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2241      	movs	r2, #65	; 0x41
 8003d2e:	2120      	movs	r1, #32
 8003d30:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d36:	2220      	movs	r2, #32
 8003d38:	431a      	orrs	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2240      	movs	r2, #64	; 0x40
 8003d42:	2100      	movs	r1, #0
 8003d44:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e08f      	b.n	8003e6a <HAL_I2C_IsDeviceReady+0x226>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	2220      	movs	r2, #32
 8003d52:	4013      	ands	r3, r2
 8003d54:	3b20      	subs	r3, #32
 8003d56:	425a      	negs	r2, r3
 8003d58:	4153      	adcs	r3, r2
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	231f      	movs	r3, #31
 8003d5e:	18fb      	adds	r3, r7, r3
 8003d60:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	2210      	movs	r2, #16
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	3b10      	subs	r3, #16
 8003d6e:	425a      	negs	r2, r3
 8003d70:	4153      	adcs	r3, r2
 8003d72:	b2da      	uxtb	r2, r3
 8003d74:	231e      	movs	r3, #30
 8003d76:	18fb      	adds	r3, r7, r3
 8003d78:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003d7a:	231f      	movs	r3, #31
 8003d7c:	18fb      	adds	r3, r7, r3
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d104      	bne.n	8003d8e <HAL_I2C_IsDeviceReady+0x14a>
 8003d84:	231e      	movs	r3, #30
 8003d86:	18fb      	adds	r3, r7, r3
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0bf      	beq.n	8003d0e <HAL_I2C_IsDeviceReady+0xca>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	2210      	movs	r2, #16
 8003d96:	4013      	ands	r3, r2
 8003d98:	2b10      	cmp	r3, #16
 8003d9a:	d01a      	beq.n	8003dd2 <HAL_I2C_IsDeviceReady+0x18e>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	0013      	movs	r3, r2
 8003da6:	2200      	movs	r2, #0
 8003da8:	2120      	movs	r1, #32
 8003daa:	f000 f887 	bl	8003ebc <I2C_WaitOnFlagUntilTimeout>
 8003dae:	1e03      	subs	r3, r0, #0
 8003db0:	d001      	beq.n	8003db6 <HAL_I2C_IsDeviceReady+0x172>
        {
          return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e059      	b.n	8003e6a <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2220      	movs	r2, #32
 8003dbc:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2241      	movs	r2, #65	; 0x41
 8003dc2:	2120      	movs	r1, #32
 8003dc4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2240      	movs	r2, #64	; 0x40
 8003dca:	2100      	movs	r1, #0
 8003dcc:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	e04b      	b.n	8003e6a <HAL_I2C_IsDeviceReady+0x226>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	9300      	str	r3, [sp, #0]
 8003dda:	0013      	movs	r3, r2
 8003ddc:	2200      	movs	r2, #0
 8003dde:	2120      	movs	r1, #32
 8003de0:	f000 f86c 	bl	8003ebc <I2C_WaitOnFlagUntilTimeout>
 8003de4:	1e03      	subs	r3, r0, #0
 8003de6:	d001      	beq.n	8003dec <HAL_I2C_IsDeviceReady+0x1a8>
        {
          return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e03e      	b.n	8003e6a <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2210      	movs	r2, #16
 8003df2:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	2220      	movs	r2, #32
 8003dfa:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d119      	bne.n	8003e38 <HAL_I2C_IsDeviceReady+0x1f4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2180      	movs	r1, #128	; 0x80
 8003e10:	01c9      	lsls	r1, r1, #7
 8003e12:	430a      	orrs	r2, r1
 8003e14:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	68f8      	ldr	r0, [r7, #12]
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	9300      	str	r3, [sp, #0]
 8003e1e:	0013      	movs	r3, r2
 8003e20:	2200      	movs	r2, #0
 8003e22:	2120      	movs	r1, #32
 8003e24:	f000 f84a 	bl	8003ebc <I2C_WaitOnFlagUntilTimeout>
 8003e28:	1e03      	subs	r3, r0, #0
 8003e2a:	d001      	beq.n	8003e30 <HAL_I2C_IsDeviceReady+0x1ec>
        {
          return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e01c      	b.n	8003e6a <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2220      	movs	r2, #32
 8003e36:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d900      	bls.n	8003e48 <HAL_I2C_IsDeviceReady+0x204>
 8003e46:	e72e      	b.n	8003ca6 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2241      	movs	r2, #65	; 0x41
 8003e4c:	2120      	movs	r1, #32
 8003e4e:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e54:	2220      	movs	r2, #32
 8003e56:	431a      	orrs	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2240      	movs	r2, #64	; 0x40
 8003e60:	2100      	movs	r1, #0
 8003e62:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e000      	b.n	8003e6a <HAL_I2C_IsDeviceReady+0x226>
  }
  else
  {
    return HAL_BUSY;
 8003e68:	2302      	movs	r3, #2
  }
}
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	b008      	add	sp, #32
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	46c0      	nop			; (mov r8, r8)
 8003e74:	02002000 	.word	0x02002000

08003e78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	2202      	movs	r2, #2
 8003e88:	4013      	ands	r3, r2
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d103      	bne.n	8003e96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2200      	movs	r2, #0
 8003e94:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d007      	beq.n	8003eb4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	699a      	ldr	r2, [r3, #24]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2101      	movs	r1, #1
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	619a      	str	r2, [r3, #24]
  }
}
 8003eb4:	46c0      	nop			; (mov r8, r8)
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	b002      	add	sp, #8
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	603b      	str	r3, [r7, #0]
 8003ec8:	1dfb      	adds	r3, r7, #7
 8003eca:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ecc:	e021      	b.n	8003f12 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	d01e      	beq.n	8003f12 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ed4:	f7ff f9cc 	bl	8003270 <HAL_GetTick>
 8003ed8:	0002      	movs	r2, r0
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d302      	bcc.n	8003eea <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d113      	bne.n	8003f12 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eee:	2220      	movs	r2, #32
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2241      	movs	r2, #65	; 0x41
 8003efa:	2120      	movs	r1, #32
 8003efc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2242      	movs	r2, #66	; 0x42
 8003f02:	2100      	movs	r1, #0
 8003f04:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2240      	movs	r2, #64	; 0x40
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e00f      	b.n	8003f32 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	68ba      	ldr	r2, [r7, #8]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	68ba      	ldr	r2, [r7, #8]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	425a      	negs	r2, r3
 8003f22:	4153      	adcs	r3, r2
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	001a      	movs	r2, r3
 8003f28:	1dfb      	adds	r3, r7, #7
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d0ce      	beq.n	8003ece <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	0018      	movs	r0, r3
 8003f34:	46bd      	mov	sp, r7
 8003f36:	b004      	add	sp, #16
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b084      	sub	sp, #16
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	60f8      	str	r0, [r7, #12]
 8003f42:	60b9      	str	r1, [r7, #8]
 8003f44:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f46:	e02b      	b.n	8003fa0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	68b9      	ldr	r1, [r7, #8]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	0018      	movs	r0, r3
 8003f50:	f000 f86e 	bl	8004030 <I2C_IsAcknowledgeFailed>
 8003f54:	1e03      	subs	r3, r0, #0
 8003f56:	d001      	beq.n	8003f5c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e029      	b.n	8003fb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	d01e      	beq.n	8003fa0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f62:	f7ff f985 	bl	8003270 <HAL_GetTick>
 8003f66:	0002      	movs	r2, r0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d302      	bcc.n	8003f78 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d113      	bne.n	8003fa0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2241      	movs	r2, #65	; 0x41
 8003f88:	2120      	movs	r1, #32
 8003f8a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2242      	movs	r2, #66	; 0x42
 8003f90:	2100      	movs	r1, #0
 8003f92:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2240      	movs	r2, #64	; 0x40
 8003f98:	2100      	movs	r1, #0
 8003f9a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e007      	b.n	8003fb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	4013      	ands	r3, r2
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d1cc      	bne.n	8003f48 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	b004      	add	sp, #16
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fc4:	e028      	b.n	8004018 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	68b9      	ldr	r1, [r7, #8]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	0018      	movs	r0, r3
 8003fce:	f000 f82f 	bl	8004030 <I2C_IsAcknowledgeFailed>
 8003fd2:	1e03      	subs	r3, r0, #0
 8003fd4:	d001      	beq.n	8003fda <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e026      	b.n	8004028 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fda:	f7ff f949 	bl	8003270 <HAL_GetTick>
 8003fde:	0002      	movs	r2, r0
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	68ba      	ldr	r2, [r7, #8]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d302      	bcc.n	8003ff0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d113      	bne.n	8004018 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff4:	2220      	movs	r2, #32
 8003ff6:	431a      	orrs	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2241      	movs	r2, #65	; 0x41
 8004000:	2120      	movs	r1, #32
 8004002:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2242      	movs	r2, #66	; 0x42
 8004008:	2100      	movs	r1, #0
 800400a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2240      	movs	r2, #64	; 0x40
 8004010:	2100      	movs	r1, #0
 8004012:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e007      	b.n	8004028 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	2220      	movs	r2, #32
 8004020:	4013      	ands	r3, r2
 8004022:	2b20      	cmp	r3, #32
 8004024:	d1cf      	bne.n	8003fc6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	0018      	movs	r0, r3
 800402a:	46bd      	mov	sp, r7
 800402c:	b004      	add	sp, #16
 800402e:	bd80      	pop	{r7, pc}

08004030 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	2210      	movs	r2, #16
 8004044:	4013      	ands	r3, r2
 8004046:	2b10      	cmp	r3, #16
 8004048:	d164      	bne.n	8004114 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	2380      	movs	r3, #128	; 0x80
 8004052:	049b      	lsls	r3, r3, #18
 8004054:	401a      	ands	r2, r3
 8004056:	2380      	movs	r3, #128	; 0x80
 8004058:	049b      	lsls	r3, r3, #18
 800405a:	429a      	cmp	r2, r3
 800405c:	d02b      	beq.n	80040b6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2180      	movs	r1, #128	; 0x80
 800406a:	01c9      	lsls	r1, r1, #7
 800406c:	430a      	orrs	r2, r1
 800406e:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004070:	e021      	b.n	80040b6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	3301      	adds	r3, #1
 8004076:	d01e      	beq.n	80040b6 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004078:	f7ff f8fa 	bl	8003270 <HAL_GetTick>
 800407c:	0002      	movs	r2, r0
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	68ba      	ldr	r2, [r7, #8]
 8004084:	429a      	cmp	r2, r3
 8004086:	d302      	bcc.n	800408e <I2C_IsAcknowledgeFailed+0x5e>
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d113      	bne.n	80040b6 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004092:	2220      	movs	r2, #32
 8004094:	431a      	orrs	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2241      	movs	r2, #65	; 0x41
 800409e:	2120      	movs	r1, #32
 80040a0:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2242      	movs	r2, #66	; 0x42
 80040a6:	2100      	movs	r1, #0
 80040a8:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2240      	movs	r2, #64	; 0x40
 80040ae:	2100      	movs	r1, #0
 80040b0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e02f      	b.n	8004116 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	2220      	movs	r2, #32
 80040be:	4013      	ands	r3, r2
 80040c0:	2b20      	cmp	r3, #32
 80040c2:	d1d6      	bne.n	8004072 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2210      	movs	r2, #16
 80040ca:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2220      	movs	r2, #32
 80040d2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	0018      	movs	r0, r3
 80040d8:	f7ff fece 	bl	8003e78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685a      	ldr	r2, [r3, #4]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	490e      	ldr	r1, [pc, #56]	; (8004120 <I2C_IsAcknowledgeFailed+0xf0>)
 80040e8:	400a      	ands	r2, r1
 80040ea:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f0:	2204      	movs	r2, #4
 80040f2:	431a      	orrs	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2241      	movs	r2, #65	; 0x41
 80040fc:	2120      	movs	r1, #32
 80040fe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2242      	movs	r2, #66	; 0x42
 8004104:	2100      	movs	r1, #0
 8004106:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2240      	movs	r2, #64	; 0x40
 800410c:	2100      	movs	r1, #0
 800410e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e000      	b.n	8004116 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	0018      	movs	r0, r3
 8004118:	46bd      	mov	sp, r7
 800411a:	b004      	add	sp, #16
 800411c:	bd80      	pop	{r7, pc}
 800411e:	46c0      	nop			; (mov r8, r8)
 8004120:	fe00e800 	.word	0xfe00e800

08004124 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004124:	b590      	push	{r4, r7, lr}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	0008      	movs	r0, r1
 800412e:	0011      	movs	r1, r2
 8004130:	607b      	str	r3, [r7, #4]
 8004132:	240a      	movs	r4, #10
 8004134:	193b      	adds	r3, r7, r4
 8004136:	1c02      	adds	r2, r0, #0
 8004138:	801a      	strh	r2, [r3, #0]
 800413a:	2009      	movs	r0, #9
 800413c:	183b      	adds	r3, r7, r0
 800413e:	1c0a      	adds	r2, r1, #0
 8004140:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	6a3a      	ldr	r2, [r7, #32]
 800414a:	0d51      	lsrs	r1, r2, #21
 800414c:	2280      	movs	r2, #128	; 0x80
 800414e:	00d2      	lsls	r2, r2, #3
 8004150:	400a      	ands	r2, r1
 8004152:	490e      	ldr	r1, [pc, #56]	; (800418c <I2C_TransferConfig+0x68>)
 8004154:	430a      	orrs	r2, r1
 8004156:	43d2      	mvns	r2, r2
 8004158:	401a      	ands	r2, r3
 800415a:	0011      	movs	r1, r2
 800415c:	193b      	adds	r3, r7, r4
 800415e:	881b      	ldrh	r3, [r3, #0]
 8004160:	059b      	lsls	r3, r3, #22
 8004162:	0d9a      	lsrs	r2, r3, #22
 8004164:	183b      	adds	r3, r7, r0
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	0418      	lsls	r0, r3, #16
 800416a:	23ff      	movs	r3, #255	; 0xff
 800416c:	041b      	lsls	r3, r3, #16
 800416e:	4003      	ands	r3, r0
 8004170:	431a      	orrs	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	431a      	orrs	r2, r3
 8004176:	6a3b      	ldr	r3, [r7, #32]
 8004178:	431a      	orrs	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8004182:	46c0      	nop			; (mov r8, r8)
 8004184:	46bd      	mov	sp, r7
 8004186:	b005      	add	sp, #20
 8004188:	bd90      	pop	{r4, r7, pc}
 800418a:	46c0      	nop			; (mov r8, r8)
 800418c:	03ff63ff 	.word	0x03ff63ff

08004190 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2241      	movs	r2, #65	; 0x41
 800419e:	5c9b      	ldrb	r3, [r3, r2]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b20      	cmp	r3, #32
 80041a4:	d138      	bne.n	8004218 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2240      	movs	r2, #64	; 0x40
 80041aa:	5c9b      	ldrb	r3, [r3, r2]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d101      	bne.n	80041b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80041b0:	2302      	movs	r3, #2
 80041b2:	e032      	b.n	800421a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2240      	movs	r2, #64	; 0x40
 80041b8:	2101      	movs	r1, #1
 80041ba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2241      	movs	r2, #65	; 0x41
 80041c0:	2124      	movs	r1, #36	; 0x24
 80041c2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2101      	movs	r1, #1
 80041d0:	438a      	bics	r2, r1
 80041d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4911      	ldr	r1, [pc, #68]	; (8004224 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80041e0:	400a      	ands	r2, r1
 80041e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6819      	ldr	r1, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	430a      	orrs	r2, r1
 80041f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2101      	movs	r1, #1
 8004200:	430a      	orrs	r2, r1
 8004202:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2241      	movs	r2, #65	; 0x41
 8004208:	2120      	movs	r1, #32
 800420a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2240      	movs	r2, #64	; 0x40
 8004210:	2100      	movs	r1, #0
 8004212:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004214:	2300      	movs	r3, #0
 8004216:	e000      	b.n	800421a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004218:	2302      	movs	r3, #2
  }
}
 800421a:	0018      	movs	r0, r3
 800421c:	46bd      	mov	sp, r7
 800421e:	b002      	add	sp, #8
 8004220:	bd80      	pop	{r7, pc}
 8004222:	46c0      	nop			; (mov r8, r8)
 8004224:	ffffefff 	.word	0xffffefff

08004228 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2241      	movs	r2, #65	; 0x41
 8004236:	5c9b      	ldrb	r3, [r3, r2]
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b20      	cmp	r3, #32
 800423c:	d139      	bne.n	80042b2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2240      	movs	r2, #64	; 0x40
 8004242:	5c9b      	ldrb	r3, [r3, r2]
 8004244:	2b01      	cmp	r3, #1
 8004246:	d101      	bne.n	800424c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004248:	2302      	movs	r3, #2
 800424a:	e033      	b.n	80042b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2240      	movs	r2, #64	; 0x40
 8004250:	2101      	movs	r1, #1
 8004252:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2241      	movs	r2, #65	; 0x41
 8004258:	2124      	movs	r1, #36	; 0x24
 800425a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2101      	movs	r1, #1
 8004268:	438a      	bics	r2, r1
 800426a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	4a11      	ldr	r2, [pc, #68]	; (80042bc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004278:	4013      	ands	r3, r2
 800427a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	021b      	lsls	r3, r3, #8
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	4313      	orrs	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2101      	movs	r1, #1
 800429a:	430a      	orrs	r2, r1
 800429c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2241      	movs	r2, #65	; 0x41
 80042a2:	2120      	movs	r1, #32
 80042a4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2240      	movs	r2, #64	; 0x40
 80042aa:	2100      	movs	r1, #0
 80042ac:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80042ae:	2300      	movs	r3, #0
 80042b0:	e000      	b.n	80042b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80042b2:	2302      	movs	r3, #2
  }
}
 80042b4:	0018      	movs	r0, r3
 80042b6:	46bd      	mov	sp, r7
 80042b8:	b004      	add	sp, #16
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	fffff0ff 	.word	0xfffff0ff

080042c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042c0:	b5b0      	push	{r4, r5, r7, lr}
 80042c2:	b08a      	sub	sp, #40	; 0x28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d102      	bne.n	80042d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	f000 fbbf 	bl	8004a52 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042d4:	4bc9      	ldr	r3, [pc, #804]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	220c      	movs	r2, #12
 80042da:	4013      	ands	r3, r2
 80042dc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042de:	4bc7      	ldr	r3, [pc, #796]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80042e0:	68da      	ldr	r2, [r3, #12]
 80042e2:	2380      	movs	r3, #128	; 0x80
 80042e4:	025b      	lsls	r3, r3, #9
 80042e6:	4013      	ands	r3, r2
 80042e8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2201      	movs	r2, #1
 80042f0:	4013      	ands	r3, r2
 80042f2:	d100      	bne.n	80042f6 <HAL_RCC_OscConfig+0x36>
 80042f4:	e07e      	b.n	80043f4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	2b08      	cmp	r3, #8
 80042fa:	d007      	beq.n	800430c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	2b0c      	cmp	r3, #12
 8004300:	d112      	bne.n	8004328 <HAL_RCC_OscConfig+0x68>
 8004302:	69ba      	ldr	r2, [r7, #24]
 8004304:	2380      	movs	r3, #128	; 0x80
 8004306:	025b      	lsls	r3, r3, #9
 8004308:	429a      	cmp	r2, r3
 800430a:	d10d      	bne.n	8004328 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800430c:	4bbb      	ldr	r3, [pc, #748]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	2380      	movs	r3, #128	; 0x80
 8004312:	029b      	lsls	r3, r3, #10
 8004314:	4013      	ands	r3, r2
 8004316:	d100      	bne.n	800431a <HAL_RCC_OscConfig+0x5a>
 8004318:	e06b      	b.n	80043f2 <HAL_RCC_OscConfig+0x132>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d167      	bne.n	80043f2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	f000 fb95 	bl	8004a52 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	2380      	movs	r3, #128	; 0x80
 800432e:	025b      	lsls	r3, r3, #9
 8004330:	429a      	cmp	r2, r3
 8004332:	d107      	bne.n	8004344 <HAL_RCC_OscConfig+0x84>
 8004334:	4bb1      	ldr	r3, [pc, #708]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	4bb0      	ldr	r3, [pc, #704]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 800433a:	2180      	movs	r1, #128	; 0x80
 800433c:	0249      	lsls	r1, r1, #9
 800433e:	430a      	orrs	r2, r1
 8004340:	601a      	str	r2, [r3, #0]
 8004342:	e027      	b.n	8004394 <HAL_RCC_OscConfig+0xd4>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	23a0      	movs	r3, #160	; 0xa0
 800434a:	02db      	lsls	r3, r3, #11
 800434c:	429a      	cmp	r2, r3
 800434e:	d10e      	bne.n	800436e <HAL_RCC_OscConfig+0xae>
 8004350:	4baa      	ldr	r3, [pc, #680]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	4ba9      	ldr	r3, [pc, #676]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004356:	2180      	movs	r1, #128	; 0x80
 8004358:	02c9      	lsls	r1, r1, #11
 800435a:	430a      	orrs	r2, r1
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	4ba7      	ldr	r3, [pc, #668]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	4ba6      	ldr	r3, [pc, #664]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004364:	2180      	movs	r1, #128	; 0x80
 8004366:	0249      	lsls	r1, r1, #9
 8004368:	430a      	orrs	r2, r1
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	e012      	b.n	8004394 <HAL_RCC_OscConfig+0xd4>
 800436e:	4ba3      	ldr	r3, [pc, #652]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	4ba2      	ldr	r3, [pc, #648]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004374:	49a2      	ldr	r1, [pc, #648]	; (8004600 <HAL_RCC_OscConfig+0x340>)
 8004376:	400a      	ands	r2, r1
 8004378:	601a      	str	r2, [r3, #0]
 800437a:	4ba0      	ldr	r3, [pc, #640]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	2380      	movs	r3, #128	; 0x80
 8004380:	025b      	lsls	r3, r3, #9
 8004382:	4013      	ands	r3, r2
 8004384:	60fb      	str	r3, [r7, #12]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	4b9c      	ldr	r3, [pc, #624]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	4b9b      	ldr	r3, [pc, #620]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 800438e:	499d      	ldr	r1, [pc, #628]	; (8004604 <HAL_RCC_OscConfig+0x344>)
 8004390:	400a      	ands	r2, r1
 8004392:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d015      	beq.n	80043c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800439c:	f7fe ff68 	bl	8003270 <HAL_GetTick>
 80043a0:	0003      	movs	r3, r0
 80043a2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043a4:	e009      	b.n	80043ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043a6:	f7fe ff63 	bl	8003270 <HAL_GetTick>
 80043aa:	0002      	movs	r2, r0
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2b64      	cmp	r3, #100	; 0x64
 80043b2:	d902      	bls.n	80043ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	f000 fb4c 	bl	8004a52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043ba:	4b90      	ldr	r3, [pc, #576]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	2380      	movs	r3, #128	; 0x80
 80043c0:	029b      	lsls	r3, r3, #10
 80043c2:	4013      	ands	r3, r2
 80043c4:	d0ef      	beq.n	80043a6 <HAL_RCC_OscConfig+0xe6>
 80043c6:	e015      	b.n	80043f4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c8:	f7fe ff52 	bl	8003270 <HAL_GetTick>
 80043cc:	0003      	movs	r3, r0
 80043ce:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80043d0:	e008      	b.n	80043e4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043d2:	f7fe ff4d 	bl	8003270 <HAL_GetTick>
 80043d6:	0002      	movs	r2, r0
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	2b64      	cmp	r3, #100	; 0x64
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e336      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80043e4:	4b85      	ldr	r3, [pc, #532]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	2380      	movs	r3, #128	; 0x80
 80043ea:	029b      	lsls	r3, r3, #10
 80043ec:	4013      	ands	r3, r2
 80043ee:	d1f0      	bne.n	80043d2 <HAL_RCC_OscConfig+0x112>
 80043f0:	e000      	b.n	80043f4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043f2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2202      	movs	r2, #2
 80043fa:	4013      	ands	r3, r2
 80043fc:	d100      	bne.n	8004400 <HAL_RCC_OscConfig+0x140>
 80043fe:	e099      	b.n	8004534 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004408:	2220      	movs	r2, #32
 800440a:	4013      	ands	r3, r2
 800440c:	d009      	beq.n	8004422 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800440e:	4b7b      	ldr	r3, [pc, #492]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	4b7a      	ldr	r3, [pc, #488]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004414:	2120      	movs	r1, #32
 8004416:	430a      	orrs	r2, r1
 8004418:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800441a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441c:	2220      	movs	r2, #32
 800441e:	4393      	bics	r3, r2
 8004420:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	2b04      	cmp	r3, #4
 8004426:	d005      	beq.n	8004434 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	2b0c      	cmp	r3, #12
 800442c:	d13e      	bne.n	80044ac <HAL_RCC_OscConfig+0x1ec>
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d13b      	bne.n	80044ac <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004434:	4b71      	ldr	r3, [pc, #452]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	2204      	movs	r2, #4
 800443a:	4013      	ands	r3, r2
 800443c:	d004      	beq.n	8004448 <HAL_RCC_OscConfig+0x188>
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	2b00      	cmp	r3, #0
 8004442:	d101      	bne.n	8004448 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e304      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004448:	4b6c      	ldr	r3, [pc, #432]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	4a6e      	ldr	r2, [pc, #440]	; (8004608 <HAL_RCC_OscConfig+0x348>)
 800444e:	4013      	ands	r3, r2
 8004450:	0019      	movs	r1, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	021a      	lsls	r2, r3, #8
 8004458:	4b68      	ldr	r3, [pc, #416]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 800445a:	430a      	orrs	r2, r1
 800445c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800445e:	4b67      	ldr	r3, [pc, #412]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2209      	movs	r2, #9
 8004464:	4393      	bics	r3, r2
 8004466:	0019      	movs	r1, r3
 8004468:	4b64      	ldr	r3, [pc, #400]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 800446a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800446c:	430a      	orrs	r2, r1
 800446e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004470:	f000 fc42 	bl	8004cf8 <HAL_RCC_GetSysClockFreq>
 8004474:	0001      	movs	r1, r0
 8004476:	4b61      	ldr	r3, [pc, #388]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	091b      	lsrs	r3, r3, #4
 800447c:	220f      	movs	r2, #15
 800447e:	4013      	ands	r3, r2
 8004480:	4a62      	ldr	r2, [pc, #392]	; (800460c <HAL_RCC_OscConfig+0x34c>)
 8004482:	5cd3      	ldrb	r3, [r2, r3]
 8004484:	000a      	movs	r2, r1
 8004486:	40da      	lsrs	r2, r3
 8004488:	4b61      	ldr	r3, [pc, #388]	; (8004610 <HAL_RCC_OscConfig+0x350>)
 800448a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800448c:	4b61      	ldr	r3, [pc, #388]	; (8004614 <HAL_RCC_OscConfig+0x354>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2513      	movs	r5, #19
 8004492:	197c      	adds	r4, r7, r5
 8004494:	0018      	movs	r0, r3
 8004496:	f7fe fea5 	bl	80031e4 <HAL_InitTick>
 800449a:	0003      	movs	r3, r0
 800449c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800449e:	197b      	adds	r3, r7, r5
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d046      	beq.n	8004534 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80044a6:	197b      	adds	r3, r7, r5
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	e2d2      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80044ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d027      	beq.n	8004502 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80044b2:	4b52      	ldr	r3, [pc, #328]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2209      	movs	r2, #9
 80044b8:	4393      	bics	r3, r2
 80044ba:	0019      	movs	r1, r3
 80044bc:	4b4f      	ldr	r3, [pc, #316]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80044be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044c0:	430a      	orrs	r2, r1
 80044c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c4:	f7fe fed4 	bl	8003270 <HAL_GetTick>
 80044c8:	0003      	movs	r3, r0
 80044ca:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044cc:	e008      	b.n	80044e0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044ce:	f7fe fecf 	bl	8003270 <HAL_GetTick>
 80044d2:	0002      	movs	r2, r0
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d901      	bls.n	80044e0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e2b8      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044e0:	4b46      	ldr	r3, [pc, #280]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2204      	movs	r2, #4
 80044e6:	4013      	ands	r3, r2
 80044e8:	d0f1      	beq.n	80044ce <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ea:	4b44      	ldr	r3, [pc, #272]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	4a46      	ldr	r2, [pc, #280]	; (8004608 <HAL_RCC_OscConfig+0x348>)
 80044f0:	4013      	ands	r3, r2
 80044f2:	0019      	movs	r1, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	021a      	lsls	r2, r3, #8
 80044fa:	4b40      	ldr	r3, [pc, #256]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80044fc:	430a      	orrs	r2, r1
 80044fe:	605a      	str	r2, [r3, #4]
 8004500:	e018      	b.n	8004534 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004502:	4b3e      	ldr	r3, [pc, #248]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	4b3d      	ldr	r3, [pc, #244]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004508:	2101      	movs	r1, #1
 800450a:	438a      	bics	r2, r1
 800450c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800450e:	f7fe feaf 	bl	8003270 <HAL_GetTick>
 8004512:	0003      	movs	r3, r0
 8004514:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004516:	e008      	b.n	800452a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004518:	f7fe feaa 	bl	8003270 <HAL_GetTick>
 800451c:	0002      	movs	r2, r0
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b02      	cmp	r3, #2
 8004524:	d901      	bls.n	800452a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e293      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800452a:	4b34      	ldr	r3, [pc, #208]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2204      	movs	r2, #4
 8004530:	4013      	ands	r3, r2
 8004532:	d1f1      	bne.n	8004518 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2210      	movs	r2, #16
 800453a:	4013      	ands	r3, r2
 800453c:	d100      	bne.n	8004540 <HAL_RCC_OscConfig+0x280>
 800453e:	e0a2      	b.n	8004686 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d140      	bne.n	80045c8 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004546:	4b2d      	ldr	r3, [pc, #180]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	2380      	movs	r3, #128	; 0x80
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	4013      	ands	r3, r2
 8004550:	d005      	beq.n	800455e <HAL_RCC_OscConfig+0x29e>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	69db      	ldr	r3, [r3, #28]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d101      	bne.n	800455e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e279      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800455e:	4b27      	ldr	r3, [pc, #156]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	4a2d      	ldr	r2, [pc, #180]	; (8004618 <HAL_RCC_OscConfig+0x358>)
 8004564:	4013      	ands	r3, r2
 8004566:	0019      	movs	r1, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800456c:	4b23      	ldr	r3, [pc, #140]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 800456e:	430a      	orrs	r2, r1
 8004570:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004572:	4b22      	ldr	r3, [pc, #136]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	021b      	lsls	r3, r3, #8
 8004578:	0a19      	lsrs	r1, r3, #8
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	061a      	lsls	r2, r3, #24
 8004580:	4b1e      	ldr	r3, [pc, #120]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004582:	430a      	orrs	r2, r1
 8004584:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458a:	0b5b      	lsrs	r3, r3, #13
 800458c:	3301      	adds	r3, #1
 800458e:	2280      	movs	r2, #128	; 0x80
 8004590:	0212      	lsls	r2, r2, #8
 8004592:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004594:	4b19      	ldr	r3, [pc, #100]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	091b      	lsrs	r3, r3, #4
 800459a:	210f      	movs	r1, #15
 800459c:	400b      	ands	r3, r1
 800459e:	491b      	ldr	r1, [pc, #108]	; (800460c <HAL_RCC_OscConfig+0x34c>)
 80045a0:	5ccb      	ldrb	r3, [r1, r3]
 80045a2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80045a4:	4b1a      	ldr	r3, [pc, #104]	; (8004610 <HAL_RCC_OscConfig+0x350>)
 80045a6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80045a8:	4b1a      	ldr	r3, [pc, #104]	; (8004614 <HAL_RCC_OscConfig+0x354>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2513      	movs	r5, #19
 80045ae:	197c      	adds	r4, r7, r5
 80045b0:	0018      	movs	r0, r3
 80045b2:	f7fe fe17 	bl	80031e4 <HAL_InitTick>
 80045b6:	0003      	movs	r3, r0
 80045b8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80045ba:	197b      	adds	r3, r7, r5
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d061      	beq.n	8004686 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80045c2:	197b      	adds	r3, r7, r5
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	e244      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	69db      	ldr	r3, [r3, #28]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d040      	beq.n	8004652 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80045d0:	4b0a      	ldr	r3, [pc, #40]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	4b09      	ldr	r3, [pc, #36]	; (80045fc <HAL_RCC_OscConfig+0x33c>)
 80045d6:	2180      	movs	r1, #128	; 0x80
 80045d8:	0049      	lsls	r1, r1, #1
 80045da:	430a      	orrs	r2, r1
 80045dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045de:	f7fe fe47 	bl	8003270 <HAL_GetTick>
 80045e2:	0003      	movs	r3, r0
 80045e4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80045e6:	e019      	b.n	800461c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045e8:	f7fe fe42 	bl	8003270 <HAL_GetTick>
 80045ec:	0002      	movs	r2, r0
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d912      	bls.n	800461c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e22b      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
 80045fa:	46c0      	nop			; (mov r8, r8)
 80045fc:	40021000 	.word	0x40021000
 8004600:	fffeffff 	.word	0xfffeffff
 8004604:	fffbffff 	.word	0xfffbffff
 8004608:	ffffe0ff 	.word	0xffffe0ff
 800460c:	08009f84 	.word	0x08009f84
 8004610:	20000124 	.word	0x20000124
 8004614:	20000128 	.word	0x20000128
 8004618:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800461c:	4bca      	ldr	r3, [pc, #808]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	2380      	movs	r3, #128	; 0x80
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	4013      	ands	r3, r2
 8004626:	d0df      	beq.n	80045e8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004628:	4bc7      	ldr	r3, [pc, #796]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	4ac7      	ldr	r2, [pc, #796]	; (800494c <HAL_RCC_OscConfig+0x68c>)
 800462e:	4013      	ands	r3, r2
 8004630:	0019      	movs	r1, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004636:	4bc4      	ldr	r3, [pc, #784]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004638:	430a      	orrs	r2, r1
 800463a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800463c:	4bc2      	ldr	r3, [pc, #776]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	021b      	lsls	r3, r3, #8
 8004642:	0a19      	lsrs	r1, r3, #8
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	061a      	lsls	r2, r3, #24
 800464a:	4bbf      	ldr	r3, [pc, #764]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800464c:	430a      	orrs	r2, r1
 800464e:	605a      	str	r2, [r3, #4]
 8004650:	e019      	b.n	8004686 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004652:	4bbd      	ldr	r3, [pc, #756]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	4bbc      	ldr	r3, [pc, #752]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004658:	49bd      	ldr	r1, [pc, #756]	; (8004950 <HAL_RCC_OscConfig+0x690>)
 800465a:	400a      	ands	r2, r1
 800465c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465e:	f7fe fe07 	bl	8003270 <HAL_GetTick>
 8004662:	0003      	movs	r3, r0
 8004664:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004666:	e008      	b.n	800467a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004668:	f7fe fe02 	bl	8003270 <HAL_GetTick>
 800466c:	0002      	movs	r2, r0
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e1eb      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800467a:	4bb3      	ldr	r3, [pc, #716]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	2380      	movs	r3, #128	; 0x80
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4013      	ands	r3, r2
 8004684:	d1f0      	bne.n	8004668 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2208      	movs	r2, #8
 800468c:	4013      	ands	r3, r2
 800468e:	d036      	beq.n	80046fe <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	695b      	ldr	r3, [r3, #20]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d019      	beq.n	80046cc <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004698:	4bab      	ldr	r3, [pc, #684]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800469a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800469c:	4baa      	ldr	r3, [pc, #680]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800469e:	2101      	movs	r1, #1
 80046a0:	430a      	orrs	r2, r1
 80046a2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046a4:	f7fe fde4 	bl	8003270 <HAL_GetTick>
 80046a8:	0003      	movs	r3, r0
 80046aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046ac:	e008      	b.n	80046c0 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046ae:	f7fe fddf 	bl	8003270 <HAL_GetTick>
 80046b2:	0002      	movs	r2, r0
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e1c8      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046c0:	4ba1      	ldr	r3, [pc, #644]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80046c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046c4:	2202      	movs	r2, #2
 80046c6:	4013      	ands	r3, r2
 80046c8:	d0f1      	beq.n	80046ae <HAL_RCC_OscConfig+0x3ee>
 80046ca:	e018      	b.n	80046fe <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046cc:	4b9e      	ldr	r3, [pc, #632]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80046ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80046d0:	4b9d      	ldr	r3, [pc, #628]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80046d2:	2101      	movs	r1, #1
 80046d4:	438a      	bics	r2, r1
 80046d6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046d8:	f7fe fdca 	bl	8003270 <HAL_GetTick>
 80046dc:	0003      	movs	r3, r0
 80046de:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046e0:	e008      	b.n	80046f4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046e2:	f7fe fdc5 	bl	8003270 <HAL_GetTick>
 80046e6:	0002      	movs	r2, r0
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e1ae      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046f4:	4b94      	ldr	r3, [pc, #592]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80046f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046f8:	2202      	movs	r2, #2
 80046fa:	4013      	ands	r3, r2
 80046fc:	d1f1      	bne.n	80046e2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2204      	movs	r2, #4
 8004704:	4013      	ands	r3, r2
 8004706:	d100      	bne.n	800470a <HAL_RCC_OscConfig+0x44a>
 8004708:	e0ae      	b.n	8004868 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800470a:	2023      	movs	r0, #35	; 0x23
 800470c:	183b      	adds	r3, r7, r0
 800470e:	2200      	movs	r2, #0
 8004710:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004712:	4b8d      	ldr	r3, [pc, #564]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004714:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004716:	2380      	movs	r3, #128	; 0x80
 8004718:	055b      	lsls	r3, r3, #21
 800471a:	4013      	ands	r3, r2
 800471c:	d109      	bne.n	8004732 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800471e:	4b8a      	ldr	r3, [pc, #552]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004720:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004722:	4b89      	ldr	r3, [pc, #548]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004724:	2180      	movs	r1, #128	; 0x80
 8004726:	0549      	lsls	r1, r1, #21
 8004728:	430a      	orrs	r2, r1
 800472a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800472c:	183b      	adds	r3, r7, r0
 800472e:	2201      	movs	r2, #1
 8004730:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004732:	4b88      	ldr	r3, [pc, #544]	; (8004954 <HAL_RCC_OscConfig+0x694>)
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	2380      	movs	r3, #128	; 0x80
 8004738:	005b      	lsls	r3, r3, #1
 800473a:	4013      	ands	r3, r2
 800473c:	d11a      	bne.n	8004774 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800473e:	4b85      	ldr	r3, [pc, #532]	; (8004954 <HAL_RCC_OscConfig+0x694>)
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	4b84      	ldr	r3, [pc, #528]	; (8004954 <HAL_RCC_OscConfig+0x694>)
 8004744:	2180      	movs	r1, #128	; 0x80
 8004746:	0049      	lsls	r1, r1, #1
 8004748:	430a      	orrs	r2, r1
 800474a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800474c:	f7fe fd90 	bl	8003270 <HAL_GetTick>
 8004750:	0003      	movs	r3, r0
 8004752:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004754:	e008      	b.n	8004768 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004756:	f7fe fd8b 	bl	8003270 <HAL_GetTick>
 800475a:	0002      	movs	r2, r0
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b64      	cmp	r3, #100	; 0x64
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e174      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004768:	4b7a      	ldr	r3, [pc, #488]	; (8004954 <HAL_RCC_OscConfig+0x694>)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	2380      	movs	r3, #128	; 0x80
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	4013      	ands	r3, r2
 8004772:	d0f0      	beq.n	8004756 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	689a      	ldr	r2, [r3, #8]
 8004778:	2380      	movs	r3, #128	; 0x80
 800477a:	005b      	lsls	r3, r3, #1
 800477c:	429a      	cmp	r2, r3
 800477e:	d107      	bne.n	8004790 <HAL_RCC_OscConfig+0x4d0>
 8004780:	4b71      	ldr	r3, [pc, #452]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004782:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004784:	4b70      	ldr	r3, [pc, #448]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004786:	2180      	movs	r1, #128	; 0x80
 8004788:	0049      	lsls	r1, r1, #1
 800478a:	430a      	orrs	r2, r1
 800478c:	651a      	str	r2, [r3, #80]	; 0x50
 800478e:	e031      	b.n	80047f4 <HAL_RCC_OscConfig+0x534>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10c      	bne.n	80047b2 <HAL_RCC_OscConfig+0x4f2>
 8004798:	4b6b      	ldr	r3, [pc, #428]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800479a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800479c:	4b6a      	ldr	r3, [pc, #424]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800479e:	496c      	ldr	r1, [pc, #432]	; (8004950 <HAL_RCC_OscConfig+0x690>)
 80047a0:	400a      	ands	r2, r1
 80047a2:	651a      	str	r2, [r3, #80]	; 0x50
 80047a4:	4b68      	ldr	r3, [pc, #416]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80047a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047a8:	4b67      	ldr	r3, [pc, #412]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80047aa:	496b      	ldr	r1, [pc, #428]	; (8004958 <HAL_RCC_OscConfig+0x698>)
 80047ac:	400a      	ands	r2, r1
 80047ae:	651a      	str	r2, [r3, #80]	; 0x50
 80047b0:	e020      	b.n	80047f4 <HAL_RCC_OscConfig+0x534>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689a      	ldr	r2, [r3, #8]
 80047b6:	23a0      	movs	r3, #160	; 0xa0
 80047b8:	00db      	lsls	r3, r3, #3
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d10e      	bne.n	80047dc <HAL_RCC_OscConfig+0x51c>
 80047be:	4b62      	ldr	r3, [pc, #392]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80047c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047c2:	4b61      	ldr	r3, [pc, #388]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80047c4:	2180      	movs	r1, #128	; 0x80
 80047c6:	00c9      	lsls	r1, r1, #3
 80047c8:	430a      	orrs	r2, r1
 80047ca:	651a      	str	r2, [r3, #80]	; 0x50
 80047cc:	4b5e      	ldr	r3, [pc, #376]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80047ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047d0:	4b5d      	ldr	r3, [pc, #372]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80047d2:	2180      	movs	r1, #128	; 0x80
 80047d4:	0049      	lsls	r1, r1, #1
 80047d6:	430a      	orrs	r2, r1
 80047d8:	651a      	str	r2, [r3, #80]	; 0x50
 80047da:	e00b      	b.n	80047f4 <HAL_RCC_OscConfig+0x534>
 80047dc:	4b5a      	ldr	r3, [pc, #360]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80047de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047e0:	4b59      	ldr	r3, [pc, #356]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80047e2:	495b      	ldr	r1, [pc, #364]	; (8004950 <HAL_RCC_OscConfig+0x690>)
 80047e4:	400a      	ands	r2, r1
 80047e6:	651a      	str	r2, [r3, #80]	; 0x50
 80047e8:	4b57      	ldr	r3, [pc, #348]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80047ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047ec:	4b56      	ldr	r3, [pc, #344]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80047ee:	495a      	ldr	r1, [pc, #360]	; (8004958 <HAL_RCC_OscConfig+0x698>)
 80047f0:	400a      	ands	r2, r1
 80047f2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d015      	beq.n	8004828 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047fc:	f7fe fd38 	bl	8003270 <HAL_GetTick>
 8004800:	0003      	movs	r3, r0
 8004802:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004804:	e009      	b.n	800481a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004806:	f7fe fd33 	bl	8003270 <HAL_GetTick>
 800480a:	0002      	movs	r2, r0
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	4a52      	ldr	r2, [pc, #328]	; (800495c <HAL_RCC_OscConfig+0x69c>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e11b      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800481a:	4b4b      	ldr	r3, [pc, #300]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800481c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800481e:	2380      	movs	r3, #128	; 0x80
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	4013      	ands	r3, r2
 8004824:	d0ef      	beq.n	8004806 <HAL_RCC_OscConfig+0x546>
 8004826:	e014      	b.n	8004852 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004828:	f7fe fd22 	bl	8003270 <HAL_GetTick>
 800482c:	0003      	movs	r3, r0
 800482e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004830:	e009      	b.n	8004846 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004832:	f7fe fd1d 	bl	8003270 <HAL_GetTick>
 8004836:	0002      	movs	r2, r0
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	4a47      	ldr	r2, [pc, #284]	; (800495c <HAL_RCC_OscConfig+0x69c>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e105      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004846:	4b40      	ldr	r3, [pc, #256]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004848:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800484a:	2380      	movs	r3, #128	; 0x80
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	4013      	ands	r3, r2
 8004850:	d1ef      	bne.n	8004832 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004852:	2323      	movs	r3, #35	; 0x23
 8004854:	18fb      	adds	r3, r7, r3
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d105      	bne.n	8004868 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800485c:	4b3a      	ldr	r3, [pc, #232]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800485e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004860:	4b39      	ldr	r3, [pc, #228]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004862:	493f      	ldr	r1, [pc, #252]	; (8004960 <HAL_RCC_OscConfig+0x6a0>)
 8004864:	400a      	ands	r2, r1
 8004866:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2220      	movs	r2, #32
 800486e:	4013      	ands	r3, r2
 8004870:	d049      	beq.n	8004906 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d026      	beq.n	80048c8 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800487a:	4b33      	ldr	r3, [pc, #204]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800487c:	689a      	ldr	r2, [r3, #8]
 800487e:	4b32      	ldr	r3, [pc, #200]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004880:	2101      	movs	r1, #1
 8004882:	430a      	orrs	r2, r1
 8004884:	609a      	str	r2, [r3, #8]
 8004886:	4b30      	ldr	r3, [pc, #192]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004888:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800488a:	4b2f      	ldr	r3, [pc, #188]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 800488c:	2101      	movs	r1, #1
 800488e:	430a      	orrs	r2, r1
 8004890:	635a      	str	r2, [r3, #52]	; 0x34
 8004892:	4b34      	ldr	r3, [pc, #208]	; (8004964 <HAL_RCC_OscConfig+0x6a4>)
 8004894:	6a1a      	ldr	r2, [r3, #32]
 8004896:	4b33      	ldr	r3, [pc, #204]	; (8004964 <HAL_RCC_OscConfig+0x6a4>)
 8004898:	2180      	movs	r1, #128	; 0x80
 800489a:	0189      	lsls	r1, r1, #6
 800489c:	430a      	orrs	r2, r1
 800489e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a0:	f7fe fce6 	bl	8003270 <HAL_GetTick>
 80048a4:	0003      	movs	r3, r0
 80048a6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80048a8:	e008      	b.n	80048bc <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048aa:	f7fe fce1 	bl	8003270 <HAL_GetTick>
 80048ae:	0002      	movs	r2, r0
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d901      	bls.n	80048bc <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e0ca      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80048bc:	4b22      	ldr	r3, [pc, #136]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	2202      	movs	r2, #2
 80048c2:	4013      	ands	r3, r2
 80048c4:	d0f1      	beq.n	80048aa <HAL_RCC_OscConfig+0x5ea>
 80048c6:	e01e      	b.n	8004906 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80048c8:	4b1f      	ldr	r3, [pc, #124]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80048ca:	689a      	ldr	r2, [r3, #8]
 80048cc:	4b1e      	ldr	r3, [pc, #120]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80048ce:	2101      	movs	r1, #1
 80048d0:	438a      	bics	r2, r1
 80048d2:	609a      	str	r2, [r3, #8]
 80048d4:	4b23      	ldr	r3, [pc, #140]	; (8004964 <HAL_RCC_OscConfig+0x6a4>)
 80048d6:	6a1a      	ldr	r2, [r3, #32]
 80048d8:	4b22      	ldr	r3, [pc, #136]	; (8004964 <HAL_RCC_OscConfig+0x6a4>)
 80048da:	4923      	ldr	r1, [pc, #140]	; (8004968 <HAL_RCC_OscConfig+0x6a8>)
 80048dc:	400a      	ands	r2, r1
 80048de:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e0:	f7fe fcc6 	bl	8003270 <HAL_GetTick>
 80048e4:	0003      	movs	r3, r0
 80048e6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80048e8:	e008      	b.n	80048fc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048ea:	f7fe fcc1 	bl	8003270 <HAL_GetTick>
 80048ee:	0002      	movs	r2, r0
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e0aa      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80048fc:	4b12      	ldr	r3, [pc, #72]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	2202      	movs	r2, #2
 8004902:	4013      	ands	r3, r2
 8004904:	d1f1      	bne.n	80048ea <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800490a:	2b00      	cmp	r3, #0
 800490c:	d100      	bne.n	8004910 <HAL_RCC_OscConfig+0x650>
 800490e:	e09f      	b.n	8004a50 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	2b0c      	cmp	r3, #12
 8004914:	d100      	bne.n	8004918 <HAL_RCC_OscConfig+0x658>
 8004916:	e078      	b.n	8004a0a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491c:	2b02      	cmp	r3, #2
 800491e:	d159      	bne.n	80049d4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004920:	4b09      	ldr	r3, [pc, #36]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	4b08      	ldr	r3, [pc, #32]	; (8004948 <HAL_RCC_OscConfig+0x688>)
 8004926:	4911      	ldr	r1, [pc, #68]	; (800496c <HAL_RCC_OscConfig+0x6ac>)
 8004928:	400a      	ands	r2, r1
 800492a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800492c:	f7fe fca0 	bl	8003270 <HAL_GetTick>
 8004930:	0003      	movs	r3, r0
 8004932:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004934:	e01c      	b.n	8004970 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004936:	f7fe fc9b 	bl	8003270 <HAL_GetTick>
 800493a:	0002      	movs	r2, r0
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	2b02      	cmp	r3, #2
 8004942:	d915      	bls.n	8004970 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e084      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
 8004948:	40021000 	.word	0x40021000
 800494c:	ffff1fff 	.word	0xffff1fff
 8004950:	fffffeff 	.word	0xfffffeff
 8004954:	40007000 	.word	0x40007000
 8004958:	fffffbff 	.word	0xfffffbff
 800495c:	00001388 	.word	0x00001388
 8004960:	efffffff 	.word	0xefffffff
 8004964:	40010000 	.word	0x40010000
 8004968:	ffffdfff 	.word	0xffffdfff
 800496c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004970:	4b3a      	ldr	r3, [pc, #232]	; (8004a5c <HAL_RCC_OscConfig+0x79c>)
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	2380      	movs	r3, #128	; 0x80
 8004976:	049b      	lsls	r3, r3, #18
 8004978:	4013      	ands	r3, r2
 800497a:	d1dc      	bne.n	8004936 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800497c:	4b37      	ldr	r3, [pc, #220]	; (8004a5c <HAL_RCC_OscConfig+0x79c>)
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	4a37      	ldr	r2, [pc, #220]	; (8004a60 <HAL_RCC_OscConfig+0x7a0>)
 8004982:	4013      	ands	r3, r2
 8004984:	0019      	movs	r1, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498e:	431a      	orrs	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004994:	431a      	orrs	r2, r3
 8004996:	4b31      	ldr	r3, [pc, #196]	; (8004a5c <HAL_RCC_OscConfig+0x79c>)
 8004998:	430a      	orrs	r2, r1
 800499a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800499c:	4b2f      	ldr	r3, [pc, #188]	; (8004a5c <HAL_RCC_OscConfig+0x79c>)
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	4b2e      	ldr	r3, [pc, #184]	; (8004a5c <HAL_RCC_OscConfig+0x79c>)
 80049a2:	2180      	movs	r1, #128	; 0x80
 80049a4:	0449      	lsls	r1, r1, #17
 80049a6:	430a      	orrs	r2, r1
 80049a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049aa:	f7fe fc61 	bl	8003270 <HAL_GetTick>
 80049ae:	0003      	movs	r3, r0
 80049b0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80049b2:	e008      	b.n	80049c6 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049b4:	f7fe fc5c 	bl	8003270 <HAL_GetTick>
 80049b8:	0002      	movs	r2, r0
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e045      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80049c6:	4b25      	ldr	r3, [pc, #148]	; (8004a5c <HAL_RCC_OscConfig+0x79c>)
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	2380      	movs	r3, #128	; 0x80
 80049cc:	049b      	lsls	r3, r3, #18
 80049ce:	4013      	ands	r3, r2
 80049d0:	d0f0      	beq.n	80049b4 <HAL_RCC_OscConfig+0x6f4>
 80049d2:	e03d      	b.n	8004a50 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049d4:	4b21      	ldr	r3, [pc, #132]	; (8004a5c <HAL_RCC_OscConfig+0x79c>)
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	4b20      	ldr	r3, [pc, #128]	; (8004a5c <HAL_RCC_OscConfig+0x79c>)
 80049da:	4922      	ldr	r1, [pc, #136]	; (8004a64 <HAL_RCC_OscConfig+0x7a4>)
 80049dc:	400a      	ands	r2, r1
 80049de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e0:	f7fe fc46 	bl	8003270 <HAL_GetTick>
 80049e4:	0003      	movs	r3, r0
 80049e6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80049e8:	e008      	b.n	80049fc <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049ea:	f7fe fc41 	bl	8003270 <HAL_GetTick>
 80049ee:	0002      	movs	r2, r0
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d901      	bls.n	80049fc <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e02a      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80049fc:	4b17      	ldr	r3, [pc, #92]	; (8004a5c <HAL_RCC_OscConfig+0x79c>)
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	2380      	movs	r3, #128	; 0x80
 8004a02:	049b      	lsls	r3, r3, #18
 8004a04:	4013      	ands	r3, r2
 8004a06:	d1f0      	bne.n	80049ea <HAL_RCC_OscConfig+0x72a>
 8004a08:	e022      	b.n	8004a50 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d101      	bne.n	8004a16 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e01d      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a16:	4b11      	ldr	r3, [pc, #68]	; (8004a5c <HAL_RCC_OscConfig+0x79c>)
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	2380      	movs	r3, #128	; 0x80
 8004a20:	025b      	lsls	r3, r3, #9
 8004a22:	401a      	ands	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d10f      	bne.n	8004a4c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	23f0      	movs	r3, #240	; 0xf0
 8004a30:	039b      	lsls	r3, r3, #14
 8004a32:	401a      	ands	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d107      	bne.n	8004a4c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	23c0      	movs	r3, #192	; 0xc0
 8004a40:	041b      	lsls	r3, r3, #16
 8004a42:	401a      	ands	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d001      	beq.n	8004a50 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e000      	b.n	8004a52 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	0018      	movs	r0, r3
 8004a54:	46bd      	mov	sp, r7
 8004a56:	b00a      	add	sp, #40	; 0x28
 8004a58:	bdb0      	pop	{r4, r5, r7, pc}
 8004a5a:	46c0      	nop			; (mov r8, r8)
 8004a5c:	40021000 	.word	0x40021000
 8004a60:	ff02ffff 	.word	0xff02ffff
 8004a64:	feffffff 	.word	0xfeffffff

08004a68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a68:	b5b0      	push	{r4, r5, r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d101      	bne.n	8004a7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e128      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a7c:	4b96      	ldr	r3, [pc, #600]	; (8004cd8 <HAL_RCC_ClockConfig+0x270>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2201      	movs	r2, #1
 8004a82:	4013      	ands	r3, r2
 8004a84:	683a      	ldr	r2, [r7, #0]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d91e      	bls.n	8004ac8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a8a:	4b93      	ldr	r3, [pc, #588]	; (8004cd8 <HAL_RCC_ClockConfig+0x270>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	4393      	bics	r3, r2
 8004a92:	0019      	movs	r1, r3
 8004a94:	4b90      	ldr	r3, [pc, #576]	; (8004cd8 <HAL_RCC_ClockConfig+0x270>)
 8004a96:	683a      	ldr	r2, [r7, #0]
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004a9c:	f7fe fbe8 	bl	8003270 <HAL_GetTick>
 8004aa0:	0003      	movs	r3, r0
 8004aa2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aa4:	e009      	b.n	8004aba <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aa6:	f7fe fbe3 	bl	8003270 <HAL_GetTick>
 8004aaa:	0002      	movs	r2, r0
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	4a8a      	ldr	r2, [pc, #552]	; (8004cdc <HAL_RCC_ClockConfig+0x274>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d901      	bls.n	8004aba <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e109      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aba:	4b87      	ldr	r3, [pc, #540]	; (8004cd8 <HAL_RCC_ClockConfig+0x270>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d1ee      	bne.n	8004aa6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2202      	movs	r2, #2
 8004ace:	4013      	ands	r3, r2
 8004ad0:	d009      	beq.n	8004ae6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ad2:	4b83      	ldr	r3, [pc, #524]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	22f0      	movs	r2, #240	; 0xf0
 8004ad8:	4393      	bics	r3, r2
 8004ada:	0019      	movs	r1, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689a      	ldr	r2, [r3, #8]
 8004ae0:	4b7f      	ldr	r3, [pc, #508]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2201      	movs	r2, #1
 8004aec:	4013      	ands	r3, r2
 8004aee:	d100      	bne.n	8004af2 <HAL_RCC_ClockConfig+0x8a>
 8004af0:	e089      	b.n	8004c06 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d107      	bne.n	8004b0a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004afa:	4b79      	ldr	r3, [pc, #484]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	2380      	movs	r3, #128	; 0x80
 8004b00:	029b      	lsls	r3, r3, #10
 8004b02:	4013      	ands	r3, r2
 8004b04:	d120      	bne.n	8004b48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e0e1      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	2b03      	cmp	r3, #3
 8004b10:	d107      	bne.n	8004b22 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004b12:	4b73      	ldr	r3, [pc, #460]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	2380      	movs	r3, #128	; 0x80
 8004b18:	049b      	lsls	r3, r3, #18
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	d114      	bne.n	8004b48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e0d5      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d106      	bne.n	8004b38 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b2a:	4b6d      	ldr	r3, [pc, #436]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2204      	movs	r2, #4
 8004b30:	4013      	ands	r3, r2
 8004b32:	d109      	bne.n	8004b48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e0ca      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004b38:	4b69      	ldr	r3, [pc, #420]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	2380      	movs	r3, #128	; 0x80
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	4013      	ands	r3, r2
 8004b42:	d101      	bne.n	8004b48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e0c2      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b48:	4b65      	ldr	r3, [pc, #404]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	2203      	movs	r2, #3
 8004b4e:	4393      	bics	r3, r2
 8004b50:	0019      	movs	r1, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	4b62      	ldr	r3, [pc, #392]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b5c:	f7fe fb88 	bl	8003270 <HAL_GetTick>
 8004b60:	0003      	movs	r3, r0
 8004b62:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d111      	bne.n	8004b90 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b6c:	e009      	b.n	8004b82 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b6e:	f7fe fb7f 	bl	8003270 <HAL_GetTick>
 8004b72:	0002      	movs	r2, r0
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	4a58      	ldr	r2, [pc, #352]	; (8004cdc <HAL_RCC_ClockConfig+0x274>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d901      	bls.n	8004b82 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e0a5      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b82:	4b57      	ldr	r3, [pc, #348]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	220c      	movs	r2, #12
 8004b88:	4013      	ands	r3, r2
 8004b8a:	2b08      	cmp	r3, #8
 8004b8c:	d1ef      	bne.n	8004b6e <HAL_RCC_ClockConfig+0x106>
 8004b8e:	e03a      	b.n	8004c06 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	2b03      	cmp	r3, #3
 8004b96:	d111      	bne.n	8004bbc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b98:	e009      	b.n	8004bae <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b9a:	f7fe fb69 	bl	8003270 <HAL_GetTick>
 8004b9e:	0002      	movs	r2, r0
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	4a4d      	ldr	r2, [pc, #308]	; (8004cdc <HAL_RCC_ClockConfig+0x274>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e08f      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bae:	4b4c      	ldr	r3, [pc, #304]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	220c      	movs	r2, #12
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	2b0c      	cmp	r3, #12
 8004bb8:	d1ef      	bne.n	8004b9a <HAL_RCC_ClockConfig+0x132>
 8004bba:	e024      	b.n	8004c06 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d11b      	bne.n	8004bfc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bc4:	e009      	b.n	8004bda <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bc6:	f7fe fb53 	bl	8003270 <HAL_GetTick>
 8004bca:	0002      	movs	r2, r0
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	4a42      	ldr	r2, [pc, #264]	; (8004cdc <HAL_RCC_ClockConfig+0x274>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e079      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bda:	4b41      	ldr	r3, [pc, #260]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	220c      	movs	r2, #12
 8004be0:	4013      	ands	r3, r2
 8004be2:	2b04      	cmp	r3, #4
 8004be4:	d1ef      	bne.n	8004bc6 <HAL_RCC_ClockConfig+0x15e>
 8004be6:	e00e      	b.n	8004c06 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004be8:	f7fe fb42 	bl	8003270 <HAL_GetTick>
 8004bec:	0002      	movs	r2, r0
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	4a3a      	ldr	r2, [pc, #232]	; (8004cdc <HAL_RCC_ClockConfig+0x274>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d901      	bls.n	8004bfc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e068      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004bfc:	4b38      	ldr	r3, [pc, #224]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	220c      	movs	r2, #12
 8004c02:	4013      	ands	r3, r2
 8004c04:	d1f0      	bne.n	8004be8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c06:	4b34      	ldr	r3, [pc, #208]	; (8004cd8 <HAL_RCC_ClockConfig+0x270>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	683a      	ldr	r2, [r7, #0]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d21e      	bcs.n	8004c52 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c14:	4b30      	ldr	r3, [pc, #192]	; (8004cd8 <HAL_RCC_ClockConfig+0x270>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	4393      	bics	r3, r2
 8004c1c:	0019      	movs	r1, r3
 8004c1e:	4b2e      	ldr	r3, [pc, #184]	; (8004cd8 <HAL_RCC_ClockConfig+0x270>)
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	430a      	orrs	r2, r1
 8004c24:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004c26:	f7fe fb23 	bl	8003270 <HAL_GetTick>
 8004c2a:	0003      	movs	r3, r0
 8004c2c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c2e:	e009      	b.n	8004c44 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c30:	f7fe fb1e 	bl	8003270 <HAL_GetTick>
 8004c34:	0002      	movs	r2, r0
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	4a28      	ldr	r2, [pc, #160]	; (8004cdc <HAL_RCC_ClockConfig+0x274>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d901      	bls.n	8004c44 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e044      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c44:	4b24      	ldr	r3, [pc, #144]	; (8004cd8 <HAL_RCC_ClockConfig+0x270>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	683a      	ldr	r2, [r7, #0]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d1ee      	bne.n	8004c30 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2204      	movs	r2, #4
 8004c58:	4013      	ands	r3, r2
 8004c5a:	d009      	beq.n	8004c70 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c5c:	4b20      	ldr	r3, [pc, #128]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	4a20      	ldr	r2, [pc, #128]	; (8004ce4 <HAL_RCC_ClockConfig+0x27c>)
 8004c62:	4013      	ands	r3, r2
 8004c64:	0019      	movs	r1, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68da      	ldr	r2, [r3, #12]
 8004c6a:	4b1d      	ldr	r3, [pc, #116]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2208      	movs	r2, #8
 8004c76:	4013      	ands	r3, r2
 8004c78:	d00a      	beq.n	8004c90 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c7a:	4b19      	ldr	r3, [pc, #100]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	4a1a      	ldr	r2, [pc, #104]	; (8004ce8 <HAL_RCC_ClockConfig+0x280>)
 8004c80:	4013      	ands	r3, r2
 8004c82:	0019      	movs	r1, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	691b      	ldr	r3, [r3, #16]
 8004c88:	00da      	lsls	r2, r3, #3
 8004c8a:	4b15      	ldr	r3, [pc, #84]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c90:	f000 f832 	bl	8004cf8 <HAL_RCC_GetSysClockFreq>
 8004c94:	0001      	movs	r1, r0
 8004c96:	4b12      	ldr	r3, [pc, #72]	; (8004ce0 <HAL_RCC_ClockConfig+0x278>)
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	091b      	lsrs	r3, r3, #4
 8004c9c:	220f      	movs	r2, #15
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	4a12      	ldr	r2, [pc, #72]	; (8004cec <HAL_RCC_ClockConfig+0x284>)
 8004ca2:	5cd3      	ldrb	r3, [r2, r3]
 8004ca4:	000a      	movs	r2, r1
 8004ca6:	40da      	lsrs	r2, r3
 8004ca8:	4b11      	ldr	r3, [pc, #68]	; (8004cf0 <HAL_RCC_ClockConfig+0x288>)
 8004caa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004cac:	4b11      	ldr	r3, [pc, #68]	; (8004cf4 <HAL_RCC_ClockConfig+0x28c>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	250b      	movs	r5, #11
 8004cb2:	197c      	adds	r4, r7, r5
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	f7fe fa95 	bl	80031e4 <HAL_InitTick>
 8004cba:	0003      	movs	r3, r0
 8004cbc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004cbe:	197b      	adds	r3, r7, r5
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d002      	beq.n	8004ccc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004cc6:	197b      	adds	r3, r7, r5
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	e000      	b.n	8004cce <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	0018      	movs	r0, r3
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	b004      	add	sp, #16
 8004cd4:	bdb0      	pop	{r4, r5, r7, pc}
 8004cd6:	46c0      	nop			; (mov r8, r8)
 8004cd8:	40022000 	.word	0x40022000
 8004cdc:	00001388 	.word	0x00001388
 8004ce0:	40021000 	.word	0x40021000
 8004ce4:	fffff8ff 	.word	0xfffff8ff
 8004ce8:	ffffc7ff 	.word	0xffffc7ff
 8004cec:	08009f84 	.word	0x08009f84
 8004cf0:	20000124 	.word	0x20000124
 8004cf4:	20000128 	.word	0x20000128

08004cf8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cf8:	b5b0      	push	{r4, r5, r7, lr}
 8004cfa:	b08e      	sub	sp, #56	; 0x38
 8004cfc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004cfe:	4b4c      	ldr	r3, [pc, #304]	; (8004e30 <HAL_RCC_GetSysClockFreq+0x138>)
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004d04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d06:	230c      	movs	r3, #12
 8004d08:	4013      	ands	r3, r2
 8004d0a:	2b0c      	cmp	r3, #12
 8004d0c:	d014      	beq.n	8004d38 <HAL_RCC_GetSysClockFreq+0x40>
 8004d0e:	d900      	bls.n	8004d12 <HAL_RCC_GetSysClockFreq+0x1a>
 8004d10:	e07b      	b.n	8004e0a <HAL_RCC_GetSysClockFreq+0x112>
 8004d12:	2b04      	cmp	r3, #4
 8004d14:	d002      	beq.n	8004d1c <HAL_RCC_GetSysClockFreq+0x24>
 8004d16:	2b08      	cmp	r3, #8
 8004d18:	d00b      	beq.n	8004d32 <HAL_RCC_GetSysClockFreq+0x3a>
 8004d1a:	e076      	b.n	8004e0a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004d1c:	4b44      	ldr	r3, [pc, #272]	; (8004e30 <HAL_RCC_GetSysClockFreq+0x138>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2210      	movs	r2, #16
 8004d22:	4013      	ands	r3, r2
 8004d24:	d002      	beq.n	8004d2c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004d26:	4b43      	ldr	r3, [pc, #268]	; (8004e34 <HAL_RCC_GetSysClockFreq+0x13c>)
 8004d28:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004d2a:	e07c      	b.n	8004e26 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8004d2c:	4b42      	ldr	r3, [pc, #264]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x140>)
 8004d2e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004d30:	e079      	b.n	8004e26 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004d32:	4b42      	ldr	r3, [pc, #264]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x144>)
 8004d34:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004d36:	e076      	b.n	8004e26 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3a:	0c9a      	lsrs	r2, r3, #18
 8004d3c:	230f      	movs	r3, #15
 8004d3e:	401a      	ands	r2, r3
 8004d40:	4b3f      	ldr	r3, [pc, #252]	; (8004e40 <HAL_RCC_GetSysClockFreq+0x148>)
 8004d42:	5c9b      	ldrb	r3, [r3, r2]
 8004d44:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d48:	0d9a      	lsrs	r2, r3, #22
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	3301      	adds	r3, #1
 8004d50:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d52:	4b37      	ldr	r3, [pc, #220]	; (8004e30 <HAL_RCC_GetSysClockFreq+0x138>)
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	2380      	movs	r3, #128	; 0x80
 8004d58:	025b      	lsls	r3, r3, #9
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	d01a      	beq.n	8004d94 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d60:	61bb      	str	r3, [r7, #24]
 8004d62:	2300      	movs	r3, #0
 8004d64:	61fb      	str	r3, [r7, #28]
 8004d66:	4a35      	ldr	r2, [pc, #212]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x144>)
 8004d68:	2300      	movs	r3, #0
 8004d6a:	69b8      	ldr	r0, [r7, #24]
 8004d6c:	69f9      	ldr	r1, [r7, #28]
 8004d6e:	f7fb fb73 	bl	8000458 <__aeabi_lmul>
 8004d72:	0002      	movs	r2, r0
 8004d74:	000b      	movs	r3, r1
 8004d76:	0010      	movs	r0, r2
 8004d78:	0019      	movs	r1, r3
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7c:	613b      	str	r3, [r7, #16]
 8004d7e:	2300      	movs	r3, #0
 8004d80:	617b      	str	r3, [r7, #20]
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	f7fb fb47 	bl	8000418 <__aeabi_uldivmod>
 8004d8a:	0002      	movs	r2, r0
 8004d8c:	000b      	movs	r3, r1
 8004d8e:	0013      	movs	r3, r2
 8004d90:	637b      	str	r3, [r7, #52]	; 0x34
 8004d92:	e037      	b.n	8004e04 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004d94:	4b26      	ldr	r3, [pc, #152]	; (8004e30 <HAL_RCC_GetSysClockFreq+0x138>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2210      	movs	r2, #16
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	d01a      	beq.n	8004dd4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8004d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da0:	60bb      	str	r3, [r7, #8]
 8004da2:	2300      	movs	r3, #0
 8004da4:	60fb      	str	r3, [r7, #12]
 8004da6:	4a23      	ldr	r2, [pc, #140]	; (8004e34 <HAL_RCC_GetSysClockFreq+0x13c>)
 8004da8:	2300      	movs	r3, #0
 8004daa:	68b8      	ldr	r0, [r7, #8]
 8004dac:	68f9      	ldr	r1, [r7, #12]
 8004dae:	f7fb fb53 	bl	8000458 <__aeabi_lmul>
 8004db2:	0002      	movs	r2, r0
 8004db4:	000b      	movs	r3, r1
 8004db6:	0010      	movs	r0, r2
 8004db8:	0019      	movs	r1, r3
 8004dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dbc:	603b      	str	r3, [r7, #0]
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	607b      	str	r3, [r7, #4]
 8004dc2:	683a      	ldr	r2, [r7, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f7fb fb27 	bl	8000418 <__aeabi_uldivmod>
 8004dca:	0002      	movs	r2, r0
 8004dcc:	000b      	movs	r3, r1
 8004dce:	0013      	movs	r3, r2
 8004dd0:	637b      	str	r3, [r7, #52]	; 0x34
 8004dd2:	e017      	b.n	8004e04 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd6:	0018      	movs	r0, r3
 8004dd8:	2300      	movs	r3, #0
 8004dda:	0019      	movs	r1, r3
 8004ddc:	4a16      	ldr	r2, [pc, #88]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x140>)
 8004dde:	2300      	movs	r3, #0
 8004de0:	f7fb fb3a 	bl	8000458 <__aeabi_lmul>
 8004de4:	0002      	movs	r2, r0
 8004de6:	000b      	movs	r3, r1
 8004de8:	0010      	movs	r0, r2
 8004dea:	0019      	movs	r1, r3
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	001c      	movs	r4, r3
 8004df0:	2300      	movs	r3, #0
 8004df2:	001d      	movs	r5, r3
 8004df4:	0022      	movs	r2, r4
 8004df6:	002b      	movs	r3, r5
 8004df8:	f7fb fb0e 	bl	8000418 <__aeabi_uldivmod>
 8004dfc:	0002      	movs	r2, r0
 8004dfe:	000b      	movs	r3, r1
 8004e00:	0013      	movs	r3, r2
 8004e02:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8004e04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e06:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004e08:	e00d      	b.n	8004e26 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004e0a:	4b09      	ldr	r3, [pc, #36]	; (8004e30 <HAL_RCC_GetSysClockFreq+0x138>)
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	0b5b      	lsrs	r3, r3, #13
 8004e10:	2207      	movs	r2, #7
 8004e12:	4013      	ands	r3, r2
 8004e14:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004e16:	6a3b      	ldr	r3, [r7, #32]
 8004e18:	3301      	adds	r3, #1
 8004e1a:	2280      	movs	r2, #128	; 0x80
 8004e1c:	0212      	lsls	r2, r2, #8
 8004e1e:	409a      	lsls	r2, r3
 8004e20:	0013      	movs	r3, r2
 8004e22:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004e24:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004e28:	0018      	movs	r0, r3
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	b00e      	add	sp, #56	; 0x38
 8004e2e:	bdb0      	pop	{r4, r5, r7, pc}
 8004e30:	40021000 	.word	0x40021000
 8004e34:	003d0900 	.word	0x003d0900
 8004e38:	00f42400 	.word	0x00f42400
 8004e3c:	007a1200 	.word	0x007a1200
 8004e40:	08009f9c 	.word	0x08009f9c

08004e44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e48:	4b02      	ldr	r3, [pc, #8]	; (8004e54 <HAL_RCC_GetHCLKFreq+0x10>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
}
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	46c0      	nop			; (mov r8, r8)
 8004e54:	20000124 	.word	0x20000124

08004e58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e5c:	f7ff fff2 	bl	8004e44 <HAL_RCC_GetHCLKFreq>
 8004e60:	0001      	movs	r1, r0
 8004e62:	4b06      	ldr	r3, [pc, #24]	; (8004e7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	0a1b      	lsrs	r3, r3, #8
 8004e68:	2207      	movs	r2, #7
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	4a04      	ldr	r2, [pc, #16]	; (8004e80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e6e:	5cd3      	ldrb	r3, [r2, r3]
 8004e70:	40d9      	lsrs	r1, r3
 8004e72:	000b      	movs	r3, r1
}
 8004e74:	0018      	movs	r0, r3
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	46c0      	nop			; (mov r8, r8)
 8004e7c:	40021000 	.word	0x40021000
 8004e80:	08009f94 	.word	0x08009f94

08004e84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e88:	f7ff ffdc 	bl	8004e44 <HAL_RCC_GetHCLKFreq>
 8004e8c:	0001      	movs	r1, r0
 8004e8e:	4b06      	ldr	r3, [pc, #24]	; (8004ea8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	0adb      	lsrs	r3, r3, #11
 8004e94:	2207      	movs	r2, #7
 8004e96:	4013      	ands	r3, r2
 8004e98:	4a04      	ldr	r2, [pc, #16]	; (8004eac <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e9a:	5cd3      	ldrb	r3, [r2, r3]
 8004e9c:	40d9      	lsrs	r1, r3
 8004e9e:	000b      	movs	r3, r1
}
 8004ea0:	0018      	movs	r0, r3
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	46c0      	nop			; (mov r8, r8)
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	08009f94 	.word	0x08009f94

08004eb0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b086      	sub	sp, #24
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004eb8:	2317      	movs	r3, #23
 8004eba:	18fb      	adds	r3, r7, r3
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	d106      	bne.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	2380      	movs	r3, #128	; 0x80
 8004ed0:	011b      	lsls	r3, r3, #4
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	d100      	bne.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8004ed6:	e0d9      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ed8:	4ba4      	ldr	r3, [pc, #656]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004eda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004edc:	2380      	movs	r3, #128	; 0x80
 8004ede:	055b      	lsls	r3, r3, #21
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	d10a      	bne.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ee4:	4ba1      	ldr	r3, [pc, #644]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ee6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ee8:	4ba0      	ldr	r3, [pc, #640]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004eea:	2180      	movs	r1, #128	; 0x80
 8004eec:	0549      	lsls	r1, r1, #21
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004ef2:	2317      	movs	r3, #23
 8004ef4:	18fb      	adds	r3, r7, r3
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004efa:	4b9d      	ldr	r3, [pc, #628]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	2380      	movs	r3, #128	; 0x80
 8004f00:	005b      	lsls	r3, r3, #1
 8004f02:	4013      	ands	r3, r2
 8004f04:	d11a      	bne.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f06:	4b9a      	ldr	r3, [pc, #616]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	4b99      	ldr	r3, [pc, #612]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f0c:	2180      	movs	r1, #128	; 0x80
 8004f0e:	0049      	lsls	r1, r1, #1
 8004f10:	430a      	orrs	r2, r1
 8004f12:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f14:	f7fe f9ac 	bl	8003270 <HAL_GetTick>
 8004f18:	0003      	movs	r3, r0
 8004f1a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f1c:	e008      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f1e:	f7fe f9a7 	bl	8003270 <HAL_GetTick>
 8004f22:	0002      	movs	r2, r0
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	2b64      	cmp	r3, #100	; 0x64
 8004f2a:	d901      	bls.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e118      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f30:	4b8f      	ldr	r3, [pc, #572]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	2380      	movs	r3, #128	; 0x80
 8004f36:	005b      	lsls	r3, r3, #1
 8004f38:	4013      	ands	r3, r2
 8004f3a:	d0f0      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004f3c:	4b8b      	ldr	r3, [pc, #556]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	23c0      	movs	r3, #192	; 0xc0
 8004f42:	039b      	lsls	r3, r3, #14
 8004f44:	4013      	ands	r3, r2
 8004f46:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	685a      	ldr	r2, [r3, #4]
 8004f4c:	23c0      	movs	r3, #192	; 0xc0
 8004f4e:	039b      	lsls	r3, r3, #14
 8004f50:	4013      	ands	r3, r2
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d107      	bne.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	689a      	ldr	r2, [r3, #8]
 8004f5c:	23c0      	movs	r3, #192	; 0xc0
 8004f5e:	039b      	lsls	r3, r3, #14
 8004f60:	4013      	ands	r3, r2
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d013      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	23c0      	movs	r3, #192	; 0xc0
 8004f6e:	029b      	lsls	r3, r3, #10
 8004f70:	401a      	ands	r2, r3
 8004f72:	23c0      	movs	r3, #192	; 0xc0
 8004f74:	029b      	lsls	r3, r3, #10
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d10a      	bne.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004f7a:	4b7c      	ldr	r3, [pc, #496]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	2380      	movs	r3, #128	; 0x80
 8004f80:	029b      	lsls	r3, r3, #10
 8004f82:	401a      	ands	r2, r3
 8004f84:	2380      	movs	r3, #128	; 0x80
 8004f86:	029b      	lsls	r3, r3, #10
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d101      	bne.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e0e8      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004f90:	4b76      	ldr	r3, [pc, #472]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004f94:	23c0      	movs	r3, #192	; 0xc0
 8004f96:	029b      	lsls	r3, r3, #10
 8004f98:	4013      	ands	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d049      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	23c0      	movs	r3, #192	; 0xc0
 8004fa8:	029b      	lsls	r3, r3, #10
 8004faa:	4013      	ands	r3, r2
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d004      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2220      	movs	r2, #32
 8004fb8:	4013      	ands	r3, r2
 8004fba:	d10d      	bne.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689a      	ldr	r2, [r3, #8]
 8004fc0:	23c0      	movs	r3, #192	; 0xc0
 8004fc2:	029b      	lsls	r3, r3, #10
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d034      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	2380      	movs	r3, #128	; 0x80
 8004fd2:	011b      	lsls	r3, r3, #4
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	d02e      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004fd8:	4b64      	ldr	r3, [pc, #400]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fdc:	4a65      	ldr	r2, [pc, #404]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004fde:	4013      	ands	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fe2:	4b62      	ldr	r3, [pc, #392]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fe4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004fe6:	4b61      	ldr	r3, [pc, #388]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fe8:	2180      	movs	r1, #128	; 0x80
 8004fea:	0309      	lsls	r1, r1, #12
 8004fec:	430a      	orrs	r2, r1
 8004fee:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ff0:	4b5e      	ldr	r3, [pc, #376]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ff2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004ff4:	4b5d      	ldr	r3, [pc, #372]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ff6:	4960      	ldr	r1, [pc, #384]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004ff8:	400a      	ands	r2, r1
 8004ffa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004ffc:	4b5b      	ldr	r3, [pc, #364]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	2380      	movs	r3, #128	; 0x80
 8005006:	005b      	lsls	r3, r3, #1
 8005008:	4013      	ands	r3, r2
 800500a:	d014      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800500c:	f7fe f930 	bl	8003270 <HAL_GetTick>
 8005010:	0003      	movs	r3, r0
 8005012:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005014:	e009      	b.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005016:	f7fe f92b 	bl	8003270 <HAL_GetTick>
 800501a:	0002      	movs	r2, r0
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	4a56      	ldr	r2, [pc, #344]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d901      	bls.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e09b      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800502a:	4b50      	ldr	r3, [pc, #320]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800502c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800502e:	2380      	movs	r3, #128	; 0x80
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4013      	ands	r3, r2
 8005034:	d0ef      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	23c0      	movs	r3, #192	; 0xc0
 800503c:	029b      	lsls	r3, r3, #10
 800503e:	401a      	ands	r2, r3
 8005040:	23c0      	movs	r3, #192	; 0xc0
 8005042:	029b      	lsls	r3, r3, #10
 8005044:	429a      	cmp	r2, r3
 8005046:	d10c      	bne.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8005048:	4b48      	ldr	r3, [pc, #288]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a4c      	ldr	r2, [pc, #304]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800504e:	4013      	ands	r3, r2
 8005050:	0019      	movs	r1, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	23c0      	movs	r3, #192	; 0xc0
 8005058:	039b      	lsls	r3, r3, #14
 800505a:	401a      	ands	r2, r3
 800505c:	4b43      	ldr	r3, [pc, #268]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800505e:	430a      	orrs	r2, r1
 8005060:	601a      	str	r2, [r3, #0]
 8005062:	4b42      	ldr	r3, [pc, #264]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005064:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685a      	ldr	r2, [r3, #4]
 800506a:	23c0      	movs	r3, #192	; 0xc0
 800506c:	029b      	lsls	r3, r3, #10
 800506e:	401a      	ands	r2, r3
 8005070:	4b3e      	ldr	r3, [pc, #248]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005072:	430a      	orrs	r2, r1
 8005074:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005076:	2317      	movs	r3, #23
 8005078:	18fb      	adds	r3, r7, r3
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	2b01      	cmp	r3, #1
 800507e:	d105      	bne.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005080:	4b3a      	ldr	r3, [pc, #232]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005082:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005084:	4b39      	ldr	r3, [pc, #228]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005086:	493f      	ldr	r1, [pc, #252]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005088:	400a      	ands	r2, r1
 800508a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2201      	movs	r2, #1
 8005092:	4013      	ands	r3, r2
 8005094:	d009      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005096:	4b35      	ldr	r3, [pc, #212]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800509a:	2203      	movs	r2, #3
 800509c:	4393      	bics	r3, r2
 800509e:	0019      	movs	r1, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	68da      	ldr	r2, [r3, #12]
 80050a4:	4b31      	ldr	r3, [pc, #196]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050a6:	430a      	orrs	r2, r1
 80050a8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2202      	movs	r2, #2
 80050b0:	4013      	ands	r3, r2
 80050b2:	d009      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050b4:	4b2d      	ldr	r3, [pc, #180]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050b8:	220c      	movs	r2, #12
 80050ba:	4393      	bics	r3, r2
 80050bc:	0019      	movs	r1, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691a      	ldr	r2, [r3, #16]
 80050c2:	4b2a      	ldr	r3, [pc, #168]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050c4:	430a      	orrs	r2, r1
 80050c6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2204      	movs	r2, #4
 80050ce:	4013      	ands	r3, r2
 80050d0:	d009      	beq.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80050d2:	4b26      	ldr	r3, [pc, #152]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050d6:	4a2c      	ldr	r2, [pc, #176]	; (8005188 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80050d8:	4013      	ands	r3, r2
 80050da:	0019      	movs	r1, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	695a      	ldr	r2, [r3, #20]
 80050e0:	4b22      	ldr	r3, [pc, #136]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050e2:	430a      	orrs	r2, r1
 80050e4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2208      	movs	r2, #8
 80050ec:	4013      	ands	r3, r2
 80050ee:	d009      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050f0:	4b1e      	ldr	r3, [pc, #120]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050f4:	4a25      	ldr	r2, [pc, #148]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80050f6:	4013      	ands	r3, r2
 80050f8:	0019      	movs	r1, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	699a      	ldr	r2, [r3, #24]
 80050fe:	4b1b      	ldr	r3, [pc, #108]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005100:	430a      	orrs	r2, r1
 8005102:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	2380      	movs	r3, #128	; 0x80
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	4013      	ands	r3, r2
 800510e:	d009      	beq.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005110:	4b16      	ldr	r3, [pc, #88]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005112:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005114:	4a17      	ldr	r2, [pc, #92]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005116:	4013      	ands	r3, r2
 8005118:	0019      	movs	r1, r3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	69da      	ldr	r2, [r3, #28]
 800511e:	4b13      	ldr	r3, [pc, #76]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005120:	430a      	orrs	r2, r1
 8005122:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2240      	movs	r2, #64	; 0x40
 800512a:	4013      	ands	r3, r2
 800512c:	d009      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800512e:	4b0f      	ldr	r3, [pc, #60]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005132:	4a17      	ldr	r2, [pc, #92]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005134:	4013      	ands	r3, r2
 8005136:	0019      	movs	r1, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800513c:	4b0b      	ldr	r3, [pc, #44]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800513e:	430a      	orrs	r2, r1
 8005140:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2280      	movs	r2, #128	; 0x80
 8005148:	4013      	ands	r3, r2
 800514a:	d009      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800514c:	4b07      	ldr	r3, [pc, #28]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800514e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005150:	4a10      	ldr	r2, [pc, #64]	; (8005194 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005152:	4013      	ands	r3, r2
 8005154:	0019      	movs	r1, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a1a      	ldr	r2, [r3, #32]
 800515a:	4b04      	ldr	r3, [pc, #16]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800515c:	430a      	orrs	r2, r1
 800515e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	0018      	movs	r0, r3
 8005164:	46bd      	mov	sp, r7
 8005166:	b006      	add	sp, #24
 8005168:	bd80      	pop	{r7, pc}
 800516a:	46c0      	nop			; (mov r8, r8)
 800516c:	40021000 	.word	0x40021000
 8005170:	40007000 	.word	0x40007000
 8005174:	fffcffff 	.word	0xfffcffff
 8005178:	fff7ffff 	.word	0xfff7ffff
 800517c:	00001388 	.word	0x00001388
 8005180:	ffcfffff 	.word	0xffcfffff
 8005184:	efffffff 	.word	0xefffffff
 8005188:	fffff3ff 	.word	0xfffff3ff
 800518c:	ffffcfff 	.word	0xffffcfff
 8005190:	fbffffff 	.word	0xfbffffff
 8005194:	fff3ffff 	.word	0xfff3ffff

08005198 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e032      	b.n	8005210 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2239      	movs	r2, #57	; 0x39
 80051ae:	5c9b      	ldrb	r3, [r3, r2]
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d107      	bne.n	80051c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2238      	movs	r2, #56	; 0x38
 80051ba:	2100      	movs	r1, #0
 80051bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	0018      	movs	r0, r3
 80051c2:	f7fd ff13 	bl	8002fec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2239      	movs	r2, #57	; 0x39
 80051ca:	2102      	movs	r1, #2
 80051cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	3304      	adds	r3, #4
 80051d6:	0019      	movs	r1, r3
 80051d8:	0010      	movs	r0, r2
 80051da:	f000 fae3 	bl	80057a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	223e      	movs	r2, #62	; 0x3e
 80051e2:	2101      	movs	r1, #1
 80051e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	223a      	movs	r2, #58	; 0x3a
 80051ea:	2101      	movs	r1, #1
 80051ec:	5499      	strb	r1, [r3, r2]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	223b      	movs	r2, #59	; 0x3b
 80051f2:	2101      	movs	r1, #1
 80051f4:	5499      	strb	r1, [r3, r2]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	223c      	movs	r2, #60	; 0x3c
 80051fa:	2101      	movs	r1, #1
 80051fc:	5499      	strb	r1, [r3, r2]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	223d      	movs	r2, #61	; 0x3d
 8005202:	2101      	movs	r1, #1
 8005204:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2239      	movs	r2, #57	; 0x39
 800520a:	2101      	movs	r1, #1
 800520c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	0018      	movs	r0, r3
 8005212:	46bd      	mov	sp, r7
 8005214:	b002      	add	sp, #8
 8005216:	bd80      	pop	{r7, pc}

08005218 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2239      	movs	r2, #57	; 0x39
 8005224:	5c9b      	ldrb	r3, [r3, r2]
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b01      	cmp	r3, #1
 800522a:	d001      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e03b      	b.n	80052a8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2239      	movs	r2, #57	; 0x39
 8005234:	2102      	movs	r1, #2
 8005236:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2101      	movs	r1, #1
 8005244:	430a      	orrs	r2, r1
 8005246:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	2380      	movs	r3, #128	; 0x80
 800524e:	05db      	lsls	r3, r3, #23
 8005250:	429a      	cmp	r2, r3
 8005252:	d00e      	beq.n	8005272 <HAL_TIM_Base_Start_IT+0x5a>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a15      	ldr	r2, [pc, #84]	; (80052b0 <HAL_TIM_Base_Start_IT+0x98>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d009      	beq.n	8005272 <HAL_TIM_Base_Start_IT+0x5a>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a14      	ldr	r2, [pc, #80]	; (80052b4 <HAL_TIM_Base_Start_IT+0x9c>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d004      	beq.n	8005272 <HAL_TIM_Base_Start_IT+0x5a>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a12      	ldr	r2, [pc, #72]	; (80052b8 <HAL_TIM_Base_Start_IT+0xa0>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d111      	bne.n	8005296 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	2207      	movs	r2, #7
 800527a:	4013      	ands	r3, r2
 800527c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2b06      	cmp	r3, #6
 8005282:	d010      	beq.n	80052a6 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2101      	movs	r1, #1
 8005290:	430a      	orrs	r2, r1
 8005292:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005294:	e007      	b.n	80052a6 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2101      	movs	r1, #1
 80052a2:	430a      	orrs	r2, r1
 80052a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	0018      	movs	r0, r3
 80052aa:	46bd      	mov	sp, r7
 80052ac:	b004      	add	sp, #16
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40000400 	.word	0x40000400
 80052b4:	40010800 	.word	0x40010800
 80052b8:	40011400 	.word	0x40011400

080052bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68da      	ldr	r2, [r3, #12]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2101      	movs	r1, #1
 80052d0:	438a      	bics	r2, r1
 80052d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	4a0a      	ldr	r2, [pc, #40]	; (8005304 <HAL_TIM_Base_Stop_IT+0x48>)
 80052dc:	4013      	ands	r3, r2
 80052de:	d107      	bne.n	80052f0 <HAL_TIM_Base_Stop_IT+0x34>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2101      	movs	r1, #1
 80052ec:	438a      	bics	r2, r1
 80052ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2239      	movs	r2, #57	; 0x39
 80052f4:	2101      	movs	r1, #1
 80052f6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	0018      	movs	r0, r3
 80052fc:	46bd      	mov	sp, r7
 80052fe:	b002      	add	sp, #8
 8005300:	bd80      	pop	{r7, pc}
 8005302:	46c0      	nop			; (mov r8, r8)
 8005304:	00001111 	.word	0x00001111

08005308 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b086      	sub	sp, #24
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d101      	bne.n	800531c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e088      	b.n	800542e <HAL_TIM_Encoder_Init+0x126>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));

  if (htim->State == HAL_TIM_STATE_RESET)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2239      	movs	r2, #57	; 0x39
 8005320:	5c9b      	ldrb	r3, [r3, r2]
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b00      	cmp	r3, #0
 8005326:	d107      	bne.n	8005338 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2238      	movs	r2, #56	; 0x38
 800532c:	2100      	movs	r1, #0
 800532e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	0018      	movs	r0, r3
 8005334:	f7fd fe10 	bl	8002f58 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2239      	movs	r2, #57	; 0x39
 800533c:	2102      	movs	r1, #2
 800533e:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689a      	ldr	r2, [r3, #8]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	493b      	ldr	r1, [pc, #236]	; (8005438 <HAL_TIM_Encoder_Init+0x130>)
 800534c:	400a      	ands	r2, r1
 800534e:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	3304      	adds	r3, #4
 8005358:	0019      	movs	r1, r3
 800535a:	0010      	movs	r0, r2
 800535c:	f000 fa22 	bl	80057a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6a1b      	ldr	r3, [r3, #32]
 8005376:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	4313      	orrs	r3, r2
 8005380:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	4a2d      	ldr	r2, [pc, #180]	; (800543c <HAL_TIM_Encoder_Init+0x134>)
 8005386:	4013      	ands	r3, r2
 8005388:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	689a      	ldr	r2, [r3, #8]
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	021b      	lsls	r3, r3, #8
 8005394:	4313      	orrs	r3, r2
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	4313      	orrs	r3, r2
 800539a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	4a28      	ldr	r2, [pc, #160]	; (8005440 <HAL_TIM_Encoder_Init+0x138>)
 80053a0:	4013      	ands	r3, r2
 80053a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	4a27      	ldr	r2, [pc, #156]	; (8005444 <HAL_TIM_Encoder_Init+0x13c>)
 80053a8:	4013      	ands	r3, r2
 80053aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	68da      	ldr	r2, [r3, #12]
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	69db      	ldr	r3, [r3, #28]
 80053b4:	021b      	lsls	r3, r3, #8
 80053b6:	4313      	orrs	r3, r2
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	011a      	lsls	r2, r3, #4
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	6a1b      	ldr	r3, [r3, #32]
 80053c8:	031b      	lsls	r3, r3, #12
 80053ca:	4313      	orrs	r3, r2
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2222      	movs	r2, #34	; 0x22
 80053d6:	4393      	bics	r3, r2
 80053d8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2288      	movs	r2, #136	; 0x88
 80053de:	4393      	bics	r3, r2
 80053e0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	685a      	ldr	r2, [r3, #4]
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	011b      	lsls	r3, r3, #4
 80053ec:	4313      	orrs	r3, r2
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	697a      	ldr	r2, [r7, #20]
 80053fa:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	693a      	ldr	r2, [r7, #16]
 8005402:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	223e      	movs	r2, #62	; 0x3e
 8005410:	2101      	movs	r1, #1
 8005412:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	223a      	movs	r2, #58	; 0x3a
 8005418:	2101      	movs	r1, #1
 800541a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	223b      	movs	r2, #59	; 0x3b
 8005420:	2101      	movs	r1, #1
 8005422:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2239      	movs	r2, #57	; 0x39
 8005428:	2101      	movs	r1, #1
 800542a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	0018      	movs	r0, r3
 8005430:	46bd      	mov	sp, r7
 8005432:	b006      	add	sp, #24
 8005434:	bd80      	pop	{r7, pc}
 8005436:	46c0      	nop			; (mov r8, r8)
 8005438:	ffffbff8 	.word	0xffffbff8
 800543c:	fffffcfc 	.word	0xfffffcfc
 8005440:	fffff3f3 	.word	0xfffff3f3
 8005444:	ffff0f0f 	.word	0xffff0f0f

08005448 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005452:	200f      	movs	r0, #15
 8005454:	183b      	adds	r3, r7, r0
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	213a      	movs	r1, #58	; 0x3a
 800545a:	5c52      	ldrb	r2, [r2, r1]
 800545c:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800545e:	230e      	movs	r3, #14
 8005460:	18fb      	adds	r3, r7, r3
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	213b      	movs	r1, #59	; 0x3b
 8005466:	5c52      	ldrb	r2, [r2, r1]
 8005468:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d10a      	bne.n	8005486 <HAL_TIM_Encoder_Start_IT+0x3e>
  {
    if (channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005470:	183b      	adds	r3, r7, r0
 8005472:	781b      	ldrb	r3, [r3, #0]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d001      	beq.n	800547c <HAL_TIM_Encoder_Start_IT+0x34>
    {
      return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e076      	b.n	800556a <HAL_TIM_Encoder_Start_IT+0x122>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	223a      	movs	r2, #58	; 0x3a
 8005480:	2102      	movs	r1, #2
 8005482:	5499      	strb	r1, [r3, r2]
 8005484:	e022      	b.n	80054cc <HAL_TIM_Encoder_Start_IT+0x84>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b04      	cmp	r3, #4
 800548a:	d10b      	bne.n	80054a4 <HAL_TIM_Encoder_Start_IT+0x5c>
  {
    if (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800548c:	230e      	movs	r3, #14
 800548e:	18fb      	adds	r3, r7, r3
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d001      	beq.n	800549a <HAL_TIM_Encoder_Start_IT+0x52>
    {
      return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e067      	b.n	800556a <HAL_TIM_Encoder_Start_IT+0x122>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	223b      	movs	r2, #59	; 0x3b
 800549e:	2102      	movs	r1, #2
 80054a0:	5499      	strb	r1, [r3, r2]
 80054a2:	e013      	b.n	80054cc <HAL_TIM_Encoder_Start_IT+0x84>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80054a4:	230f      	movs	r3, #15
 80054a6:	18fb      	adds	r3, r7, r3
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d104      	bne.n	80054b8 <HAL_TIM_Encoder_Start_IT+0x70>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80054ae:	230e      	movs	r3, #14
 80054b0:	18fb      	adds	r3, r7, r3
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d001      	beq.n	80054bc <HAL_TIM_Encoder_Start_IT+0x74>
    {
      return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e056      	b.n	800556a <HAL_TIM_Encoder_Start_IT+0x122>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	223a      	movs	r2, #58	; 0x3a
 80054c0:	2102      	movs	r1, #2
 80054c2:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	223b      	movs	r2, #59	; 0x3b
 80054c8:	2102      	movs	r1, #2
 80054ca:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d003      	beq.n	80054da <HAL_TIM_Encoder_Start_IT+0x92>
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	2b04      	cmp	r3, #4
 80054d6:	d010      	beq.n	80054fa <HAL_TIM_Encoder_Start_IT+0xb2>
 80054d8:	e01f      	b.n	800551a <HAL_TIM_Encoder_Start_IT+0xd2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2201      	movs	r2, #1
 80054e0:	2100      	movs	r1, #0
 80054e2:	0018      	movs	r0, r3
 80054e4:	f000 f9bc 	bl	8005860 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68da      	ldr	r2, [r3, #12]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2102      	movs	r1, #2
 80054f4:	430a      	orrs	r2, r1
 80054f6:	60da      	str	r2, [r3, #12]
      break;
 80054f8:	e02e      	b.n	8005558 <HAL_TIM_Encoder_Start_IT+0x110>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2201      	movs	r2, #1
 8005500:	2104      	movs	r1, #4
 8005502:	0018      	movs	r0, r3
 8005504:	f000 f9ac 	bl	8005860 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68da      	ldr	r2, [r3, #12]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2104      	movs	r1, #4
 8005514:	430a      	orrs	r2, r1
 8005516:	60da      	str	r2, [r3, #12]
      break;
 8005518:	e01e      	b.n	8005558 <HAL_TIM_Encoder_Start_IT+0x110>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2201      	movs	r2, #1
 8005520:	2100      	movs	r1, #0
 8005522:	0018      	movs	r0, r3
 8005524:	f000 f99c 	bl	8005860 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2201      	movs	r2, #1
 800552e:	2104      	movs	r1, #4
 8005530:	0018      	movs	r0, r3
 8005532:	f000 f995 	bl	8005860 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68da      	ldr	r2, [r3, #12]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2102      	movs	r1, #2
 8005542:	430a      	orrs	r2, r1
 8005544:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68da      	ldr	r2, [r3, #12]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2104      	movs	r1, #4
 8005552:	430a      	orrs	r2, r1
 8005554:	60da      	str	r2, [r3, #12]
      break;
 8005556:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2101      	movs	r1, #1
 8005564:	430a      	orrs	r2, r1
 8005566:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	0018      	movs	r0, r3
 800556c:	46bd      	mov	sp, r7
 800556e:	b004      	add	sp, #16
 8005570:	bd80      	pop	{r7, pc}

08005572 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005572:	b580      	push	{r7, lr}
 8005574:	b082      	sub	sp, #8
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	2202      	movs	r2, #2
 8005582:	4013      	ands	r3, r2
 8005584:	2b02      	cmp	r3, #2
 8005586:	d124      	bne.n	80055d2 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	2202      	movs	r2, #2
 8005590:	4013      	ands	r3, r2
 8005592:	2b02      	cmp	r3, #2
 8005594:	d11d      	bne.n	80055d2 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2203      	movs	r2, #3
 800559c:	4252      	negs	r2, r2
 800559e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	699b      	ldr	r3, [r3, #24]
 80055ac:	2203      	movs	r2, #3
 80055ae:	4013      	ands	r3, r2
 80055b0:	d004      	beq.n	80055bc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	0018      	movs	r0, r3
 80055b6:	f7fb fa51 	bl	8000a5c <HAL_TIM_IC_CaptureCallback>
 80055ba:	e007      	b.n	80055cc <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	0018      	movs	r0, r3
 80055c0:	f000 f8bf 	bl	8005742 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	0018      	movs	r0, r3
 80055c8:	f000 f8c3 	bl	8005752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	2204      	movs	r2, #4
 80055da:	4013      	ands	r3, r2
 80055dc:	2b04      	cmp	r3, #4
 80055de:	d125      	bne.n	800562c <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	2204      	movs	r2, #4
 80055e8:	4013      	ands	r3, r2
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	d11e      	bne.n	800562c <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2205      	movs	r2, #5
 80055f4:	4252      	negs	r2, r2
 80055f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2202      	movs	r2, #2
 80055fc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	699a      	ldr	r2, [r3, #24]
 8005604:	23c0      	movs	r3, #192	; 0xc0
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4013      	ands	r3, r2
 800560a:	d004      	beq.n	8005616 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	0018      	movs	r0, r3
 8005610:	f7fb fa24 	bl	8000a5c <HAL_TIM_IC_CaptureCallback>
 8005614:	e007      	b.n	8005626 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	0018      	movs	r0, r3
 800561a:	f000 f892 	bl	8005742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	0018      	movs	r0, r3
 8005622:	f000 f896 	bl	8005752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	2208      	movs	r2, #8
 8005634:	4013      	ands	r3, r2
 8005636:	2b08      	cmp	r3, #8
 8005638:	d124      	bne.n	8005684 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	2208      	movs	r2, #8
 8005642:	4013      	ands	r3, r2
 8005644:	2b08      	cmp	r3, #8
 8005646:	d11d      	bne.n	8005684 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2209      	movs	r2, #9
 800564e:	4252      	negs	r2, r2
 8005650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2204      	movs	r2, #4
 8005656:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	69db      	ldr	r3, [r3, #28]
 800565e:	2203      	movs	r2, #3
 8005660:	4013      	ands	r3, r2
 8005662:	d004      	beq.n	800566e <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	0018      	movs	r0, r3
 8005668:	f7fb f9f8 	bl	8000a5c <HAL_TIM_IC_CaptureCallback>
 800566c:	e007      	b.n	800567e <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	0018      	movs	r0, r3
 8005672:	f000 f866 	bl	8005742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	0018      	movs	r0, r3
 800567a:	f000 f86a 	bl	8005752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	2210      	movs	r2, #16
 800568c:	4013      	ands	r3, r2
 800568e:	2b10      	cmp	r3, #16
 8005690:	d125      	bne.n	80056de <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	2210      	movs	r2, #16
 800569a:	4013      	ands	r3, r2
 800569c:	2b10      	cmp	r3, #16
 800569e:	d11e      	bne.n	80056de <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2211      	movs	r2, #17
 80056a6:	4252      	negs	r2, r2
 80056a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2208      	movs	r2, #8
 80056ae:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	69da      	ldr	r2, [r3, #28]
 80056b6:	23c0      	movs	r3, #192	; 0xc0
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	4013      	ands	r3, r2
 80056bc:	d004      	beq.n	80056c8 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	0018      	movs	r0, r3
 80056c2:	f7fb f9cb 	bl	8000a5c <HAL_TIM_IC_CaptureCallback>
 80056c6:	e007      	b.n	80056d8 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	0018      	movs	r0, r3
 80056cc:	f000 f839 	bl	8005742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	0018      	movs	r0, r3
 80056d4:	f000 f83d 	bl	8005752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	2201      	movs	r2, #1
 80056e6:	4013      	ands	r3, r2
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d10f      	bne.n	800570c <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	2201      	movs	r2, #1
 80056f4:	4013      	ands	r3, r2
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d108      	bne.n	800570c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2202      	movs	r2, #2
 8005700:	4252      	negs	r2, r2
 8005702:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	0018      	movs	r0, r3
 8005708:	f7fb f9d4 	bl	8000ab4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	2240      	movs	r2, #64	; 0x40
 8005714:	4013      	ands	r3, r2
 8005716:	2b40      	cmp	r3, #64	; 0x40
 8005718:	d10f      	bne.n	800573a <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	2240      	movs	r2, #64	; 0x40
 8005722:	4013      	ands	r3, r2
 8005724:	2b40      	cmp	r3, #64	; 0x40
 8005726:	d108      	bne.n	800573a <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2241      	movs	r2, #65	; 0x41
 800572e:	4252      	negs	r2, r2
 8005730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	0018      	movs	r0, r3
 8005736:	f000 f814 	bl	8005762 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800573a:	46c0      	nop			; (mov r8, r8)
 800573c:	46bd      	mov	sp, r7
 800573e:	b002      	add	sp, #8
 8005740:	bd80      	pop	{r7, pc}

08005742 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b082      	sub	sp, #8
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800574a:	46c0      	nop			; (mov r8, r8)
 800574c:	46bd      	mov	sp, r7
 800574e:	b002      	add	sp, #8
 8005750:	bd80      	pop	{r7, pc}

08005752 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005752:	b580      	push	{r7, lr}
 8005754:	b082      	sub	sp, #8
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800575a:	46c0      	nop			; (mov r8, r8)
 800575c:	46bd      	mov	sp, r7
 800575e:	b002      	add	sp, #8
 8005760:	bd80      	pop	{r7, pc}

08005762 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005762:	b580      	push	{r7, lr}
 8005764:	b082      	sub	sp, #8
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800576a:	46c0      	nop			; (mov r8, r8)
 800576c:	46bd      	mov	sp, r7
 800576e:	b002      	add	sp, #8
 8005770:	bd80      	pop	{r7, pc}

08005772 <HAL_TIM_Base_GetState>:
  * @brief  Return the TIM Base handle state.
  * @param  htim TIM Base handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b082      	sub	sp, #8
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  return htim->State;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2239      	movs	r2, #57	; 0x39
 800577e:	5c9b      	ldrb	r3, [r3, r2]
 8005780:	b2db      	uxtb	r3, r3
}
 8005782:	0018      	movs	r0, r3
 8005784:	46bd      	mov	sp, r7
 8005786:	b002      	add	sp, #8
 8005788:	bd80      	pop	{r7, pc}

0800578a <HAL_TIM_Encoder_GetState>:
  * @brief  Return the TIM Encoder Mode handle state.
  * @param  htim TIM Encoder Interface handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b082      	sub	sp, #8
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
  return htim->State;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2239      	movs	r2, #57	; 0x39
 8005796:	5c9b      	ldrb	r3, [r3, r2]
 8005798:	b2db      	uxtb	r3, r3
}
 800579a:	0018      	movs	r0, r3
 800579c:	46bd      	mov	sp, r7
 800579e:	b002      	add	sp, #8
 80057a0:	bd80      	pop	{r7, pc}
	...

080057a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	2380      	movs	r3, #128	; 0x80
 80057b8:	05db      	lsls	r3, r3, #23
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d00b      	beq.n	80057d6 <TIM_Base_SetConfig+0x32>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a23      	ldr	r2, [pc, #140]	; (8005850 <TIM_Base_SetConfig+0xac>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d007      	beq.n	80057d6 <TIM_Base_SetConfig+0x32>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a22      	ldr	r2, [pc, #136]	; (8005854 <TIM_Base_SetConfig+0xb0>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d003      	beq.n	80057d6 <TIM_Base_SetConfig+0x32>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a21      	ldr	r2, [pc, #132]	; (8005858 <TIM_Base_SetConfig+0xb4>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d108      	bne.n	80057e8 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2270      	movs	r2, #112	; 0x70
 80057da:	4393      	bics	r3, r2
 80057dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	68fa      	ldr	r2, [r7, #12]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	2380      	movs	r3, #128	; 0x80
 80057ec:	05db      	lsls	r3, r3, #23
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d00b      	beq.n	800580a <TIM_Base_SetConfig+0x66>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a16      	ldr	r2, [pc, #88]	; (8005850 <TIM_Base_SetConfig+0xac>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d007      	beq.n	800580a <TIM_Base_SetConfig+0x66>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a15      	ldr	r2, [pc, #84]	; (8005854 <TIM_Base_SetConfig+0xb0>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d003      	beq.n	800580a <TIM_Base_SetConfig+0x66>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a14      	ldr	r2, [pc, #80]	; (8005858 <TIM_Base_SetConfig+0xb4>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d108      	bne.n	800581c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	4a13      	ldr	r2, [pc, #76]	; (800585c <TIM_Base_SetConfig+0xb8>)
 800580e:	4013      	ands	r3, r2
 8005810:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	4313      	orrs	r3, r2
 800581a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2280      	movs	r2, #128	; 0x80
 8005820:	4393      	bics	r3, r2
 8005822:	001a      	movs	r2, r3
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	4313      	orrs	r3, r2
 800582a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	689a      	ldr	r2, [r3, #8]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2201      	movs	r2, #1
 8005846:	615a      	str	r2, [r3, #20]
}
 8005848:	46c0      	nop			; (mov r8, r8)
 800584a:	46bd      	mov	sp, r7
 800584c:	b004      	add	sp, #16
 800584e:	bd80      	pop	{r7, pc}
 8005850:	40000400 	.word	0x40000400
 8005854:	40010800 	.word	0x40010800
 8005858:	40011400 	.word	0x40011400
 800585c:	fffffcff 	.word	0xfffffcff

08005860 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b086      	sub	sp, #24
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	221f      	movs	r2, #31
 8005870:	4013      	ands	r3, r2
 8005872:	2201      	movs	r2, #1
 8005874:	409a      	lsls	r2, r3
 8005876:	0013      	movs	r3, r2
 8005878:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	43d2      	mvns	r2, r2
 8005882:	401a      	ands	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6a1a      	ldr	r2, [r3, #32]
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	211f      	movs	r1, #31
 8005890:	400b      	ands	r3, r1
 8005892:	6879      	ldr	r1, [r7, #4]
 8005894:	4099      	lsls	r1, r3
 8005896:	000b      	movs	r3, r1
 8005898:	431a      	orrs	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	621a      	str	r2, [r3, #32]
}
 800589e:	46c0      	nop			; (mov r8, r8)
 80058a0:	46bd      	mov	sp, r7
 80058a2:	b006      	add	sp, #24
 80058a4:	bd80      	pop	{r7, pc}
	...

080058a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2238      	movs	r2, #56	; 0x38
 80058b6:	5c9b      	ldrb	r3, [r3, r2]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d101      	bne.n	80058c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058bc:	2302      	movs	r3, #2
 80058be:	e047      	b.n	8005950 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2238      	movs	r2, #56	; 0x38
 80058c4:	2101      	movs	r1, #1
 80058c6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2239      	movs	r2, #57	; 0x39
 80058cc:	2102      	movs	r1, #2
 80058ce:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2270      	movs	r2, #112	; 0x70
 80058e4:	4393      	bics	r3, r2
 80058e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68fa      	ldr	r2, [r7, #12]
 80058f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	2380      	movs	r3, #128	; 0x80
 8005900:	05db      	lsls	r3, r3, #23
 8005902:	429a      	cmp	r2, r3
 8005904:	d00e      	beq.n	8005924 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a13      	ldr	r2, [pc, #76]	; (8005958 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d009      	beq.n	8005924 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a11      	ldr	r2, [pc, #68]	; (800595c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d004      	beq.n	8005924 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a10      	ldr	r2, [pc, #64]	; (8005960 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d10c      	bne.n	800593e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	2280      	movs	r2, #128	; 0x80
 8005928:	4393      	bics	r3, r2
 800592a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	68ba      	ldr	r2, [r7, #8]
 8005932:	4313      	orrs	r3, r2
 8005934:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2239      	movs	r2, #57	; 0x39
 8005942:	2101      	movs	r1, #1
 8005944:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2238      	movs	r2, #56	; 0x38
 800594a:	2100      	movs	r1, #0
 800594c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	0018      	movs	r0, r3
 8005952:	46bd      	mov	sp, r7
 8005954:	b004      	add	sp, #16
 8005956:	bd80      	pop	{r7, pc}
 8005958:	40000400 	.word	0x40000400
 800595c:	40010800 	.word	0x40010800
 8005960:	40011400 	.word	0x40011400

08005964 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e044      	b.n	8005a00 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800597a:	2b00      	cmp	r3, #0
 800597c:	d107      	bne.n	800598e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2274      	movs	r2, #116	; 0x74
 8005982:	2100      	movs	r1, #0
 8005984:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	0018      	movs	r0, r3
 800598a:	f7fd fb95 	bl	80030b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2224      	movs	r2, #36	; 0x24
 8005992:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2101      	movs	r1, #1
 80059a0:	438a      	bics	r2, r1
 80059a2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	0018      	movs	r0, r3
 80059a8:	f000 fbce 	bl	8006148 <UART_SetConfig>
 80059ac:	0003      	movs	r3, r0
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d101      	bne.n	80059b6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e024      	b.n	8005a00 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d003      	beq.n	80059c6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	0018      	movs	r0, r3
 80059c2:	f000 fe61 	bl	8006688 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	490d      	ldr	r1, [pc, #52]	; (8005a08 <HAL_UART_Init+0xa4>)
 80059d2:	400a      	ands	r2, r1
 80059d4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	689a      	ldr	r2, [r3, #8]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	212a      	movs	r1, #42	; 0x2a
 80059e2:	438a      	bics	r2, r1
 80059e4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2101      	movs	r1, #1
 80059f2:	430a      	orrs	r2, r1
 80059f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	0018      	movs	r0, r3
 80059fa:	f000 fef9 	bl	80067f0 <UART_CheckIdleState>
 80059fe:	0003      	movs	r3, r0
}
 8005a00:	0018      	movs	r0, r3
 8005a02:	46bd      	mov	sp, r7
 8005a04:	b002      	add	sp, #8
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	ffffb7ff 	.word	0xffffb7ff

08005a0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b08a      	sub	sp, #40	; 0x28
 8005a10:	af02      	add	r7, sp, #8
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	603b      	str	r3, [r7, #0]
 8005a18:	1dbb      	adds	r3, r7, #6
 8005a1a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a20:	2b20      	cmp	r3, #32
 8005a22:	d000      	beq.n	8005a26 <HAL_UART_Transmit+0x1a>
 8005a24:	e095      	b.n	8005b52 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d003      	beq.n	8005a34 <HAL_UART_Transmit+0x28>
 8005a2c:	1dbb      	adds	r3, r7, #6
 8005a2e:	881b      	ldrh	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d101      	bne.n	8005a38 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e08d      	b.n	8005b54 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	689a      	ldr	r2, [r3, #8]
 8005a3c:	2380      	movs	r3, #128	; 0x80
 8005a3e:	015b      	lsls	r3, r3, #5
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d109      	bne.n	8005a58 <HAL_UART_Transmit+0x4c>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d105      	bne.n	8005a58 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	4013      	ands	r3, r2
 8005a52:	d001      	beq.n	8005a58 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e07d      	b.n	8005b54 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2274      	movs	r2, #116	; 0x74
 8005a5c:	5c9b      	ldrb	r3, [r3, r2]
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d101      	bne.n	8005a66 <HAL_UART_Transmit+0x5a>
 8005a62:	2302      	movs	r3, #2
 8005a64:	e076      	b.n	8005b54 <HAL_UART_Transmit+0x148>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2274      	movs	r2, #116	; 0x74
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2280      	movs	r2, #128	; 0x80
 8005a72:	2100      	movs	r1, #0
 8005a74:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2221      	movs	r2, #33	; 0x21
 8005a7a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a7c:	f7fd fbf8 	bl	8003270 <HAL_GetTick>
 8005a80:	0003      	movs	r3, r0
 8005a82:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	1dba      	adds	r2, r7, #6
 8005a88:	2150      	movs	r1, #80	; 0x50
 8005a8a:	8812      	ldrh	r2, [r2, #0]
 8005a8c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	1dba      	adds	r2, r7, #6
 8005a92:	2152      	movs	r1, #82	; 0x52
 8005a94:	8812      	ldrh	r2, [r2, #0]
 8005a96:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	2380      	movs	r3, #128	; 0x80
 8005a9e:	015b      	lsls	r3, r3, #5
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d108      	bne.n	8005ab6 <HAL_UART_Transmit+0xaa>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d104      	bne.n	8005ab6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005aac:	2300      	movs	r3, #0
 8005aae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	61bb      	str	r3, [r7, #24]
 8005ab4:	e003      	b.n	8005abe <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005aba:	2300      	movs	r3, #0
 8005abc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2274      	movs	r2, #116	; 0x74
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005ac6:	e02c      	b.n	8005b22 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	0013      	movs	r3, r2
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	2180      	movs	r1, #128	; 0x80
 8005ad6:	f000 fed3 	bl	8006880 <UART_WaitOnFlagUntilTimeout>
 8005ada:	1e03      	subs	r3, r0, #0
 8005adc:	d001      	beq.n	8005ae2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e038      	b.n	8005b54 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d10b      	bne.n	8005b00 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	881b      	ldrh	r3, [r3, #0]
 8005aec:	001a      	movs	r2, r3
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	05d2      	lsls	r2, r2, #23
 8005af4:	0dd2      	lsrs	r2, r2, #23
 8005af6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	3302      	adds	r3, #2
 8005afc:	61bb      	str	r3, [r7, #24]
 8005afe:	e007      	b.n	8005b10 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	781a      	ldrb	r2, [r3, #0]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2252      	movs	r2, #82	; 0x52
 8005b14:	5a9b      	ldrh	r3, [r3, r2]
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	b299      	uxth	r1, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2252      	movs	r2, #82	; 0x52
 8005b20:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2252      	movs	r2, #82	; 0x52
 8005b26:	5a9b      	ldrh	r3, [r3, r2]
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1cc      	bne.n	8005ac8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b2e:	697a      	ldr	r2, [r7, #20]
 8005b30:	68f8      	ldr	r0, [r7, #12]
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	0013      	movs	r3, r2
 8005b38:	2200      	movs	r2, #0
 8005b3a:	2140      	movs	r1, #64	; 0x40
 8005b3c:	f000 fea0 	bl	8006880 <UART_WaitOnFlagUntilTimeout>
 8005b40:	1e03      	subs	r3, r0, #0
 8005b42:	d001      	beq.n	8005b48 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e005      	b.n	8005b54 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	e000      	b.n	8005b54 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8005b52:	2302      	movs	r3, #2
  }
}
 8005b54:	0018      	movs	r0, r3
 8005b56:	46bd      	mov	sp, r7
 8005b58:	b008      	add	sp, #32
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b5c:	b590      	push	{r4, r7, lr}
 8005b5e:	b0ab      	sub	sp, #172	; 0xac
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	69db      	ldr	r3, [r3, #28]
 8005b6a:	22a4      	movs	r2, #164	; 0xa4
 8005b6c:	18b9      	adds	r1, r7, r2
 8005b6e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	20a0      	movs	r0, #160	; 0xa0
 8005b78:	1839      	adds	r1, r7, r0
 8005b7a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	219c      	movs	r1, #156	; 0x9c
 8005b84:	1879      	adds	r1, r7, r1
 8005b86:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005b88:	0011      	movs	r1, r2
 8005b8a:	18bb      	adds	r3, r7, r2
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a99      	ldr	r2, [pc, #612]	; (8005df4 <HAL_UART_IRQHandler+0x298>)
 8005b90:	4013      	ands	r3, r2
 8005b92:	2298      	movs	r2, #152	; 0x98
 8005b94:	18bc      	adds	r4, r7, r2
 8005b96:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005b98:	18bb      	adds	r3, r7, r2
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d114      	bne.n	8005bca <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ba0:	187b      	adds	r3, r7, r1
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2220      	movs	r2, #32
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	d00f      	beq.n	8005bca <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005baa:	183b      	adds	r3, r7, r0
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	d00a      	beq.n	8005bca <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d100      	bne.n	8005bbe <HAL_UART_IRQHandler+0x62>
 8005bbc:	e298      	b.n	80060f0 <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	0010      	movs	r0, r2
 8005bc6:	4798      	blx	r3
      }
      return;
 8005bc8:	e292      	b.n	80060f0 <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005bca:	2398      	movs	r3, #152	; 0x98
 8005bcc:	18fb      	adds	r3, r7, r3
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d100      	bne.n	8005bd6 <HAL_UART_IRQHandler+0x7a>
 8005bd4:	e114      	b.n	8005e00 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005bd6:	239c      	movs	r3, #156	; 0x9c
 8005bd8:	18fb      	adds	r3, r7, r3
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	4013      	ands	r3, r2
 8005be0:	d106      	bne.n	8005bf0 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005be2:	23a0      	movs	r3, #160	; 0xa0
 8005be4:	18fb      	adds	r3, r7, r3
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a83      	ldr	r2, [pc, #524]	; (8005df8 <HAL_UART_IRQHandler+0x29c>)
 8005bea:	4013      	ands	r3, r2
 8005bec:	d100      	bne.n	8005bf0 <HAL_UART_IRQHandler+0x94>
 8005bee:	e107      	b.n	8005e00 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005bf0:	23a4      	movs	r3, #164	; 0xa4
 8005bf2:	18fb      	adds	r3, r7, r3
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	d012      	beq.n	8005c22 <HAL_UART_IRQHandler+0xc6>
 8005bfc:	23a0      	movs	r3, #160	; 0xa0
 8005bfe:	18fb      	adds	r3, r7, r3
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	2380      	movs	r3, #128	; 0x80
 8005c04:	005b      	lsls	r3, r3, #1
 8005c06:	4013      	ands	r3, r2
 8005c08:	d00b      	beq.n	8005c22 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2280      	movs	r2, #128	; 0x80
 8005c16:	589b      	ldr	r3, [r3, r2]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2180      	movs	r1, #128	; 0x80
 8005c20:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c22:	23a4      	movs	r3, #164	; 0xa4
 8005c24:	18fb      	adds	r3, r7, r3
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2202      	movs	r2, #2
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d011      	beq.n	8005c52 <HAL_UART_IRQHandler+0xf6>
 8005c2e:	239c      	movs	r3, #156	; 0x9c
 8005c30:	18fb      	adds	r3, r7, r3
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2201      	movs	r2, #1
 8005c36:	4013      	ands	r3, r2
 8005c38:	d00b      	beq.n	8005c52 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2280      	movs	r2, #128	; 0x80
 8005c46:	589b      	ldr	r3, [r3, r2]
 8005c48:	2204      	movs	r2, #4
 8005c4a:	431a      	orrs	r2, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2180      	movs	r1, #128	; 0x80
 8005c50:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c52:	23a4      	movs	r3, #164	; 0xa4
 8005c54:	18fb      	adds	r3, r7, r3
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2204      	movs	r2, #4
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	d011      	beq.n	8005c82 <HAL_UART_IRQHandler+0x126>
 8005c5e:	239c      	movs	r3, #156	; 0x9c
 8005c60:	18fb      	adds	r3, r7, r3
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2201      	movs	r2, #1
 8005c66:	4013      	ands	r3, r2
 8005c68:	d00b      	beq.n	8005c82 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2204      	movs	r2, #4
 8005c70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2280      	movs	r2, #128	; 0x80
 8005c76:	589b      	ldr	r3, [r3, r2]
 8005c78:	2202      	movs	r2, #2
 8005c7a:	431a      	orrs	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2180      	movs	r1, #128	; 0x80
 8005c80:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005c82:	23a4      	movs	r3, #164	; 0xa4
 8005c84:	18fb      	adds	r3, r7, r3
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2208      	movs	r2, #8
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	d017      	beq.n	8005cbe <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005c8e:	23a0      	movs	r3, #160	; 0xa0
 8005c90:	18fb      	adds	r3, r7, r3
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2220      	movs	r2, #32
 8005c96:	4013      	ands	r3, r2
 8005c98:	d105      	bne.n	8005ca6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005c9a:	239c      	movs	r3, #156	; 0x9c
 8005c9c:	18fb      	adds	r3, r7, r3
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ca4:	d00b      	beq.n	8005cbe <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2208      	movs	r2, #8
 8005cac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2280      	movs	r2, #128	; 0x80
 8005cb2:	589b      	ldr	r3, [r3, r2]
 8005cb4:	2208      	movs	r2, #8
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2180      	movs	r1, #128	; 0x80
 8005cbc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005cbe:	23a4      	movs	r3, #164	; 0xa4
 8005cc0:	18fb      	adds	r3, r7, r3
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	2380      	movs	r3, #128	; 0x80
 8005cc6:	011b      	lsls	r3, r3, #4
 8005cc8:	4013      	ands	r3, r2
 8005cca:	d013      	beq.n	8005cf4 <HAL_UART_IRQHandler+0x198>
 8005ccc:	23a0      	movs	r3, #160	; 0xa0
 8005cce:	18fb      	adds	r3, r7, r3
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	2380      	movs	r3, #128	; 0x80
 8005cd4:	04db      	lsls	r3, r3, #19
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	d00c      	beq.n	8005cf4 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2280      	movs	r2, #128	; 0x80
 8005ce0:	0112      	lsls	r2, r2, #4
 8005ce2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2280      	movs	r2, #128	; 0x80
 8005ce8:	589b      	ldr	r3, [r3, r2]
 8005cea:	2220      	movs	r2, #32
 8005cec:	431a      	orrs	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2180      	movs	r1, #128	; 0x80
 8005cf2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2280      	movs	r2, #128	; 0x80
 8005cf8:	589b      	ldr	r3, [r3, r2]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d100      	bne.n	8005d00 <HAL_UART_IRQHandler+0x1a4>
 8005cfe:	e1f9      	b.n	80060f4 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005d00:	23a4      	movs	r3, #164	; 0xa4
 8005d02:	18fb      	adds	r3, r7, r3
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2220      	movs	r2, #32
 8005d08:	4013      	ands	r3, r2
 8005d0a:	d00e      	beq.n	8005d2a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005d0c:	23a0      	movs	r3, #160	; 0xa0
 8005d0e:	18fb      	adds	r3, r7, r3
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2220      	movs	r2, #32
 8005d14:	4013      	ands	r3, r2
 8005d16:	d008      	beq.n	8005d2a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d004      	beq.n	8005d2a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	0010      	movs	r0, r2
 8005d28:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2280      	movs	r2, #128	; 0x80
 8005d2e:	589b      	ldr	r3, [r3, r2]
 8005d30:	2194      	movs	r1, #148	; 0x94
 8005d32:	187a      	adds	r2, r7, r1
 8005d34:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	2240      	movs	r2, #64	; 0x40
 8005d3e:	4013      	ands	r3, r2
 8005d40:	2b40      	cmp	r3, #64	; 0x40
 8005d42:	d004      	beq.n	8005d4e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005d44:	187b      	adds	r3, r7, r1
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2228      	movs	r2, #40	; 0x28
 8005d4a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d4c:	d047      	beq.n	8005dde <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	0018      	movs	r0, r3
 8005d52:	f000 fe59 	bl	8006a08 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	2240      	movs	r2, #64	; 0x40
 8005d5e:	4013      	ands	r3, r2
 8005d60:	2b40      	cmp	r3, #64	; 0x40
 8005d62:	d137      	bne.n	8005dd4 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d64:	f3ef 8310 	mrs	r3, PRIMASK
 8005d68:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005d6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d6c:	2090      	movs	r0, #144	; 0x90
 8005d6e:	183a      	adds	r2, r7, r0
 8005d70:	6013      	str	r3, [r2, #0]
 8005d72:	2301      	movs	r3, #1
 8005d74:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d76:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d78:	f383 8810 	msr	PRIMASK, r3
}
 8005d7c:	46c0      	nop			; (mov r8, r8)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	689a      	ldr	r2, [r3, #8]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2140      	movs	r1, #64	; 0x40
 8005d8a:	438a      	bics	r2, r1
 8005d8c:	609a      	str	r2, [r3, #8]
 8005d8e:	183b      	adds	r3, r7, r0
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005d96:	f383 8810 	msr	PRIMASK, r3
}
 8005d9a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d012      	beq.n	8005dca <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005da8:	4a14      	ldr	r2, [pc, #80]	; (8005dfc <HAL_UART_IRQHandler+0x2a0>)
 8005daa:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005db0:	0018      	movs	r0, r3
 8005db2:	f7fd fba9 	bl	8003508 <HAL_DMA_Abort_IT>
 8005db6:	1e03      	subs	r3, r0, #0
 8005db8:	d01a      	beq.n	8005df0 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc4:	0018      	movs	r0, r3
 8005dc6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc8:	e012      	b.n	8005df0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	0018      	movs	r0, r3
 8005dce:	f000 f9a7 	bl	8006120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dd2:	e00d      	b.n	8005df0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	0018      	movs	r0, r3
 8005dd8:	f000 f9a2 	bl	8006120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ddc:	e008      	b.n	8005df0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	0018      	movs	r0, r3
 8005de2:	f000 f99d 	bl	8006120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2280      	movs	r2, #128	; 0x80
 8005dea:	2100      	movs	r1, #0
 8005dec:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005dee:	e181      	b.n	80060f4 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005df0:	46c0      	nop			; (mov r8, r8)
    return;
 8005df2:	e17f      	b.n	80060f4 <HAL_UART_IRQHandler+0x598>
 8005df4:	0000080f 	.word	0x0000080f
 8005df8:	04000120 	.word	0x04000120
 8005dfc:	08006acd 	.word	0x08006acd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d000      	beq.n	8005e0a <HAL_UART_IRQHandler+0x2ae>
 8005e08:	e133      	b.n	8006072 <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005e0a:	23a4      	movs	r3, #164	; 0xa4
 8005e0c:	18fb      	adds	r3, r7, r3
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2210      	movs	r2, #16
 8005e12:	4013      	ands	r3, r2
 8005e14:	d100      	bne.n	8005e18 <HAL_UART_IRQHandler+0x2bc>
 8005e16:	e12c      	b.n	8006072 <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005e18:	23a0      	movs	r3, #160	; 0xa0
 8005e1a:	18fb      	adds	r3, r7, r3
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2210      	movs	r2, #16
 8005e20:	4013      	ands	r3, r2
 8005e22:	d100      	bne.n	8005e26 <HAL_UART_IRQHandler+0x2ca>
 8005e24:	e125      	b.n	8006072 <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	2210      	movs	r2, #16
 8005e2c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	2240      	movs	r2, #64	; 0x40
 8005e36:	4013      	ands	r3, r2
 8005e38:	2b40      	cmp	r3, #64	; 0x40
 8005e3a:	d000      	beq.n	8005e3e <HAL_UART_IRQHandler+0x2e2>
 8005e3c:	e09d      	b.n	8005f7a <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	685a      	ldr	r2, [r3, #4]
 8005e46:	217e      	movs	r1, #126	; 0x7e
 8005e48:	187b      	adds	r3, r7, r1
 8005e4a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005e4c:	187b      	adds	r3, r7, r1
 8005e4e:	881b      	ldrh	r3, [r3, #0]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d100      	bne.n	8005e56 <HAL_UART_IRQHandler+0x2fa>
 8005e54:	e150      	b.n	80060f8 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2258      	movs	r2, #88	; 0x58
 8005e5a:	5a9b      	ldrh	r3, [r3, r2]
 8005e5c:	187a      	adds	r2, r7, r1
 8005e5e:	8812      	ldrh	r2, [r2, #0]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d300      	bcc.n	8005e66 <HAL_UART_IRQHandler+0x30a>
 8005e64:	e148      	b.n	80060f8 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	187a      	adds	r2, r7, r1
 8005e6a:	215a      	movs	r1, #90	; 0x5a
 8005e6c:	8812      	ldrh	r2, [r2, #0]
 8005e6e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2220      	movs	r2, #32
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	d16e      	bne.n	8005f5c <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005e82:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e86:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e88:	2301      	movs	r3, #1
 8005e8a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e8e:	f383 8810 	msr	PRIMASK, r3
}
 8005e92:	46c0      	nop			; (mov r8, r8)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	499a      	ldr	r1, [pc, #616]	; (8006108 <HAL_UART_IRQHandler+0x5ac>)
 8005ea0:	400a      	ands	r2, r1
 8005ea2:	601a      	str	r2, [r3, #0]
 8005ea4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ea6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eaa:	f383 8810 	msr	PRIMASK, r3
}
 8005eae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005eb0:	f3ef 8310 	mrs	r3, PRIMASK
 8005eb4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005eb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb8:	677b      	str	r3, [r7, #116]	; 0x74
 8005eba:	2301      	movs	r3, #1
 8005ebc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ebe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ec0:	f383 8810 	msr	PRIMASK, r3
}
 8005ec4:	46c0      	nop			; (mov r8, r8)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	689a      	ldr	r2, [r3, #8]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	438a      	bics	r2, r1
 8005ed4:	609a      	str	r2, [r3, #8]
 8005ed6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ed8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005eda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005edc:	f383 8810 	msr	PRIMASK, r3
}
 8005ee0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ee2:	f3ef 8310 	mrs	r3, PRIMASK
 8005ee6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005ee8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005eea:	673b      	str	r3, [r7, #112]	; 0x70
 8005eec:	2301      	movs	r3, #1
 8005eee:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ef0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ef2:	f383 8810 	msr	PRIMASK, r3
}
 8005ef6:	46c0      	nop			; (mov r8, r8)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689a      	ldr	r2, [r3, #8]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2140      	movs	r1, #64	; 0x40
 8005f04:	438a      	bics	r2, r1
 8005f06:	609a      	str	r2, [r3, #8]
 8005f08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f0a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f0e:	f383 8810 	msr	PRIMASK, r3
}
 8005f12:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2220      	movs	r2, #32
 8005f18:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f20:	f3ef 8310 	mrs	r3, PRIMASK
 8005f24:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8005f26:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f28:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005f30:	f383 8810 	msr	PRIMASK, r3
}
 8005f34:	46c0      	nop			; (mov r8, r8)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2110      	movs	r1, #16
 8005f42:	438a      	bics	r2, r1
 8005f44:	601a      	str	r2, [r3, #0]
 8005f46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f48:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005f4c:	f383 8810 	msr	PRIMASK, r3
}
 8005f50:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f56:	0018      	movs	r0, r3
 8005f58:	f7fd fa96 	bl	8003488 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2258      	movs	r2, #88	; 0x58
 8005f60:	5a9a      	ldrh	r2, [r3, r2]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	215a      	movs	r1, #90	; 0x5a
 8005f66:	5a5b      	ldrh	r3, [r3, r1]
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	0011      	movs	r1, r2
 8005f72:	0018      	movs	r0, r3
 8005f74:	f000 f8dc 	bl	8006130 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f78:	e0be      	b.n	80060f8 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2258      	movs	r2, #88	; 0x58
 8005f7e:	5a99      	ldrh	r1, [r3, r2]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	225a      	movs	r2, #90	; 0x5a
 8005f84:	5a9b      	ldrh	r3, [r3, r2]
 8005f86:	b29a      	uxth	r2, r3
 8005f88:	208e      	movs	r0, #142	; 0x8e
 8005f8a:	183b      	adds	r3, r7, r0
 8005f8c:	1a8a      	subs	r2, r1, r2
 8005f8e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	225a      	movs	r2, #90	; 0x5a
 8005f94:	5a9b      	ldrh	r3, [r3, r2]
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d100      	bne.n	8005f9e <HAL_UART_IRQHandler+0x442>
 8005f9c:	e0ae      	b.n	80060fc <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 8005f9e:	183b      	adds	r3, r7, r0
 8005fa0:	881b      	ldrh	r3, [r3, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d100      	bne.n	8005fa8 <HAL_UART_IRQHandler+0x44c>
 8005fa6:	e0a9      	b.n	80060fc <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fa8:	f3ef 8310 	mrs	r3, PRIMASK
 8005fac:	60fb      	str	r3, [r7, #12]
  return(result);
 8005fae:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fb0:	2488      	movs	r4, #136	; 0x88
 8005fb2:	193a      	adds	r2, r7, r4
 8005fb4:	6013      	str	r3, [r2, #0]
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	f383 8810 	msr	PRIMASK, r3
}
 8005fc0:	46c0      	nop			; (mov r8, r8)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	494f      	ldr	r1, [pc, #316]	; (800610c <HAL_UART_IRQHandler+0x5b0>)
 8005fce:	400a      	ands	r2, r1
 8005fd0:	601a      	str	r2, [r3, #0]
 8005fd2:	193b      	adds	r3, r7, r4
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	f383 8810 	msr	PRIMASK, r3
}
 8005fde:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fe0:	f3ef 8310 	mrs	r3, PRIMASK
 8005fe4:	61bb      	str	r3, [r7, #24]
  return(result);
 8005fe6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fe8:	2484      	movs	r4, #132	; 0x84
 8005fea:	193a      	adds	r2, r7, r4
 8005fec:	6013      	str	r3, [r2, #0]
 8005fee:	2301      	movs	r3, #1
 8005ff0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	f383 8810 	msr	PRIMASK, r3
}
 8005ff8:	46c0      	nop			; (mov r8, r8)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	689a      	ldr	r2, [r3, #8]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2101      	movs	r1, #1
 8006006:	438a      	bics	r2, r1
 8006008:	609a      	str	r2, [r3, #8]
 800600a:	193b      	adds	r3, r7, r4
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	f383 8810 	msr	PRIMASK, r3
}
 8006016:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2220      	movs	r2, #32
 800601c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800602a:	f3ef 8310 	mrs	r3, PRIMASK
 800602e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006030:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006032:	2480      	movs	r4, #128	; 0x80
 8006034:	193a      	adds	r2, r7, r4
 8006036:	6013      	str	r3, [r2, #0]
 8006038:	2301      	movs	r3, #1
 800603a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800603c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800603e:	f383 8810 	msr	PRIMASK, r3
}
 8006042:	46c0      	nop			; (mov r8, r8)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2110      	movs	r1, #16
 8006050:	438a      	bics	r2, r1
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	193b      	adds	r3, r7, r4
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800605a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800605c:	f383 8810 	msr	PRIMASK, r3
}
 8006060:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006062:	183b      	adds	r3, r7, r0
 8006064:	881a      	ldrh	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	0011      	movs	r1, r2
 800606a:	0018      	movs	r0, r3
 800606c:	f000 f860 	bl	8006130 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006070:	e044      	b.n	80060fc <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006072:	23a4      	movs	r3, #164	; 0xa4
 8006074:	18fb      	adds	r3, r7, r3
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	2380      	movs	r3, #128	; 0x80
 800607a:	035b      	lsls	r3, r3, #13
 800607c:	4013      	ands	r3, r2
 800607e:	d010      	beq.n	80060a2 <HAL_UART_IRQHandler+0x546>
 8006080:	239c      	movs	r3, #156	; 0x9c
 8006082:	18fb      	adds	r3, r7, r3
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	2380      	movs	r3, #128	; 0x80
 8006088:	03db      	lsls	r3, r3, #15
 800608a:	4013      	ands	r3, r2
 800608c:	d009      	beq.n	80060a2 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2280      	movs	r2, #128	; 0x80
 8006094:	0352      	lsls	r2, r2, #13
 8006096:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	0018      	movs	r0, r3
 800609c:	f000 fd58 	bl	8006b50 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80060a0:	e02f      	b.n	8006102 <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80060a2:	23a4      	movs	r3, #164	; 0xa4
 80060a4:	18fb      	adds	r3, r7, r3
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2280      	movs	r2, #128	; 0x80
 80060aa:	4013      	ands	r3, r2
 80060ac:	d00f      	beq.n	80060ce <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80060ae:	23a0      	movs	r3, #160	; 0xa0
 80060b0:	18fb      	adds	r3, r7, r3
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2280      	movs	r2, #128	; 0x80
 80060b6:	4013      	ands	r3, r2
 80060b8:	d009      	beq.n	80060ce <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d01e      	beq.n	8006100 <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060c6:	687a      	ldr	r2, [r7, #4]
 80060c8:	0010      	movs	r0, r2
 80060ca:	4798      	blx	r3
    }
    return;
 80060cc:	e018      	b.n	8006100 <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80060ce:	23a4      	movs	r3, #164	; 0xa4
 80060d0:	18fb      	adds	r3, r7, r3
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2240      	movs	r2, #64	; 0x40
 80060d6:	4013      	ands	r3, r2
 80060d8:	d013      	beq.n	8006102 <HAL_UART_IRQHandler+0x5a6>
 80060da:	23a0      	movs	r3, #160	; 0xa0
 80060dc:	18fb      	adds	r3, r7, r3
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2240      	movs	r2, #64	; 0x40
 80060e2:	4013      	ands	r3, r2
 80060e4:	d00d      	beq.n	8006102 <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	0018      	movs	r0, r3
 80060ea:	f000 fd06 	bl	8006afa <UART_EndTransmit_IT>
    return;
 80060ee:	e008      	b.n	8006102 <HAL_UART_IRQHandler+0x5a6>
      return;
 80060f0:	46c0      	nop			; (mov r8, r8)
 80060f2:	e006      	b.n	8006102 <HAL_UART_IRQHandler+0x5a6>
    return;
 80060f4:	46c0      	nop			; (mov r8, r8)
 80060f6:	e004      	b.n	8006102 <HAL_UART_IRQHandler+0x5a6>
      return;
 80060f8:	46c0      	nop			; (mov r8, r8)
 80060fa:	e002      	b.n	8006102 <HAL_UART_IRQHandler+0x5a6>
      return;
 80060fc:	46c0      	nop			; (mov r8, r8)
 80060fe:	e000      	b.n	8006102 <HAL_UART_IRQHandler+0x5a6>
    return;
 8006100:	46c0      	nop			; (mov r8, r8)
  }

}
 8006102:	46bd      	mov	sp, r7
 8006104:	b02b      	add	sp, #172	; 0xac
 8006106:	bd90      	pop	{r4, r7, pc}
 8006108:	fffffeff 	.word	0xfffffeff
 800610c:	fffffedf 	.word	0xfffffedf

08006110 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006118:	46c0      	nop			; (mov r8, r8)
 800611a:	46bd      	mov	sp, r7
 800611c:	b002      	add	sp, #8
 800611e:	bd80      	pop	{r7, pc}

08006120 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006128:	46c0      	nop			; (mov r8, r8)
 800612a:	46bd      	mov	sp, r7
 800612c:	b002      	add	sp, #8
 800612e:	bd80      	pop	{r7, pc}

08006130 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	000a      	movs	r2, r1
 800613a:	1cbb      	adds	r3, r7, #2
 800613c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800613e:	46c0      	nop			; (mov r8, r8)
 8006140:	46bd      	mov	sp, r7
 8006142:	b002      	add	sp, #8
 8006144:	bd80      	pop	{r7, pc}
	...

08006148 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006148:	b5b0      	push	{r4, r5, r7, lr}
 800614a:	b08e      	sub	sp, #56	; 0x38
 800614c:	af00      	add	r7, sp, #0
 800614e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006150:	231a      	movs	r3, #26
 8006152:	2218      	movs	r2, #24
 8006154:	189b      	adds	r3, r3, r2
 8006156:	19db      	adds	r3, r3, r7
 8006158:	2200      	movs	r2, #0
 800615a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	689a      	ldr	r2, [r3, #8]
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	691b      	ldr	r3, [r3, #16]
 8006164:	431a      	orrs	r2, r3
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	431a      	orrs	r2, r3
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	4313      	orrs	r3, r2
 8006172:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4ac3      	ldr	r2, [pc, #780]	; (8006488 <UART_SetConfig+0x340>)
 800617c:	4013      	ands	r3, r2
 800617e:	0019      	movs	r1, r3
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006186:	430a      	orrs	r2, r1
 8006188:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	4abe      	ldr	r2, [pc, #760]	; (800648c <UART_SetConfig+0x344>)
 8006192:	4013      	ands	r3, r2
 8006194:	0019      	movs	r1, r3
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	68da      	ldr	r2, [r3, #12]
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	430a      	orrs	r2, r1
 80061a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	699b      	ldr	r3, [r3, #24]
 80061a6:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4ab8      	ldr	r2, [pc, #736]	; (8006490 <UART_SetConfig+0x348>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d004      	beq.n	80061bc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	6a1b      	ldr	r3, [r3, #32]
 80061b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061b8:	4313      	orrs	r3, r2
 80061ba:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	4ab4      	ldr	r2, [pc, #720]	; (8006494 <UART_SetConfig+0x34c>)
 80061c4:	4013      	ands	r3, r2
 80061c6:	0019      	movs	r1, r3
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061ce:	430a      	orrs	r2, r1
 80061d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061d2:	69fb      	ldr	r3, [r7, #28]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4ab0      	ldr	r2, [pc, #704]	; (8006498 <UART_SetConfig+0x350>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d131      	bne.n	8006240 <UART_SetConfig+0xf8>
 80061dc:	4baf      	ldr	r3, [pc, #700]	; (800649c <UART_SetConfig+0x354>)
 80061de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061e0:	2203      	movs	r2, #3
 80061e2:	4013      	ands	r3, r2
 80061e4:	2b03      	cmp	r3, #3
 80061e6:	d01d      	beq.n	8006224 <UART_SetConfig+0xdc>
 80061e8:	d823      	bhi.n	8006232 <UART_SetConfig+0xea>
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d00c      	beq.n	8006208 <UART_SetConfig+0xc0>
 80061ee:	d820      	bhi.n	8006232 <UART_SetConfig+0xea>
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d002      	beq.n	80061fa <UART_SetConfig+0xb2>
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d00e      	beq.n	8006216 <UART_SetConfig+0xce>
 80061f8:	e01b      	b.n	8006232 <UART_SetConfig+0xea>
 80061fa:	231b      	movs	r3, #27
 80061fc:	2218      	movs	r2, #24
 80061fe:	189b      	adds	r3, r3, r2
 8006200:	19db      	adds	r3, r3, r7
 8006202:	2201      	movs	r2, #1
 8006204:	701a      	strb	r2, [r3, #0]
 8006206:	e0b4      	b.n	8006372 <UART_SetConfig+0x22a>
 8006208:	231b      	movs	r3, #27
 800620a:	2218      	movs	r2, #24
 800620c:	189b      	adds	r3, r3, r2
 800620e:	19db      	adds	r3, r3, r7
 8006210:	2202      	movs	r2, #2
 8006212:	701a      	strb	r2, [r3, #0]
 8006214:	e0ad      	b.n	8006372 <UART_SetConfig+0x22a>
 8006216:	231b      	movs	r3, #27
 8006218:	2218      	movs	r2, #24
 800621a:	189b      	adds	r3, r3, r2
 800621c:	19db      	adds	r3, r3, r7
 800621e:	2204      	movs	r2, #4
 8006220:	701a      	strb	r2, [r3, #0]
 8006222:	e0a6      	b.n	8006372 <UART_SetConfig+0x22a>
 8006224:	231b      	movs	r3, #27
 8006226:	2218      	movs	r2, #24
 8006228:	189b      	adds	r3, r3, r2
 800622a:	19db      	adds	r3, r3, r7
 800622c:	2208      	movs	r2, #8
 800622e:	701a      	strb	r2, [r3, #0]
 8006230:	e09f      	b.n	8006372 <UART_SetConfig+0x22a>
 8006232:	231b      	movs	r3, #27
 8006234:	2218      	movs	r2, #24
 8006236:	189b      	adds	r3, r3, r2
 8006238:	19db      	adds	r3, r3, r7
 800623a:	2210      	movs	r2, #16
 800623c:	701a      	strb	r2, [r3, #0]
 800623e:	e098      	b.n	8006372 <UART_SetConfig+0x22a>
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a96      	ldr	r2, [pc, #600]	; (80064a0 <UART_SetConfig+0x358>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d131      	bne.n	80062ae <UART_SetConfig+0x166>
 800624a:	4b94      	ldr	r3, [pc, #592]	; (800649c <UART_SetConfig+0x354>)
 800624c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800624e:	220c      	movs	r2, #12
 8006250:	4013      	ands	r3, r2
 8006252:	2b0c      	cmp	r3, #12
 8006254:	d01d      	beq.n	8006292 <UART_SetConfig+0x14a>
 8006256:	d823      	bhi.n	80062a0 <UART_SetConfig+0x158>
 8006258:	2b08      	cmp	r3, #8
 800625a:	d00c      	beq.n	8006276 <UART_SetConfig+0x12e>
 800625c:	d820      	bhi.n	80062a0 <UART_SetConfig+0x158>
 800625e:	2b00      	cmp	r3, #0
 8006260:	d002      	beq.n	8006268 <UART_SetConfig+0x120>
 8006262:	2b04      	cmp	r3, #4
 8006264:	d00e      	beq.n	8006284 <UART_SetConfig+0x13c>
 8006266:	e01b      	b.n	80062a0 <UART_SetConfig+0x158>
 8006268:	231b      	movs	r3, #27
 800626a:	2218      	movs	r2, #24
 800626c:	189b      	adds	r3, r3, r2
 800626e:	19db      	adds	r3, r3, r7
 8006270:	2200      	movs	r2, #0
 8006272:	701a      	strb	r2, [r3, #0]
 8006274:	e07d      	b.n	8006372 <UART_SetConfig+0x22a>
 8006276:	231b      	movs	r3, #27
 8006278:	2218      	movs	r2, #24
 800627a:	189b      	adds	r3, r3, r2
 800627c:	19db      	adds	r3, r3, r7
 800627e:	2202      	movs	r2, #2
 8006280:	701a      	strb	r2, [r3, #0]
 8006282:	e076      	b.n	8006372 <UART_SetConfig+0x22a>
 8006284:	231b      	movs	r3, #27
 8006286:	2218      	movs	r2, #24
 8006288:	189b      	adds	r3, r3, r2
 800628a:	19db      	adds	r3, r3, r7
 800628c:	2204      	movs	r2, #4
 800628e:	701a      	strb	r2, [r3, #0]
 8006290:	e06f      	b.n	8006372 <UART_SetConfig+0x22a>
 8006292:	231b      	movs	r3, #27
 8006294:	2218      	movs	r2, #24
 8006296:	189b      	adds	r3, r3, r2
 8006298:	19db      	adds	r3, r3, r7
 800629a:	2208      	movs	r2, #8
 800629c:	701a      	strb	r2, [r3, #0]
 800629e:	e068      	b.n	8006372 <UART_SetConfig+0x22a>
 80062a0:	231b      	movs	r3, #27
 80062a2:	2218      	movs	r2, #24
 80062a4:	189b      	adds	r3, r3, r2
 80062a6:	19db      	adds	r3, r3, r7
 80062a8:	2210      	movs	r2, #16
 80062aa:	701a      	strb	r2, [r3, #0]
 80062ac:	e061      	b.n	8006372 <UART_SetConfig+0x22a>
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a7c      	ldr	r2, [pc, #496]	; (80064a4 <UART_SetConfig+0x35c>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d106      	bne.n	80062c6 <UART_SetConfig+0x17e>
 80062b8:	231b      	movs	r3, #27
 80062ba:	2218      	movs	r2, #24
 80062bc:	189b      	adds	r3, r3, r2
 80062be:	19db      	adds	r3, r3, r7
 80062c0:	2200      	movs	r2, #0
 80062c2:	701a      	strb	r2, [r3, #0]
 80062c4:	e055      	b.n	8006372 <UART_SetConfig+0x22a>
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a77      	ldr	r2, [pc, #476]	; (80064a8 <UART_SetConfig+0x360>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d106      	bne.n	80062de <UART_SetConfig+0x196>
 80062d0:	231b      	movs	r3, #27
 80062d2:	2218      	movs	r2, #24
 80062d4:	189b      	adds	r3, r3, r2
 80062d6:	19db      	adds	r3, r3, r7
 80062d8:	2200      	movs	r2, #0
 80062da:	701a      	strb	r2, [r3, #0]
 80062dc:	e049      	b.n	8006372 <UART_SetConfig+0x22a>
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a6b      	ldr	r2, [pc, #428]	; (8006490 <UART_SetConfig+0x348>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d13e      	bne.n	8006366 <UART_SetConfig+0x21e>
 80062e8:	4b6c      	ldr	r3, [pc, #432]	; (800649c <UART_SetConfig+0x354>)
 80062ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062ec:	23c0      	movs	r3, #192	; 0xc0
 80062ee:	011b      	lsls	r3, r3, #4
 80062f0:	4013      	ands	r3, r2
 80062f2:	22c0      	movs	r2, #192	; 0xc0
 80062f4:	0112      	lsls	r2, r2, #4
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d027      	beq.n	800634a <UART_SetConfig+0x202>
 80062fa:	22c0      	movs	r2, #192	; 0xc0
 80062fc:	0112      	lsls	r2, r2, #4
 80062fe:	4293      	cmp	r3, r2
 8006300:	d82a      	bhi.n	8006358 <UART_SetConfig+0x210>
 8006302:	2280      	movs	r2, #128	; 0x80
 8006304:	0112      	lsls	r2, r2, #4
 8006306:	4293      	cmp	r3, r2
 8006308:	d011      	beq.n	800632e <UART_SetConfig+0x1e6>
 800630a:	2280      	movs	r2, #128	; 0x80
 800630c:	0112      	lsls	r2, r2, #4
 800630e:	4293      	cmp	r3, r2
 8006310:	d822      	bhi.n	8006358 <UART_SetConfig+0x210>
 8006312:	2b00      	cmp	r3, #0
 8006314:	d004      	beq.n	8006320 <UART_SetConfig+0x1d8>
 8006316:	2280      	movs	r2, #128	; 0x80
 8006318:	00d2      	lsls	r2, r2, #3
 800631a:	4293      	cmp	r3, r2
 800631c:	d00e      	beq.n	800633c <UART_SetConfig+0x1f4>
 800631e:	e01b      	b.n	8006358 <UART_SetConfig+0x210>
 8006320:	231b      	movs	r3, #27
 8006322:	2218      	movs	r2, #24
 8006324:	189b      	adds	r3, r3, r2
 8006326:	19db      	adds	r3, r3, r7
 8006328:	2200      	movs	r2, #0
 800632a:	701a      	strb	r2, [r3, #0]
 800632c:	e021      	b.n	8006372 <UART_SetConfig+0x22a>
 800632e:	231b      	movs	r3, #27
 8006330:	2218      	movs	r2, #24
 8006332:	189b      	adds	r3, r3, r2
 8006334:	19db      	adds	r3, r3, r7
 8006336:	2202      	movs	r2, #2
 8006338:	701a      	strb	r2, [r3, #0]
 800633a:	e01a      	b.n	8006372 <UART_SetConfig+0x22a>
 800633c:	231b      	movs	r3, #27
 800633e:	2218      	movs	r2, #24
 8006340:	189b      	adds	r3, r3, r2
 8006342:	19db      	adds	r3, r3, r7
 8006344:	2204      	movs	r2, #4
 8006346:	701a      	strb	r2, [r3, #0]
 8006348:	e013      	b.n	8006372 <UART_SetConfig+0x22a>
 800634a:	231b      	movs	r3, #27
 800634c:	2218      	movs	r2, #24
 800634e:	189b      	adds	r3, r3, r2
 8006350:	19db      	adds	r3, r3, r7
 8006352:	2208      	movs	r2, #8
 8006354:	701a      	strb	r2, [r3, #0]
 8006356:	e00c      	b.n	8006372 <UART_SetConfig+0x22a>
 8006358:	231b      	movs	r3, #27
 800635a:	2218      	movs	r2, #24
 800635c:	189b      	adds	r3, r3, r2
 800635e:	19db      	adds	r3, r3, r7
 8006360:	2210      	movs	r2, #16
 8006362:	701a      	strb	r2, [r3, #0]
 8006364:	e005      	b.n	8006372 <UART_SetConfig+0x22a>
 8006366:	231b      	movs	r3, #27
 8006368:	2218      	movs	r2, #24
 800636a:	189b      	adds	r3, r3, r2
 800636c:	19db      	adds	r3, r3, r7
 800636e:	2210      	movs	r2, #16
 8006370:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a46      	ldr	r2, [pc, #280]	; (8006490 <UART_SetConfig+0x348>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d000      	beq.n	800637e <UART_SetConfig+0x236>
 800637c:	e09a      	b.n	80064b4 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800637e:	231b      	movs	r3, #27
 8006380:	2218      	movs	r2, #24
 8006382:	189b      	adds	r3, r3, r2
 8006384:	19db      	adds	r3, r3, r7
 8006386:	781b      	ldrb	r3, [r3, #0]
 8006388:	2b08      	cmp	r3, #8
 800638a:	d01d      	beq.n	80063c8 <UART_SetConfig+0x280>
 800638c:	dc20      	bgt.n	80063d0 <UART_SetConfig+0x288>
 800638e:	2b04      	cmp	r3, #4
 8006390:	d015      	beq.n	80063be <UART_SetConfig+0x276>
 8006392:	dc1d      	bgt.n	80063d0 <UART_SetConfig+0x288>
 8006394:	2b00      	cmp	r3, #0
 8006396:	d002      	beq.n	800639e <UART_SetConfig+0x256>
 8006398:	2b02      	cmp	r3, #2
 800639a:	d005      	beq.n	80063a8 <UART_SetConfig+0x260>
 800639c:	e018      	b.n	80063d0 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800639e:	f7fe fd5b 	bl	8004e58 <HAL_RCC_GetPCLK1Freq>
 80063a2:	0003      	movs	r3, r0
 80063a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063a6:	e01c      	b.n	80063e2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063a8:	4b3c      	ldr	r3, [pc, #240]	; (800649c <UART_SetConfig+0x354>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2210      	movs	r2, #16
 80063ae:	4013      	ands	r3, r2
 80063b0:	d002      	beq.n	80063b8 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80063b2:	4b3e      	ldr	r3, [pc, #248]	; (80064ac <UART_SetConfig+0x364>)
 80063b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80063b6:	e014      	b.n	80063e2 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80063b8:	4b3d      	ldr	r3, [pc, #244]	; (80064b0 <UART_SetConfig+0x368>)
 80063ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063bc:	e011      	b.n	80063e2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063be:	f7fe fc9b 	bl	8004cf8 <HAL_RCC_GetSysClockFreq>
 80063c2:	0003      	movs	r3, r0
 80063c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063c6:	e00c      	b.n	80063e2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063c8:	2380      	movs	r3, #128	; 0x80
 80063ca:	021b      	lsls	r3, r3, #8
 80063cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063ce:	e008      	b.n	80063e2 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80063d0:	2300      	movs	r3, #0
 80063d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80063d4:	231a      	movs	r3, #26
 80063d6:	2218      	movs	r2, #24
 80063d8:	189b      	adds	r3, r3, r2
 80063da:	19db      	adds	r3, r3, r7
 80063dc:	2201      	movs	r2, #1
 80063de:	701a      	strb	r2, [r3, #0]
        break;
 80063e0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80063e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d100      	bne.n	80063ea <UART_SetConfig+0x2a2>
 80063e8:	e134      	b.n	8006654 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	685a      	ldr	r2, [r3, #4]
 80063ee:	0013      	movs	r3, r2
 80063f0:	005b      	lsls	r3, r3, #1
 80063f2:	189b      	adds	r3, r3, r2
 80063f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d305      	bcc.n	8006406 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006400:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006402:	429a      	cmp	r2, r3
 8006404:	d906      	bls.n	8006414 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006406:	231a      	movs	r3, #26
 8006408:	2218      	movs	r2, #24
 800640a:	189b      	adds	r3, r3, r2
 800640c:	19db      	adds	r3, r3, r7
 800640e:	2201      	movs	r2, #1
 8006410:	701a      	strb	r2, [r3, #0]
 8006412:	e11f      	b.n	8006654 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006416:	613b      	str	r3, [r7, #16]
 8006418:	2300      	movs	r3, #0
 800641a:	617b      	str	r3, [r7, #20]
 800641c:	6939      	ldr	r1, [r7, #16]
 800641e:	697a      	ldr	r2, [r7, #20]
 8006420:	000b      	movs	r3, r1
 8006422:	0e1b      	lsrs	r3, r3, #24
 8006424:	0010      	movs	r0, r2
 8006426:	0205      	lsls	r5, r0, #8
 8006428:	431d      	orrs	r5, r3
 800642a:	000b      	movs	r3, r1
 800642c:	021c      	lsls	r4, r3, #8
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	085b      	lsrs	r3, r3, #1
 8006434:	60bb      	str	r3, [r7, #8]
 8006436:	2300      	movs	r3, #0
 8006438:	60fb      	str	r3, [r7, #12]
 800643a:	68b8      	ldr	r0, [r7, #8]
 800643c:	68f9      	ldr	r1, [r7, #12]
 800643e:	1900      	adds	r0, r0, r4
 8006440:	4169      	adcs	r1, r5
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	603b      	str	r3, [r7, #0]
 8006448:	2300      	movs	r3, #0
 800644a:	607b      	str	r3, [r7, #4]
 800644c:	683a      	ldr	r2, [r7, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f7f9 ffe2 	bl	8000418 <__aeabi_uldivmod>
 8006454:	0002      	movs	r2, r0
 8006456:	000b      	movs	r3, r1
 8006458:	0013      	movs	r3, r2
 800645a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800645c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800645e:	23c0      	movs	r3, #192	; 0xc0
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	429a      	cmp	r2, r3
 8006464:	d309      	bcc.n	800647a <UART_SetConfig+0x332>
 8006466:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006468:	2380      	movs	r3, #128	; 0x80
 800646a:	035b      	lsls	r3, r3, #13
 800646c:	429a      	cmp	r2, r3
 800646e:	d204      	bcs.n	800647a <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006476:	60da      	str	r2, [r3, #12]
 8006478:	e0ec      	b.n	8006654 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 800647a:	231a      	movs	r3, #26
 800647c:	2218      	movs	r2, #24
 800647e:	189b      	adds	r3, r3, r2
 8006480:	19db      	adds	r3, r3, r7
 8006482:	2201      	movs	r2, #1
 8006484:	701a      	strb	r2, [r3, #0]
 8006486:	e0e5      	b.n	8006654 <UART_SetConfig+0x50c>
 8006488:	efff69f3 	.word	0xefff69f3
 800648c:	ffffcfff 	.word	0xffffcfff
 8006490:	40004800 	.word	0x40004800
 8006494:	fffff4ff 	.word	0xfffff4ff
 8006498:	40013800 	.word	0x40013800
 800649c:	40021000 	.word	0x40021000
 80064a0:	40004400 	.word	0x40004400
 80064a4:	40004c00 	.word	0x40004c00
 80064a8:	40005000 	.word	0x40005000
 80064ac:	003d0900 	.word	0x003d0900
 80064b0:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	69da      	ldr	r2, [r3, #28]
 80064b8:	2380      	movs	r3, #128	; 0x80
 80064ba:	021b      	lsls	r3, r3, #8
 80064bc:	429a      	cmp	r2, r3
 80064be:	d000      	beq.n	80064c2 <UART_SetConfig+0x37a>
 80064c0:	e071      	b.n	80065a6 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 80064c2:	231b      	movs	r3, #27
 80064c4:	2218      	movs	r2, #24
 80064c6:	189b      	adds	r3, r3, r2
 80064c8:	19db      	adds	r3, r3, r7
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	2b08      	cmp	r3, #8
 80064ce:	d822      	bhi.n	8006516 <UART_SetConfig+0x3ce>
 80064d0:	009a      	lsls	r2, r3, #2
 80064d2:	4b68      	ldr	r3, [pc, #416]	; (8006674 <UART_SetConfig+0x52c>)
 80064d4:	18d3      	adds	r3, r2, r3
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064da:	f7fe fcbd 	bl	8004e58 <HAL_RCC_GetPCLK1Freq>
 80064de:	0003      	movs	r3, r0
 80064e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80064e2:	e021      	b.n	8006528 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064e4:	f7fe fcce 	bl	8004e84 <HAL_RCC_GetPCLK2Freq>
 80064e8:	0003      	movs	r3, r0
 80064ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80064ec:	e01c      	b.n	8006528 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064ee:	4b62      	ldr	r3, [pc, #392]	; (8006678 <UART_SetConfig+0x530>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2210      	movs	r2, #16
 80064f4:	4013      	ands	r3, r2
 80064f6:	d002      	beq.n	80064fe <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80064f8:	4b60      	ldr	r3, [pc, #384]	; (800667c <UART_SetConfig+0x534>)
 80064fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80064fc:	e014      	b.n	8006528 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80064fe:	4b60      	ldr	r3, [pc, #384]	; (8006680 <UART_SetConfig+0x538>)
 8006500:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006502:	e011      	b.n	8006528 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006504:	f7fe fbf8 	bl	8004cf8 <HAL_RCC_GetSysClockFreq>
 8006508:	0003      	movs	r3, r0
 800650a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800650c:	e00c      	b.n	8006528 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800650e:	2380      	movs	r3, #128	; 0x80
 8006510:	021b      	lsls	r3, r3, #8
 8006512:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006514:	e008      	b.n	8006528 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006516:	2300      	movs	r3, #0
 8006518:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800651a:	231a      	movs	r3, #26
 800651c:	2218      	movs	r2, #24
 800651e:	189b      	adds	r3, r3, r2
 8006520:	19db      	adds	r3, r3, r7
 8006522:	2201      	movs	r2, #1
 8006524:	701a      	strb	r2, [r3, #0]
        break;
 8006526:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652a:	2b00      	cmp	r3, #0
 800652c:	d100      	bne.n	8006530 <UART_SetConfig+0x3e8>
 800652e:	e091      	b.n	8006654 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006532:	005a      	lsls	r2, r3, #1
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	085b      	lsrs	r3, r3, #1
 800653a:	18d2      	adds	r2, r2, r3
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	0019      	movs	r1, r3
 8006542:	0010      	movs	r0, r2
 8006544:	f7f9 fdf2 	bl	800012c <__udivsi3>
 8006548:	0003      	movs	r3, r0
 800654a:	b29b      	uxth	r3, r3
 800654c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800654e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006550:	2b0f      	cmp	r3, #15
 8006552:	d921      	bls.n	8006598 <UART_SetConfig+0x450>
 8006554:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006556:	2380      	movs	r3, #128	; 0x80
 8006558:	025b      	lsls	r3, r3, #9
 800655a:	429a      	cmp	r2, r3
 800655c:	d21c      	bcs.n	8006598 <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800655e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006560:	b29a      	uxth	r2, r3
 8006562:	200e      	movs	r0, #14
 8006564:	2418      	movs	r4, #24
 8006566:	1903      	adds	r3, r0, r4
 8006568:	19db      	adds	r3, r3, r7
 800656a:	210f      	movs	r1, #15
 800656c:	438a      	bics	r2, r1
 800656e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006572:	085b      	lsrs	r3, r3, #1
 8006574:	b29b      	uxth	r3, r3
 8006576:	2207      	movs	r2, #7
 8006578:	4013      	ands	r3, r2
 800657a:	b299      	uxth	r1, r3
 800657c:	1903      	adds	r3, r0, r4
 800657e:	19db      	adds	r3, r3, r7
 8006580:	1902      	adds	r2, r0, r4
 8006582:	19d2      	adds	r2, r2, r7
 8006584:	8812      	ldrh	r2, [r2, #0]
 8006586:	430a      	orrs	r2, r1
 8006588:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	1902      	adds	r2, r0, r4
 8006590:	19d2      	adds	r2, r2, r7
 8006592:	8812      	ldrh	r2, [r2, #0]
 8006594:	60da      	str	r2, [r3, #12]
 8006596:	e05d      	b.n	8006654 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8006598:	231a      	movs	r3, #26
 800659a:	2218      	movs	r2, #24
 800659c:	189b      	adds	r3, r3, r2
 800659e:	19db      	adds	r3, r3, r7
 80065a0:	2201      	movs	r2, #1
 80065a2:	701a      	strb	r2, [r3, #0]
 80065a4:	e056      	b.n	8006654 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065a6:	231b      	movs	r3, #27
 80065a8:	2218      	movs	r2, #24
 80065aa:	189b      	adds	r3, r3, r2
 80065ac:	19db      	adds	r3, r3, r7
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	2b08      	cmp	r3, #8
 80065b2:	d822      	bhi.n	80065fa <UART_SetConfig+0x4b2>
 80065b4:	009a      	lsls	r2, r3, #2
 80065b6:	4b33      	ldr	r3, [pc, #204]	; (8006684 <UART_SetConfig+0x53c>)
 80065b8:	18d3      	adds	r3, r2, r3
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065be:	f7fe fc4b 	bl	8004e58 <HAL_RCC_GetPCLK1Freq>
 80065c2:	0003      	movs	r3, r0
 80065c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065c6:	e021      	b.n	800660c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065c8:	f7fe fc5c 	bl	8004e84 <HAL_RCC_GetPCLK2Freq>
 80065cc:	0003      	movs	r3, r0
 80065ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065d0:	e01c      	b.n	800660c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065d2:	4b29      	ldr	r3, [pc, #164]	; (8006678 <UART_SetConfig+0x530>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2210      	movs	r2, #16
 80065d8:	4013      	ands	r3, r2
 80065da:	d002      	beq.n	80065e2 <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80065dc:	4b27      	ldr	r3, [pc, #156]	; (800667c <UART_SetConfig+0x534>)
 80065de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80065e0:	e014      	b.n	800660c <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 80065e2:	4b27      	ldr	r3, [pc, #156]	; (8006680 <UART_SetConfig+0x538>)
 80065e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065e6:	e011      	b.n	800660c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065e8:	f7fe fb86 	bl	8004cf8 <HAL_RCC_GetSysClockFreq>
 80065ec:	0003      	movs	r3, r0
 80065ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065f0:	e00c      	b.n	800660c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065f2:	2380      	movs	r3, #128	; 0x80
 80065f4:	021b      	lsls	r3, r3, #8
 80065f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065f8:	e008      	b.n	800660c <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 80065fa:	2300      	movs	r3, #0
 80065fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80065fe:	231a      	movs	r3, #26
 8006600:	2218      	movs	r2, #24
 8006602:	189b      	adds	r3, r3, r2
 8006604:	19db      	adds	r3, r3, r7
 8006606:	2201      	movs	r2, #1
 8006608:	701a      	strb	r2, [r3, #0]
        break;
 800660a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800660c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800660e:	2b00      	cmp	r3, #0
 8006610:	d020      	beq.n	8006654 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	085a      	lsrs	r2, r3, #1
 8006618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800661a:	18d2      	adds	r2, r2, r3
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	0019      	movs	r1, r3
 8006622:	0010      	movs	r0, r2
 8006624:	f7f9 fd82 	bl	800012c <__udivsi3>
 8006628:	0003      	movs	r3, r0
 800662a:	b29b      	uxth	r3, r3
 800662c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800662e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006630:	2b0f      	cmp	r3, #15
 8006632:	d909      	bls.n	8006648 <UART_SetConfig+0x500>
 8006634:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006636:	2380      	movs	r3, #128	; 0x80
 8006638:	025b      	lsls	r3, r3, #9
 800663a:	429a      	cmp	r2, r3
 800663c:	d204      	bcs.n	8006648 <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 800663e:	69fb      	ldr	r3, [r7, #28]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006644:	60da      	str	r2, [r3, #12]
 8006646:	e005      	b.n	8006654 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8006648:	231a      	movs	r3, #26
 800664a:	2218      	movs	r2, #24
 800664c:	189b      	adds	r3, r3, r2
 800664e:	19db      	adds	r3, r3, r7
 8006650:	2201      	movs	r2, #1
 8006652:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	2200      	movs	r2, #0
 8006658:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	2200      	movs	r2, #0
 800665e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006660:	231a      	movs	r3, #26
 8006662:	2218      	movs	r2, #24
 8006664:	189b      	adds	r3, r3, r2
 8006666:	19db      	adds	r3, r3, r7
 8006668:	781b      	ldrb	r3, [r3, #0]
}
 800666a:	0018      	movs	r0, r3
 800666c:	46bd      	mov	sp, r7
 800666e:	b00e      	add	sp, #56	; 0x38
 8006670:	bdb0      	pop	{r4, r5, r7, pc}
 8006672:	46c0      	nop			; (mov r8, r8)
 8006674:	08009fa8 	.word	0x08009fa8
 8006678:	40021000 	.word	0x40021000
 800667c:	003d0900 	.word	0x003d0900
 8006680:	00f42400 	.word	0x00f42400
 8006684:	08009fcc 	.word	0x08009fcc

08006688 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006694:	2201      	movs	r2, #1
 8006696:	4013      	ands	r3, r2
 8006698:	d00b      	beq.n	80066b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	4a4a      	ldr	r2, [pc, #296]	; (80067cc <UART_AdvFeatureConfig+0x144>)
 80066a2:	4013      	ands	r3, r2
 80066a4:	0019      	movs	r1, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b6:	2202      	movs	r2, #2
 80066b8:	4013      	ands	r3, r2
 80066ba:	d00b      	beq.n	80066d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	4a43      	ldr	r2, [pc, #268]	; (80067d0 <UART_AdvFeatureConfig+0x148>)
 80066c4:	4013      	ands	r3, r2
 80066c6:	0019      	movs	r1, r3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	430a      	orrs	r2, r1
 80066d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d8:	2204      	movs	r2, #4
 80066da:	4013      	ands	r3, r2
 80066dc:	d00b      	beq.n	80066f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	4a3b      	ldr	r2, [pc, #236]	; (80067d4 <UART_AdvFeatureConfig+0x14c>)
 80066e6:	4013      	ands	r3, r2
 80066e8:	0019      	movs	r1, r3
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fa:	2208      	movs	r2, #8
 80066fc:	4013      	ands	r3, r2
 80066fe:	d00b      	beq.n	8006718 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	4a34      	ldr	r2, [pc, #208]	; (80067d8 <UART_AdvFeatureConfig+0x150>)
 8006708:	4013      	ands	r3, r2
 800670a:	0019      	movs	r1, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	430a      	orrs	r2, r1
 8006716:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800671c:	2210      	movs	r2, #16
 800671e:	4013      	ands	r3, r2
 8006720:	d00b      	beq.n	800673a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	4a2c      	ldr	r2, [pc, #176]	; (80067dc <UART_AdvFeatureConfig+0x154>)
 800672a:	4013      	ands	r3, r2
 800672c:	0019      	movs	r1, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	430a      	orrs	r2, r1
 8006738:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673e:	2220      	movs	r2, #32
 8006740:	4013      	ands	r3, r2
 8006742:	d00b      	beq.n	800675c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	4a25      	ldr	r2, [pc, #148]	; (80067e0 <UART_AdvFeatureConfig+0x158>)
 800674c:	4013      	ands	r3, r2
 800674e:	0019      	movs	r1, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	430a      	orrs	r2, r1
 800675a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006760:	2240      	movs	r2, #64	; 0x40
 8006762:	4013      	ands	r3, r2
 8006764:	d01d      	beq.n	80067a2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	4a1d      	ldr	r2, [pc, #116]	; (80067e4 <UART_AdvFeatureConfig+0x15c>)
 800676e:	4013      	ands	r3, r2
 8006770:	0019      	movs	r1, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	430a      	orrs	r2, r1
 800677c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006782:	2380      	movs	r3, #128	; 0x80
 8006784:	035b      	lsls	r3, r3, #13
 8006786:	429a      	cmp	r2, r3
 8006788:	d10b      	bne.n	80067a2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	4a15      	ldr	r2, [pc, #84]	; (80067e8 <UART_AdvFeatureConfig+0x160>)
 8006792:	4013      	ands	r3, r2
 8006794:	0019      	movs	r1, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	430a      	orrs	r2, r1
 80067a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a6:	2280      	movs	r2, #128	; 0x80
 80067a8:	4013      	ands	r3, r2
 80067aa:	d00b      	beq.n	80067c4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	4a0e      	ldr	r2, [pc, #56]	; (80067ec <UART_AdvFeatureConfig+0x164>)
 80067b4:	4013      	ands	r3, r2
 80067b6:	0019      	movs	r1, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	430a      	orrs	r2, r1
 80067c2:	605a      	str	r2, [r3, #4]
  }
}
 80067c4:	46c0      	nop			; (mov r8, r8)
 80067c6:	46bd      	mov	sp, r7
 80067c8:	b002      	add	sp, #8
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	fffdffff 	.word	0xfffdffff
 80067d0:	fffeffff 	.word	0xfffeffff
 80067d4:	fffbffff 	.word	0xfffbffff
 80067d8:	ffff7fff 	.word	0xffff7fff
 80067dc:	ffffefff 	.word	0xffffefff
 80067e0:	ffffdfff 	.word	0xffffdfff
 80067e4:	ffefffff 	.word	0xffefffff
 80067e8:	ff9fffff 	.word	0xff9fffff
 80067ec:	fff7ffff 	.word	0xfff7ffff

080067f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b086      	sub	sp, #24
 80067f4:	af02      	add	r7, sp, #8
 80067f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2280      	movs	r2, #128	; 0x80
 80067fc:	2100      	movs	r1, #0
 80067fe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006800:	f7fc fd36 	bl	8003270 <HAL_GetTick>
 8006804:	0003      	movs	r3, r0
 8006806:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	2208      	movs	r2, #8
 8006810:	4013      	ands	r3, r2
 8006812:	2b08      	cmp	r3, #8
 8006814:	d10c      	bne.n	8006830 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2280      	movs	r2, #128	; 0x80
 800681a:	0391      	lsls	r1, r2, #14
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	4a17      	ldr	r2, [pc, #92]	; (800687c <UART_CheckIdleState+0x8c>)
 8006820:	9200      	str	r2, [sp, #0]
 8006822:	2200      	movs	r2, #0
 8006824:	f000 f82c 	bl	8006880 <UART_WaitOnFlagUntilTimeout>
 8006828:	1e03      	subs	r3, r0, #0
 800682a:	d001      	beq.n	8006830 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800682c:	2303      	movs	r3, #3
 800682e:	e021      	b.n	8006874 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	2204      	movs	r2, #4
 8006838:	4013      	ands	r3, r2
 800683a:	2b04      	cmp	r3, #4
 800683c:	d10c      	bne.n	8006858 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2280      	movs	r2, #128	; 0x80
 8006842:	03d1      	lsls	r1, r2, #15
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	4a0d      	ldr	r2, [pc, #52]	; (800687c <UART_CheckIdleState+0x8c>)
 8006848:	9200      	str	r2, [sp, #0]
 800684a:	2200      	movs	r2, #0
 800684c:	f000 f818 	bl	8006880 <UART_WaitOnFlagUntilTimeout>
 8006850:	1e03      	subs	r3, r0, #0
 8006852:	d001      	beq.n	8006858 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e00d      	b.n	8006874 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2220      	movs	r2, #32
 800685c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2220      	movs	r2, #32
 8006862:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2274      	movs	r2, #116	; 0x74
 800686e:	2100      	movs	r1, #0
 8006870:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	0018      	movs	r0, r3
 8006876:	46bd      	mov	sp, r7
 8006878:	b004      	add	sp, #16
 800687a:	bd80      	pop	{r7, pc}
 800687c:	01ffffff 	.word	0x01ffffff

08006880 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b094      	sub	sp, #80	; 0x50
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	603b      	str	r3, [r7, #0]
 800688c:	1dfb      	adds	r3, r7, #7
 800688e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006890:	e0a3      	b.n	80069da <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006892:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006894:	3301      	adds	r3, #1
 8006896:	d100      	bne.n	800689a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006898:	e09f      	b.n	80069da <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800689a:	f7fc fce9 	bl	8003270 <HAL_GetTick>
 800689e:	0002      	movs	r2, r0
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d302      	bcc.n	80068b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80068aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d13d      	bne.n	800692c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068b0:	f3ef 8310 	mrs	r3, PRIMASK
 80068b4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80068b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068b8:	647b      	str	r3, [r7, #68]	; 0x44
 80068ba:	2301      	movs	r3, #1
 80068bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068c0:	f383 8810 	msr	PRIMASK, r3
}
 80068c4:	46c0      	nop			; (mov r8, r8)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	494c      	ldr	r1, [pc, #304]	; (8006a04 <UART_WaitOnFlagUntilTimeout+0x184>)
 80068d2:	400a      	ands	r2, r1
 80068d4:	601a      	str	r2, [r3, #0]
 80068d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068d8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068dc:	f383 8810 	msr	PRIMASK, r3
}
 80068e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068e2:	f3ef 8310 	mrs	r3, PRIMASK
 80068e6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80068e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ea:	643b      	str	r3, [r7, #64]	; 0x40
 80068ec:	2301      	movs	r3, #1
 80068ee:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068f2:	f383 8810 	msr	PRIMASK, r3
}
 80068f6:	46c0      	nop			; (mov r8, r8)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	689a      	ldr	r2, [r3, #8]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2101      	movs	r1, #1
 8006904:	438a      	bics	r2, r1
 8006906:	609a      	str	r2, [r3, #8]
 8006908:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800690a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800690c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800690e:	f383 8810 	msr	PRIMASK, r3
}
 8006912:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2220      	movs	r2, #32
 8006918:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2220      	movs	r2, #32
 800691e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2274      	movs	r2, #116	; 0x74
 8006924:	2100      	movs	r1, #0
 8006926:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006928:	2303      	movs	r3, #3
 800692a:	e067      	b.n	80069fc <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	2204      	movs	r2, #4
 8006934:	4013      	ands	r3, r2
 8006936:	d050      	beq.n	80069da <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	69da      	ldr	r2, [r3, #28]
 800693e:	2380      	movs	r3, #128	; 0x80
 8006940:	011b      	lsls	r3, r3, #4
 8006942:	401a      	ands	r2, r3
 8006944:	2380      	movs	r3, #128	; 0x80
 8006946:	011b      	lsls	r3, r3, #4
 8006948:	429a      	cmp	r2, r3
 800694a:	d146      	bne.n	80069da <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	2280      	movs	r2, #128	; 0x80
 8006952:	0112      	lsls	r2, r2, #4
 8006954:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006956:	f3ef 8310 	mrs	r3, PRIMASK
 800695a:	613b      	str	r3, [r7, #16]
  return(result);
 800695c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800695e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006960:	2301      	movs	r3, #1
 8006962:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	f383 8810 	msr	PRIMASK, r3
}
 800696a:	46c0      	nop			; (mov r8, r8)
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4923      	ldr	r1, [pc, #140]	; (8006a04 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006978:	400a      	ands	r2, r1
 800697a:	601a      	str	r2, [r3, #0]
 800697c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800697e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	f383 8810 	msr	PRIMASK, r3
}
 8006986:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006988:	f3ef 8310 	mrs	r3, PRIMASK
 800698c:	61fb      	str	r3, [r7, #28]
  return(result);
 800698e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006990:	64bb      	str	r3, [r7, #72]	; 0x48
 8006992:	2301      	movs	r3, #1
 8006994:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006996:	6a3b      	ldr	r3, [r7, #32]
 8006998:	f383 8810 	msr	PRIMASK, r3
}
 800699c:	46c0      	nop			; (mov r8, r8)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	689a      	ldr	r2, [r3, #8]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2101      	movs	r1, #1
 80069aa:	438a      	bics	r2, r1
 80069ac:	609a      	str	r2, [r3, #8]
 80069ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069b0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b4:	f383 8810 	msr	PRIMASK, r3
}
 80069b8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2220      	movs	r2, #32
 80069be:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2220      	movs	r2, #32
 80069c4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2280      	movs	r2, #128	; 0x80
 80069ca:	2120      	movs	r1, #32
 80069cc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2274      	movs	r2, #116	; 0x74
 80069d2:	2100      	movs	r1, #0
 80069d4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e010      	b.n	80069fc <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	69db      	ldr	r3, [r3, #28]
 80069e0:	68ba      	ldr	r2, [r7, #8]
 80069e2:	4013      	ands	r3, r2
 80069e4:	68ba      	ldr	r2, [r7, #8]
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	425a      	negs	r2, r3
 80069ea:	4153      	adcs	r3, r2
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	001a      	movs	r2, r3
 80069f0:	1dfb      	adds	r3, r7, #7
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d100      	bne.n	80069fa <UART_WaitOnFlagUntilTimeout+0x17a>
 80069f8:	e74b      	b.n	8006892 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069fa:	2300      	movs	r3, #0
}
 80069fc:	0018      	movs	r0, r3
 80069fe:	46bd      	mov	sp, r7
 8006a00:	b014      	add	sp, #80	; 0x50
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	fffffe5f 	.word	0xfffffe5f

08006a08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b08e      	sub	sp, #56	; 0x38
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a10:	f3ef 8310 	mrs	r3, PRIMASK
 8006a14:	617b      	str	r3, [r7, #20]
  return(result);
 8006a16:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a18:	637b      	str	r3, [r7, #52]	; 0x34
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a1e:	69bb      	ldr	r3, [r7, #24]
 8006a20:	f383 8810 	msr	PRIMASK, r3
}
 8006a24:	46c0      	nop			; (mov r8, r8)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4925      	ldr	r1, [pc, #148]	; (8006ac8 <UART_EndRxTransfer+0xc0>)
 8006a32:	400a      	ands	r2, r1
 8006a34:	601a      	str	r2, [r3, #0]
 8006a36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	f383 8810 	msr	PRIMASK, r3
}
 8006a40:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a42:	f3ef 8310 	mrs	r3, PRIMASK
 8006a46:	623b      	str	r3, [r7, #32]
  return(result);
 8006a48:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a4a:	633b      	str	r3, [r7, #48]	; 0x30
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a52:	f383 8810 	msr	PRIMASK, r3
}
 8006a56:	46c0      	nop			; (mov r8, r8)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	689a      	ldr	r2, [r3, #8]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	2101      	movs	r1, #1
 8006a64:	438a      	bics	r2, r1
 8006a66:	609a      	str	r2, [r3, #8]
 8006a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a6e:	f383 8810 	msr	PRIMASK, r3
}
 8006a72:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d118      	bne.n	8006aae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a7c:	f3ef 8310 	mrs	r3, PRIMASK
 8006a80:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a82:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a86:	2301      	movs	r3, #1
 8006a88:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f383 8810 	msr	PRIMASK, r3
}
 8006a90:	46c0      	nop			; (mov r8, r8)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	2110      	movs	r1, #16
 8006a9e:	438a      	bics	r2, r1
 8006aa0:	601a      	str	r2, [r3, #0]
 8006aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	f383 8810 	msr	PRIMASK, r3
}
 8006aac:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2220      	movs	r2, #32
 8006ab2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006ac0:	46c0      	nop			; (mov r8, r8)
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	b00e      	add	sp, #56	; 0x38
 8006ac6:	bd80      	pop	{r7, pc}
 8006ac8:	fffffedf 	.word	0xfffffedf

08006acc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	225a      	movs	r2, #90	; 0x5a
 8006ade:	2100      	movs	r1, #0
 8006ae0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2252      	movs	r2, #82	; 0x52
 8006ae6:	2100      	movs	r1, #0
 8006ae8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	0018      	movs	r0, r3
 8006aee:	f7ff fb17 	bl	8006120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006af2:	46c0      	nop			; (mov r8, r8)
 8006af4:	46bd      	mov	sp, r7
 8006af6:	b004      	add	sp, #16
 8006af8:	bd80      	pop	{r7, pc}

08006afa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b086      	sub	sp, #24
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b02:	f3ef 8310 	mrs	r3, PRIMASK
 8006b06:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b08:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006b0a:	617b      	str	r3, [r7, #20]
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f383 8810 	msr	PRIMASK, r3
}
 8006b16:	46c0      	nop			; (mov r8, r8)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2140      	movs	r1, #64	; 0x40
 8006b24:	438a      	bics	r2, r1
 8006b26:	601a      	str	r2, [r3, #0]
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	f383 8810 	msr	PRIMASK, r3
}
 8006b32:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2220      	movs	r2, #32
 8006b38:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	0018      	movs	r0, r3
 8006b44:	f7ff fae4 	bl	8006110 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b48:	46c0      	nop			; (mov r8, r8)
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	b006      	add	sp, #24
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b082      	sub	sp, #8
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b58:	46c0      	nop			; (mov r8, r8)
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	b002      	add	sp, #8
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <__errno>:
 8006b60:	4b01      	ldr	r3, [pc, #4]	; (8006b68 <__errno+0x8>)
 8006b62:	6818      	ldr	r0, [r3, #0]
 8006b64:	4770      	bx	lr
 8006b66:	46c0      	nop			; (mov r8, r8)
 8006b68:	20000130 	.word	0x20000130

08006b6c <__libc_init_array>:
 8006b6c:	b570      	push	{r4, r5, r6, lr}
 8006b6e:	2600      	movs	r6, #0
 8006b70:	4d0c      	ldr	r5, [pc, #48]	; (8006ba4 <__libc_init_array+0x38>)
 8006b72:	4c0d      	ldr	r4, [pc, #52]	; (8006ba8 <__libc_init_array+0x3c>)
 8006b74:	1b64      	subs	r4, r4, r5
 8006b76:	10a4      	asrs	r4, r4, #2
 8006b78:	42a6      	cmp	r6, r4
 8006b7a:	d109      	bne.n	8006b90 <__libc_init_array+0x24>
 8006b7c:	2600      	movs	r6, #0
 8006b7e:	f000 fc8b 	bl	8007498 <_init>
 8006b82:	4d0a      	ldr	r5, [pc, #40]	; (8006bac <__libc_init_array+0x40>)
 8006b84:	4c0a      	ldr	r4, [pc, #40]	; (8006bb0 <__libc_init_array+0x44>)
 8006b86:	1b64      	subs	r4, r4, r5
 8006b88:	10a4      	asrs	r4, r4, #2
 8006b8a:	42a6      	cmp	r6, r4
 8006b8c:	d105      	bne.n	8006b9a <__libc_init_array+0x2e>
 8006b8e:	bd70      	pop	{r4, r5, r6, pc}
 8006b90:	00b3      	lsls	r3, r6, #2
 8006b92:	58eb      	ldr	r3, [r5, r3]
 8006b94:	4798      	blx	r3
 8006b96:	3601      	adds	r6, #1
 8006b98:	e7ee      	b.n	8006b78 <__libc_init_array+0xc>
 8006b9a:	00b3      	lsls	r3, r6, #2
 8006b9c:	58eb      	ldr	r3, [r5, r3]
 8006b9e:	4798      	blx	r3
 8006ba0:	3601      	adds	r6, #1
 8006ba2:	e7f2      	b.n	8006b8a <__libc_init_array+0x1e>
 8006ba4:	0800a02c 	.word	0x0800a02c
 8006ba8:	0800a02c 	.word	0x0800a02c
 8006bac:	0800a02c 	.word	0x0800a02c
 8006bb0:	0800a030 	.word	0x0800a030

08006bb4 <memcpy>:
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	b510      	push	{r4, lr}
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d100      	bne.n	8006bbe <memcpy+0xa>
 8006bbc:	bd10      	pop	{r4, pc}
 8006bbe:	5ccc      	ldrb	r4, [r1, r3]
 8006bc0:	54c4      	strb	r4, [r0, r3]
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	e7f8      	b.n	8006bb8 <memcpy+0x4>

08006bc6 <memset>:
 8006bc6:	0003      	movs	r3, r0
 8006bc8:	1882      	adds	r2, r0, r2
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d100      	bne.n	8006bd0 <memset+0xa>
 8006bce:	4770      	bx	lr
 8006bd0:	7019      	strb	r1, [r3, #0]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	e7f9      	b.n	8006bca <memset+0x4>
	...

08006bd8 <siprintf>:
 8006bd8:	b40e      	push	{r1, r2, r3}
 8006bda:	b500      	push	{lr}
 8006bdc:	490b      	ldr	r1, [pc, #44]	; (8006c0c <siprintf+0x34>)
 8006bde:	b09c      	sub	sp, #112	; 0x70
 8006be0:	ab1d      	add	r3, sp, #116	; 0x74
 8006be2:	9002      	str	r0, [sp, #8]
 8006be4:	9006      	str	r0, [sp, #24]
 8006be6:	9107      	str	r1, [sp, #28]
 8006be8:	9104      	str	r1, [sp, #16]
 8006bea:	4809      	ldr	r0, [pc, #36]	; (8006c10 <siprintf+0x38>)
 8006bec:	4909      	ldr	r1, [pc, #36]	; (8006c14 <siprintf+0x3c>)
 8006bee:	cb04      	ldmia	r3!, {r2}
 8006bf0:	9105      	str	r1, [sp, #20]
 8006bf2:	6800      	ldr	r0, [r0, #0]
 8006bf4:	a902      	add	r1, sp, #8
 8006bf6:	9301      	str	r3, [sp, #4]
 8006bf8:	f000 f870 	bl	8006cdc <_svfiprintf_r>
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	9a02      	ldr	r2, [sp, #8]
 8006c00:	7013      	strb	r3, [r2, #0]
 8006c02:	b01c      	add	sp, #112	; 0x70
 8006c04:	bc08      	pop	{r3}
 8006c06:	b003      	add	sp, #12
 8006c08:	4718      	bx	r3
 8006c0a:	46c0      	nop			; (mov r8, r8)
 8006c0c:	7fffffff 	.word	0x7fffffff
 8006c10:	20000130 	.word	0x20000130
 8006c14:	ffff0208 	.word	0xffff0208

08006c18 <__ssputs_r>:
 8006c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c1a:	688e      	ldr	r6, [r1, #8]
 8006c1c:	b085      	sub	sp, #20
 8006c1e:	0007      	movs	r7, r0
 8006c20:	000c      	movs	r4, r1
 8006c22:	9203      	str	r2, [sp, #12]
 8006c24:	9301      	str	r3, [sp, #4]
 8006c26:	429e      	cmp	r6, r3
 8006c28:	d83c      	bhi.n	8006ca4 <__ssputs_r+0x8c>
 8006c2a:	2390      	movs	r3, #144	; 0x90
 8006c2c:	898a      	ldrh	r2, [r1, #12]
 8006c2e:	00db      	lsls	r3, r3, #3
 8006c30:	421a      	tst	r2, r3
 8006c32:	d034      	beq.n	8006c9e <__ssputs_r+0x86>
 8006c34:	6909      	ldr	r1, [r1, #16]
 8006c36:	6823      	ldr	r3, [r4, #0]
 8006c38:	6960      	ldr	r0, [r4, #20]
 8006c3a:	1a5b      	subs	r3, r3, r1
 8006c3c:	9302      	str	r3, [sp, #8]
 8006c3e:	2303      	movs	r3, #3
 8006c40:	4343      	muls	r3, r0
 8006c42:	0fdd      	lsrs	r5, r3, #31
 8006c44:	18ed      	adds	r5, r5, r3
 8006c46:	9b01      	ldr	r3, [sp, #4]
 8006c48:	9802      	ldr	r0, [sp, #8]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	181b      	adds	r3, r3, r0
 8006c4e:	106d      	asrs	r5, r5, #1
 8006c50:	42ab      	cmp	r3, r5
 8006c52:	d900      	bls.n	8006c56 <__ssputs_r+0x3e>
 8006c54:	001d      	movs	r5, r3
 8006c56:	0553      	lsls	r3, r2, #21
 8006c58:	d532      	bpl.n	8006cc0 <__ssputs_r+0xa8>
 8006c5a:	0029      	movs	r1, r5
 8006c5c:	0038      	movs	r0, r7
 8006c5e:	f000 fb49 	bl	80072f4 <_malloc_r>
 8006c62:	1e06      	subs	r6, r0, #0
 8006c64:	d109      	bne.n	8006c7a <__ssputs_r+0x62>
 8006c66:	230c      	movs	r3, #12
 8006c68:	603b      	str	r3, [r7, #0]
 8006c6a:	2340      	movs	r3, #64	; 0x40
 8006c6c:	2001      	movs	r0, #1
 8006c6e:	89a2      	ldrh	r2, [r4, #12]
 8006c70:	4240      	negs	r0, r0
 8006c72:	4313      	orrs	r3, r2
 8006c74:	81a3      	strh	r3, [r4, #12]
 8006c76:	b005      	add	sp, #20
 8006c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c7a:	9a02      	ldr	r2, [sp, #8]
 8006c7c:	6921      	ldr	r1, [r4, #16]
 8006c7e:	f7ff ff99 	bl	8006bb4 <memcpy>
 8006c82:	89a3      	ldrh	r3, [r4, #12]
 8006c84:	4a14      	ldr	r2, [pc, #80]	; (8006cd8 <__ssputs_r+0xc0>)
 8006c86:	401a      	ands	r2, r3
 8006c88:	2380      	movs	r3, #128	; 0x80
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	81a3      	strh	r3, [r4, #12]
 8006c8e:	9b02      	ldr	r3, [sp, #8]
 8006c90:	6126      	str	r6, [r4, #16]
 8006c92:	18f6      	adds	r6, r6, r3
 8006c94:	6026      	str	r6, [r4, #0]
 8006c96:	6165      	str	r5, [r4, #20]
 8006c98:	9e01      	ldr	r6, [sp, #4]
 8006c9a:	1aed      	subs	r5, r5, r3
 8006c9c:	60a5      	str	r5, [r4, #8]
 8006c9e:	9b01      	ldr	r3, [sp, #4]
 8006ca0:	429e      	cmp	r6, r3
 8006ca2:	d900      	bls.n	8006ca6 <__ssputs_r+0x8e>
 8006ca4:	9e01      	ldr	r6, [sp, #4]
 8006ca6:	0032      	movs	r2, r6
 8006ca8:	9903      	ldr	r1, [sp, #12]
 8006caa:	6820      	ldr	r0, [r4, #0]
 8006cac:	f000 faa3 	bl	80071f6 <memmove>
 8006cb0:	68a3      	ldr	r3, [r4, #8]
 8006cb2:	2000      	movs	r0, #0
 8006cb4:	1b9b      	subs	r3, r3, r6
 8006cb6:	60a3      	str	r3, [r4, #8]
 8006cb8:	6823      	ldr	r3, [r4, #0]
 8006cba:	199e      	adds	r6, r3, r6
 8006cbc:	6026      	str	r6, [r4, #0]
 8006cbe:	e7da      	b.n	8006c76 <__ssputs_r+0x5e>
 8006cc0:	002a      	movs	r2, r5
 8006cc2:	0038      	movs	r0, r7
 8006cc4:	f000 fb8c 	bl	80073e0 <_realloc_r>
 8006cc8:	1e06      	subs	r6, r0, #0
 8006cca:	d1e0      	bne.n	8006c8e <__ssputs_r+0x76>
 8006ccc:	0038      	movs	r0, r7
 8006cce:	6921      	ldr	r1, [r4, #16]
 8006cd0:	f000 faa4 	bl	800721c <_free_r>
 8006cd4:	e7c7      	b.n	8006c66 <__ssputs_r+0x4e>
 8006cd6:	46c0      	nop			; (mov r8, r8)
 8006cd8:	fffffb7f 	.word	0xfffffb7f

08006cdc <_svfiprintf_r>:
 8006cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cde:	b0a1      	sub	sp, #132	; 0x84
 8006ce0:	9003      	str	r0, [sp, #12]
 8006ce2:	001d      	movs	r5, r3
 8006ce4:	898b      	ldrh	r3, [r1, #12]
 8006ce6:	000f      	movs	r7, r1
 8006ce8:	0016      	movs	r6, r2
 8006cea:	061b      	lsls	r3, r3, #24
 8006cec:	d511      	bpl.n	8006d12 <_svfiprintf_r+0x36>
 8006cee:	690b      	ldr	r3, [r1, #16]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d10e      	bne.n	8006d12 <_svfiprintf_r+0x36>
 8006cf4:	2140      	movs	r1, #64	; 0x40
 8006cf6:	f000 fafd 	bl	80072f4 <_malloc_r>
 8006cfa:	6038      	str	r0, [r7, #0]
 8006cfc:	6138      	str	r0, [r7, #16]
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	d105      	bne.n	8006d0e <_svfiprintf_r+0x32>
 8006d02:	230c      	movs	r3, #12
 8006d04:	9a03      	ldr	r2, [sp, #12]
 8006d06:	3801      	subs	r0, #1
 8006d08:	6013      	str	r3, [r2, #0]
 8006d0a:	b021      	add	sp, #132	; 0x84
 8006d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d0e:	2340      	movs	r3, #64	; 0x40
 8006d10:	617b      	str	r3, [r7, #20]
 8006d12:	2300      	movs	r3, #0
 8006d14:	ac08      	add	r4, sp, #32
 8006d16:	6163      	str	r3, [r4, #20]
 8006d18:	3320      	adds	r3, #32
 8006d1a:	7663      	strb	r3, [r4, #25]
 8006d1c:	3310      	adds	r3, #16
 8006d1e:	76a3      	strb	r3, [r4, #26]
 8006d20:	9507      	str	r5, [sp, #28]
 8006d22:	0035      	movs	r5, r6
 8006d24:	782b      	ldrb	r3, [r5, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d001      	beq.n	8006d2e <_svfiprintf_r+0x52>
 8006d2a:	2b25      	cmp	r3, #37	; 0x25
 8006d2c:	d147      	bne.n	8006dbe <_svfiprintf_r+0xe2>
 8006d2e:	1bab      	subs	r3, r5, r6
 8006d30:	9305      	str	r3, [sp, #20]
 8006d32:	42b5      	cmp	r5, r6
 8006d34:	d00c      	beq.n	8006d50 <_svfiprintf_r+0x74>
 8006d36:	0032      	movs	r2, r6
 8006d38:	0039      	movs	r1, r7
 8006d3a:	9803      	ldr	r0, [sp, #12]
 8006d3c:	f7ff ff6c 	bl	8006c18 <__ssputs_r>
 8006d40:	1c43      	adds	r3, r0, #1
 8006d42:	d100      	bne.n	8006d46 <_svfiprintf_r+0x6a>
 8006d44:	e0ae      	b.n	8006ea4 <_svfiprintf_r+0x1c8>
 8006d46:	6962      	ldr	r2, [r4, #20]
 8006d48:	9b05      	ldr	r3, [sp, #20]
 8006d4a:	4694      	mov	ip, r2
 8006d4c:	4463      	add	r3, ip
 8006d4e:	6163      	str	r3, [r4, #20]
 8006d50:	782b      	ldrb	r3, [r5, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d100      	bne.n	8006d58 <_svfiprintf_r+0x7c>
 8006d56:	e0a5      	b.n	8006ea4 <_svfiprintf_r+0x1c8>
 8006d58:	2201      	movs	r2, #1
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	4252      	negs	r2, r2
 8006d5e:	6062      	str	r2, [r4, #4]
 8006d60:	a904      	add	r1, sp, #16
 8006d62:	3254      	adds	r2, #84	; 0x54
 8006d64:	1852      	adds	r2, r2, r1
 8006d66:	1c6e      	adds	r6, r5, #1
 8006d68:	6023      	str	r3, [r4, #0]
 8006d6a:	60e3      	str	r3, [r4, #12]
 8006d6c:	60a3      	str	r3, [r4, #8]
 8006d6e:	7013      	strb	r3, [r2, #0]
 8006d70:	65a3      	str	r3, [r4, #88]	; 0x58
 8006d72:	2205      	movs	r2, #5
 8006d74:	7831      	ldrb	r1, [r6, #0]
 8006d76:	4854      	ldr	r0, [pc, #336]	; (8006ec8 <_svfiprintf_r+0x1ec>)
 8006d78:	f000 fa32 	bl	80071e0 <memchr>
 8006d7c:	1c75      	adds	r5, r6, #1
 8006d7e:	2800      	cmp	r0, #0
 8006d80:	d11f      	bne.n	8006dc2 <_svfiprintf_r+0xe6>
 8006d82:	6822      	ldr	r2, [r4, #0]
 8006d84:	06d3      	lsls	r3, r2, #27
 8006d86:	d504      	bpl.n	8006d92 <_svfiprintf_r+0xb6>
 8006d88:	2353      	movs	r3, #83	; 0x53
 8006d8a:	a904      	add	r1, sp, #16
 8006d8c:	185b      	adds	r3, r3, r1
 8006d8e:	2120      	movs	r1, #32
 8006d90:	7019      	strb	r1, [r3, #0]
 8006d92:	0713      	lsls	r3, r2, #28
 8006d94:	d504      	bpl.n	8006da0 <_svfiprintf_r+0xc4>
 8006d96:	2353      	movs	r3, #83	; 0x53
 8006d98:	a904      	add	r1, sp, #16
 8006d9a:	185b      	adds	r3, r3, r1
 8006d9c:	212b      	movs	r1, #43	; 0x2b
 8006d9e:	7019      	strb	r1, [r3, #0]
 8006da0:	7833      	ldrb	r3, [r6, #0]
 8006da2:	2b2a      	cmp	r3, #42	; 0x2a
 8006da4:	d016      	beq.n	8006dd4 <_svfiprintf_r+0xf8>
 8006da6:	0035      	movs	r5, r6
 8006da8:	2100      	movs	r1, #0
 8006daa:	200a      	movs	r0, #10
 8006dac:	68e3      	ldr	r3, [r4, #12]
 8006dae:	782a      	ldrb	r2, [r5, #0]
 8006db0:	1c6e      	adds	r6, r5, #1
 8006db2:	3a30      	subs	r2, #48	; 0x30
 8006db4:	2a09      	cmp	r2, #9
 8006db6:	d94e      	bls.n	8006e56 <_svfiprintf_r+0x17a>
 8006db8:	2900      	cmp	r1, #0
 8006dba:	d111      	bne.n	8006de0 <_svfiprintf_r+0x104>
 8006dbc:	e017      	b.n	8006dee <_svfiprintf_r+0x112>
 8006dbe:	3501      	adds	r5, #1
 8006dc0:	e7b0      	b.n	8006d24 <_svfiprintf_r+0x48>
 8006dc2:	4b41      	ldr	r3, [pc, #260]	; (8006ec8 <_svfiprintf_r+0x1ec>)
 8006dc4:	6822      	ldr	r2, [r4, #0]
 8006dc6:	1ac0      	subs	r0, r0, r3
 8006dc8:	2301      	movs	r3, #1
 8006dca:	4083      	lsls	r3, r0
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	002e      	movs	r6, r5
 8006dd0:	6023      	str	r3, [r4, #0]
 8006dd2:	e7ce      	b.n	8006d72 <_svfiprintf_r+0x96>
 8006dd4:	9b07      	ldr	r3, [sp, #28]
 8006dd6:	1d19      	adds	r1, r3, #4
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	9107      	str	r1, [sp, #28]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	db01      	blt.n	8006de4 <_svfiprintf_r+0x108>
 8006de0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006de2:	e004      	b.n	8006dee <_svfiprintf_r+0x112>
 8006de4:	425b      	negs	r3, r3
 8006de6:	60e3      	str	r3, [r4, #12]
 8006de8:	2302      	movs	r3, #2
 8006dea:	4313      	orrs	r3, r2
 8006dec:	6023      	str	r3, [r4, #0]
 8006dee:	782b      	ldrb	r3, [r5, #0]
 8006df0:	2b2e      	cmp	r3, #46	; 0x2e
 8006df2:	d10a      	bne.n	8006e0a <_svfiprintf_r+0x12e>
 8006df4:	786b      	ldrb	r3, [r5, #1]
 8006df6:	2b2a      	cmp	r3, #42	; 0x2a
 8006df8:	d135      	bne.n	8006e66 <_svfiprintf_r+0x18a>
 8006dfa:	9b07      	ldr	r3, [sp, #28]
 8006dfc:	3502      	adds	r5, #2
 8006dfe:	1d1a      	adds	r2, r3, #4
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	9207      	str	r2, [sp, #28]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	db2b      	blt.n	8006e60 <_svfiprintf_r+0x184>
 8006e08:	9309      	str	r3, [sp, #36]	; 0x24
 8006e0a:	4e30      	ldr	r6, [pc, #192]	; (8006ecc <_svfiprintf_r+0x1f0>)
 8006e0c:	2203      	movs	r2, #3
 8006e0e:	0030      	movs	r0, r6
 8006e10:	7829      	ldrb	r1, [r5, #0]
 8006e12:	f000 f9e5 	bl	80071e0 <memchr>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	d006      	beq.n	8006e28 <_svfiprintf_r+0x14c>
 8006e1a:	2340      	movs	r3, #64	; 0x40
 8006e1c:	1b80      	subs	r0, r0, r6
 8006e1e:	4083      	lsls	r3, r0
 8006e20:	6822      	ldr	r2, [r4, #0]
 8006e22:	3501      	adds	r5, #1
 8006e24:	4313      	orrs	r3, r2
 8006e26:	6023      	str	r3, [r4, #0]
 8006e28:	7829      	ldrb	r1, [r5, #0]
 8006e2a:	2206      	movs	r2, #6
 8006e2c:	4828      	ldr	r0, [pc, #160]	; (8006ed0 <_svfiprintf_r+0x1f4>)
 8006e2e:	1c6e      	adds	r6, r5, #1
 8006e30:	7621      	strb	r1, [r4, #24]
 8006e32:	f000 f9d5 	bl	80071e0 <memchr>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	d03c      	beq.n	8006eb4 <_svfiprintf_r+0x1d8>
 8006e3a:	4b26      	ldr	r3, [pc, #152]	; (8006ed4 <_svfiprintf_r+0x1f8>)
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d125      	bne.n	8006e8c <_svfiprintf_r+0x1b0>
 8006e40:	2207      	movs	r2, #7
 8006e42:	9b07      	ldr	r3, [sp, #28]
 8006e44:	3307      	adds	r3, #7
 8006e46:	4393      	bics	r3, r2
 8006e48:	3308      	adds	r3, #8
 8006e4a:	9307      	str	r3, [sp, #28]
 8006e4c:	6963      	ldr	r3, [r4, #20]
 8006e4e:	9a04      	ldr	r2, [sp, #16]
 8006e50:	189b      	adds	r3, r3, r2
 8006e52:	6163      	str	r3, [r4, #20]
 8006e54:	e765      	b.n	8006d22 <_svfiprintf_r+0x46>
 8006e56:	4343      	muls	r3, r0
 8006e58:	0035      	movs	r5, r6
 8006e5a:	2101      	movs	r1, #1
 8006e5c:	189b      	adds	r3, r3, r2
 8006e5e:	e7a6      	b.n	8006dae <_svfiprintf_r+0xd2>
 8006e60:	2301      	movs	r3, #1
 8006e62:	425b      	negs	r3, r3
 8006e64:	e7d0      	b.n	8006e08 <_svfiprintf_r+0x12c>
 8006e66:	2300      	movs	r3, #0
 8006e68:	200a      	movs	r0, #10
 8006e6a:	001a      	movs	r2, r3
 8006e6c:	3501      	adds	r5, #1
 8006e6e:	6063      	str	r3, [r4, #4]
 8006e70:	7829      	ldrb	r1, [r5, #0]
 8006e72:	1c6e      	adds	r6, r5, #1
 8006e74:	3930      	subs	r1, #48	; 0x30
 8006e76:	2909      	cmp	r1, #9
 8006e78:	d903      	bls.n	8006e82 <_svfiprintf_r+0x1a6>
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d0c5      	beq.n	8006e0a <_svfiprintf_r+0x12e>
 8006e7e:	9209      	str	r2, [sp, #36]	; 0x24
 8006e80:	e7c3      	b.n	8006e0a <_svfiprintf_r+0x12e>
 8006e82:	4342      	muls	r2, r0
 8006e84:	0035      	movs	r5, r6
 8006e86:	2301      	movs	r3, #1
 8006e88:	1852      	adds	r2, r2, r1
 8006e8a:	e7f1      	b.n	8006e70 <_svfiprintf_r+0x194>
 8006e8c:	ab07      	add	r3, sp, #28
 8006e8e:	9300      	str	r3, [sp, #0]
 8006e90:	003a      	movs	r2, r7
 8006e92:	0021      	movs	r1, r4
 8006e94:	4b10      	ldr	r3, [pc, #64]	; (8006ed8 <_svfiprintf_r+0x1fc>)
 8006e96:	9803      	ldr	r0, [sp, #12]
 8006e98:	e000      	b.n	8006e9c <_svfiprintf_r+0x1c0>
 8006e9a:	bf00      	nop
 8006e9c:	9004      	str	r0, [sp, #16]
 8006e9e:	9b04      	ldr	r3, [sp, #16]
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	d1d3      	bne.n	8006e4c <_svfiprintf_r+0x170>
 8006ea4:	89bb      	ldrh	r3, [r7, #12]
 8006ea6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006ea8:	065b      	lsls	r3, r3, #25
 8006eaa:	d400      	bmi.n	8006eae <_svfiprintf_r+0x1d2>
 8006eac:	e72d      	b.n	8006d0a <_svfiprintf_r+0x2e>
 8006eae:	2001      	movs	r0, #1
 8006eb0:	4240      	negs	r0, r0
 8006eb2:	e72a      	b.n	8006d0a <_svfiprintf_r+0x2e>
 8006eb4:	ab07      	add	r3, sp, #28
 8006eb6:	9300      	str	r3, [sp, #0]
 8006eb8:	003a      	movs	r2, r7
 8006eba:	0021      	movs	r1, r4
 8006ebc:	4b06      	ldr	r3, [pc, #24]	; (8006ed8 <_svfiprintf_r+0x1fc>)
 8006ebe:	9803      	ldr	r0, [sp, #12]
 8006ec0:	f000 f87c 	bl	8006fbc <_printf_i>
 8006ec4:	e7ea      	b.n	8006e9c <_svfiprintf_r+0x1c0>
 8006ec6:	46c0      	nop			; (mov r8, r8)
 8006ec8:	08009ff0 	.word	0x08009ff0
 8006ecc:	08009ff6 	.word	0x08009ff6
 8006ed0:	08009ffa 	.word	0x08009ffa
 8006ed4:	00000000 	.word	0x00000000
 8006ed8:	08006c19 	.word	0x08006c19

08006edc <_printf_common>:
 8006edc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ede:	0015      	movs	r5, r2
 8006ee0:	9301      	str	r3, [sp, #4]
 8006ee2:	688a      	ldr	r2, [r1, #8]
 8006ee4:	690b      	ldr	r3, [r1, #16]
 8006ee6:	000c      	movs	r4, r1
 8006ee8:	9000      	str	r0, [sp, #0]
 8006eea:	4293      	cmp	r3, r2
 8006eec:	da00      	bge.n	8006ef0 <_printf_common+0x14>
 8006eee:	0013      	movs	r3, r2
 8006ef0:	0022      	movs	r2, r4
 8006ef2:	602b      	str	r3, [r5, #0]
 8006ef4:	3243      	adds	r2, #67	; 0x43
 8006ef6:	7812      	ldrb	r2, [r2, #0]
 8006ef8:	2a00      	cmp	r2, #0
 8006efa:	d001      	beq.n	8006f00 <_printf_common+0x24>
 8006efc:	3301      	adds	r3, #1
 8006efe:	602b      	str	r3, [r5, #0]
 8006f00:	6823      	ldr	r3, [r4, #0]
 8006f02:	069b      	lsls	r3, r3, #26
 8006f04:	d502      	bpl.n	8006f0c <_printf_common+0x30>
 8006f06:	682b      	ldr	r3, [r5, #0]
 8006f08:	3302      	adds	r3, #2
 8006f0a:	602b      	str	r3, [r5, #0]
 8006f0c:	6822      	ldr	r2, [r4, #0]
 8006f0e:	2306      	movs	r3, #6
 8006f10:	0017      	movs	r7, r2
 8006f12:	401f      	ands	r7, r3
 8006f14:	421a      	tst	r2, r3
 8006f16:	d027      	beq.n	8006f68 <_printf_common+0x8c>
 8006f18:	0023      	movs	r3, r4
 8006f1a:	3343      	adds	r3, #67	; 0x43
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	1e5a      	subs	r2, r3, #1
 8006f20:	4193      	sbcs	r3, r2
 8006f22:	6822      	ldr	r2, [r4, #0]
 8006f24:	0692      	lsls	r2, r2, #26
 8006f26:	d430      	bmi.n	8006f8a <_printf_common+0xae>
 8006f28:	0022      	movs	r2, r4
 8006f2a:	9901      	ldr	r1, [sp, #4]
 8006f2c:	9800      	ldr	r0, [sp, #0]
 8006f2e:	9e08      	ldr	r6, [sp, #32]
 8006f30:	3243      	adds	r2, #67	; 0x43
 8006f32:	47b0      	blx	r6
 8006f34:	1c43      	adds	r3, r0, #1
 8006f36:	d025      	beq.n	8006f84 <_printf_common+0xa8>
 8006f38:	2306      	movs	r3, #6
 8006f3a:	6820      	ldr	r0, [r4, #0]
 8006f3c:	682a      	ldr	r2, [r5, #0]
 8006f3e:	68e1      	ldr	r1, [r4, #12]
 8006f40:	2500      	movs	r5, #0
 8006f42:	4003      	ands	r3, r0
 8006f44:	2b04      	cmp	r3, #4
 8006f46:	d103      	bne.n	8006f50 <_printf_common+0x74>
 8006f48:	1a8d      	subs	r5, r1, r2
 8006f4a:	43eb      	mvns	r3, r5
 8006f4c:	17db      	asrs	r3, r3, #31
 8006f4e:	401d      	ands	r5, r3
 8006f50:	68a3      	ldr	r3, [r4, #8]
 8006f52:	6922      	ldr	r2, [r4, #16]
 8006f54:	4293      	cmp	r3, r2
 8006f56:	dd01      	ble.n	8006f5c <_printf_common+0x80>
 8006f58:	1a9b      	subs	r3, r3, r2
 8006f5a:	18ed      	adds	r5, r5, r3
 8006f5c:	2700      	movs	r7, #0
 8006f5e:	42bd      	cmp	r5, r7
 8006f60:	d120      	bne.n	8006fa4 <_printf_common+0xc8>
 8006f62:	2000      	movs	r0, #0
 8006f64:	e010      	b.n	8006f88 <_printf_common+0xac>
 8006f66:	3701      	adds	r7, #1
 8006f68:	68e3      	ldr	r3, [r4, #12]
 8006f6a:	682a      	ldr	r2, [r5, #0]
 8006f6c:	1a9b      	subs	r3, r3, r2
 8006f6e:	42bb      	cmp	r3, r7
 8006f70:	ddd2      	ble.n	8006f18 <_printf_common+0x3c>
 8006f72:	0022      	movs	r2, r4
 8006f74:	2301      	movs	r3, #1
 8006f76:	9901      	ldr	r1, [sp, #4]
 8006f78:	9800      	ldr	r0, [sp, #0]
 8006f7a:	9e08      	ldr	r6, [sp, #32]
 8006f7c:	3219      	adds	r2, #25
 8006f7e:	47b0      	blx	r6
 8006f80:	1c43      	adds	r3, r0, #1
 8006f82:	d1f0      	bne.n	8006f66 <_printf_common+0x8a>
 8006f84:	2001      	movs	r0, #1
 8006f86:	4240      	negs	r0, r0
 8006f88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f8a:	2030      	movs	r0, #48	; 0x30
 8006f8c:	18e1      	adds	r1, r4, r3
 8006f8e:	3143      	adds	r1, #67	; 0x43
 8006f90:	7008      	strb	r0, [r1, #0]
 8006f92:	0021      	movs	r1, r4
 8006f94:	1c5a      	adds	r2, r3, #1
 8006f96:	3145      	adds	r1, #69	; 0x45
 8006f98:	7809      	ldrb	r1, [r1, #0]
 8006f9a:	18a2      	adds	r2, r4, r2
 8006f9c:	3243      	adds	r2, #67	; 0x43
 8006f9e:	3302      	adds	r3, #2
 8006fa0:	7011      	strb	r1, [r2, #0]
 8006fa2:	e7c1      	b.n	8006f28 <_printf_common+0x4c>
 8006fa4:	0022      	movs	r2, r4
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	9901      	ldr	r1, [sp, #4]
 8006faa:	9800      	ldr	r0, [sp, #0]
 8006fac:	9e08      	ldr	r6, [sp, #32]
 8006fae:	321a      	adds	r2, #26
 8006fb0:	47b0      	blx	r6
 8006fb2:	1c43      	adds	r3, r0, #1
 8006fb4:	d0e6      	beq.n	8006f84 <_printf_common+0xa8>
 8006fb6:	3701      	adds	r7, #1
 8006fb8:	e7d1      	b.n	8006f5e <_printf_common+0x82>
	...

08006fbc <_printf_i>:
 8006fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fbe:	b08b      	sub	sp, #44	; 0x2c
 8006fc0:	9206      	str	r2, [sp, #24]
 8006fc2:	000a      	movs	r2, r1
 8006fc4:	3243      	adds	r2, #67	; 0x43
 8006fc6:	9307      	str	r3, [sp, #28]
 8006fc8:	9005      	str	r0, [sp, #20]
 8006fca:	9204      	str	r2, [sp, #16]
 8006fcc:	7e0a      	ldrb	r2, [r1, #24]
 8006fce:	000c      	movs	r4, r1
 8006fd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006fd2:	2a78      	cmp	r2, #120	; 0x78
 8006fd4:	d807      	bhi.n	8006fe6 <_printf_i+0x2a>
 8006fd6:	2a62      	cmp	r2, #98	; 0x62
 8006fd8:	d809      	bhi.n	8006fee <_printf_i+0x32>
 8006fda:	2a00      	cmp	r2, #0
 8006fdc:	d100      	bne.n	8006fe0 <_printf_i+0x24>
 8006fde:	e0c1      	b.n	8007164 <_printf_i+0x1a8>
 8006fe0:	2a58      	cmp	r2, #88	; 0x58
 8006fe2:	d100      	bne.n	8006fe6 <_printf_i+0x2a>
 8006fe4:	e08c      	b.n	8007100 <_printf_i+0x144>
 8006fe6:	0026      	movs	r6, r4
 8006fe8:	3642      	adds	r6, #66	; 0x42
 8006fea:	7032      	strb	r2, [r6, #0]
 8006fec:	e022      	b.n	8007034 <_printf_i+0x78>
 8006fee:	0010      	movs	r0, r2
 8006ff0:	3863      	subs	r0, #99	; 0x63
 8006ff2:	2815      	cmp	r0, #21
 8006ff4:	d8f7      	bhi.n	8006fe6 <_printf_i+0x2a>
 8006ff6:	f7f9 f88f 	bl	8000118 <__gnu_thumb1_case_shi>
 8006ffa:	0016      	.short	0x0016
 8006ffc:	fff6001f 	.word	0xfff6001f
 8007000:	fff6fff6 	.word	0xfff6fff6
 8007004:	001ffff6 	.word	0x001ffff6
 8007008:	fff6fff6 	.word	0xfff6fff6
 800700c:	fff6fff6 	.word	0xfff6fff6
 8007010:	003600a8 	.word	0x003600a8
 8007014:	fff6009a 	.word	0xfff6009a
 8007018:	00b9fff6 	.word	0x00b9fff6
 800701c:	0036fff6 	.word	0x0036fff6
 8007020:	fff6fff6 	.word	0xfff6fff6
 8007024:	009e      	.short	0x009e
 8007026:	0026      	movs	r6, r4
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	3642      	adds	r6, #66	; 0x42
 800702c:	1d11      	adds	r1, r2, #4
 800702e:	6019      	str	r1, [r3, #0]
 8007030:	6813      	ldr	r3, [r2, #0]
 8007032:	7033      	strb	r3, [r6, #0]
 8007034:	2301      	movs	r3, #1
 8007036:	e0a7      	b.n	8007188 <_printf_i+0x1cc>
 8007038:	6808      	ldr	r0, [r1, #0]
 800703a:	6819      	ldr	r1, [r3, #0]
 800703c:	1d0a      	adds	r2, r1, #4
 800703e:	0605      	lsls	r5, r0, #24
 8007040:	d50b      	bpl.n	800705a <_printf_i+0x9e>
 8007042:	680d      	ldr	r5, [r1, #0]
 8007044:	601a      	str	r2, [r3, #0]
 8007046:	2d00      	cmp	r5, #0
 8007048:	da03      	bge.n	8007052 <_printf_i+0x96>
 800704a:	232d      	movs	r3, #45	; 0x2d
 800704c:	9a04      	ldr	r2, [sp, #16]
 800704e:	426d      	negs	r5, r5
 8007050:	7013      	strb	r3, [r2, #0]
 8007052:	4b61      	ldr	r3, [pc, #388]	; (80071d8 <_printf_i+0x21c>)
 8007054:	270a      	movs	r7, #10
 8007056:	9303      	str	r3, [sp, #12]
 8007058:	e01b      	b.n	8007092 <_printf_i+0xd6>
 800705a:	680d      	ldr	r5, [r1, #0]
 800705c:	601a      	str	r2, [r3, #0]
 800705e:	0641      	lsls	r1, r0, #25
 8007060:	d5f1      	bpl.n	8007046 <_printf_i+0x8a>
 8007062:	b22d      	sxth	r5, r5
 8007064:	e7ef      	b.n	8007046 <_printf_i+0x8a>
 8007066:	680d      	ldr	r5, [r1, #0]
 8007068:	6819      	ldr	r1, [r3, #0]
 800706a:	1d08      	adds	r0, r1, #4
 800706c:	6018      	str	r0, [r3, #0]
 800706e:	062e      	lsls	r6, r5, #24
 8007070:	d501      	bpl.n	8007076 <_printf_i+0xba>
 8007072:	680d      	ldr	r5, [r1, #0]
 8007074:	e003      	b.n	800707e <_printf_i+0xc2>
 8007076:	066d      	lsls	r5, r5, #25
 8007078:	d5fb      	bpl.n	8007072 <_printf_i+0xb6>
 800707a:	680d      	ldr	r5, [r1, #0]
 800707c:	b2ad      	uxth	r5, r5
 800707e:	4b56      	ldr	r3, [pc, #344]	; (80071d8 <_printf_i+0x21c>)
 8007080:	2708      	movs	r7, #8
 8007082:	9303      	str	r3, [sp, #12]
 8007084:	2a6f      	cmp	r2, #111	; 0x6f
 8007086:	d000      	beq.n	800708a <_printf_i+0xce>
 8007088:	3702      	adds	r7, #2
 800708a:	0023      	movs	r3, r4
 800708c:	2200      	movs	r2, #0
 800708e:	3343      	adds	r3, #67	; 0x43
 8007090:	701a      	strb	r2, [r3, #0]
 8007092:	6863      	ldr	r3, [r4, #4]
 8007094:	60a3      	str	r3, [r4, #8]
 8007096:	2b00      	cmp	r3, #0
 8007098:	db03      	blt.n	80070a2 <_printf_i+0xe6>
 800709a:	2204      	movs	r2, #4
 800709c:	6821      	ldr	r1, [r4, #0]
 800709e:	4391      	bics	r1, r2
 80070a0:	6021      	str	r1, [r4, #0]
 80070a2:	2d00      	cmp	r5, #0
 80070a4:	d102      	bne.n	80070ac <_printf_i+0xf0>
 80070a6:	9e04      	ldr	r6, [sp, #16]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d00c      	beq.n	80070c6 <_printf_i+0x10a>
 80070ac:	9e04      	ldr	r6, [sp, #16]
 80070ae:	0028      	movs	r0, r5
 80070b0:	0039      	movs	r1, r7
 80070b2:	f7f9 f8c1 	bl	8000238 <__aeabi_uidivmod>
 80070b6:	9b03      	ldr	r3, [sp, #12]
 80070b8:	3e01      	subs	r6, #1
 80070ba:	5c5b      	ldrb	r3, [r3, r1]
 80070bc:	7033      	strb	r3, [r6, #0]
 80070be:	002b      	movs	r3, r5
 80070c0:	0005      	movs	r5, r0
 80070c2:	429f      	cmp	r7, r3
 80070c4:	d9f3      	bls.n	80070ae <_printf_i+0xf2>
 80070c6:	2f08      	cmp	r7, #8
 80070c8:	d109      	bne.n	80070de <_printf_i+0x122>
 80070ca:	6823      	ldr	r3, [r4, #0]
 80070cc:	07db      	lsls	r3, r3, #31
 80070ce:	d506      	bpl.n	80070de <_printf_i+0x122>
 80070d0:	6863      	ldr	r3, [r4, #4]
 80070d2:	6922      	ldr	r2, [r4, #16]
 80070d4:	4293      	cmp	r3, r2
 80070d6:	dc02      	bgt.n	80070de <_printf_i+0x122>
 80070d8:	2330      	movs	r3, #48	; 0x30
 80070da:	3e01      	subs	r6, #1
 80070dc:	7033      	strb	r3, [r6, #0]
 80070de:	9b04      	ldr	r3, [sp, #16]
 80070e0:	1b9b      	subs	r3, r3, r6
 80070e2:	6123      	str	r3, [r4, #16]
 80070e4:	9b07      	ldr	r3, [sp, #28]
 80070e6:	0021      	movs	r1, r4
 80070e8:	9300      	str	r3, [sp, #0]
 80070ea:	9805      	ldr	r0, [sp, #20]
 80070ec:	9b06      	ldr	r3, [sp, #24]
 80070ee:	aa09      	add	r2, sp, #36	; 0x24
 80070f0:	f7ff fef4 	bl	8006edc <_printf_common>
 80070f4:	1c43      	adds	r3, r0, #1
 80070f6:	d14c      	bne.n	8007192 <_printf_i+0x1d6>
 80070f8:	2001      	movs	r0, #1
 80070fa:	4240      	negs	r0, r0
 80070fc:	b00b      	add	sp, #44	; 0x2c
 80070fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007100:	3145      	adds	r1, #69	; 0x45
 8007102:	700a      	strb	r2, [r1, #0]
 8007104:	4a34      	ldr	r2, [pc, #208]	; (80071d8 <_printf_i+0x21c>)
 8007106:	9203      	str	r2, [sp, #12]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	6821      	ldr	r1, [r4, #0]
 800710c:	ca20      	ldmia	r2!, {r5}
 800710e:	601a      	str	r2, [r3, #0]
 8007110:	0608      	lsls	r0, r1, #24
 8007112:	d516      	bpl.n	8007142 <_printf_i+0x186>
 8007114:	07cb      	lsls	r3, r1, #31
 8007116:	d502      	bpl.n	800711e <_printf_i+0x162>
 8007118:	2320      	movs	r3, #32
 800711a:	4319      	orrs	r1, r3
 800711c:	6021      	str	r1, [r4, #0]
 800711e:	2710      	movs	r7, #16
 8007120:	2d00      	cmp	r5, #0
 8007122:	d1b2      	bne.n	800708a <_printf_i+0xce>
 8007124:	2320      	movs	r3, #32
 8007126:	6822      	ldr	r2, [r4, #0]
 8007128:	439a      	bics	r2, r3
 800712a:	6022      	str	r2, [r4, #0]
 800712c:	e7ad      	b.n	800708a <_printf_i+0xce>
 800712e:	2220      	movs	r2, #32
 8007130:	6809      	ldr	r1, [r1, #0]
 8007132:	430a      	orrs	r2, r1
 8007134:	6022      	str	r2, [r4, #0]
 8007136:	0022      	movs	r2, r4
 8007138:	2178      	movs	r1, #120	; 0x78
 800713a:	3245      	adds	r2, #69	; 0x45
 800713c:	7011      	strb	r1, [r2, #0]
 800713e:	4a27      	ldr	r2, [pc, #156]	; (80071dc <_printf_i+0x220>)
 8007140:	e7e1      	b.n	8007106 <_printf_i+0x14a>
 8007142:	0648      	lsls	r0, r1, #25
 8007144:	d5e6      	bpl.n	8007114 <_printf_i+0x158>
 8007146:	b2ad      	uxth	r5, r5
 8007148:	e7e4      	b.n	8007114 <_printf_i+0x158>
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	680d      	ldr	r5, [r1, #0]
 800714e:	1d10      	adds	r0, r2, #4
 8007150:	6949      	ldr	r1, [r1, #20]
 8007152:	6018      	str	r0, [r3, #0]
 8007154:	6813      	ldr	r3, [r2, #0]
 8007156:	062e      	lsls	r6, r5, #24
 8007158:	d501      	bpl.n	800715e <_printf_i+0x1a2>
 800715a:	6019      	str	r1, [r3, #0]
 800715c:	e002      	b.n	8007164 <_printf_i+0x1a8>
 800715e:	066d      	lsls	r5, r5, #25
 8007160:	d5fb      	bpl.n	800715a <_printf_i+0x19e>
 8007162:	8019      	strh	r1, [r3, #0]
 8007164:	2300      	movs	r3, #0
 8007166:	9e04      	ldr	r6, [sp, #16]
 8007168:	6123      	str	r3, [r4, #16]
 800716a:	e7bb      	b.n	80070e4 <_printf_i+0x128>
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	1d11      	adds	r1, r2, #4
 8007170:	6019      	str	r1, [r3, #0]
 8007172:	6816      	ldr	r6, [r2, #0]
 8007174:	2100      	movs	r1, #0
 8007176:	0030      	movs	r0, r6
 8007178:	6862      	ldr	r2, [r4, #4]
 800717a:	f000 f831 	bl	80071e0 <memchr>
 800717e:	2800      	cmp	r0, #0
 8007180:	d001      	beq.n	8007186 <_printf_i+0x1ca>
 8007182:	1b80      	subs	r0, r0, r6
 8007184:	6060      	str	r0, [r4, #4]
 8007186:	6863      	ldr	r3, [r4, #4]
 8007188:	6123      	str	r3, [r4, #16]
 800718a:	2300      	movs	r3, #0
 800718c:	9a04      	ldr	r2, [sp, #16]
 800718e:	7013      	strb	r3, [r2, #0]
 8007190:	e7a8      	b.n	80070e4 <_printf_i+0x128>
 8007192:	6923      	ldr	r3, [r4, #16]
 8007194:	0032      	movs	r2, r6
 8007196:	9906      	ldr	r1, [sp, #24]
 8007198:	9805      	ldr	r0, [sp, #20]
 800719a:	9d07      	ldr	r5, [sp, #28]
 800719c:	47a8      	blx	r5
 800719e:	1c43      	adds	r3, r0, #1
 80071a0:	d0aa      	beq.n	80070f8 <_printf_i+0x13c>
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	079b      	lsls	r3, r3, #30
 80071a6:	d415      	bmi.n	80071d4 <_printf_i+0x218>
 80071a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071aa:	68e0      	ldr	r0, [r4, #12]
 80071ac:	4298      	cmp	r0, r3
 80071ae:	daa5      	bge.n	80070fc <_printf_i+0x140>
 80071b0:	0018      	movs	r0, r3
 80071b2:	e7a3      	b.n	80070fc <_printf_i+0x140>
 80071b4:	0022      	movs	r2, r4
 80071b6:	2301      	movs	r3, #1
 80071b8:	9906      	ldr	r1, [sp, #24]
 80071ba:	9805      	ldr	r0, [sp, #20]
 80071bc:	9e07      	ldr	r6, [sp, #28]
 80071be:	3219      	adds	r2, #25
 80071c0:	47b0      	blx	r6
 80071c2:	1c43      	adds	r3, r0, #1
 80071c4:	d098      	beq.n	80070f8 <_printf_i+0x13c>
 80071c6:	3501      	adds	r5, #1
 80071c8:	68e3      	ldr	r3, [r4, #12]
 80071ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071cc:	1a9b      	subs	r3, r3, r2
 80071ce:	42ab      	cmp	r3, r5
 80071d0:	dcf0      	bgt.n	80071b4 <_printf_i+0x1f8>
 80071d2:	e7e9      	b.n	80071a8 <_printf_i+0x1ec>
 80071d4:	2500      	movs	r5, #0
 80071d6:	e7f7      	b.n	80071c8 <_printf_i+0x20c>
 80071d8:	0800a001 	.word	0x0800a001
 80071dc:	0800a012 	.word	0x0800a012

080071e0 <memchr>:
 80071e0:	b2c9      	uxtb	r1, r1
 80071e2:	1882      	adds	r2, r0, r2
 80071e4:	4290      	cmp	r0, r2
 80071e6:	d101      	bne.n	80071ec <memchr+0xc>
 80071e8:	2000      	movs	r0, #0
 80071ea:	4770      	bx	lr
 80071ec:	7803      	ldrb	r3, [r0, #0]
 80071ee:	428b      	cmp	r3, r1
 80071f0:	d0fb      	beq.n	80071ea <memchr+0xa>
 80071f2:	3001      	adds	r0, #1
 80071f4:	e7f6      	b.n	80071e4 <memchr+0x4>

080071f6 <memmove>:
 80071f6:	b510      	push	{r4, lr}
 80071f8:	4288      	cmp	r0, r1
 80071fa:	d902      	bls.n	8007202 <memmove+0xc>
 80071fc:	188b      	adds	r3, r1, r2
 80071fe:	4298      	cmp	r0, r3
 8007200:	d303      	bcc.n	800720a <memmove+0x14>
 8007202:	2300      	movs	r3, #0
 8007204:	e007      	b.n	8007216 <memmove+0x20>
 8007206:	5c8b      	ldrb	r3, [r1, r2]
 8007208:	5483      	strb	r3, [r0, r2]
 800720a:	3a01      	subs	r2, #1
 800720c:	d2fb      	bcs.n	8007206 <memmove+0x10>
 800720e:	bd10      	pop	{r4, pc}
 8007210:	5ccc      	ldrb	r4, [r1, r3]
 8007212:	54c4      	strb	r4, [r0, r3]
 8007214:	3301      	adds	r3, #1
 8007216:	429a      	cmp	r2, r3
 8007218:	d1fa      	bne.n	8007210 <memmove+0x1a>
 800721a:	e7f8      	b.n	800720e <memmove+0x18>

0800721c <_free_r>:
 800721c:	b570      	push	{r4, r5, r6, lr}
 800721e:	0005      	movs	r5, r0
 8007220:	2900      	cmp	r1, #0
 8007222:	d010      	beq.n	8007246 <_free_r+0x2a>
 8007224:	1f0c      	subs	r4, r1, #4
 8007226:	6823      	ldr	r3, [r4, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	da00      	bge.n	800722e <_free_r+0x12>
 800722c:	18e4      	adds	r4, r4, r3
 800722e:	0028      	movs	r0, r5
 8007230:	f000 f918 	bl	8007464 <__malloc_lock>
 8007234:	4a1d      	ldr	r2, [pc, #116]	; (80072ac <_free_r+0x90>)
 8007236:	6813      	ldr	r3, [r2, #0]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d105      	bne.n	8007248 <_free_r+0x2c>
 800723c:	6063      	str	r3, [r4, #4]
 800723e:	6014      	str	r4, [r2, #0]
 8007240:	0028      	movs	r0, r5
 8007242:	f000 f917 	bl	8007474 <__malloc_unlock>
 8007246:	bd70      	pop	{r4, r5, r6, pc}
 8007248:	42a3      	cmp	r3, r4
 800724a:	d908      	bls.n	800725e <_free_r+0x42>
 800724c:	6821      	ldr	r1, [r4, #0]
 800724e:	1860      	adds	r0, r4, r1
 8007250:	4283      	cmp	r3, r0
 8007252:	d1f3      	bne.n	800723c <_free_r+0x20>
 8007254:	6818      	ldr	r0, [r3, #0]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	1841      	adds	r1, r0, r1
 800725a:	6021      	str	r1, [r4, #0]
 800725c:	e7ee      	b.n	800723c <_free_r+0x20>
 800725e:	001a      	movs	r2, r3
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d001      	beq.n	800726a <_free_r+0x4e>
 8007266:	42a3      	cmp	r3, r4
 8007268:	d9f9      	bls.n	800725e <_free_r+0x42>
 800726a:	6811      	ldr	r1, [r2, #0]
 800726c:	1850      	adds	r0, r2, r1
 800726e:	42a0      	cmp	r0, r4
 8007270:	d10b      	bne.n	800728a <_free_r+0x6e>
 8007272:	6820      	ldr	r0, [r4, #0]
 8007274:	1809      	adds	r1, r1, r0
 8007276:	1850      	adds	r0, r2, r1
 8007278:	6011      	str	r1, [r2, #0]
 800727a:	4283      	cmp	r3, r0
 800727c:	d1e0      	bne.n	8007240 <_free_r+0x24>
 800727e:	6818      	ldr	r0, [r3, #0]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	1841      	adds	r1, r0, r1
 8007284:	6011      	str	r1, [r2, #0]
 8007286:	6053      	str	r3, [r2, #4]
 8007288:	e7da      	b.n	8007240 <_free_r+0x24>
 800728a:	42a0      	cmp	r0, r4
 800728c:	d902      	bls.n	8007294 <_free_r+0x78>
 800728e:	230c      	movs	r3, #12
 8007290:	602b      	str	r3, [r5, #0]
 8007292:	e7d5      	b.n	8007240 <_free_r+0x24>
 8007294:	6821      	ldr	r1, [r4, #0]
 8007296:	1860      	adds	r0, r4, r1
 8007298:	4283      	cmp	r3, r0
 800729a:	d103      	bne.n	80072a4 <_free_r+0x88>
 800729c:	6818      	ldr	r0, [r3, #0]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	1841      	adds	r1, r0, r1
 80072a2:	6021      	str	r1, [r4, #0]
 80072a4:	6063      	str	r3, [r4, #4]
 80072a6:	6054      	str	r4, [r2, #4]
 80072a8:	e7ca      	b.n	8007240 <_free_r+0x24>
 80072aa:	46c0      	nop			; (mov r8, r8)
 80072ac:	200008d8 	.word	0x200008d8

080072b0 <sbrk_aligned>:
 80072b0:	b570      	push	{r4, r5, r6, lr}
 80072b2:	4e0f      	ldr	r6, [pc, #60]	; (80072f0 <sbrk_aligned+0x40>)
 80072b4:	000d      	movs	r5, r1
 80072b6:	6831      	ldr	r1, [r6, #0]
 80072b8:	0004      	movs	r4, r0
 80072ba:	2900      	cmp	r1, #0
 80072bc:	d102      	bne.n	80072c4 <sbrk_aligned+0x14>
 80072be:	f000 f8bf 	bl	8007440 <_sbrk_r>
 80072c2:	6030      	str	r0, [r6, #0]
 80072c4:	0029      	movs	r1, r5
 80072c6:	0020      	movs	r0, r4
 80072c8:	f000 f8ba 	bl	8007440 <_sbrk_r>
 80072cc:	1c43      	adds	r3, r0, #1
 80072ce:	d00a      	beq.n	80072e6 <sbrk_aligned+0x36>
 80072d0:	2303      	movs	r3, #3
 80072d2:	1cc5      	adds	r5, r0, #3
 80072d4:	439d      	bics	r5, r3
 80072d6:	42a8      	cmp	r0, r5
 80072d8:	d007      	beq.n	80072ea <sbrk_aligned+0x3a>
 80072da:	1a29      	subs	r1, r5, r0
 80072dc:	0020      	movs	r0, r4
 80072de:	f000 f8af 	bl	8007440 <_sbrk_r>
 80072e2:	1c43      	adds	r3, r0, #1
 80072e4:	d101      	bne.n	80072ea <sbrk_aligned+0x3a>
 80072e6:	2501      	movs	r5, #1
 80072e8:	426d      	negs	r5, r5
 80072ea:	0028      	movs	r0, r5
 80072ec:	bd70      	pop	{r4, r5, r6, pc}
 80072ee:	46c0      	nop			; (mov r8, r8)
 80072f0:	200008dc 	.word	0x200008dc

080072f4 <_malloc_r>:
 80072f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072f6:	2203      	movs	r2, #3
 80072f8:	1ccb      	adds	r3, r1, #3
 80072fa:	4393      	bics	r3, r2
 80072fc:	3308      	adds	r3, #8
 80072fe:	0006      	movs	r6, r0
 8007300:	001f      	movs	r7, r3
 8007302:	2b0c      	cmp	r3, #12
 8007304:	d232      	bcs.n	800736c <_malloc_r+0x78>
 8007306:	270c      	movs	r7, #12
 8007308:	42b9      	cmp	r1, r7
 800730a:	d831      	bhi.n	8007370 <_malloc_r+0x7c>
 800730c:	0030      	movs	r0, r6
 800730e:	f000 f8a9 	bl	8007464 <__malloc_lock>
 8007312:	4d32      	ldr	r5, [pc, #200]	; (80073dc <_malloc_r+0xe8>)
 8007314:	682b      	ldr	r3, [r5, #0]
 8007316:	001c      	movs	r4, r3
 8007318:	2c00      	cmp	r4, #0
 800731a:	d12e      	bne.n	800737a <_malloc_r+0x86>
 800731c:	0039      	movs	r1, r7
 800731e:	0030      	movs	r0, r6
 8007320:	f7ff ffc6 	bl	80072b0 <sbrk_aligned>
 8007324:	0004      	movs	r4, r0
 8007326:	1c43      	adds	r3, r0, #1
 8007328:	d11e      	bne.n	8007368 <_malloc_r+0x74>
 800732a:	682c      	ldr	r4, [r5, #0]
 800732c:	0025      	movs	r5, r4
 800732e:	2d00      	cmp	r5, #0
 8007330:	d14a      	bne.n	80073c8 <_malloc_r+0xd4>
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	0029      	movs	r1, r5
 8007336:	18e3      	adds	r3, r4, r3
 8007338:	0030      	movs	r0, r6
 800733a:	9301      	str	r3, [sp, #4]
 800733c:	f000 f880 	bl	8007440 <_sbrk_r>
 8007340:	9b01      	ldr	r3, [sp, #4]
 8007342:	4283      	cmp	r3, r0
 8007344:	d143      	bne.n	80073ce <_malloc_r+0xda>
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	3703      	adds	r7, #3
 800734a:	1aff      	subs	r7, r7, r3
 800734c:	2303      	movs	r3, #3
 800734e:	439f      	bics	r7, r3
 8007350:	3708      	adds	r7, #8
 8007352:	2f0c      	cmp	r7, #12
 8007354:	d200      	bcs.n	8007358 <_malloc_r+0x64>
 8007356:	270c      	movs	r7, #12
 8007358:	0039      	movs	r1, r7
 800735a:	0030      	movs	r0, r6
 800735c:	f7ff ffa8 	bl	80072b0 <sbrk_aligned>
 8007360:	1c43      	adds	r3, r0, #1
 8007362:	d034      	beq.n	80073ce <_malloc_r+0xda>
 8007364:	6823      	ldr	r3, [r4, #0]
 8007366:	19df      	adds	r7, r3, r7
 8007368:	6027      	str	r7, [r4, #0]
 800736a:	e013      	b.n	8007394 <_malloc_r+0xa0>
 800736c:	2b00      	cmp	r3, #0
 800736e:	dacb      	bge.n	8007308 <_malloc_r+0x14>
 8007370:	230c      	movs	r3, #12
 8007372:	2500      	movs	r5, #0
 8007374:	6033      	str	r3, [r6, #0]
 8007376:	0028      	movs	r0, r5
 8007378:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800737a:	6822      	ldr	r2, [r4, #0]
 800737c:	1bd1      	subs	r1, r2, r7
 800737e:	d420      	bmi.n	80073c2 <_malloc_r+0xce>
 8007380:	290b      	cmp	r1, #11
 8007382:	d917      	bls.n	80073b4 <_malloc_r+0xc0>
 8007384:	19e2      	adds	r2, r4, r7
 8007386:	6027      	str	r7, [r4, #0]
 8007388:	42a3      	cmp	r3, r4
 800738a:	d111      	bne.n	80073b0 <_malloc_r+0xbc>
 800738c:	602a      	str	r2, [r5, #0]
 800738e:	6863      	ldr	r3, [r4, #4]
 8007390:	6011      	str	r1, [r2, #0]
 8007392:	6053      	str	r3, [r2, #4]
 8007394:	0030      	movs	r0, r6
 8007396:	0025      	movs	r5, r4
 8007398:	f000 f86c 	bl	8007474 <__malloc_unlock>
 800739c:	2207      	movs	r2, #7
 800739e:	350b      	adds	r5, #11
 80073a0:	1d23      	adds	r3, r4, #4
 80073a2:	4395      	bics	r5, r2
 80073a4:	1aea      	subs	r2, r5, r3
 80073a6:	429d      	cmp	r5, r3
 80073a8:	d0e5      	beq.n	8007376 <_malloc_r+0x82>
 80073aa:	1b5b      	subs	r3, r3, r5
 80073ac:	50a3      	str	r3, [r4, r2]
 80073ae:	e7e2      	b.n	8007376 <_malloc_r+0x82>
 80073b0:	605a      	str	r2, [r3, #4]
 80073b2:	e7ec      	b.n	800738e <_malloc_r+0x9a>
 80073b4:	6862      	ldr	r2, [r4, #4]
 80073b6:	42a3      	cmp	r3, r4
 80073b8:	d101      	bne.n	80073be <_malloc_r+0xca>
 80073ba:	602a      	str	r2, [r5, #0]
 80073bc:	e7ea      	b.n	8007394 <_malloc_r+0xa0>
 80073be:	605a      	str	r2, [r3, #4]
 80073c0:	e7e8      	b.n	8007394 <_malloc_r+0xa0>
 80073c2:	0023      	movs	r3, r4
 80073c4:	6864      	ldr	r4, [r4, #4]
 80073c6:	e7a7      	b.n	8007318 <_malloc_r+0x24>
 80073c8:	002c      	movs	r4, r5
 80073ca:	686d      	ldr	r5, [r5, #4]
 80073cc:	e7af      	b.n	800732e <_malloc_r+0x3a>
 80073ce:	230c      	movs	r3, #12
 80073d0:	0030      	movs	r0, r6
 80073d2:	6033      	str	r3, [r6, #0]
 80073d4:	f000 f84e 	bl	8007474 <__malloc_unlock>
 80073d8:	e7cd      	b.n	8007376 <_malloc_r+0x82>
 80073da:	46c0      	nop			; (mov r8, r8)
 80073dc:	200008d8 	.word	0x200008d8

080073e0 <_realloc_r>:
 80073e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073e2:	0007      	movs	r7, r0
 80073e4:	000e      	movs	r6, r1
 80073e6:	0014      	movs	r4, r2
 80073e8:	2900      	cmp	r1, #0
 80073ea:	d105      	bne.n	80073f8 <_realloc_r+0x18>
 80073ec:	0011      	movs	r1, r2
 80073ee:	f7ff ff81 	bl	80072f4 <_malloc_r>
 80073f2:	0005      	movs	r5, r0
 80073f4:	0028      	movs	r0, r5
 80073f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80073f8:	2a00      	cmp	r2, #0
 80073fa:	d103      	bne.n	8007404 <_realloc_r+0x24>
 80073fc:	f7ff ff0e 	bl	800721c <_free_r>
 8007400:	0025      	movs	r5, r4
 8007402:	e7f7      	b.n	80073f4 <_realloc_r+0x14>
 8007404:	f000 f83e 	bl	8007484 <_malloc_usable_size_r>
 8007408:	9001      	str	r0, [sp, #4]
 800740a:	4284      	cmp	r4, r0
 800740c:	d803      	bhi.n	8007416 <_realloc_r+0x36>
 800740e:	0035      	movs	r5, r6
 8007410:	0843      	lsrs	r3, r0, #1
 8007412:	42a3      	cmp	r3, r4
 8007414:	d3ee      	bcc.n	80073f4 <_realloc_r+0x14>
 8007416:	0021      	movs	r1, r4
 8007418:	0038      	movs	r0, r7
 800741a:	f7ff ff6b 	bl	80072f4 <_malloc_r>
 800741e:	1e05      	subs	r5, r0, #0
 8007420:	d0e8      	beq.n	80073f4 <_realloc_r+0x14>
 8007422:	9b01      	ldr	r3, [sp, #4]
 8007424:	0022      	movs	r2, r4
 8007426:	429c      	cmp	r4, r3
 8007428:	d900      	bls.n	800742c <_realloc_r+0x4c>
 800742a:	001a      	movs	r2, r3
 800742c:	0031      	movs	r1, r6
 800742e:	0028      	movs	r0, r5
 8007430:	f7ff fbc0 	bl	8006bb4 <memcpy>
 8007434:	0031      	movs	r1, r6
 8007436:	0038      	movs	r0, r7
 8007438:	f7ff fef0 	bl	800721c <_free_r>
 800743c:	e7da      	b.n	80073f4 <_realloc_r+0x14>
	...

08007440 <_sbrk_r>:
 8007440:	2300      	movs	r3, #0
 8007442:	b570      	push	{r4, r5, r6, lr}
 8007444:	4d06      	ldr	r5, [pc, #24]	; (8007460 <_sbrk_r+0x20>)
 8007446:	0004      	movs	r4, r0
 8007448:	0008      	movs	r0, r1
 800744a:	602b      	str	r3, [r5, #0]
 800744c:	f7fb fc6c 	bl	8002d28 <_sbrk>
 8007450:	1c43      	adds	r3, r0, #1
 8007452:	d103      	bne.n	800745c <_sbrk_r+0x1c>
 8007454:	682b      	ldr	r3, [r5, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d000      	beq.n	800745c <_sbrk_r+0x1c>
 800745a:	6023      	str	r3, [r4, #0]
 800745c:	bd70      	pop	{r4, r5, r6, pc}
 800745e:	46c0      	nop			; (mov r8, r8)
 8007460:	200008e0 	.word	0x200008e0

08007464 <__malloc_lock>:
 8007464:	b510      	push	{r4, lr}
 8007466:	4802      	ldr	r0, [pc, #8]	; (8007470 <__malloc_lock+0xc>)
 8007468:	f000 f814 	bl	8007494 <__retarget_lock_acquire_recursive>
 800746c:	bd10      	pop	{r4, pc}
 800746e:	46c0      	nop			; (mov r8, r8)
 8007470:	200008e4 	.word	0x200008e4

08007474 <__malloc_unlock>:
 8007474:	b510      	push	{r4, lr}
 8007476:	4802      	ldr	r0, [pc, #8]	; (8007480 <__malloc_unlock+0xc>)
 8007478:	f000 f80d 	bl	8007496 <__retarget_lock_release_recursive>
 800747c:	bd10      	pop	{r4, pc}
 800747e:	46c0      	nop			; (mov r8, r8)
 8007480:	200008e4 	.word	0x200008e4

08007484 <_malloc_usable_size_r>:
 8007484:	1f0b      	subs	r3, r1, #4
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	1f18      	subs	r0, r3, #4
 800748a:	2b00      	cmp	r3, #0
 800748c:	da01      	bge.n	8007492 <_malloc_usable_size_r+0xe>
 800748e:	580b      	ldr	r3, [r1, r0]
 8007490:	18c0      	adds	r0, r0, r3
 8007492:	4770      	bx	lr

08007494 <__retarget_lock_acquire_recursive>:
 8007494:	4770      	bx	lr

08007496 <__retarget_lock_release_recursive>:
 8007496:	4770      	bx	lr

08007498 <_init>:
 8007498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800749a:	46c0      	nop			; (mov r8, r8)
 800749c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800749e:	bc08      	pop	{r3}
 80074a0:	469e      	mov	lr, r3
 80074a2:	4770      	bx	lr

080074a4 <_fini>:
 80074a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a6:	46c0      	nop			; (mov r8, r8)
 80074a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074aa:	bc08      	pop	{r3}
 80074ac:	469e      	mov	lr, r3
 80074ae:	4770      	bx	lr
