{
  "totalCount" : 5501,
  "totalCountFiltered" : 5501,
  "duration" : 774,
  "indexDuration" : 425,
  "requestDuration" : 651,
  "searchUid" : "fd4ad5a5-35c0-4035-8d0b-a635d74e736e",
  "pipeline" : "Docs_Hub-mirror-1668687627",
  "apiVersion" : 2,
  "splitTestRun" : "Docs_Hub-mirror-1668687627",
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-x4ugxumxceanakktcv4ydokctq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTIteDR1Z3h1bXhjZWFuYWtrdGN2NHlkb2tjdHE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "AHB memory port latency",
    "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded.",
    "firstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
      "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "2bsiUyAaxe25MAT0",
        "urihash" : "2bsiUyAaxe25MAT0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719633000,
        "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bcfd977155116a50ef",
        "transactionid" : 861301,
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719633000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719633401115666,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2568,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 2568,
        "sysdate" : 1648719633000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 184,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719633000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719633401115666,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "syscollection" : "default"
      },
      "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
      "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
    },
    "childResults" : [ {
      "title" : "Re-arbitration priority",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "excerpt" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out.",
      "firstSentences" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out. If more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Re-arbitration priority ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "rJðBIzqWm9W5wZOo",
        "urihash" : "rJðBIzqWm9W5wZOo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "ports ; SDRAM memory ; highest priority ; re-arbitration ; transaction ; accesses ; TimeOut register ; Auto-refresh",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "ports ; SDRAM memory ; highest priority ; re-arbitration ; transaction ; accesses ; TimeOut register ; Auto-refresh",
        "documenttype" : "html",
        "isattachment" : "3487803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "2fa15f7f88908e62df8295062282f6baa334a4646c024d7e952eff1f145b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bdfd977155116a51d2",
        "transactionid" : 861301,
        "title" : "Re-arbitration priority ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635880528658,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 1055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 1055,
        "sysdate" : 1648719635000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635880528658,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
        "syscollection" : "default"
      },
      "Title" : "Re-arbitration priority",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "Excerpt" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out.",
      "FirstSentences" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out. If more ..."
    }, {
      "title" : "Re-arbitration occurrence",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
      "firstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Re-arbitration occurrence ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "9KfqwpñBV4wO4xdU",
        "urihash" : "9KfqwpñBV4wO4xdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
        "documenttype" : "html",
        "isattachment" : "3487803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "35f1f39b60a74041ddbe6eb29206cdad194816f15414b31a32961b637ac0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bdfd977155116a51ce",
        "transactionid" : 861301,
        "title" : "Re-arbitration occurrence ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635766993253,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 834,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 834,
        "sysdate" : 1648719635000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635766993253,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
        "syscollection" : "default"
      },
      "Title" : "Re-arbitration occurrence",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "Excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
      "FirstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ..."
    }, {
      "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "excerpt" : "ii ... Table 3-22 corrected. ... It may not be copied or its contents disclosed without prior consent. ... MBX™ and the MBX™ trademark are owned by Imagination Technologies Limited and used by ...",
      "firstSentences" : "MultiPort Memory Controller (GX175) Revision: r0p2 Technical Reference Manual Copyright © 2003-2005 ARM Limited. All rights reserved. ARM DDI 0277F ii Date 12 March 2003 21 May 2003 22 May 2003 11 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "AQðYEOcðrGkOG3WX",
        "urihash" : "AQðYEOcðrGkOG3WX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
        "systransactionid" : 861301,
        "copyright" : "Copyright © 2003-2005 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "numberofpages" : 156,
        "sysconcepts" : "registers ; wait states ; signals ; ARM Limited ; Graphics Core ; transactions ; system initialization ; assignments ; bus ; functionality ; transfers ; AHB ports ; memory controllers ; pad interface ; power-on reset ; entering low-power",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "registers ; wait states ; signals ; ARM Limited ; Graphics Core ; transactions ; system initialization ; assignments ; bus ; functionality ; transfers ; AHB ports ; memory controllers ; pad interface ; power-on reset ; entering low-power",
        "documenttype" : "pdf",
        "isattachment" : "3487803",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "ab7570837f68019ecd8f0a8f9ce98388b666e3a7e06d860c32f6aea83896",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bffd977155116a5389",
        "transactionid" : 861301,
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635258367345,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 1026691,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719630628,
        "syssize" : 1026691,
        "sysdate" : 1648719635000,
        "topparent" : "3487803",
        "author" : "ARM Limited",
        "label_version" : "r0p2",
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 2076,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635258367345,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
        "syscollection" : "default"
      },
      "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "Excerpt" : "ii ... Table 3-22 corrected. ... It may not be copied or its contents disclosed without prior consent. ... MBX™ and the MBX™ trademark are owned by Imagination Technologies Limited and used by ...",
      "FirstSentences" : "MultiPort Memory Controller (GX175) Revision: r0p2 Technical Reference Manual Copyright © 2003-2005 ARM Limited. All rights reserved. ARM DDI 0277F ii Date 12 March 2003 21 May 2003 22 May 2003 11 ..."
    } ],
    "totalNumberOfChildResults" : 94,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AHB memory port latency ",
      "document_number" : "ddi0277",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3487803",
      "sysurihash" : "3Xq3XX8RvDUSuNdj",
      "urihash" : "3Xq3XX8RvDUSuNdj",
      "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
      "systransactionid" : 861301,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158256734000,
      "topparentid" : 3487803,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373564000,
      "sysconcepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3487803,
      "parentitem" : "5e8e23bcfd977155116a50ef",
      "concepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
      "documenttype" : "html",
      "isattachment" : "3487803",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719635000,
      "permanentid" : "b7adff4cb3f27db33700f61a3542acd47c56e6b7ea6f8792bd2ece438e07",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e23bdfd977155116a51d4",
      "transactionid" : 861301,
      "title" : "AHB memory port latency ",
      "products" : [ "DMA Controller" ],
      "date" : 1648719635000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0277:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719635900180525,
      "sysisattachment" : "3487803",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3487803,
      "size" : 553,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719628730,
      "syssize" : 553,
      "sysdate" : 1648719635000,
      "haslayout" : "1",
      "topparent" : "3487803",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3487803,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
      "wordcount" : 48,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719635000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "modified" : 1638978044000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719635900180525,
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
      "syscollection" : "default"
    },
    "Title" : "AHB memory port latency",
    "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "Excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded.",
    "FirstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ..."
  }, {
    "title" : "Slave port 1 input and output signal timing parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "excerpt" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals ... Slave port 1 input and output signal timing parameters Cache Controllers",
    "firstSentences" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals except that S0 in the signal names are replaced with S1. Slave port 1 input and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
      "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "KX6wqrmCsqZXlnGL",
        "urihash" : "KX6wqrmCsqZXlnGL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719613000,
        "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df088295d1e18d36543",
        "transactionid" : 861300,
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719613953994410,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 2195,
        "sysdate" : 1648719613000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 175,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719613000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719613953994410,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
      "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces Cache ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "kDcX0gsSQOli1hYu",
        "urihash" : "kDcX0gsSQOli1hYu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "cache ; interfaces ; Power modes ; AXI master ; Functional Overview ; features",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "cache ; interfaces ; Power modes ; AXI master ; Functional Overview ; features",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719615000,
        "permanentid" : "431f74c73f443d55bf76f397f03324ee55a0ef4ce88c899f059d9a45367b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df088295d1e18d36555",
        "transactionid" : 861300,
        "title" : "Functional Overview ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719615000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719615646282812,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 287,
        "sysdate" : 1648719615000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719615000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/functional-overview?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719615646282812,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces Cache ..."
    }, {
      "title" : "Master port 0 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "excerpt" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output ... Master port 0 inputs and outputs Port name Type Maximum constraint ARADDRM0[31:0] ...",
      "firstSentences" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output signal timing parameters. Table B.3. Master port 0 inputs and outputs Port name Type ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Master port 0 input and output signal timing parameters ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "9ZqXCiLts3bUDULL",
        "urihash" : "9ZqXCiLts3bUDULL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "timing parameters ; master ; constraint ARADDRM0 ; Type Maximum ; AWPROTM0 ; AWLOCKM0 ; AWLENM0 ; AWIDM0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "timing parameters ; master ; constraint ARADDRM0 ; Type Maximum ; AWPROTM0 ; AWLOCKM0 ; AWLENM0 ; AWIDM0",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719614000,
        "permanentid" : "af6630e63709cbb1bb48fb366111ad27bbdc9ffd19600f3126e2c5ea2cb9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df188295d1e18d3659f",
        "transactionid" : 861300,
        "title" : "Master port 0 input and output signal timing parameters ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719614945627381,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 1195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 1195,
        "sysdate" : 1648719614000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 70,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719614000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719614945627381,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Master port 0 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "Excerpt" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output ... Master port 0 inputs and outputs Port name Type Maximum constraint ARADDRM0[31:0] ...",
      "FirstSentences" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output signal timing parameters. Table B.3. Master port 0 inputs and outputs Port name Type ..."
    }, {
      "title" : "Master port 1 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "excerpt" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 ... Master port 1 input and output signal timing parameters Cache Controllers",
      "firstSentences" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 signals except that M0 in the signal names are replaced with M1. Master port 1 input and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Master port 1 input and output signal timing parameters ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "GJ0JZa3qr4ñscsno",
        "urihash" : "GJ0JZa3qr4ñscsno",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "signals ; master ; M1 ; M0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "signals ; master ; M1 ; M0",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719614000,
        "permanentid" : "46297fe67fac82ce4ba6f8ca6513a1b579c947b16cedfbabb2d2c2a827d0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df188295d1e18d365a0",
        "transactionid" : 861300,
        "title" : "Master port 1 input and output signal timing parameters ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719614885819815,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 246,
        "sysdate" : 1648719614000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719614000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719614885819815,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Master port 1 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "Excerpt" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 ... Master port 1 input and output signal timing parameters Cache Controllers",
      "FirstSentences" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 signals except that M0 in the signal names are replaced with M1. Master port 1 input and ..."
    } ],
    "totalNumberOfChildResults" : 97,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Slave port 1 input and output signal timing parameters ",
      "document_number" : "ddi0246",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484083",
      "sysurihash" : "k8eO4Moa65A4mhpA",
      "urihash" : "k8eO4Moa65A4mhpA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
      "systransactionid" : 861300,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1343830987000,
      "topparentid" : 3484083,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372080000,
      "sysconcepts" : "signals ; slave ; timing parameters ; S1 ; S0",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
      "attachmentparentid" : 3484083,
      "parentitem" : "5e8e1df088295d1e18d36543",
      "concepts" : "signals ; slave ; timing parameters ; S1 ; S0",
      "documenttype" : "html",
      "isattachment" : "3484083",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719615000,
      "permanentid" : "d6d52962dcd45bbbaeb7ca95579d9abb7d5e6f22099d72fc1d27130c9a2c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1df188295d1e18d3659e",
      "transactionid" : 861300,
      "title" : "Slave port 1 input and output signal timing parameters ",
      "products" : [ "Cache Controllers" ],
      "date" : 1648719615000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0246:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719615728049000,
      "sysisattachment" : "3484083",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484083,
      "size" : 242,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719605021,
      "syssize" : 242,
      "sysdate" : 1648719615000,
      "haslayout" : "1",
      "topparent" : "3484083",
      "label_version" : "r3p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484083,
      "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
      "wordcount" : 25,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719615000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "modified" : 1638977411000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719615728049000,
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
      "syscollection" : "default"
    },
    "Title" : "Slave port 1 input and output signal timing parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "Excerpt" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals ... Slave port 1 input and output signal timing parameters Cache Controllers",
    "FirstSentences" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals except that S0 in the signal names are replaced with S1. Slave port 1 input and ..."
  }, {
    "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "excerpt" : "Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2018, 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "firstSentences" : "Arm® Cortex®-A65AE Core Cryptographic Extension Revision: r1p0 Technical Reference Manual Copyright © 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101388_0100_01_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101388/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101388/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101388",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4539716",
        "sysurihash" : "A3sTwYjDb5ryMOR5",
        "urihash" : "A3sTwYjDb5ryMOR5",
        "sysuri" : "https://developer.arm.com/documentation/101388/0100/en",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613142660000,
        "topparentid" : 4539716,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1616771141000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649407054000,
        "permanentid" : "abaf61727e662c1a44152c7f6f2c1e13a1dcf0ba80d30f6f581eceb16d35",
        "syslanguage" : [ "English" ],
        "itemid" : "605df845256fc952d8c37826",
        "transactionid" : 866403,
        "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65AE" ],
        "date" : 1649407054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101388:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407054274761786,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406914943,
        "syssize" : 4798,
        "sysdate" : 1649407054000,
        "haslayout" : "1",
        "topparent" : "4539716",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4539716,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65AE" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101388/0100/?lang=en",
        "modified" : 1643293948000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649407054274761786,
        "uri" : "https://developer.arm.com/documentation/101388/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101388/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101388/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101388",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4539716",
      "sysauthor" : "ARM",
      "sysurihash" : "GñWDCRptRxQEXzPU",
      "urihash" : "GñWDCRptRxQEXzPU",
      "sysuri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A65AE",
      "systransactionid" : 864307,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1613142660000,
      "topparentid" : 4539716,
      "numberofpages" : 21,
      "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; provisions ; implementations ; Adobe Acrobat ; conflicting ; acceptance ; applications ; Non-Confidential ; trademark usage",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566" ],
      "attachmentparentid" : 4539716,
      "parentitem" : "605df845256fc952d8c37826",
      "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; provisions ; implementations ; Adobe Acrobat ; conflicting ; acceptance ; applications ; Non-Confidential ; trademark usage",
      "documenttype" : "pdf",
      "isattachment" : "4539716",
      "sysindexeddate" : 1649151023000,
      "permanentid" : "6a01155f13a19eae39d148073294c1362ee8b356ab8fa1008d1a88ba3525",
      "syslanguage" : [ "English" ],
      "itemid" : "605df846256fc952d8c37836",
      "transactionid" : 864307,
      "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This document describes the optional cryptographic features of the Cortex®-A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1649151023000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101388:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151023630349109,
      "sysisattachment" : "4539716",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4539716,
      "size" : 381236,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150852368,
      "syssubject" : "This document describes the optional cryptographic features of the Cortex®-A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 381236,
      "sysdate" : 1649151023000,
      "topparent" : "4539716",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 4539716,
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 714,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151023000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151023630349109,
      "uri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "Excerpt" : "Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2018, 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "FirstSentences" : "Arm® Cortex®-A65AE Core Cryptographic Extension Revision: r1p0 Technical Reference Manual Copyright © 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101388_0100_01_en Arm® ..."
  }, {
    "title" : "Arm Embedded Trace Router",
    "uri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8ff6b9f86e16515cdbfde3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "excerpt" : "Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/ ... This document is Non-Confidential. ... Copyright © 2018 Arm Limited or its affiliates. ... Contents",
    "firstSentences" : "Arm Embedded Trace Router Architecture Specification Copyright © 2018 Arm Limited or its affiliates. All rights reserved. ARM IHI 0081A (ID071318) ii Arm Embedded Trace Router Architecture ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Embedded Trace Router",
      "uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en",
      "excerpt" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Router Arm Embedded Trace Router",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Embedded Trace Router ",
        "document_number" : "ihi0081",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3740075",
        "sysurihash" : "95MAN40W4GwcHYOK",
        "urihash" : "95MAN40W4GwcHYOK",
        "sysuri" : "https://developer.arm.com/documentation/ihi0081/a/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594200557000,
        "topparentid" : 3740075,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603270329000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649147574000,
        "permanentid" : "486a3d3c395084f911cbce6dd97a15a4100efcdd22f5f181c25d44ca8a0d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff6b9f86e16515cdbfde1",
        "transactionid" : 864235,
        "title" : "Arm Embedded Trace Router ",
        "products" : [ "Arm Embedded Trace Router" ],
        "date" : 1649147574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0081:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147574575771526,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147239196,
        "syssize" : 151,
        "sysdate" : 1649147574000,
        "haslayout" : "1",
        "topparent" : "3740075",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3740075,
        "content_description" : "This book describes the architecture for the Embedded Trace Router (ETR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0081/a/?lang=en",
        "modified" : 1645025351000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147574575771526,
        "uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Embedded Trace Router",
      "Uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en",
      "Excerpt" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Router Arm Embedded Trace Router"
    },
    "childResults" : [ {
      "title" : "Arm Embedded Trace Router",
      "uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en",
      "excerpt" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Router Arm Embedded Trace Router",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Embedded Trace Router ",
        "document_number" : "ihi0081",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3740075",
        "sysurihash" : "95MAN40W4GwcHYOK",
        "urihash" : "95MAN40W4GwcHYOK",
        "sysuri" : "https://developer.arm.com/documentation/ihi0081/a/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594200557000,
        "topparentid" : 3740075,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603270329000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649147574000,
        "permanentid" : "486a3d3c395084f911cbce6dd97a15a4100efcdd22f5f181c25d44ca8a0d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff6b9f86e16515cdbfde1",
        "transactionid" : 864235,
        "title" : "Arm Embedded Trace Router ",
        "products" : [ "Arm Embedded Trace Router" ],
        "date" : 1649147574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0081:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147574575771526,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147239196,
        "syssize" : 151,
        "sysdate" : 1649147574000,
        "haslayout" : "1",
        "topparent" : "3740075",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3740075,
        "content_description" : "This book describes the architecture for the Embedded Trace Router (ETR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0081/a/?lang=en",
        "modified" : 1645025351000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147574575771526,
        "uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Embedded Trace Router",
      "Uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en",
      "Excerpt" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Router Arm Embedded Trace Router"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Embedded Trace Router ",
      "document_number" : "ihi0081",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "3740075",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "hIpz7JgD9vwebhiL",
      "urihash" : "hIpz7JgD9vwebhiL",
      "sysuri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
      "keywords" : "On-chip Debug & Trace",
      "systransactionid" : 864235,
      "copyright" : "Copyright ©€2018 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594200557000,
      "topparentid" : 3740075,
      "numberofpages" : 132,
      "sysconcepts" : "Disabled states ; memory-mapped interface ; usage constraints ; configuration notes ; implementations ; pseudocode ; functionality ; ETR ; minimum alignment ; architectures ; message signaled ; bitstrings ; arm ; buffer ; stop sequence ; TraceCaptEn",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673" ],
      "attachmentparentid" : 3740075,
      "parentitem" : "5f8ff6b9f86e16515cdbfde1",
      "concepts" : "Disabled states ; memory-mapped interface ; usage constraints ; configuration notes ; implementations ; pseudocode ; functionality ; ETR ; minimum alignment ; architectures ; message signaled ; bitstrings ; arm ; buffer ; stop sequence ; TraceCaptEn",
      "documenttype" : "pdf",
      "isattachment" : "3740075",
      "sysindexeddate" : 1649147577000,
      "permanentid" : "5ce5fae29e30afc5e0834599bdd7d89bd9abe4204fa99eb31b07d20df20a",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8ff6b9f86e16515cdbfde3",
      "transactionid" : 864235,
      "title" : "Arm Embedded Trace Router ",
      "date" : 1649147576000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0081:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147576967694885,
      "sysisattachment" : "3740075",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3740075,
      "size" : 1055439,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8ff6b9f86e16515cdbfde3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147240760,
      "syssize" : 1055439,
      "sysdate" : 1649147576000,
      "topparent" : "3740075",
      "author" : "ARM Limited",
      "label_version" : "a",
      "systopparentid" : 3740075,
      "content_description" : "This book describes the architecture for the Embedded Trace Router (ETR).",
      "wordcount" : 2189,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147577000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8ff6b9f86e16515cdbfde3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147576967694885,
      "uri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Embedded Trace Router",
    "Uri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8ff6b9f86e16515cdbfde3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "Excerpt" : "Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/ ... This document is Non-Confidential. ... Copyright © 2018 Arm Limited or its affiliates. ... Contents",
    "FirstSentences" : "Arm Embedded Trace Router Architecture Specification Copyright © 2018 Arm Limited or its affiliates. All rights reserved. ARM IHI 0081A (ID071318) ii Arm Embedded Trace Router Architecture ..."
  }, {
    "title" : "Arbitration",
    "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "excerpt" : "Round robin. ... Interfaces with a lower port number. Minimum hold time If the funnel switches between interfaces, and therefore ATB IDs, this ... A minimum hold time of 4. Figure 6.1.",
    "firstSentences" : "Arbitration The funnel implements two arbitration schemes, which can be used at the same time: Fixed priority. Round robin. Priority values for each ATB slave interface are defined in a 3-bit ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "GbbrD784rSb9OñbR",
        "urihash" : "GbbrD784rSb9OñbR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150682000,
        "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b5ef86e16515cdb7358",
        "transactionid" : 864299,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649150682000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150682741694265,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 4262,
        "sysdate" : 1649150682000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150682000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150682741694265,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
    },
    "childResults" : [ {
      "title" : "APB synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "excerpt" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400",
      "firstSentences" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB synchronous bridge ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "mi0B6F2g2sBl2S6H",
        "urihash" : "mi0B6F2g2sBl2S6H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
        "systransactionid" : 864307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "APB synchronous ; clock domains ; data transfer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "APB synchronous ; clock domains ; data transfer",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151017000,
        "permanentid" : "5517e90339e6522d36d6a60c2956d486b4373eb855a14169026b6e34b39b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b62f86e16515cdb74c8",
        "transactionid" : 864307,
        "title" : "APB synchronous bridge ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649151017000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151017955557329,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 151,
        "sysdate" : 1649151017000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151017000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151017955557329,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "APB synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "Excerpt" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400",
      "FirstSentences" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400"
    }, {
      "title" : "Functional interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "excerpt" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB ... ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400",
      "firstSentences" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB slave interface. ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional interfaces ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "sah9wqV2zñb0zI4U",
        "urihash" : "sah9wqV2zñb0zI4U",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
        "systransactionid" : 864307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "functional interfaces ; ATB ; asynchronous bridge",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "functional interfaces ; ATB ; asynchronous bridge",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151017000,
        "permanentid" : "f990711652469d27d4c6211258b0c0e1d4c8090847501805b1fbf76113e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b62f86e16515cdb74e3",
        "transactionid" : 864307,
        "title" : "Functional interfaces ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649151017000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151017742675836,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 197,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 197,
        "sysdate" : 1649151017000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151017000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151017742675836,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Functional interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "Excerpt" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB ... ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400",
      "FirstSentences" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB slave interface. ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400"
    }, {
      "title" : "Low-power features",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "excerpt" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power ...",
      "firstSentences" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power state ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Low-power features ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "1SgAb3Y5G4fmxgva",
        "urihash" : "1SgAb3Y5G4fmxgva",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
        "systransactionid" : 864307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "master interface ; low-power state ; power controller ; bridge ; transactions ; LPI ; cactive HIGH ; wake-up request ; APB asynchronous",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "master interface ; low-power state ; power controller ; bridge ; transactions ; LPI ; cactive HIGH ; wake-up request ; APB asynchronous",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151017000,
        "permanentid" : "799553f81bc7e41a4ad7c82e36b4c12849adb8d478066f9120af96bce597",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b62f86e16515cdb74c7",
        "transactionid" : 864307,
        "title" : "Low-power features ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649151017000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151017696949303,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 782,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 782,
        "sysdate" : 1649151017000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 62,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151017000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151017696949303,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
        "syscollection" : "default"
      },
      "Title" : "Low-power features",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "Excerpt" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power ...",
      "FirstSentences" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power state ..."
    } ],
    "totalNumberOfChildResults" : 531,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arbitration ",
      "document_number" : "ddi0480",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5033024",
      "sysurihash" : "JCJ63BFwnEPwT61k",
      "urihash" : "JCJ63BFwnEPwT61k",
      "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
      "systransactionid" : 864307,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1429786403000,
      "topparentid" : 5033024,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602698078000,
      "sysconcepts" : "arbitration schemes ; priority ; interfaces ; slave ; funnel ; Control register ; ports ; reset ; minimum hold ; valid trace ; previously selected ; transactions ; pending transfer ; insufficient ; inefficiency",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "attachmentparentid" : 5033024,
      "parentitem" : "5f873b5ef86e16515cdb7358",
      "concepts" : "arbitration schemes ; priority ; interfaces ; slave ; funnel ; Control register ; ports ; reset ; minimum hold ; valid trace ; previously selected ; transactions ; pending transfer ; insufficient ; inefficiency",
      "documenttype" : "html",
      "isattachment" : "5033024",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151017000,
      "permanentid" : "3bb1cbb577fe3b820d88a9ca712a787b7ff117e58250725a52b667631d7d",
      "syslanguage" : [ "English" ],
      "itemid" : "5f873b62f86e16515cdb74d6",
      "transactionid" : 864307,
      "title" : "Arbitration ",
      "products" : [ "CoreSight SoC-400" ],
      "date" : 1649151017000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0480:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151017913077699,
      "sysisattachment" : "5033024",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5033024,
      "size" : 3651,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150616471,
      "syssize" : 3651,
      "sysdate" : 1649151017000,
      "haslayout" : "1",
      "topparent" : "5033024",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5033024,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
      "wordcount" : 189,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151017000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
      "modified" : 1639134575000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151017913077699,
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
      "syscollection" : "default"
    },
    "Title" : "Arbitration",
    "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "Excerpt" : "Round robin. ... Interfaces with a lower port number. Minimum hold time If the funnel switches between interfaces, and therefore ATB IDs, this ... A minimum hold time of 4. Figure 6.1.",
    "FirstSentences" : "Arbitration The funnel implements two arbitration schemes, which can be used at the same time: Fixed priority. Round robin. Priority values for each ATB slave interface are defined in a 3-bit ..."
  }, {
    "title" : "Arm Neoverse N1 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "excerpt" : "First release for r1p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No license, express or implied, by estoppel or otherwise to any intellectual property ...",
    "firstSentences" : "Arm® Neoverse™ N1 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100616_0401_00_en Arm® Neoverse™ N1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "document_number" : "100616",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874101",
        "sysurihash" : "SEos4PIbDcZñahpQ",
        "urihash" : "SEos4PIbDcZñahpQ",
        "sysuri" : "https://developer.arm.com/documentation/100616/0401/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599478786000,
        "topparentid" : 3874101,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479120000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649147546000,
        "permanentid" : "cd0c05c1d6e879e9a4f10dc2eaac13fce6ee2cb32430e2d14021e521d6d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f561d50235b3560a01e03b3",
        "transactionid" : 864235,
        "title" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649147546000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100616:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147546776594123,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147179207,
        "syssize" : 181,
        "sysdate" : 1649147546000,
        "haslayout" : "1",
        "topparent" : "3874101",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874101,
        "content_description" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features. ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147546000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100616/0401/?lang=en",
        "modified" : 1645003201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147546776594123,
        "uri" : "https://developer.arm.com/documentation/100616/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "Excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1"
    },
    "childResults" : [ {
      "title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "document_number" : "100616",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874101",
        "sysurihash" : "SEos4PIbDcZñahpQ",
        "urihash" : "SEos4PIbDcZñahpQ",
        "sysuri" : "https://developer.arm.com/documentation/100616/0401/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599478786000,
        "topparentid" : 3874101,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479120000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649147546000,
        "permanentid" : "cd0c05c1d6e879e9a4f10dc2eaac13fce6ee2cb32430e2d14021e521d6d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f561d50235b3560a01e03b3",
        "transactionid" : 864235,
        "title" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649147546000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100616:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147546776594123,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147179207,
        "syssize" : 181,
        "sysdate" : 1649147546000,
        "haslayout" : "1",
        "topparent" : "3874101",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874101,
        "content_description" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features. ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147546000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100616/0401/?lang=en",
        "modified" : 1645003201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147546776594123,
        "uri" : "https://developer.arm.com/documentation/100616/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "Excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse N1 Core Technical Reference Manual ",
      "document_number" : "100616",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3874101",
      "sysauthor" : "ARM",
      "sysurihash" : "nCG2116vEbyVZIyh",
      "urihash" : "nCG2116vEbyVZIyh",
      "sysuri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Neoverse N1, project, ares",
      "systransactionid" : 864235,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599478786000,
      "topparentid" : 3874101,
      "numberofpages" : 630,
      "sysconcepts" : "registers ; functional groups ; instructions ; configuration notes ; architecture profile ; reset ; EL1 ; translations ; arm ; Neoverse N1 ; Reference Manual Armv8 ; interfaces ; Exception level ; cores ; N1 cores ; Manual Armv8",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3874101,
      "parentitem" : "5f561d50235b3560a01e03b3",
      "concepts" : "registers ; functional groups ; instructions ; configuration notes ; architecture profile ; reset ; EL1 ; translations ; arm ; Neoverse N1 ; Reference Manual Armv8 ; interfaces ; Exception level ; cores ; N1 cores ; Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "3874101",
      "sysindexeddate" : 1649147552000,
      "permanentid" : "0d268dee5f199043e03753598f7d262b056939cc136fc120f908e90dca5e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f561d50235b3560a01e03b5",
      "transactionid" : 864235,
      "title" : "Arm Neoverse N1 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649147551000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100616:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147551753511424,
      "sysisattachment" : "3874101",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3874101,
      "size" : 2544766,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147180528,
      "syssubject" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2544766,
      "sysdate" : 1649147551000,
      "topparent" : "3874101",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3874101,
      "content_description" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features. ",
      "wordcount" : 5202,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147552000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147551753511424,
      "uri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse N1 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "Excerpt" : "First release for r1p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No license, express or implied, by estoppel or otherwise to any intellectual property ...",
    "FirstSentences" : "Arm® Neoverse™ N1 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100616_0401_00_en Arm® Neoverse™ N1 Core Technical ..."
  }, {
    "title" : "Function and operation of module",
    "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "excerpt" : "The next state is: ST_WENABLE, when there are no more peripheral transfers to perform ST_ ... The ST_RENABLE state is always entered from ST_READ. ... Function and operation of module AMBA",
    "firstSentences" : "Function and operation of module The APB bridge responds to transaction requests from the currently granted AHB master. The AHB transactions are then converted into APB transactions. The state ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA University Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
      "excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA University Kit Technical Reference Manual ",
        "document_number" : "ddi0226",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470759",
        "sysurihash" : "MxFbp82KKñKHjNao",
        "urihash" : "MxFbp82KKñKHjNao",
        "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "systransactionid" : 864228,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181126125000,
        "topparentid" : 3470759,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912823000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147220000,
        "permanentid" : "a72e14e3f53d2120b80012d50c97ef8c790f1e73d81fcdee904aabec6864",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1070370daa596235e82f99",
        "transactionid" : 864228,
        "title" : "AMBA University Kit Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649147220000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0226:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147220569278138,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147016515,
        "syssize" : 1798,
        "sysdate" : 1649147220000,
        "haslayout" : "1",
        "topparent" : "3470759",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470759,
        "content_description" : "This document is the technical reference manual for the AUK.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147220000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0226/a/?lang=en",
        "modified" : 1638976531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147220569278138,
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA University Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
      "Excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "APB bridge",
      "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "excerpt" : "APB bridge The AHB to APB bridge is an AHB slave, providing an interface between the ... Read and write transfers on the AHB are converted into equivalent transfers on the ... APB bridge AMBA",
      "firstSentences" : "APB bridge The AHB to APB bridge is an AHB slave, providing an interface between the high- speed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA University Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA University Kit Technical Reference Manual ",
          "document_number" : "ddi0226",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3470759",
          "sysurihash" : "MxFbp82KKñKHjNao",
          "urihash" : "MxFbp82KKñKHjNao",
          "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "systransactionid" : 864228,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181126125000,
          "topparentid" : 3470759,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912823000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147220000,
          "permanentid" : "a72e14e3f53d2120b80012d50c97ef8c790f1e73d81fcdee904aabec6864",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1070370daa596235e82f99",
          "transactionid" : 864228,
          "title" : "AMBA University Kit Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649147220000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0226:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147220569278138,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147016515,
          "syssize" : 1798,
          "sysdate" : 1649147220000,
          "haslayout" : "1",
          "topparent" : "3470759",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470759,
          "content_description" : "This document is the technical reference manual for the AUK.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147220000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0226/a/?lang=en",
          "modified" : 1638976531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147220569278138,
          "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA University Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "Excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB bridge ",
        "document_number" : "ddi0226",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470759",
        "sysurihash" : "1vF1Yl7hemM53AhU",
        "urihash" : "1vF1Yl7hemM53AhU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
        "systransactionid" : 864229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181126125000,
        "topparentid" : 3470759,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912823000,
        "sysconcepts" : "APB ; AHB ; bridge module ; block diagram ; transfers ; interface ; memory map ; signal generation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3470759,
        "parentitem" : "5f1070370daa596235e82f99",
        "concepts" : "APB ; AHB ; bridge module ; block diagram ; transfers ; interface ; memory map ; signal generation",
        "documenttype" : "html",
        "isattachment" : "3470759",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147262000,
        "permanentid" : "030beb19bde5e24424bb5af25eb9c75f972defe447d51dc433f94c4a0257",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1070370daa596235e82fcb",
        "transactionid" : 864229,
        "title" : "APB bridge ",
        "products" : [ "AMBA" ],
        "date" : 1649147262000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0226:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147262231399834,
        "sysisattachment" : "3470759",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3470759,
        "size" : 750,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147016515,
        "syssize" : 750,
        "sysdate" : 1649147262000,
        "haslayout" : "1",
        "topparent" : "3470759",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470759,
        "content_description" : "This document is the technical reference manual for the AUK.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147262000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0226/a/AHB-Modules/APB-bridge?lang=en",
        "modified" : 1638976531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147262231399834,
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
        "syscollection" : "default"
      },
      "Title" : "APB bridge",
      "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "Excerpt" : "APB bridge The AHB to APB bridge is an AHB slave, providing an interface between the ... Read and write transfers on the AHB are converted into equivalent transfers on the ... APB bridge AMBA",
      "FirstSentences" : "APB bridge The AHB to APB bridge is an AHB slave, providing an interface between the high- speed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent ..."
    }, {
      "title" : "AMBA University Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f1070380daa596235e83057",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "excerpt" : "Chapter 3 ... ARM DDI 0226A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... Overview of the AUK ... 1-2 ... The AUK Microcontroller",
      "firstSentences" : "AMBA University Kit Revision: r0p0 Technical Reference Manual Copyright © 2001 ARM Limited. All rights reserved. ARM DDI 0226A ii AMBA University Kit Technical Reference Manual Copyright © 2001 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA University Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA University Kit Technical Reference Manual ",
          "document_number" : "ddi0226",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3470759",
          "sysurihash" : "MxFbp82KKñKHjNao",
          "urihash" : "MxFbp82KKñKHjNao",
          "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "systransactionid" : 864228,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181126125000,
          "topparentid" : 3470759,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912823000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147220000,
          "permanentid" : "a72e14e3f53d2120b80012d50c97ef8c790f1e73d81fcdee904aabec6864",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1070370daa596235e82f99",
          "transactionid" : 864228,
          "title" : "AMBA University Kit Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649147220000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0226:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147220569278138,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147016515,
          "syssize" : 1798,
          "sysdate" : 1649147220000,
          "haslayout" : "1",
          "topparent" : "3470759",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470759,
          "content_description" : "This document is the technical reference manual for the AUK.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147220000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0226/a/?lang=en",
          "modified" : 1638976531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147220569278138,
          "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA University Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "Excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA University Kit Technical Reference Manual ",
        "document_number" : "ddi0226",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470759",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "xrLalueEZPnoXAyZ",
        "urihash" : "xrLalueEZPnoXAyZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
        "systransactionid" : 864229,
        "copyright" : "Copyright © 2001 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1181126125000,
        "topparentid" : 3470759,
        "numberofpages" : 202,
        "sysconcepts" : "block diagram ; signals ; transfers ; peripherals ; accesses ; rising edge ; data bus ; memory map ; slaves ; masters ; registers ; wait states ; pause controller ; controllers ; test mode ; multiplexors",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3470759,
        "parentitem" : "5f1070370daa596235e82f99",
        "concepts" : "block diagram ; signals ; transfers ; peripherals ; accesses ; rising edge ; data bus ; memory map ; slaves ; masters ; registers ; wait states ; pause controller ; controllers ; test mode ; multiplexors",
        "documenttype" : "pdf",
        "isattachment" : "3470759",
        "sysindexeddate" : 1649147250000,
        "permanentid" : "cee9c01ab094f4856dbb49c8d06092159aae066d2e277027909ce883c76c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1070380daa596235e83057",
        "transactionid" : 864229,
        "title" : "AMBA University Kit Technical Reference Manual ",
        "date" : 1649147241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0226:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147241940146616,
        "sysisattachment" : "3470759",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3470759,
        "size" : 1292433,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f1070380daa596235e83057",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147019186,
        "syssize" : 1292433,
        "sysdate" : 1649147241000,
        "topparent" : "3470759",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3470759,
        "content_description" : "This document is the technical reference manual for the AUK.",
        "wordcount" : 2376,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147250000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f1070380daa596235e83057",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147241940146616,
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
        "syscollection" : "default"
      },
      "Title" : "AMBA University Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f1070380daa596235e83057",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "Excerpt" : "Chapter 3 ... ARM DDI 0226A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... Overview of the AUK ... 1-2 ... The AUK Microcontroller",
      "FirstSentences" : "AMBA University Kit Revision: r0p0 Technical Reference Manual Copyright © 2001 ARM Limited. All rights reserved. ARM DDI 0226A ii AMBA University Kit Technical Reference Manual Copyright © 2001 ..."
    }, {
      "title" : "Arbiter signal interface",
      "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/Arbiter/Arbiter-signal-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "excerpt" : "HREADY Input Transfer done. ... Four, eight, and sixteen beat bursts are supported. ... This signal has the same timing as the HMASTER signals. Arbiter signal interface AMBA",
      "firstSentences" : "Arbiter signal interface Figure 4.7 shows the signal interface of the arbiter. Figure 4.7. Signal interface Table 4.2 describes the signals used in the arbiter. Signal Direction Description HCLK ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA University Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA University Kit Technical Reference Manual ",
          "document_number" : "ddi0226",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3470759",
          "sysurihash" : "MxFbp82KKñKHjNao",
          "urihash" : "MxFbp82KKñKHjNao",
          "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "systransactionid" : 864228,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181126125000,
          "topparentid" : 3470759,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912823000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147220000,
          "permanentid" : "a72e14e3f53d2120b80012d50c97ef8c790f1e73d81fcdee904aabec6864",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1070370daa596235e82f99",
          "transactionid" : 864228,
          "title" : "AMBA University Kit Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649147220000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0226:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147220569278138,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147016515,
          "syssize" : 1798,
          "sysdate" : 1649147220000,
          "haslayout" : "1",
          "topparent" : "3470759",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470759,
          "content_description" : "This document is the technical reference manual for the AUK.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147220000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0226/a/?lang=en",
          "modified" : 1638976531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147220569278138,
          "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA University Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "Excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arbiter signal interface ",
        "document_number" : "ddi0226",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470759",
        "sysurihash" : "HqQñS8QIñQñUJvIW",
        "urihash" : "HqQñS8QIñQñUJvIW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
        "systransactionid" : 864228,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181126125000,
        "topparentid" : 3470759,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912823000,
        "sysconcepts" : "signal interface ; bus ; transfers ; Input Request ; arbiter ; responses ; bursts ; HGRANTx ; locked sequence ; highest priority ; incrementing ; reattempt",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3470759,
        "parentitem" : "5f1070370daa596235e82f99",
        "concepts" : "signal interface ; bus ; transfers ; Input Request ; arbiter ; responses ; bursts ; HGRANTx ; locked sequence ; highest priority ; incrementing ; reattempt",
        "documenttype" : "html",
        "isattachment" : "3470759",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147240000,
        "permanentid" : "6ec86b5e1abaeb6b4858d74ba23cf5d5797908e74d8ee6656152ba5fc91d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1070370daa596235e82fd2",
        "transactionid" : 864228,
        "title" : "Arbiter signal interface ",
        "products" : [ "AMBA" ],
        "date" : 1649147240000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0226:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147240062177783,
        "sysisattachment" : "3470759",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3470759,
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/Arbiter/Arbiter-signal-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147016515,
        "syssize" : 2029,
        "sysdate" : 1649147240000,
        "haslayout" : "1",
        "topparent" : "3470759",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470759,
        "content_description" : "This document is the technical reference manual for the AUK.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/Arbiter/Arbiter-signal-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0226/a/AHB-Modules/Arbiter/Arbiter-signal-interface?lang=en",
        "modified" : 1638976531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147240062177783,
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
        "syscollection" : "default"
      },
      "Title" : "Arbiter signal interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/Arbiter/Arbiter-signal-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "Excerpt" : "HREADY Input Transfer done. ... Four, eight, and sixteen beat bursts are supported. ... This signal has the same timing as the HMASTER signals. Arbiter signal interface AMBA",
      "FirstSentences" : "Arbiter signal interface Figure 4.7 shows the signal interface of the arbiter. Figure 4.7. Signal interface Table 4.2 describes the signals used in the arbiter. Signal Direction Description HCLK ..."
    } ],
    "totalNumberOfChildResults" : 158,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Function and operation of module ",
      "document_number" : "ddi0226",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3470759",
      "sysurihash" : "b8kUiNhEG6YZ4Gqr",
      "urihash" : "b8kUiNhEG6YZ4Gqr",
      "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
      "systransactionid" : 864229,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1181126125000,
      "topparentid" : 3470759,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594912823000,
      "sysconcepts" : "peripherals ; APB ; AHB ; signals ; driven HIGH ; pending transfer ; relevant PSEL ; WWAIT ; AMBA Specification ; timing diagrams ; undefined location ; HREADYout",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3470759,
      "parentitem" : "5f1070370daa596235e82f99",
      "concepts" : "peripherals ; APB ; AHB ; signals ; driven HIGH ; pending transfer ; relevant PSEL ; WWAIT ; AMBA Specification ; timing diagrams ; undefined location ; HREADYout",
      "documenttype" : "html",
      "isattachment" : "3470759",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147262000,
      "permanentid" : "a8c30faaf1f371afc96a93f19f3e4cdcc25c1b386089a33ba683f88905cd",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1070370daa596235e82fce",
      "transactionid" : 864229,
      "title" : "Function and operation of module ",
      "products" : [ "AMBA" ],
      "date" : 1649147262000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0226:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147262821545922,
      "sysisattachment" : "3470759",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3470759,
      "size" : 4981,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147016515,
      "syssize" : 4981,
      "sysdate" : 1649147262000,
      "haslayout" : "1",
      "topparent" : "3470759",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3470759,
      "content_description" : "This document is the technical reference manual for the AUK.",
      "wordcount" : 168,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147262000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0226/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
      "modified" : 1638976531000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147262821545922,
      "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
      "syscollection" : "default"
    },
    "Title" : "Function and operation of module",
    "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "Excerpt" : "The next state is: ST_WENABLE, when there are no more peripheral transfers to perform ST_ ... The ST_RENABLE state is always entered from ST_READ. ... Function and operation of module AMBA",
    "FirstSentences" : "Function and operation of module The APB bridge responds to transaction requests from the currently granted AHB master. The AHB transactions are then converted into APB transactions. The state ..."
  }, {
    "title" : "AC Parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "excerpt" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters.",
    "firstSentences" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters. AC Parameters L2C-210 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L210 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
      "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
      "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L210 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "fgwghlvXcgKGWcti",
        "urihash" : "fgwghlvXcgKGWcti",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715611000,
        "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2522fd977155116a56a0",
        "transactionid" : 861219,
        "title" : "L210 Cache Controller Technical Reference Manual ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715611000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715611574997041,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3632,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 3632,
        "sysdate" : 1648715611000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 272,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715611000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715611574997041,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "syscollection" : "default"
      },
      "Title" : "L210 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
      "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
      "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Cache controller interface signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "excerpt" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered ... Cache controller interface signal timing parameters L2C-210 AHB L2 Cache controller",
      "firstSentences" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered signals Unregistered signals. Cache controller interface signal timing parameters L2C-210 AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cache controller interface signal timing parameters ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "uDErdfmuð9OWJbrU",
        "urihash" : "uDErdfmuð9OWJbrU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "timing parameters ; controller interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "timing parameters ; controller interface",
        "documenttype" : "html",
        "isattachment" : "3487179",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715618000,
        "permanentid" : "ec700f25c0f3fb7378eda8ab699abf911d7af86dbeb2e0a84163f79b7a4d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2524fd977155116a57e4",
        "transactionid" : 861219,
        "title" : "Cache controller interface signal timing parameters ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715618000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715618242471567,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 215,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 215,
        "sysdate" : 1648715618000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715618242471567,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Cache controller interface signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "Excerpt" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered ... Cache controller interface signal timing parameters L2C-210 AHB L2 Cache controller",
      "FirstSentences" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered signals Unregistered signals. Cache controller interface signal timing parameters L2C-210 AHB ..."
    }, {
      "title" : "L210 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "excerpt" : "B ... Preventing or reducing cache pollution section rewritten. ... Section E.2.2 only relevant to ARM926 revisions r0p0-r0p4, fixed from r0p5 ... R0p4 updates. Section 1.5 corrected.",
      "firstSentences" : "L210 Cache Controller Revision r0p5 Technical Reference Manual Copyright © 2003-2006 ARM Limited. All rights reserved. ARM DDI 0284G ii Date May 2003 June 2003 October 2003 23 April 2004 27 May 2005",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L210 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "yC4SGiEBuDSeceAI",
        "urihash" : "yC4SGiEBuDSeceAI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
        "keywords" : "ARML210, Level 2 Cache Controller",
        "systransactionid" : 861219,
        "copyright" : "Copyright © 2003-2006 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "numberofpages" : 166,
        "sysconcepts" : "cache controller ; ARM Limited ; transactions ; signals ; master ports ; event monitor ; associativity ; RAM interfaces ; memory ; configurations ; addressing ; maintenance operations ; Programmer ; base address ; slave ports ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "cache controller ; ARM Limited ; transactions ; signals ; master ports ; event monitor ; associativity ; RAM interfaces ; memory ; configurations ; addressing ; maintenance operations ; Programmer ; base address ; slave ports ; shows",
        "documenttype" : "pdf",
        "isattachment" : "3487179",
        "sysindexeddate" : 1648715614000,
        "permanentid" : "a7f0f911f70cbdb883a91ffc497abdf3f001d85fb548eefe8ccc8ef130b3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2524fd977155116a583c",
        "transactionid" : 861219,
        "title" : "L210 Cache Controller Technical Reference Manual ",
        "date" : 1648715613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715613906379707,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 968083,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715606699,
        "syssize" : 968083,
        "sysdate" : 1648715613000,
        "topparent" : "3487179",
        "author" : "ARM Limited",
        "label_version" : "r0p5",
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 2186,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715614000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715613906379707,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
        "syscollection" : "default"
      },
      "Title" : "L210 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "Excerpt" : "B ... Preventing or reducing cache pollution section rewritten. ... Section E.2.2 only relevant to ARM926 revisions r0p0-r0p4, fixed from r0p5 ... R0p4 updates. Section 1.5 corrected.",
      "FirstSentences" : "L210 Cache Controller Revision r0p5 Technical Reference Manual Copyright © 2003-2006 ARM Limited. All rights reserved. ARM DDI 0284G ii Date May 2003 June 2003 October 2003 23 April 2004 27 May 2005"
    }, {
      "title" : "MBIST testing of cache controller data parity RAM",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "excerpt" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache ... Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the data ...",
      "firstSentences" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache controller. Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MBIST testing of cache controller data parity RAM ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "ASG3KlfDMq9gbIE8",
        "urihash" : "ASG3KlfDMq9gbIE8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "parity RAM ; cache controller ; MBIST ; shows ; cycles ; address ranges ; chip ; pipeline",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "parity RAM ; cache controller ; MBIST ; shows ; cycles ; address ranges ; chip ; pipeline",
        "documenttype" : "html",
        "isattachment" : "3487179",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715612000,
        "permanentid" : "f818d40cc7e9de014393ec13311d04499bcdb9570d62b866bfbf7642b48b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2523fd977155116a57a4",
        "transactionid" : 861219,
        "title" : "MBIST testing of cache controller data parity RAM ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715612000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715612517480661,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 1644,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 1644,
        "sysdate" : 1648715612000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715612000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715612517480661,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
        "syscollection" : "default"
      },
      "Title" : "MBIST testing of cache controller data parity RAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "Excerpt" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache ... Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the data ...",
      "FirstSentences" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache controller. Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the ..."
    } ],
    "totalNumberOfChildResults" : 100,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AC Parameters ",
      "document_number" : "ddi0284",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3487179",
      "sysurihash" : "4daSWDDqOo2ZSyñm",
      "urihash" : "4daSWDDqOo2ZSyñm",
      "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
      "systransactionid" : 861219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176315830000,
      "topparentid" : 3487179,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373922000,
      "sysconcepts" : "timing parameters ; Cache controller",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3487179,
      "parentitem" : "5e8e2522fd977155116a56a0",
      "concepts" : "timing parameters ; Cache controller",
      "documenttype" : "html",
      "isattachment" : "3487179",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715618000,
      "permanentid" : "457dc5ffe5faef473e4d65589136a7ad76ab94d816463bc410d4a5e95cce",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2524fd977155116a57e3",
      "transactionid" : 861219,
      "title" : "AC Parameters ",
      "products" : [ "L2C-210 AHB L2 Cache controller" ],
      "date" : 1648715618000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0284:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715618646362312,
      "sysisattachment" : "3487179",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3487179,
      "size" : 219,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715604771,
      "syssize" : 219,
      "sysdate" : 1648715618000,
      "haslayout" : "1",
      "topparent" : "3487179",
      "label_version" : "r0p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3487179,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715618000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0284/g/ac-parameters?lang=en",
      "modified" : 1638978192000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715618646362312,
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
      "syscollection" : "default"
    },
    "Title" : "AC Parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "Excerpt" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters.",
    "FirstSentences" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters. AC Parameters L2C-210 ..."
  }, {
    "title" : "AC characteristics",
    "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "clickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
    "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "qñSBdXE80JZZlcr3",
        "urihash" : "qñSBdXE80JZZlcr3",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147074000,
        "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea9540f9931941038df313f",
        "transactionid" : 864226,
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147074000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147074180654057,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 5188,
        "sysdate" : 1649147074000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147074000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147074180654057,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Electrical Specifications",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "excerpt" : "Appendix C. Electrical Specifications This appendix contains the electrical specification ... It contains the following section: AC characteristics. Electrical Specifications Cortex-A15",
      "firstSentences" : "Appendix C. Electrical Specifications This appendix contains the electrical specification for the daughterboard. It contains the following section: AC characteristics. Electrical Specifications ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Electrical Specifications ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "Fn0eRQVjte3VñEeD",
        "urihash" : "Fn0eRQVjte3VñEeD",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "electrical specification ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "electrical specification ; daughterboard",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147169000,
        "permanentid" : "7d563d873d9b7d8b2909ae78bd9f003125c83b33d7e21a19ce9427e241f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df3190",
        "transactionid" : 864227,
        "title" : "Electrical Specifications ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147169000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147169477057345,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 204,
        "sysdate" : 1649147169000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147169000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/electrical-specifications?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147169477057345,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
        "syscollection" : "default"
      },
      "Title" : "Electrical Specifications",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "Excerpt" : "Appendix C. Electrical Specifications This appendix contains the electrical specification ... It contains the following section: AC characteristics. Electrical Specifications Cortex-A15",
      "FirstSentences" : "Appendix C. Electrical Specifications This appendix contains the electrical specification for the daughterboard. It contains the following section: AC characteristics. Electrical Specifications ..."
    }, {
      "title" : "External clocks",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "excerpt" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 ... Between the CoreTile Express A15\\u00D72 daughterboard and the optional FPGA ...",
      "firstSentences" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 daughterboard and the motherboard. Between the CoreTile Express A15\\u00D72 daughterboard ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External clocks ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "64IBW6C35iKeDQrB",
        "urihash" : "64IBW6C35iKeDQrB",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "external clocks ; test chip ; u00D72 daughterboard ; Express A15 ; motherboard ; signals ; Reference Manual ; optimum timing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "external clocks ; test chip ; u00D72 daughterboard ; Express A15 ; motherboard ; signals ; Reference Manual ; optimum timing",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147128000,
        "permanentid" : "8049009939462f71cfbc84e9975c619de07661308e1f64f5a90fb9dba299",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df3167",
        "transactionid" : 864227,
        "title" : "External clocks ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147128000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147128237985033,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 984,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 984,
        "sysdate" : 1649147128000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147128000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147128237985033,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
        "syscollection" : "default"
      },
      "Title" : "External clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "Excerpt" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 ... Between the CoreTile Express A15\\u00D72 daughterboard and the optional FPGA ...",
      "FirstSentences" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 daughterboard and the motherboard. Between the CoreTile Express A15\\u00D72 daughterboard ..."
    }, {
      "title" : "Daughterboard programmable clock generators",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "excerpt" : "If you select SYSCLK as the source for FCLK, the Cortex-A15 CPU cores operates ... See Figure 2.10. ... Default DDRCLK to OSCCLK 8 ratio: 8:1. ... See Figure 2.14 and Test chip SCC Register 9.",
      "firstSentences" : "Daughterboard programmable clock generators This section describes the daughterboard clock generators and the clocks that the test chip generates from them to drive the on-chip systems. The SCC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Daughterboard programmable clock generators ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "53NmyHTAxAtevRTM",
        "urihash" : "53NmyHTAxAtevRTM",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "test chips ; operating frequencies ; clocks ; dividers ; daughterboard ; A15 ; select ; pad interface ; memory controller ; resolution ; connection ; temperature ; nearest usable ; absolute accuracy ; AXI domain ; simulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "test chips ; operating frequencies ; clocks ; dividers ; daughterboard ; A15 ; select ; pad interface ; memory controller ; resolution ; connection ; temperature ; nearest usable ; absolute accuracy ; AXI domain ; simulations",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147125000,
        "permanentid" : "a2b89a92b0e43cee1887f040589d846d26944a38a1fbf03047be4adb3399",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df3165",
        "transactionid" : 864227,
        "title" : "Daughterboard programmable clock generators ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147125000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147125600252831,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 4200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 4200,
        "sysdate" : 1649147125000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 211,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147125000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147125600252831,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
        "syscollection" : "default"
      },
      "Title" : "Daughterboard programmable clock generators",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "Excerpt" : "If you select SYSCLK as the source for FCLK, the Cortex-A15 CPU cores operates ... See Figure 2.10. ... Default DDRCLK to OSCCLK 8 ratio: 8:1. ... See Figure 2.14 and Test chip SCC Register 9.",
      "FirstSentences" : "Daughterboard programmable clock generators This section describes the daughterboard clock generators and the clocks that the test chip generates from them to drive the on-chip systems. The SCC ..."
    } ],
    "totalNumberOfChildResults" : 84,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AC characteristics ",
      "document_number" : "dui0604",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3639168",
      "sysurihash" : "r2ytH1OW7lPPIHzw",
      "urihash" : "r2ytH1OW7lPPIHzw",
      "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
      "systransactionid" : 864227,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1481891426000,
      "topparentid" : 3639168,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588155407000,
      "sysconcepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; Master AXI ; Parameter Symbol Minimum Maximum ; AC characteristics ; reading lists ; reference manual",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
      "attachmentparentid" : 3639168,
      "parentitem" : "5ea9540f9931941038df313f",
      "concepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; Master AXI ; Parameter Symbol Minimum Maximum ; AC characteristics ; reading lists ; reference manual",
      "documenttype" : "html",
      "isattachment" : "3639168",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147169000,
      "permanentid" : "5c58ab2e6528aa505a166e193a608492e98a0dafa3c41e577f9459eea11c",
      "syslanguage" : [ "English" ],
      "itemid" : "5ea954109931941038df3191",
      "transactionid" : 864227,
      "title" : "AC characteristics ",
      "products" : [ "Cortex-A15" ],
      "date" : 1649147169000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0604:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147169639620840,
      "sysisattachment" : "3639168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3639168,
      "size" : 1329,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146860600,
      "syssize" : 1329,
      "sysdate" : 1649147169000,
      "haslayout" : "1",
      "topparent" : "3639168",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3639168,
      "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
      "wordcount" : 108,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147169000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
      "modified" : 1642171522000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147169639620840,
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
      "syscollection" : "default"
    },
    "Title" : "AC characteristics",
    "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
    "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
  }, {
    "title" : "ARM940T Technical Reference manual",
    "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM940T Technical Reference manual",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference manual ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "MRIO93Pðyp838ooa",
        "urihash" : "MRIO93Pðyp838ooa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147168000,
        "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2b88295d1e18d368fe",
        "transactionid" : 864227,
        "title" : "ARM940T Technical Reference manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649147168000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147168111602926,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1891,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853239,
        "syssize" : 1891,
        "sysdate" : 1649147168000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147168000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147168111602926,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    },
    "childResults" : [ {
      "title" : "ARM940T Technical Reference manual",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference manual ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "MRIO93Pðyp838ooa",
        "urihash" : "MRIO93Pðyp838ooa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147168000,
        "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2b88295d1e18d368fe",
        "transactionid" : 864227,
        "title" : "ARM940T Technical Reference manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649147168000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147168111602926,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1891,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853239,
        "syssize" : 1891,
        "sysdate" : 1649147168000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147168000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147168111602926,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    }, {
      "title" : "External coprocessors",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "excerpt" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline ... As each instruction arrives from memory, it enters both the ARM pipeline and the ...",
      "firstSentences" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline follower in the coprocessor. As each instruction arrives from memory, it enters both the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference manual",
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference manual ",
          "document_number" : "ddi0092",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483920",
          "sysurihash" : "MRIO93Pðyp838ooa",
          "urihash" : "MRIO93Pðyp838ooa",
          "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "systransactionid" : 864227,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180614071000,
          "topparentid" : 3483920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372139000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147168000,
          "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e2b88295d1e18d368fe",
          "transactionid" : 864227,
          "title" : "ARM940T Technical Reference manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649147168000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0092:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147168111602926,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1891,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146853239,
          "syssize" : 1891,
          "sysdate" : 1649147168000,
          "haslayout" : "1",
          "topparent" : "3483920",
          "label_version" : "0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483920,
          "content_description" : "This document is a reference manual for the ARM940T.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147168000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0092/b/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147168111602926,
          "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External coprocessors ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "etSFC9O4j0uñBL9z",
        "urihash" : "etSFC9O4j0uñBL9z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "coprocessors ; ARM940T pipeline ; instructions ; data operations ; clock ; nCPWAIT ; signals ; rising edge ; critical path",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3483920,
        "parentitem" : "5e8e1e2b88295d1e18d368fe",
        "concepts" : "coprocessors ; ARM940T pipeline ; instructions ; data operations ; clock ; nCPWAIT ; signals ; rising edge ; critical path",
        "documenttype" : "html",
        "isattachment" : "3483920",
        "sysindexeddate" : 1649147167000,
        "permanentid" : "04655e51ef2996625a2e1b12ae98576a856c230e213ceb0af92cceab98e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2c88295d1e18d36948",
        "transactionid" : 864227,
        "title" : "External coprocessors ",
        "products" : [ "ARM940T" ],
        "date" : 1649147167000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147167125685257,
        "sysisattachment" : "3483920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483920,
        "size" : 1635,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853228,
        "syssize" : 1635,
        "sysdate" : 1649147167000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 123,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147167000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147167125685257,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
        "syscollection" : "default"
      },
      "Title" : "External coprocessors",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "Excerpt" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline ... As each instruction arrives from memory, it enters both the ARM pipeline and the ...",
      "FirstSentences" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline follower in the coprocessor. As each instruction arrives from memory, it enters both the ..."
    }, {
      "title" : "JTAG and TAP controller signals",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "excerpt" : "SHCLK1BS is used to clock the master half of the external scan cells. ... The JTAG clock (the test clock). ... TCK1 is HIGH when TCK is HIGH, although there is a slight phase lag due to the ...",
      "firstSentences" : "JTAG and TAP controller signals Name Direction Description DRIVEOUTBS Output Boundary Scan Cell Enable. This signal is used to control the multiplexers in the scan cells of an external boundary ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference manual",
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference manual ",
          "document_number" : "ddi0092",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483920",
          "sysurihash" : "MRIO93Pðyp838ooa",
          "urihash" : "MRIO93Pðyp838ooa",
          "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "systransactionid" : 864227,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180614071000,
          "topparentid" : 3483920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372139000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147168000,
          "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e2b88295d1e18d368fe",
          "transactionid" : 864227,
          "title" : "ARM940T Technical Reference manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649147168000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0092:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147168111602926,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1891,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146853239,
          "syssize" : 1891,
          "sysdate" : 1649147168000,
          "haslayout" : "1",
          "topparent" : "3483920",
          "label_version" : "0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483920,
          "content_description" : "This document is a reference manual for the ARM940T.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147168000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0092/b/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147168111602926,
          "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "JTAG and TAP controller signals ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "rXBRY9JSGTSliQTa",
        "urihash" : "rXBRY9JSGTSliQTa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "boundary scan ; Tap Controller ; pulse generated ; TCK2 ; instruction ; serial data ; falling edge ; phase lag ; connection ; device operation ; Mode Select",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3483920,
        "parentitem" : "5e8e1e2b88295d1e18d368fe",
        "concepts" : "boundary scan ; Tap Controller ; pulse generated ; TCK2 ; instruction ; serial data ; falling edge ; phase lag ; connection ; device operation ; Mode Select",
        "documenttype" : "html",
        "isattachment" : "3483920",
        "sysindexeddate" : 1649147167000,
        "permanentid" : "d9e62f0eb09f1ad62463ab5271da5369fcac8e765ce0a23e1119887d0a65",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2c88295d1e18d3699d",
        "transactionid" : 864227,
        "title" : "JTAG and TAP controller signals ",
        "products" : [ "ARM940T" ],
        "date" : 1649147166000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147166989340169,
        "sysisattachment" : "3483920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483920,
        "size" : 4801,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853208,
        "syssize" : 4801,
        "sysdate" : 1649147166000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 167,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147167000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147166989340169,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
        "syscollection" : "default"
      },
      "Title" : "JTAG and TAP controller signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "Excerpt" : "SHCLK1BS is used to clock the master half of the external scan cells. ... The JTAG clock (the test clock). ... TCK1 is HIGH when TCK is HIGH, although there is a slight phase lag due to the ...",
      "FirstSentences" : "JTAG and TAP controller signals Name Direction Description DRIVEOUTBS Output Boundary Scan Cell Enable. This signal is used to control the multiplexers in the scan cells of an external boundary ..."
    } ],
    "totalNumberOfChildResults" : 162,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM940T Technical Reference manual ",
      "document_number" : "ddi0092",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3483920",
      "sysurihash" : "UUP9peV8MFsHk2hH",
      "urihash" : "UUP9peV8MFsHk2hH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
      "systransactionid" : 864227,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180614071000,
      "topparentid" : 3483920,
      "numberofpages" : 184,
      "sysconcepts" : "instructions ; coprocessors ; protection unit ; registers ; ARM940T ; processor core ; Copyright ARM ; Tap Controller ; scan chains ; caches ; connections ; debugging ; controller ; CP15 ; reset ; control register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3483920,
      "parentitem" : "5e8e1e2b88295d1e18d368fe",
      "concepts" : "instructions ; coprocessors ; protection unit ; registers ; ARM940T ; processor core ; Copyright ARM ; Tap Controller ; scan chains ; caches ; connections ; debugging ; controller ; CP15 ; reset ; control register",
      "documenttype" : "pdf",
      "isattachment" : "3483920",
      "sysindexeddate" : 1649147169000,
      "permanentid" : "dcceb65c8271719c69a8e3f130b94957e894d58572b54416edfe5ea05502",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1e2d88295d1e18d369c7",
      "transactionid" : 864227,
      "title" : "ARM940T Technical Reference manual ",
      "date" : 1649147169000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0092:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147169356580005,
      "sysisattachment" : "3483920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3483920,
      "size" : 1162173,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146855942,
      "syssize" : 1162173,
      "sysdate" : 1649147169000,
      "topparent" : "3483920",
      "label_version" : "0",
      "systopparentid" : 3483920,
      "content_description" : "This document is a reference manual for the ARM940T.",
      "wordcount" : 2436,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147169000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147169356580005,
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM940T Technical Reference manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
    "excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "excerpt" : "",
      "firstSentences" : null,
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
        "excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
          "document_number" : "ddi0147",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3684376",
          "sysurihash" : "ZmmPFB26iORfqxRC",
          "urihash" : "ZmmPFB26iORfqxRC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1168390861000,
          "topparentid" : 3684376,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590762872000,
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649147080000,
          "permanentid" : "a941769f5cc47c741ba8ce7d9278cf3978d6db26d126f35685bb3ef88929",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed11d78ca06a95ce53f9047",
          "transactionid" : 864226,
          "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649147080000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0147:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147080072700108,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 237,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146806834,
          "syssize" : 237,
          "sysdate" : 1649147080000,
          "haslayout" : "1",
          "topparent" : "3684376",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3684376,
          "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147080000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0147/d/?lang=en",
          "modified" : 1638974043000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147080072700108,
          "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
        "Excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
        "document_number" : "ddi0147",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684376",
        "sysurihash" : "Nk05Cs7qDnGI82Ah",
        "urihash" : "Nk05Cs7qDnGI82Ah",
        "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 3684376,
        "numberofpages" : 46,
        "sysconcepts" : "PrimeCell ; Converter Interface ; DCDCDRIVE1OUT ; duty cycle ; drive outputs ; registers ; assignments ; ARM ; AMBA ; data bus ; frequencies ; power-on reset ; programmable configuration ; conversion ; reset signal ; BnRES",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3684376,
        "parentitem" : "5ed11d78ca06a95ce53f9047",
        "concepts" : "PrimeCell ; Converter Interface ; DCDCDRIVE1OUT ; duty cycle ; drive outputs ; registers ; assignments ; ARM ; AMBA ; data bus ; frequencies ; power-on reset ; programmable configuration ; conversion ; reset signal ; BnRES",
        "documenttype" : "pdf",
        "isattachment" : "3684376",
        "sysindexeddate" : 1649147078000,
        "permanentid" : "def61b4880c65d075b512444ded9bc285333baa1cc370ceb08dc21e82e3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11d78ca06a95ce53f9049",
        "transactionid" : 864226,
        "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
        "date" : 1649147078000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0147:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147078715539264,
        "sysisattachment" : "3684376",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3684376,
        "size" : 341570,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146808720,
        "syssize" : 341570,
        "sysdate" : 1649147078000,
        "topparent" : "3684376",
        "label_version" : "1.0",
        "systopparentid" : 3684376,
        "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
        "wordcount" : 901,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147078000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147078715539264,
        "uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "Excerpt" : "",
      "FirstSentences" : null
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
      "document_number" : "ddi0147",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3684376",
      "sysurihash" : "ZmmPFB26iORfqxRC",
      "urihash" : "ZmmPFB26iORfqxRC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en",
      "systransactionid" : 864226,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684376,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590762872000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649147080000,
      "permanentid" : "a941769f5cc47c741ba8ce7d9278cf3978d6db26d126f35685bb3ef88929",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11d78ca06a95ce53f9047",
      "transactionid" : 864226,
      "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649147080000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0147:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147080072700108,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 237,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146806834,
      "syssize" : 237,
      "sysdate" : 1649147080000,
      "haslayout" : "1",
      "topparent" : "3684376",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3684376,
      "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147080000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0147/d/?lang=en",
      "modified" : 1638974043000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147080072700108,
      "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
    "Excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ..."
  }, {
    "title" : "CoreSight ETM11 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "excerpt" : "Appendix A revised. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ...",
    "firstSentences" : "CoreSight ETM11 ... Revision: r1p1 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0318E ii Date 19 July 2004 13 May 2005 10 October 2006 08 December 2006 17 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM11 Technical Reference Manual ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "ZdpakHKN5IZbhVKm",
        "urihash" : "ZdpakHKN5IZbhVKm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8b",
        "transactionid" : 861297,
        "title" : "CoreSight ETM11 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403192683640,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2245,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396744,
        "syssize" : 2245,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403192683640,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM11 Technical Reference Manual ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "ZdpakHKN5IZbhVKm",
        "urihash" : "ZdpakHKN5IZbhVKm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8b",
        "transactionid" : 861297,
        "title" : "CoreSight ETM11 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403192683640,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2245,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396744,
        "syssize" : 2245,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403192683640,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Context ID tracing",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "excerpt" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "firstSentences" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates the appropriate number of bytes as a context ID packet instead of a normal data packet. As ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM11 Technical Reference Manual ",
          "document_number" : "ddi0318",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985974",
          "sysurihash" : "ZdpakHKN5IZbhVKm",
          "urihash" : "ZdpakHKN5IZbhVKm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "systransactionid" : 861297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180566170000,
          "topparentid" : 4985974,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719406000,
          "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8b",
          "transactionid" : 861297,
          "title" : "CoreSight ETM11 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648719403000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0318:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719403192683640,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2245,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719396744,
          "syssize" : 2245,
          "sysdate" : 1648719403000,
          "haslayout" : "1",
          "topparent" : "4985974",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985974,
          "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719406000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0318/e/?lang=en",
          "modified" : 1639043149000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719403192683640,
          "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Context ID tracing ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "U2Pðñ4WY3B7fwBHE",
        "urihash" : "U2Pðñ4WY3B7fwBHE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "context ID ; secure ; packet ; instruction ; ETM11 ; nonsecure ; switching ; ARM1176JZ",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 4985974,
        "parentitem" : "5e8e3046fd977155116a7b8b",
        "concepts" : "context ID ; secure ; packet ; instruction ; ETM11 ; nonsecure ; switching ; ARM1176JZ",
        "documenttype" : "html",
        "isattachment" : "4985974",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "399f7f45e262e54278c689745eebd2c4573a9969028469086b6dfd2f3b0e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7bd0",
        "transactionid" : 861297,
        "title" : "Context ID tracing ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403158482679,
        "sysisattachment" : "4985974",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985974,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396713,
        "syssize" : 522,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403158482679,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
        "syscollection" : "default"
      },
      "Title" : "Context ID tracing",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "Excerpt" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "FirstSentences" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates the appropriate number of bytes as a context ID packet instead of a normal data packet. As ..."
    }, {
      "title" : "Signals Lists",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "excerpt" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals.",
      "firstSentences" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals. Signals Lists CoreSight ETM11",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM11 Technical Reference Manual ",
          "document_number" : "ddi0318",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985974",
          "sysurihash" : "ZdpakHKN5IZbhVKm",
          "urihash" : "ZdpakHKN5IZbhVKm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "systransactionid" : 861297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180566170000,
          "topparentid" : 4985974,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719406000,
          "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8b",
          "transactionid" : 861297,
          "title" : "CoreSight ETM11 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648719403000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0318:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719403192683640,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2245,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719396744,
          "syssize" : 2245,
          "sysdate" : 1648719403000,
          "haslayout" : "1",
          "topparent" : "4985974",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985974,
          "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719406000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0318/e/?lang=en",
          "modified" : 1639043149000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719403192683640,
          "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signals Lists ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "UCcBJjñYJwikZð1q",
        "urihash" : "UCcBJjñYJwikZð1q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 4985974,
        "parentitem" : "5e8e3046fd977155116a7b8b",
        "documenttype" : "html",
        "isattachment" : "4985974",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "b01e1c96ec53aab38e7eac690f6f69be8b1c0d7d4ca3d0a26c627a464b05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3048fd977155116a7bf8",
        "transactionid" : 861297,
        "title" : "Signals Lists ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403159616820,
        "sysisattachment" : "4985974",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985974,
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396666,
        "syssize" : 195,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/signals-lists?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403159616820,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
        "syscollection" : "default"
      },
      "Title" : "Signals Lists",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "Excerpt" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals.",
      "FirstSentences" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals. Signals Lists CoreSight ETM11"
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight ETM11 Technical Reference Manual ",
      "document_number" : "ddi0318",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985974",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "sp099JbWm3pJKlSU",
      "urihash" : "sp099JbWm3pJKlSU",
      "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
      "systransactionid" : 861297,
      "copyright" : "Copyright © 2004-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180566170000,
      "topparentid" : 4985974,
      "numberofpages" : 104,
      "sysconcepts" : "CoreSight ETM11 ; signals ; instructions ; functionality ; ARM Limited ; ETM11CSSingle ; ETM ; ARM11 processors ; APB interface ; registers ; memory ; documentation ; timing diagrams ; ARM11 family ; commands ; conventions",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 4985974,
      "parentitem" : "5e8e3046fd977155116a7b8b",
      "concepts" : "CoreSight ETM11 ; signals ; instructions ; functionality ; ARM Limited ; ETM11CSSingle ; ETM ; ARM11 processors ; APB interface ; registers ; memory ; documentation ; timing diagrams ; ARM11 family ; commands ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "4985974",
      "sysindexeddate" : 1648719406000,
      "permanentid" : "0ad43f7f2a1db751c7609bd032d8909e716eca119116624a8ae2d96a304e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3048fd977155116a7c11",
      "transactionid" : 861297,
      "title" : "CoreSight ETM11 Technical Reference Manual ",
      "date" : 1648719404000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0318:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719404118938346,
      "sysisattachment" : "4985974",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4985974,
      "size" : 641936,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719398575,
      "syssize" : 641936,
      "sysdate" : 1648719404000,
      "topparent" : "4985974",
      "author" : "ARM Limited",
      "label_version" : "r1p1",
      "systopparentid" : 4985974,
      "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
      "wordcount" : 1717,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719406000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719404118938346,
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM11 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "Excerpt" : "Appendix A revised. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ...",
    "FirstSentences" : "CoreSight ETM11 ... Revision: r1p1 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0318E ii Date 19 July 2004 13 May 2005 10 October 2006 08 December 2006 17 ..."
  }, {
    "title" : "About this book",
    "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "clickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, and ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). About this book Cortex-A65",
    "firstSentences" : "About this book This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision status The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "sGvZaXu8GBWBOwTE",
        "urihash" : "sGvZaXu8GBWBOwTE",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6224",
        "transactionid" : 864221,
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848472124536,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4412,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 4412,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848472124536,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100441",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466519",
          "sysurihash" : "sGvZaXu8GBWBOwTE",
          "urihash" : "sGvZaXu8GBWBOwTE",
          "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585315140000,
          "topparentid" : 4466519,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612442756000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146848000,
          "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
          "syslanguage" : [ "English" ],
          "itemid" : "601bec84873dd96c4dea6224",
          "transactionid" : 864221,
          "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649146848000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100441:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146848472124536,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4412,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146491130,
          "syssize" : 4412,
          "sysdate" : 1649146848000,
          "haslayout" : "1",
          "topparent" : "4466519",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466519,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146848000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100441/0102/?lang=en",
          "modified" : 1636366229000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146848472124536,
          "uri" : "https://developer.arm.com/documentation/100441/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "vn1HI3XfEf9OMGIg",
        "urihash" : "vn1HI3XfEf9OMGIg",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Extension Technical Reference Manual ; Core Cryptographic ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466519,
        "parentitem" : "601bec84873dd96c4dea6224",
        "concepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Extension Technical Reference Manual ; Core Cryptographic ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "4466519",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "1ba29499896358e7d6962ddc68f2ede3b640669fdf57c5d331269557be91",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6228",
        "transactionid" : 864222,
        "title" : "Feedback ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864978996232,
        "sysisattachment" : "4466519",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466519,
        "size" : 868,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 868,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/Preface/Feedback?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864978996232,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "Excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ..."
    }, {
      "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "sGvZaXu8GBWBOwTE",
        "urihash" : "sGvZaXu8GBWBOwTE",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6224",
        "transactionid" : 864221,
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848472124536,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4412,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 4412,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848472124536,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r1p0 Second release. There are no technical changes. ... r1p1 Third release.",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. For more information, see ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100441",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466519",
          "sysurihash" : "sGvZaXu8GBWBOwTE",
          "urihash" : "sGvZaXu8GBWBOwTE",
          "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585315140000,
          "topparentid" : 4466519,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612442756000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146848000,
          "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
          "syslanguage" : [ "English" ],
          "itemid" : "601bec84873dd96c4dea6224",
          "transactionid" : 864221,
          "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649146848000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100441:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146848472124536,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4412,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146491130,
          "syssize" : 4412,
          "sysdate" : 1649146848000,
          "haslayout" : "1",
          "topparent" : "4466519",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466519,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146848000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100441/0102/?lang=en",
          "modified" : 1636366229000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146848472124536,
          "uri" : "https://developer.arm.com/documentation/100441/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "tfC3vsMlARB9iCRB",
        "urihash" : "tfC3vsMlARB9iCRB",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "technical changes ; see Revisions ; release ; r1p0 Second ; r1p2 ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466519,
        "parentitem" : "601bec84873dd96c4dea6224",
        "concepts" : "technical changes ; see Revisions ; release ; r1p0 Second ; r1p2 ; functionality",
        "documenttype" : "html",
        "isattachment" : "4466519",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "c9cf70609c0c35331b60bba912b9e3135fdcd8015e628da4ac857bc00fb0",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea622b",
        "transactionid" : 864221,
        "title" : "Revisions ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848438880036,
        "sysisattachment" : "4466519",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466519,
        "size" : 402,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 402,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/Functional-description/Revisions?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848438880036,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r1p0 Second release. There are no technical changes. ... r1p1 Third release.",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. For more information, see ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About this book ",
      "document_number" : "100441",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466519",
      "sysurihash" : "RvoMzXWngUOdatZT",
      "urihash" : "RvoMzXWngUOdatZT",
      "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1585315140000,
      "topparentid" : 4466519,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1612442756000,
      "sysconcepts" : "Cryptographic Extension ; documentation ; core ; designers ; Glossary The Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
      "attachmentparentid" : 4466519,
      "parentitem" : "601bec84873dd96c4dea6224",
      "concepts" : "Cryptographic Extension ; documentation ; core ; designers ; Glossary The Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
      "documenttype" : "html",
      "isattachment" : "4466519",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146865000,
      "permanentid" : "16260d32a8f9cccbf839ba546ab9032d43ffffce113788bbb05541d19b7b",
      "syslanguage" : [ "English" ],
      "itemid" : "601bec84873dd96c4dea6227",
      "transactionid" : 864222,
      "title" : "About this book ",
      "products" : [ "Cortex-A65" ],
      "date" : 1649146865000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100441:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146865159439900,
      "sysisattachment" : "4466519",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466519,
      "size" : 2942,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146491130,
      "syssize" : 2942,
      "sysdate" : 1649146865000,
      "haslayout" : "1",
      "topparent" : "4466519",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4466519,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 213,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146865000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100441/0102/Preface/About-this-book?lang=en",
      "modified" : 1636366229000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146865159439900,
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
      "syscollection" : "default"
    },
    "Title" : "About this book",
    "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "Excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, and ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). About this book Cortex-A65",
    "FirstSentences" : "About this book This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision status The ..."
  }, {
    "title" : "AMBA CXS Protocol Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0079/b/en/pdf/IHI0079B_amba_cxs_streaming_protocol_spec.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0079/b/en/pdf/IHI0079B_amba_cxs_streaming_protocol_spec.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60002aa43f22832ff1d6871b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0079/b/en/pdf/IHI0079B_amba_cxs_streaming_protocol_spec.pdf",
    "excerpt" : "OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... English version of this document and any translation, the terms of the English ... All rights reserved.",
    "firstSentences" : "AMBA CXS Protocol Specification Copyright © 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved. ARM IHI 0079B (ID121720) ii AMBA CXS Protocol Specification Copyright ©2017, 2018, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA CXS Protocol Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0079/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0079/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0079/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0079/b/en",
      "excerpt" : "AMBA CXS Protocol Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA CXS Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA CXS Protocol Specification AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA CXS Protocol Specification ",
        "document_number" : "ihi0079",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "4420271",
        "sysurihash" : "dFbQN46st1eNIfWe",
        "urihash" : "dFbQN46st1eNIfWe",
        "sysuri" : "https://developer.arm.com/documentation/ihi0079/b/en",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1610623267000,
        "topparentid" : 4420271,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1610623652000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648719385000,
        "permanentid" : "66b07264636d66674d862004406043416ee32583adfbbc78ef7d37fab152",
        "syslanguage" : [ "English" ],
        "itemid" : "60002aa43f22832ff1d68719",
        "transactionid" : 861296,
        "title" : "AMBA CXS Protocol Specification ",
        "products" : [ "AMBA" ],
        "date" : 1648719385000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0079:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719385659599929,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 142,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0079/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719384335,
        "syssize" : 142,
        "sysdate" : 1648719385000,
        "haslayout" : "1",
        "topparent" : "4420271",
        "label_version" : "B",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4420271,
        "content_description" : "This specification describes the CXS streaming interface protocol. The protocol is designed for point-to-point",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719385000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0079/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0079/b/?lang=en",
        "modified" : 1645023802000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719385659599929,
        "uri" : "https://developer.arm.com/documentation/ihi0079/b/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA CXS Protocol Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0079/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0079/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0079/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0079/b/en",
      "Excerpt" : "AMBA CXS Protocol Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA CXS Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA CXS Protocol Specification AMBA"
    },
    "childResults" : [ {
      "title" : "AMBA CXS Protocol Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0079/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0079/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0079/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0079/b/en",
      "excerpt" : "AMBA CXS Protocol Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA CXS Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA CXS Protocol Specification AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA CXS Protocol Specification ",
        "document_number" : "ihi0079",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "4420271",
        "sysurihash" : "dFbQN46st1eNIfWe",
        "urihash" : "dFbQN46st1eNIfWe",
        "sysuri" : "https://developer.arm.com/documentation/ihi0079/b/en",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1610623267000,
        "topparentid" : 4420271,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1610623652000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648719385000,
        "permanentid" : "66b07264636d66674d862004406043416ee32583adfbbc78ef7d37fab152",
        "syslanguage" : [ "English" ],
        "itemid" : "60002aa43f22832ff1d68719",
        "transactionid" : 861296,
        "title" : "AMBA CXS Protocol Specification ",
        "products" : [ "AMBA" ],
        "date" : 1648719385000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0079:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719385659599929,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 142,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0079/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719384335,
        "syssize" : 142,
        "sysdate" : 1648719385000,
        "haslayout" : "1",
        "topparent" : "4420271",
        "label_version" : "B",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4420271,
        "content_description" : "This specification describes the CXS streaming interface protocol. The protocol is designed for point-to-point",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719385000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0079/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0079/b/?lang=en",
        "modified" : 1645023802000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719385659599929,
        "uri" : "https://developer.arm.com/documentation/ihi0079/b/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA CXS Protocol Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0079/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0079/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0079/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0079/b/en",
      "Excerpt" : "AMBA CXS Protocol Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA CXS Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA CXS Protocol Specification AMBA"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA CXS Protocol Specification ",
      "document_number" : "ihi0079",
      "document_version" : "b",
      "content_type" : "archDoc",
      "systopparent" : "4420271",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "tDcw2RmJHHcEzgHa",
      "urihash" : "tDcw2RmJHHcEzgHa",
      "sysuri" : "https://developer.arm.com/documentation/ihi0079/b/en/pdf/IHI0079B_amba_cxs_streaming_protocol_spec.pdf",
      "keywords" : "AMBA, AXI Interconnect, AXI Peripherals",
      "systransactionid" : 861296,
      "copyright" : "Copyright © 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1610623267000,
      "topparentid" : 4420271,
      "numberofpages" : 54,
      "sysconcepts" : "interfaces ; Transmitter ; deactivation ; protocols ; packets ; credits ; race conditions ; arm ; documentation ; licences ; clauses ; export laws ; third party ; accordance ; subsidiaries ; English Law",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4420271,
      "parentitem" : "60002aa43f22832ff1d68719",
      "concepts" : "interfaces ; Transmitter ; deactivation ; protocols ; packets ; credits ; race conditions ; arm ; documentation ; licences ; clauses ; export laws ; third party ; accordance ; subsidiaries ; English Law",
      "documenttype" : "pdf",
      "isattachment" : "4420271",
      "sysindexeddate" : 1648719386000,
      "permanentid" : "aa491ee0a46e9e520f8978d6ab7db4db4d8b0eedbcb6b394cd44f1917f7f",
      "syslanguage" : [ "English" ],
      "itemid" : "60002aa43f22832ff1d6871b",
      "transactionid" : 861296,
      "title" : "AMBA CXS Protocol Specification ",
      "date" : 1648719386000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0079:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719386180400830,
      "sysisattachment" : "4420271",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4420271,
      "size" : 390018,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60002aa43f22832ff1d6871b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719385497,
      "syssize" : 390018,
      "sysdate" : 1648719386000,
      "topparent" : "4420271",
      "author" : "Arm Limited",
      "label_version" : "B",
      "systopparentid" : 4420271,
      "content_description" : "This specification describes the CXS streaming interface protocol. The protocol is designed for point-to-point",
      "wordcount" : 1326,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719386000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60002aa43f22832ff1d6871b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719386180400830,
      "uri" : "https://developer.arm.com/documentation/ihi0079/b/en/pdf/IHI0079B_amba_cxs_streaming_protocol_spec.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA CXS Protocol Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0079/b/en/pdf/IHI0079B_amba_cxs_streaming_protocol_spec.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0079/b/en/pdf/IHI0079B_amba_cxs_streaming_protocol_spec.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60002aa43f22832ff1d6871b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0079/b/en/pdf/IHI0079B_amba_cxs_streaming_protocol_spec.pdf",
    "Excerpt" : "OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... English version of this document and any translation, the terms of the English ... All rights reserved.",
    "FirstSentences" : "AMBA CXS Protocol Specification Copyright © 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved. ARM IHI 0079B (ID121720) ii AMBA CXS Protocol Specification Copyright ©2017, 2018, ..."
  }, {
    "title" : "FIFO",
    "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "excerpt" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle ...",
    "firstSentences" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-R4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "B02fðJAwwpjrDTdM",
        "urihash" : "B02fðJAwwpjrDTdM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff53",
        "transactionid" : 864279,
        "title" : "CoreSight ETM-R4 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792282933227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1945,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775357,
        "syssize" : 1945,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792282933227,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM-R4 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "excerpt" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock ... For inputs this is the delay between the input port and the first register.",
      "firstSentences" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock period taken up by internal logic. For inputs this is the delay between the input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM-R4 input and output signal timing parameters ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "5RsrTdDzChcI6gZ1",
        "urihash" : "5RsrTdDzChcI6gZ1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "delays ; timing parameters ; register ; port ; ETM ; clock ; R4 ; process technologies ; constraints ; internal logic",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "delays ; timing parameters ; register ; port ; ETM ; clock ; R4 ; process technologies ; constraints ; internal logic",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "9185a67c87b3c56678b4932ecf83e226030ebab1b15caa5906c5a447e72b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ffa2",
        "transactionid" : 861296,
        "title" : "ETM-R4 input and output signal timing parameters ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380682075750,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 2184,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 2184,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380682075750,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "ETM-R4 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "Excerpt" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock ... For inputs this is the delay between the input port and the first register.",
      "FirstSentences" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock period taken up by internal logic. For inputs this is the delay between the input ..."
    }, {
      "title" : "PortMode and PortSize",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "excerpt" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port ... In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "firstSentences" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port mode. In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PortMode and PortSize ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "ZEKvCvYALxEPtrpY",
        "urihash" : "ZEKvCvYALxEPtrpY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "port mode ; PortSize ; PortMode ; b000 ; b0100 ; reset ; ETMCR",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "port mode ; PortSize ; PortMode ; b000 ; b0100 ; reset ; ETMCR",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "1d280b897346370066e3444dc4a8665f8b560730b6395f352715f482087a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff84",
        "transactionid" : 861296,
        "title" : "PortMode and PortSize ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380665918967,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 410,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 410,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380665918967,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
        "syscollection" : "default"
      },
      "Title" : "PortMode and PortSize",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "Excerpt" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port ... In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "FirstSentences" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port mode. In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ..."
    }, {
      "title" : "Trace limitations",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "excerpt" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "firstSentences" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace limitations ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "koTj2one5SIKRExU",
        "urihash" : "koTj2one5SIKRExU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "trace limitations",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "trace limitations",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "72e11dd9348aa7973c40d55e85fff11018f31dc6a7a68905357780c3d5a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff83",
        "transactionid" : 861296,
        "title" : "Trace limitations ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380634589512,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 84,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 84,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 8,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380634589512,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
        "syscollection" : "default"
      },
      "Title" : "Trace limitations",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "Excerpt" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "FirstSentences" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4"
    } ],
    "totalNumberOfChildResults" : 61,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "FIFO ",
      "document_number" : "ddi0367",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484533",
      "sysurihash" : "gRS1XMc3bfXu6xAM",
      "urihash" : "gRS1XMc3bfXu6xAM",
      "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
      "systransactionid" : 861296,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1302542073000,
      "topparentid" : 3484533,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602751994000,
      "sysconcepts" : "trace packets ; FIFO ; ATCLK domain ; buffers bursts ; cycle",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
      "attachmentparentid" : 3484533,
      "parentitem" : "5f880dfa405d955c5176ff53",
      "concepts" : "trace packets ; FIFO ; ATCLK domain ; buffers bursts ; cycle",
      "documenttype" : "html",
      "isattachment" : "3484533",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719380000,
      "permanentid" : "27f731c05b00896b9de4ad4423fcd09f7cee31a443de16d9b7751ed70826",
      "syslanguage" : [ "English" ],
      "itemid" : "5f880dfa405d955c5176ff71",
      "transactionid" : 861296,
      "title" : "FIFO ",
      "products" : [ "CoreSight ETM-R4" ],
      "date" : 1648719380000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0367:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719380885384420,
      "sysisattachment" : "3484533",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484533,
      "size" : 242,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719376791,
      "syssize" : 242,
      "sysdate" : 1648719380000,
      "haslayout" : "1",
      "topparent" : "3484533",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484533,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
      "wordcount" : 34,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719380000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "modified" : 1639048775000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719380885384420,
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
      "syscollection" : "default"
    },
    "Title" : "FIFO",
    "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "Excerpt" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle ...",
    "FirstSentences" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle and ..."
  }, {
    "title" : "Arm Neoverse V1 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Neoverse™ V1 Core Revision: r1p1 Technical Reference Manual Copyright © 2019–2021 Arm Limited or its affiliates. All rights reserved. 101427_0101_05_en Arm® Neoverse™ V1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse V1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "3ztEQ7KSdQlLYb4N",
        "urihash" : "3ztEQ7KSdQlLYb4N",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
        "systransactionid" : 977154,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664448704000,
        "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335385368c4c2b1c237f",
        "transactionid" : 977154,
        "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
        "products" : [ "Neoverse V1" ],
        "date" : 1664448704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664448704618631454,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4971,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664448699616,
        "syssize" : 4971,
        "sysdate" : 1664448704000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664448704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664448704618631454,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "TRCIDR1, ID Register 1",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "excerpt" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. ... RES0, [23:16] RES0 Reserved.",
      "firstSentences" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. Figure D12-27 TRCIDR1 bit assignments DESIGNER, [31:24] ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977154,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977154,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCIDR1, ID Register 1 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "F5YS6zsd3omk814k",
        "urihash" : "F5YS6zsd3omk814k",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "trace unit ; TRCIDR1 ; ETMv4 ; RES1 ; RES0 ; assignments DESIGNER ; Figure D12 ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "trace unit ; TRCIDR1 ; ETMv4 ; RES1 ; RES0 ; assignments DESIGNER ; Figure D12 ; interface",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "e59596d3b52dec0709224a5dec701c5d74b00c1673a726e7f085c124bc8c",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c255f",
        "transactionid" : 864220,
        "title" : "TRCIDR1, ID Register 1 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758761048120,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 745,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476038,
        "syssize" : 745,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758761048120,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
        "syscollection" : "default"
      },
      "Title" : "TRCIDR1, ID Register 1",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "Excerpt" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. ... RES0, [23:16] RES0 Reserved.",
      "FirstSentences" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. Figure D12-27 TRCIDR1 bit assignments DESIGNER, [31:24] ..."
    }, {
      "title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "excerpt" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators ... Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register.",
      "firstSentences" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators. Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register. Figure ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977154,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977154,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "OuHUrqeFuNE55NvI",
        "urihash" : "OuHUrqeFuNE55NvI",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "trace unit ; Context ID ; TRCCIDCVR0 ; RES0 ; Specification ETMv4 ; Figure D12 ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "trace unit ; Context ID ; TRCCIDCVR0 ; RES0 ; Specification ETMv4 ; Figure D12 ; interface",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "35de5fdf16367325f2b072a1467eba0f61268496d78138a86f073ed5daed",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c2549",
        "transactionid" : 864220,
        "title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758722594280,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 934,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476069,
        "syssize" : 934,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758722594280,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "Excerpt" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators ... Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register.",
      "FirstSentences" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators. Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register. Figure ..."
    }, {
      "title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "excerpt" : "ARC, [19:16] Selects one or more address range comparators for single-shot control. ... RES0, [15:8] RES0 Reserved. ... TRCSSCCR0, Single-Shot Comparator Control Register 0 Neoverse V1",
      "firstSentences" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 The TRCSSCCR0 controls the single-shot comparator. Bit field descriptions The TRCSSCCR0 is a 32-bit register. Figure D12-62 TRCSSCCR0 bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977154,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977154,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "SM2pCiZQ8P5w575Z",
        "urihash" : "SM2pCiZQ8P5w575Z",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "comparators ; reset ; TRCSSCCR0 ; single-shot ; single address ; RES0 ; Specification ETMv4 ; Multiple matches",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "comparators ; reset ; TRCSSCCR0 ; single-shot ; single address ; RES0 ; Specification ETMv4 ; Multiple matches",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "3f88d7cf69cc82825cc11a10ab96d87c98952a3da522d808f2db0543bfa6",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c2583",
        "transactionid" : 864220,
        "title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758403613077,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 1130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476024,
        "syssize" : 1130,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758403613077,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "Excerpt" : "ARC, [19:16] Selects one or more address range comparators for single-shot control. ... RES0, [15:8] RES0 Reserved. ... TRCSSCCR0, Single-Shot Comparator Control Register 0 Neoverse V1",
      "FirstSentences" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 The TRCSSCCR0 controls the single-shot comparator. Bit field descriptions The TRCSSCCR0 is a 32-bit register. Figure D12-62 TRCSSCCR0 bit ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
      "document_number" : "101427",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5042696",
      "sysauthor" : "ARM",
      "sysurihash" : "UeQWVpuYmbq9pY0d",
      "urihash" : "UeQWVpuYmbq9pY0d",
      "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Neoverse processors",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1618480587000,
      "topparentid" : 5042696,
      "numberofpages" : 746,
      "sysconcepts" : "instructions ; registers ; functional groups ; EL1 ; cores ; interfaces ; configuration notes ; architecture profile ; Neoverse V1 ; arm ; reset ; Exception level ; Manual Armv8 ; translations ; Reference Manual Armv8 ; Advanced SIMD",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
      "attachmentparentid" : 5042696,
      "parentitem" : "6088335385368c4c2b1c237f",
      "concepts" : "instructions ; registers ; functional groups ; EL1 ; cores ; interfaces ; configuration notes ; architecture profile ; Neoverse V1 ; arm ; reset ; Exception level ; Manual Armv8 ; translations ; Reference Manual Armv8 ; Advanced SIMD",
      "documenttype" : "pdf",
      "isattachment" : "5042696",
      "sysindexeddate" : 1649146763000,
      "permanentid" : "05493464f8f17a203df80b95540a34da05c0f7e2a06861659491c3299089",
      "syslanguage" : [ "English" ],
      "itemid" : "6088335985368c4c2b1c266d",
      "transactionid" : 864220,
      "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Neoverse V1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649146762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101427:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146762792581333,
      "sysisattachment" : "5042696",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5042696,
      "size" : 2936548,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146480990,
      "syssubject" : "This Technical Reference Manual is for the Neoverse V1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2936548,
      "sysdate" : 1649146762000,
      "topparent" : "5042696",
      "author" : "ARM",
      "label_version" : "r1p1",
      "systopparentid" : 5042696,
      "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
      "wordcount" : 5687,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146763000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146762792581333,
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Neoverse™ V1 Core Revision: r1p1 Technical Reference Manual Copyright © 2019–2021 Arm Limited or its affiliates. All rights reserved. 101427_0101_05_en Arm® Neoverse™ V1 Core Technical ..."
  }, {
    "title" : "enable and match signals",
    "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "excerpt" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following ... Where: <n> Is a number, from 0 to 7, that identifies a CPU Interface D_ID_WIDTH Is ...",
    "firstSentences" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following signals: enable_d<n>[D_ID_WIDTH-1:0] match_d<n>[D_ID_WIDTH-1:0] enable_c<n>[C_ID_WIDTH-1:0] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
      "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "aAngtqoP4nqwKC4x",
        "urihash" : "aAngtqoP4nqwKC4x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d362e9",
        "transactionid" : 864220,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751638560806,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 1979,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751638560806,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
      "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "excerpt" : "Contents ... PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0416B ... ID012510 ... Preface",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Revision: r0p0 Technical Reference Manual Copyright © 2008, 2009 ARM Limited. All rights reserved. ARM DDI 0416B (ID012510) ARM DDI 0416B ID012510",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "43Btl8OuFGOIPXHm",
        "urihash" : "43Btl8OuFGOIPXHm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
        "keywords" : "PrimeCell, ARM, GIC, PL390, Generic Interrupt\nController, AMBA, AXI, AHB-Lite, irq, fiq, Distributor, CPU Interface,\nSecurity Extensions, cfgsdisable, IP",
        "systransactionid" : 864220,
        "copyright" : "Copyright ©€2008, 2009 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "numberofpages" : 105,
        "sysconcepts" : "GIC ; Distributor ; registers ; signals ; security states ; CPU Interfaces ; ID tag ; assignments ; ARM ; Security Extensions ; functionality ; Designer documentation ; priority levels ; base address ; interfaces ; address map",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "GIC ; Distributor ; registers ; signals ; security states ; CPU Interfaces ; ID tag ; assignments ; ARM ; Security Extensions ; functionality ; Designer documentation ; priority levels ; base address ; interfaces ; address map",
        "documenttype" : "pdf",
        "isattachment" : "3480049",
        "sysindexeddate" : 1649146753000,
        "permanentid" : "2e2058a51cf46fecfb2111e609140a8c661b3497ff978acbb35405bf5d94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3588295d1e18d3635c",
        "transactionid" : 864220,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "subject" : "PrimeCell Generic Interrupt Controller (PL390)\nTechnical Reference Manual documentation. This datasheet describes\nthe operation of the GIC and provides the register information in\nthe programmers guide section. Includes the AXI, AHB-Lite, and interrupt\nsignals. PDF format.",
        "date" : 1649146753000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146753424867727,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 990797,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146365982,
        "syssubject" : "PrimeCell Generic Interrupt Controller (PL390)\nTechnical Reference Manual documentation. This datasheet describes\nthe operation of the GIC and provides the register information in\nthe programmers guide section. Includes the AXI, AHB-Lite, and interrupt\nsignals. PDF format.",
        "syssize" : 990797,
        "sysdate" : 1649146753000,
        "topparent" : "3480049",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 1594,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146753000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146753424867727,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "Excerpt" : "Contents ... PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0416B ... ID012510 ... Preface",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Revision: r0p0 Technical Reference Manual Copyright © 2008, 2009 ARM Limited. All rights reserved. ARM DDI 0416B (ID012510) ARM DDI 0416B ID012510"
    }, {
      "title" : "Implementation-defined behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "excerpt" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic ... It contains the following sections: Number of CPU Interfaces Number of interrupt inputs ...",
      "firstSentences" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic Interrupt Controller Architecture Specification defines as being Implementation-defined. It ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Implementation-defined behavior ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "zPTpXmRrñiðctKgk",
        "urihash" : "zPTpXmRrñiðctKgk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "priority levels ; CPU Interfaces ; registers ; Implementation-defined ; Access restrictions ; multiple processors ; Lockable SPI ; Programmable trigger-mode ; Controller Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "priority levels ; CPU Interfaces ; registers ; Implementation-defined ; Access restrictions ; multiple processors ; Lockable SPI ; Programmable trigger-mode ; Controller Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3480049",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "a1888a1f0786d1daa8e8610fda63a11f1c84c64e5ba3b410b75a101a1b65",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d36308",
        "transactionid" : 864220,
        "title" : "Implementation-defined behavior ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751827328621,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 786,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 786,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751827328621,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
        "syscollection" : "default"
      },
      "Title" : "Implementation-defined behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "Excerpt" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic ... It contains the following sections: Number of CPU Interfaces Number of interrupt inputs ...",
      "FirstSentences" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic Interrupt Controller Architecture Specification defines as being Implementation-defined. It ..."
    }, {
      "title" : "Number of priority levels",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "excerpt" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see ...",
      "firstSentences" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see Additional reading.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Number of priority levels ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "JVPkñNfQy2GirsðM",
        "urihash" : "JVPkñNfQy2GirsðM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "GIC ; priority ; Designer documentation ; reading",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "GIC ; priority ; Designer documentation ; reading",
        "documenttype" : "html",
        "isattachment" : "3480049",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "529cc2f884733a89428e4c0f02ce19de827d51c23eb3616266be36fc2e5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d3630e",
        "transactionid" : 864220,
        "title" : "Number of priority levels ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751749085549,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 241,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751749085549,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
        "syscollection" : "default"
      },
      "Title" : "Number of priority levels",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "Excerpt" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see ...",
      "FirstSentences" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see Additional reading."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "enable and match signals ",
      "document_number" : "ddi0416",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3480049",
      "sysurihash" : "xFyeU0mt96crRq56",
      "urihash" : "xFyeU0mt96crRq56",
      "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1264433082000,
      "topparentid" : 3480049,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371892000,
      "sysconcepts" : "CPU Interfaces ; banked registers ; signals ; GIC ; Non-secure state ; Distributor ; Unpredictable ; awid ; mask select",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
      "attachmentparentid" : 3480049,
      "parentitem" : "5e8e1d3488295d1e18d362e9",
      "concepts" : "CPU Interfaces ; banked registers ; signals ; GIC ; Non-secure state ; Distributor ; Unpredictable ; awid ; mask select",
      "documenttype" : "html",
      "isattachment" : "3480049",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146753000,
      "permanentid" : "99fbd6eee187fa7503800489485a121d08ad2f5cf2aaeee918d3621fd469",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1d3488295d1e18d36307",
      "transactionid" : 864220,
      "title" : "enable and match signals ",
      "products" : [ "CoreLink GIC-390" ],
      "date" : 1649146753000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0416:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146753614208634,
      "sysisattachment" : "3480049",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3480049,
      "size" : 2210,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146364011,
      "syssize" : 2210,
      "sysdate" : 1649146753000,
      "haslayout" : "1",
      "topparent" : "3480049",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3480049,
      "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
      "wordcount" : 103,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146753000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "modified" : 1639128675000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146753614208634,
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
      "syscollection" : "default"
    },
    "Title" : "enable and match signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "Excerpt" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following ... Where: <n> Is a number, from 0 to 7, that identifies a CPU Interface D_ID_WIDTH Is ...",
    "FirstSentences" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following signals: enable_d<n>[D_ID_WIDTH-1:0] match_d<n>[D_ID_WIDTH-1:0] enable_c<n>[C_ID_WIDTH-1:0] ..."
  }, {
    "title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111",
    "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "excerpt" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ... DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 Cortex-A72",
    "firstSentences" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ignored and treated as if 0b11111111. DBGWCRn_EL1.MASK!=00000 and DBGWCRn_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "Yt4owbUlOnmAOjzR",
        "urihash" : "Yt4owbUlOnmAOjzR",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146702000,
        "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
        "syslanguage" : [ "English" ],
        "itemid" : "60368cdc8f952d2e4134d9a6",
        "transactionid" : 864218,
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146702000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146702132535665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4492,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 4492,
        "sysdate" : 1649146702000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146702000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146702132535665,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "A32 BKPT instruction with condition code not AL",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "excerpt" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "firstSentences" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "A32 BKPT instruction with condition code not AL ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "dgñUYsAnVO6yVnZx",
        "urihash" : "dgñUYsAnVO6yVnZx",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "Executed unconditionally ; preferred option ; condition code ; instruction ; A32",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "Executed unconditionally ; preferred option ; condition code ; instruction ; A32",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146726000,
        "permanentid" : "19d1ee142a7df0818ec2ae336ee87222f9b772652e366683b1ad60648fd9",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbb1",
        "transactionid" : 864219,
        "title" : "A32 BKPT instruction with condition code not AL ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146726000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146726525752140,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 188,
        "sysdate" : 1649146726000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146726000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146726525752140,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
        "syscollection" : "default"
      },
      "Title" : "A32 BKPT instruction with condition code not AL",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "Excerpt" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "FirstSentences" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72"
    }, {
      "title" : "Debug unpredictable behaviors",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "excerpt" : "DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword. ... Accessing reserved debug registers. ... Debug unpredictable behaviors Cortex-A72",
      "firstSentences" : "DebugUNPREDICTABLE behaviors This section describes the behavior that the Cortex-A72 processor implements when: A topic has multiple options. The behavior differs from either or both of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug unpredictable behaviors ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "1fvomLvacwNuHg1R",
        "urihash" : "1fvomLvacwNuHg1R",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "breakpoints ; instruction ; behaviors ; second halfword ; condition code ; accesses ; registers ; Unlinked Context ; non-contiguous set ; doubleword ; context-aware ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "breakpoints ; instruction ; behaviors ; second halfword ; condition code ; accesses ; registers ; Unlinked Context ; non-contiguous set ; doubleword ; context-aware ; subsections",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146725000,
        "permanentid" : "c882048abe3d1033a5856375a1966c832089949164304be0ce38ec363f1a",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbb0",
        "transactionid" : 864219,
        "title" : "Debug unpredictable behaviors ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146725934949915,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 2586,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 2586,
        "sysdate" : 1649146725000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146725934949915,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Debug unpredictable behaviors",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "Excerpt" : "DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword. ... Accessing reserved debug registers. ... Debug unpredictable behaviors Cortex-A72",
      "FirstSentences" : "DebugUNPREDICTABLE behaviors This section describes the behavior that the Cortex-A72 processor implements when: A topic has multiple options. The behavior differs from either or both of the ..."
    }, {
      "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "firstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "FðvñmVz4belk8qt9",
        "urihash" : "FðvñmVz4belk8qt9",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A72",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A72",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146724000,
        "permanentid" : "b2ce83458b99acd863b2cc5cdf90d493dcaf775824ef6fefe2606be508ac",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbc1",
        "transactionid" : 864219,
        "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146724431589733,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 383,
        "sysdate" : 1649146724000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146724431589733,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
        "syscollection" : "default"
      },
      "Title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "Excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "FirstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ..."
    } ],
    "totalNumberOfChildResults" : 401,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 ",
      "document_number" : "100095",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5040166",
      "sysurihash" : "VkRCftLV3qkCC54Q",
      "urihash" : "VkRCftLV3qkCC54Q",
      "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
      "systransactionid" : 864219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1480715344000,
      "topparentid" : 5040166,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614187740000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
      "attachmentparentid" : 5040166,
      "parentitem" : "60368cdc8f952d2e4134d9a6",
      "documenttype" : "html",
      "isattachment" : "5040166",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146728000,
      "permanentid" : "8f10c96233183073ca39510847ee22e1d15b2d08e1a3e3a7473051177b41",
      "syslanguage" : [ "English" ],
      "itemid" : "60368ce38f952d2e4134dbba",
      "transactionid" : 864219,
      "title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 ",
      "products" : [ "Cortex-A72" ],
      "date" : 1649146728000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100095:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146728964949920,
      "sysisattachment" : "5040166",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5040166,
      "size" : 224,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146355669,
      "syssize" : 224,
      "sysdate" : 1649146728000,
      "haslayout" : "1",
      "topparent" : "5040166",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5040166,
      "content_description" : "This document describes the ARM Cortex-A72 processor.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146728000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "modified" : 1637571842000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146728964949920,
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
      "syscollection" : "default"
    },
    "Title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111",
    "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "Excerpt" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ... DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 Cortex-A72",
    "FirstSentences" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ignored and treated as if 0b11111111. DBGWCRn_EL1.MASK!=00000 and DBGWCRn_ ..."
  }, {
    "title" : "Media and VFP Feature Register 1",
    "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "printableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "clickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "excerpt" : "Figure 3-4 MVFR1 bit assignments SIMDFMAC, [31:28] Indicates whether the Advanced SIMD and floating-point ... To access the MVFR1: VMRS <Rt>, MVFR1 ; Read MVFR1 into Rt Media and VFP Feature ...",
    "firstSentences" : "Media and VFP Feature Register 1 The MVFR1 characteristics are: Purpose Describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Usage constraints This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysurihash" : "w22usJIhGk9nIM3c",
        "urihash" : "w22usJIhGk9nIM3c",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300192000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150696000,
        "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e099dba00e4b734aa8",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150696042476918,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4425,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150552625,
        "syssize" : 4425,
        "sysdate" : 1649150696000,
        "haslayout" : "1",
        "topparent" : "3439428",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100238/0100/?lang=en",
        "modified" : 1636099444000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150696042476918,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
      "firstSentences" : "Arm® Cortex®-A35 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights reserved. 100238 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100238",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439428",
          "sysurihash" : "w22usJIhGk9nIM3c",
          "urihash" : "w22usJIhGk9nIM3c",
          "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549008495000,
          "topparentid" : 3439428,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300192000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150696000,
          "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc2e099dba00e4b734aa8",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100238:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150696042476918,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4425,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150552625,
          "syssize" : 4425,
          "sysdate" : 1649150696000,
          "haslayout" : "1",
          "topparent" : "3439428",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439428,
          "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100238/0100/?lang=en",
          "modified" : 1636099444000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150696042476918,
          "uri" : "https://developer.arm.com/documentation/100238/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysauthor" : "ARM",
        "sysurihash" : "uEcsPSMmkgZbTrCK",
        "urihash" : "uEcsPSMmkgZbTrCK",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
        "systransactionid" : 864304,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "numberofpages" : 44,
        "sysconcepts" : "Advanced SIMD ; feature identification ; A35 processor ; floating-point support ; cumulative exception ; floating-point ; unit supports ; half-precision ; single-precision ; double-precision ; reset ; usage constraints ; register ; configurations ; AArch64 execution ; documentation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439428,
        "parentitem" : "5e7dc2e099dba00e4b734aa8",
        "concepts" : "Advanced SIMD ; feature identification ; A35 processor ; floating-point support ; cumulative exception ; floating-point ; unit supports ; half-precision ; single-precision ; double-precision ; reset ; usage constraints ; register ; configurations ; AArch64 execution ; documentation",
        "documenttype" : "pdf",
        "isattachment" : "3439428",
        "sysindexeddate" : 1649150890000,
        "permanentid" : "642435a4a788f0d721de407a9b8fe25affa1bb6304a135f98a4247324153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e199dba00e4b734ac4",
        "transactionid" : 864304,
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "subject" : "This book is for the Cortex®‑A35 processor Advanced SIMD and floating-point support.",
        "date" : 1649150890000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150890520676373,
        "sysisattachment" : "3439428",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439428,
        "size" : 477097,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150554002,
        "syssubject" : "This book is for the Cortex®‑A35 processor Advanced SIMD and floating-point support.",
        "syssize" : 477097,
        "sysdate" : 1649150890000,
        "topparent" : "3439428",
        "author" : "ARM",
        "label_version" : "r1p0",
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 889,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150890000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150890520676373,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
      "FirstSentences" : "Arm® Cortex®-A35 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights reserved. 100238 ..."
    }, {
      "title" : "AArch32 Register Descriptions",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "excerpt" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor ... It contains the following sections: Accessing the AArch32 feature identification ...",
      "firstSentences" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor Advanced SIMD and floating-point support. It contains the following sections: Accessing the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100238",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439428",
          "sysurihash" : "w22usJIhGk9nIM3c",
          "urihash" : "w22usJIhGk9nIM3c",
          "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549008495000,
          "topparentid" : 3439428,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300192000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150696000,
          "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc2e099dba00e4b734aa8",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100238:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150696042476918,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4425,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150552625,
          "syssize" : 4425,
          "sysdate" : 1649150696000,
          "haslayout" : "1",
          "topparent" : "3439428",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439428,
          "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100238/0100/?lang=en",
          "modified" : 1636099444000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150696042476918,
          "uri" : "https://developer.arm.com/documentation/100238/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch32 Register Descriptions ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysurihash" : "W3g9WbdPETp5TzZu",
        "urihash" : "W3g9WbdPETp5TzZu",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300192000,
        "sysconcepts" : "AArch32 register ; floating-point ; feature identification ; Advanced SIMD ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439428,
        "parentitem" : "5e7dc2e099dba00e4b734aa8",
        "concepts" : "AArch32 register ; floating-point ; feature identification ; Advanced SIMD ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3439428",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150697000,
        "permanentid" : "69cfd184dd5ab913a3ce99f5465fb453c5cf5f49d0f2d9e2ae0127fab3b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e199dba00e4b734ab8",
        "transactionid" : 864299,
        "title" : "AArch32 Register Descriptions ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150697574605093,
        "sysisattachment" : "3439428",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439428,
        "size" : 528,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150552625,
        "syssize" : 528,
        "sysdate" : 1649150697000,
        "haslayout" : "1",
        "topparent" : "3439428",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100238/0100/aarch32-register-descriptions?lang=en",
        "modified" : 1636099444000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150697574605093,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Register Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "Excerpt" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor ... It contains the following sections: Accessing the AArch32 feature identification ...",
      "FirstSentences" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor Advanced SIMD and floating-point support. It contains the following sections: Accessing the ..."
    }, {
      "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysurihash" : "w22usJIhGk9nIM3c",
        "urihash" : "w22usJIhGk9nIM3c",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300192000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150696000,
        "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e099dba00e4b734aa8",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150696042476918,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4425,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150552625,
        "syssize" : 4425,
        "sysdate" : 1649150696000,
        "haslayout" : "1",
        "topparent" : "3439428",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100238/0100/?lang=en",
        "modified" : 1636099444000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150696042476918,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Media and VFP Feature Register 1 ",
      "document_number" : "100238",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439428",
      "sysurihash" : "Q3ORmpu0jMxNGðum",
      "urihash" : "Q3ORmpu0jMxNGðum",
      "sysuri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
      "systransactionid" : 864304,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549008495000,
      "topparentid" : 3439428,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585300192000,
      "sysconcepts" : "Advanced SIMD ; MVFR1 ; features ; See Media ; floating-point ; unit supports ; NaN ; instructions ; Reference Manual Armv8 ; assignments SIMDFMAC ; Non-secure states ; architecture profile ; exception levels ; double-precision ; single-precision",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439428,
      "parentitem" : "5e7dc2e099dba00e4b734aa8",
      "concepts" : "Advanced SIMD ; MVFR1 ; features ; See Media ; floating-point ; unit supports ; NaN ; instructions ; Reference Manual Armv8 ; assignments SIMDFMAC ; Non-secure states ; architecture profile ; exception levels ; double-precision ; single-precision",
      "documenttype" : "html",
      "isattachment" : "3439428",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150890000,
      "permanentid" : "e1db61c5aa97988b96c7358bbf4d27d515f5e39b32d4764bb245353be4f3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dc2e199dba00e4b734abe",
      "transactionid" : 864304,
      "title" : "Media and VFP Feature Register 1 ",
      "products" : [ "Cortex-A35" ],
      "date" : 1649150890000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100238:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150890609417539,
      "sysisattachment" : "3439428",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439428,
      "size" : 2427,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150552625,
      "syssize" : 2427,
      "sysdate" : 1649150890000,
      "haslayout" : "1",
      "topparent" : "3439428",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439428,
      "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
      "wordcount" : 160,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150890000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
      "modified" : 1636099444000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150890609417539,
      "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
      "syscollection" : "default"
    },
    "Title" : "Media and VFP Feature Register 1",
    "Uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "ClickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "Excerpt" : "Figure 3-4 MVFR1 bit assignments SIMDFMAC, [31:28] Indicates whether the Advanced SIMD and floating-point ... To access the MVFR1: VMRS <Rt>, MVFR1 ; Read MVFR1 into Rt Media and VFP Feature ...",
    "FirstSentences" : "Media and VFP Feature Register 1 The MVFR1 characteristics are: Purpose Describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Usage constraints This ..."
  }, {
    "title" : "Advanced Communications Channel Architecture Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0076/a/en/pdf/advanced_communications_channel_architecture_spec_IHI0076A.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0076/a/en/pdf/advanced_communications_channel_architecture_spec_IHI0076A.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8ff9eaf86e16515cdbfe02",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0076/a/en/pdf/advanced_communications_channel_architecture_spec_IHI0076A.pdf",
    "excerpt" : "Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/ ... This document is Non-Confidential. ... Copyright © 2018 Arm Limited (or its affiliates). ... Contents",
    "firstSentences" : "Advanced Communications Channel Architecture Specification Copyright © 2018 Arm Limited (or its affiliates). All rights reserved. IHI 0076A (ID041218) ii Advanced Communications Channel",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Advanced Communications Channel Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0076/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0076/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0076/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0076/a/en",
      "excerpt" : "Advanced Communications Channel Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Advanced Communications Channel Architecture Specification This document is only available in a PDF version. Click Download to view. Advanced Communications Channel Architecture Specification ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Advanced Communications Channel Architecture Specification ",
        "document_number" : "ihi0076",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3817975",
        "sysurihash" : "lM8u8QUsFSoD1q5F",
        "urihash" : "lM8u8QUsFSoD1q5F",
        "sysuri" : "https://developer.arm.com/documentation/ihi0076/a/en",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595953861000,
        "topparentid" : 3817975,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603271146000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715594000,
        "permanentid" : "63dcf8db283d492ff29bbe2ff8123711358909c1cfc7735405a938211684",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff9eaf86e16515cdbfe00",
        "transactionid" : 861219,
        "title" : "Advanced Communications Channel Architecture Specification ",
        "products" : [ "CoreSight Architecture Specifications" ],
        "date" : 1648715594000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0076:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715594013475372,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0076/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715555760,
        "syssize" : 229,
        "sysdate" : 1648715594000,
        "haslayout" : "1",
        "topparent" : "3817975",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3817975,
        "content_description" : "This book is the Architecture Specification for the Advanced Communications Channel. It is written for system designers who require a communications channel for communication between an external debugger and a hardware or software agent on a target system, and system designers who require communications functionality for simple on-chip communication.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715594000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0076/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0076/a/?lang=en",
        "modified" : 1645023718000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715594013475372,
        "uri" : "https://developer.arm.com/documentation/ihi0076/a/en",
        "syscollection" : "default"
      },
      "Title" : "Advanced Communications Channel Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0076/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0076/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0076/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0076/a/en",
      "Excerpt" : "Advanced Communications Channel Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Advanced Communications Channel Architecture Specification This document is only available in a PDF version. Click Download to view. Advanced Communications Channel Architecture Specification ..."
    },
    "childResults" : [ {
      "title" : "Advanced Communications Channel Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0076/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0076/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0076/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0076/a/en",
      "excerpt" : "Advanced Communications Channel Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Advanced Communications Channel Architecture Specification This document is only available in a PDF version. Click Download to view. Advanced Communications Channel Architecture Specification ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Advanced Communications Channel Architecture Specification ",
        "document_number" : "ihi0076",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3817975",
        "sysurihash" : "lM8u8QUsFSoD1q5F",
        "urihash" : "lM8u8QUsFSoD1q5F",
        "sysuri" : "https://developer.arm.com/documentation/ihi0076/a/en",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595953861000,
        "topparentid" : 3817975,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603271146000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715594000,
        "permanentid" : "63dcf8db283d492ff29bbe2ff8123711358909c1cfc7735405a938211684",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff9eaf86e16515cdbfe00",
        "transactionid" : 861219,
        "title" : "Advanced Communications Channel Architecture Specification ",
        "products" : [ "CoreSight Architecture Specifications" ],
        "date" : 1648715594000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0076:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715594013475372,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0076/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715555760,
        "syssize" : 229,
        "sysdate" : 1648715594000,
        "haslayout" : "1",
        "topparent" : "3817975",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3817975,
        "content_description" : "This book is the Architecture Specification for the Advanced Communications Channel. It is written for system designers who require a communications channel for communication between an external debugger and a hardware or software agent on a target system, and system designers who require communications functionality for simple on-chip communication.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715594000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0076/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0076/a/?lang=en",
        "modified" : 1645023718000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715594013475372,
        "uri" : "https://developer.arm.com/documentation/ihi0076/a/en",
        "syscollection" : "default"
      },
      "Title" : "Advanced Communications Channel Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0076/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0076/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0076/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0076/a/en",
      "Excerpt" : "Advanced Communications Channel Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Advanced Communications Channel Architecture Specification This document is only available in a PDF version. Click Download to view. Advanced Communications Channel Architecture Specification ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Advanced Communications Channel Architecture Specification ",
      "document_number" : "ihi0076",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "3817975",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "MfqtiXTvw3Pek5wg",
      "urihash" : "MfqtiXTvw3Pek5wg",
      "sysuri" : "https://developer.arm.com/documentation/ihi0076/a/en/pdf/advanced_communications_channel_architecture_spec_IHI0076A.pdf",
      "systransactionid" : 861219,
      "copyright" : "Copyright ©€2018 Arm Limited (or its affiliates). All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595953861000,
      "topparentid" : 3817975,
      "numberofpages" : 90,
      "sysconcepts" : "pseudocode ; functionality ; architectures ; implementations ; registers ; Arm Limited ; bitstrings ; external debugger ; arm ; signals ; TxEngine ; Port programmers ; upper unimplemented ; protocols ; symbolic constants ; enumerations",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669" ],
      "attachmentparentid" : 3817975,
      "parentitem" : "5f8ff9eaf86e16515cdbfe00",
      "concepts" : "pseudocode ; functionality ; architectures ; implementations ; registers ; Arm Limited ; bitstrings ; external debugger ; arm ; signals ; TxEngine ; Port programmers ; upper unimplemented ; protocols ; symbolic constants ; enumerations",
      "documenttype" : "pdf",
      "isattachment" : "3817975",
      "sysindexeddate" : 1648715594000,
      "permanentid" : "78b5e183f734d84dc89cd5043d18b98c70fa4ab37988eea6ba8a87bea87b",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8ff9eaf86e16515cdbfe02",
      "transactionid" : 861219,
      "title" : "Advanced Communications Channel Architecture Specification ",
      "date" : 1648715594000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0076:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715594601348624,
      "sysisattachment" : "3817975",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3817975,
      "size" : 618194,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8ff9eaf86e16515cdbfe02",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715556990,
      "syssize" : 618194,
      "sysdate" : 1648715594000,
      "topparent" : "3817975",
      "author" : "ARM Limited",
      "label_version" : "a",
      "systopparentid" : 3817975,
      "content_description" : "This book is the Architecture Specification for the Advanced Communications Channel. It is written for system designers who require a communications channel for communication between an external debugger and a hardware or software agent on a target system, and system designers who require communications functionality for simple on-chip communication.",
      "wordcount" : 1958,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715594000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8ff9eaf86e16515cdbfe02",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715594601348624,
      "uri" : "https://developer.arm.com/documentation/ihi0076/a/en/pdf/advanced_communications_channel_architecture_spec_IHI0076A.pdf",
      "syscollection" : "default"
    },
    "Title" : "Advanced Communications Channel Architecture Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0076/a/en/pdf/advanced_communications_channel_architecture_spec_IHI0076A.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0076/a/en/pdf/advanced_communications_channel_architecture_spec_IHI0076A.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8ff9eaf86e16515cdbfe02",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0076/a/en/pdf/advanced_communications_channel_architecture_spec_IHI0076A.pdf",
    "Excerpt" : "Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/ ... This document is Non-Confidential. ... Copyright © 2018 Arm Limited (or its affiliates). ... Contents",
    "FirstSentences" : "Advanced Communications Channel Architecture Specification Copyright © 2018 Arm Limited (or its affiliates). All rights reserved. IHI 0076A (ID041218) ii Advanced Communications Channel"
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
      "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "IHiCyDkñGspHfyYW",
        "urihash" : "IHiCyDkñGspHfyYW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146625000,
        "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e64fd977155116a73e0",
        "transactionid" : 864217,
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146625000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146625812968684,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1967,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 1967,
        "sysdate" : 1649146625000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146625000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146625812968684,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
      "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "DMC",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMC ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "FEG8uOIRGQ9a4EFD",
        "urihash" : "FEG8uOIRGQ9a4EFD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; manager APB ; maximum latency ; robin arbitration ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; manager APB ; maximum latency ; robin arbitration ; transaction",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146672000,
        "permanentid" : "bfcbde74d0fad03e44cd1a8f1df782d84958597a5293ddb004586964e965",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e64fd977155116a73fd",
        "transactionid" : 864218,
        "title" : "DMC ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146672000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146672852799752,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 1198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 1198,
        "sysdate" : 1649146672000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146672000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/functional-overview/dmc?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146672852799752,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
        "syscollection" : "default"
      },
      "Title" : "DMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "Excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ..."
    }, {
      "title" : "DMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "excerpt" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the ... DMC and memory initialization sheet 1 of 2 Figure 5.2.",
      "firstSentences" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMC memory initialization ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "zVc3LzLyQC7IAdfa",
        "urihash" : "zVc3LzLyQC7IAdfa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "memory initialization ; show the sequence of events ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "memory initialization ; show the sequence of events ; configuration",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146639000,
        "permanentid" : "9b3913f0881ee60f6b0c5d2fa41e86b0a465b5355f2d01d5abc518e7389c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e65fd977155116a745b",
        "transactionid" : 864217,
        "title" : "DMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146639663115927,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 398,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 398,
        "sysdate" : 1649146639000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146639663115927,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "DMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "Excerpt" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the ... DMC and memory initialization sheet 1 of 2 Figure 5.2.",
      "FirstSentences" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ..."
    }, {
      "title" : "SMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "firstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SMC memory initialization ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "dGE1tzñwDvbwðZxG",
        "urihash" : "dGE1tzñwDvbwðZxG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146639000,
        "permanentid" : "2958ec003e5375779a4e590b9bb65247c09e607ad155b7559aca35b615c9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e65fd977155116a745c",
        "transactionid" : 864217,
        "title" : "SMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146639587475097,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 867,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 867,
        "sysdate" : 1649146639000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146639587475097,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "SMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "Excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "FirstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0393",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497737",
      "sysurihash" : "ðHk4vcnñOCdIXjCp",
      "urihash" : "ðHk4vcnñOCdIXjCp",
      "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
      "systransactionid" : 864218,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173289407000,
      "topparentid" : 3497737,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376292000,
      "sysconcepts" : "functional operation ; major components",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3497737,
      "parentitem" : "5e8e2e64fd977155116a73e0",
      "concepts" : "functional operation ; major components",
      "documenttype" : "html",
      "isattachment" : "3497737",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146680000,
      "permanentid" : "2e2f202c7a47732174505d85edb93d423ada68244bfb987ffad89358f50a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e64fd977155116a73f6",
      "transactionid" : 864218,
      "title" : "Functional Overview ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649146680000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0393:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146680518978692,
      "sysisattachment" : "3497737",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497737,
      "size" : 307,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146302599,
      "syssize" : 307,
      "sysdate" : 1649146680000,
      "haslayout" : "1",
      "topparent" : "3497737",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497737,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146680000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0393/b/functional-overview?lang=en",
      "modified" : 1639049815000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146680518978692,
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ..."
  }, {
    "title" : "Other conventions",
    "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/other-conventions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/other-conventions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/other-conventions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/other-conventions",
    "excerpt" : "Suffix K When used to indicate an amount of memory means 1024. ... Numbers The conventions used in this document for numbers are: Prefix b Binary numbers are ... Other conventions AMBA",
    "firstSentences" : "Other conventions This document uses other conventions. They are described in the following sections: Signals Bytes, Halfwords, and Words Bits, bytes, k, and M Register fields. Signals When a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
      "excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
        "document_number" : "ddi0271",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3485582",
        "sysurihash" : "dM6k8R8j3ð8dLltI",
        "urihash" : "dM6k8R8j3ð8dLltI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "systransactionid" : 864278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259875000,
        "topparentid" : 3485582,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372865000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149766000,
        "permanentid" : "4548c0cbf8f9ce48fb27ace8b983d8420570549c6b92b912571004c7a4d1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2101fd977155116a4ab4",
        "transactionid" : 864278,
        "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649149766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0271:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149766834129342,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1940,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149687781,
        "syssize" : 1940,
        "sysdate" : 1649149766000,
        "haslayout" : "1",
        "topparent" : "3485582",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3485582,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
        "wordcount" : 156,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0271/d/?lang=en",
        "modified" : 1638977802000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149766834129342,
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
      "Excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/preface",
      "excerpt" : "Preface This preface introduces the Dual-Timer module (SP804) and its reference documentation. It contains the following sections: About this book Feedback. Preface AMBA",
      "firstSentences" : "Preface This preface introduces the Dual-Timer module (SP804) and its reference documentation. It contains the following sections: About this book Feedback. Preface AMBA",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "document_number" : "ddi0271",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3485582",
          "sysurihash" : "dM6k8R8j3ð8dLltI",
          "urihash" : "dM6k8R8j3ð8dLltI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259875000,
          "topparentid" : 3485582,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372865000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149766000,
          "permanentid" : "4548c0cbf8f9ce48fb27ace8b983d8420570549c6b92b912571004c7a4d1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2101fd977155116a4ab4",
          "transactionid" : 864278,
          "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649149766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0271:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149766834129342,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1940,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149687781,
          "syssize" : 1940,
          "sysdate" : 1649149766000,
          "haslayout" : "1",
          "topparent" : "3485582",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3485582,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0271/d/?lang=en",
          "modified" : 1638977802000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149766834129342,
          "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "Excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "ddi0271",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3485582",
        "sysurihash" : "wspmzsGM6jAQñFgO",
        "urihash" : "wspmzsGM6jAQñFgO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1158259875000,
        "topparentid" : 3485582,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372865000,
        "sysconcepts" : "book Feedback",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3485582,
        "parentitem" : "5e8e2101fd977155116a4ab4",
        "concepts" : "book Feedback",
        "documenttype" : "html",
        "isattachment" : "3485582",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719283000,
        "permanentid" : "39f8cae849cef0cf4f53cf4236724b18bc0952ae2e520a1a37be53595de4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2101fd977155116a4ab6",
        "transactionid" : 861294,
        "title" : "Preface ",
        "products" : [ "AMBA" ],
        "date" : 1648719283000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0271:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719283182253103,
        "sysisattachment" : "3485582",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3485582,
        "size" : 169,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719281312,
        "syssize" : 169,
        "sysdate" : 1648719283000,
        "haslayout" : "1",
        "topparent" : "3485582",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3485582,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719283000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0271/d/preface?lang=en",
        "modified" : 1638977802000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719283182253103,
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/preface",
      "Excerpt" : "Preface This preface introduces the Dual-Timer module (SP804) and its reference documentation. It contains the following sections: About this book Feedback. Preface AMBA",
      "FirstSentences" : "Preface This preface introduces the Dual-Timer module (SP804) and its reference documentation. It contains the following sections: About this book Feedback. Preface AMBA"
    }, {
      "title" : "Product revision status",
      "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/product-revision-status",
      "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/product-revision-status",
      "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/product-revision-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/product-revision-status",
      "excerpt" : "Product revision status The rnpn identifier indicates the revision status of the ... p n Identifies the minor revision or modification status of the product. Product revision status AMBA",
      "firstSentences" : "Product revision status The rnpn identifier indicates the revision status of the product described in this document, where: r n Identifies the major revision of the product. p n Identifies the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "document_number" : "ddi0271",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3485582",
          "sysurihash" : "dM6k8R8j3ð8dLltI",
          "urihash" : "dM6k8R8j3ð8dLltI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259875000,
          "topparentid" : 3485582,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372865000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149766000,
          "permanentid" : "4548c0cbf8f9ce48fb27ace8b983d8420570549c6b92b912571004c7a4d1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2101fd977155116a4ab4",
          "transactionid" : 864278,
          "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649149766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0271:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149766834129342,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1940,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149687781,
          "syssize" : 1940,
          "sysdate" : 1649149766000,
          "haslayout" : "1",
          "topparent" : "3485582",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3485582,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0271/d/?lang=en",
          "modified" : 1638977802000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149766834129342,
          "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "Excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Product revision status ",
        "document_number" : "ddi0271",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3485582",
        "sysurihash" : "vvlYGcqjYtE0lkR7",
        "urihash" : "vvlYGcqjYtE0lkR7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/product-revision-status",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259875000,
        "topparentid" : 3485582,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372865000,
        "sysconcepts" : "identifier",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3485582,
        "parentitem" : "5e8e2101fd977155116a4ab4",
        "concepts" : "identifier",
        "documenttype" : "html",
        "isattachment" : "3485582",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719283000,
        "permanentid" : "2a3d641fa97a87ed1ae380a1b5dfeb00bdb62f4ffc846c3c68e7492860e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2101fd977155116a4aba",
        "transactionid" : 861294,
        "title" : "Product revision status ",
        "products" : [ "AMBA" ],
        "date" : 1648719283000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0271:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719283182083893,
        "sysisattachment" : "3485582",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3485582,
        "size" : 275,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/product-revision-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719281312,
        "syssize" : 275,
        "sysdate" : 1648719283000,
        "haslayout" : "1",
        "topparent" : "3485582",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3485582,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719283000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/product-revision-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0271/d/preface/about-this-book/product-revision-status?lang=en",
        "modified" : 1638977802000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719283182083893,
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/product-revision-status",
        "syscollection" : "default"
      },
      "Title" : "Product revision status",
      "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/product-revision-status",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/product-revision-status",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/product-revision-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/product-revision-status",
      "Excerpt" : "Product revision status The rnpn identifier indicates the revision status of the ... p n Identifies the minor revision or modification status of the product. Product revision status AMBA",
      "FirstSentences" : "Product revision status The rnpn identifier indicates the revision status of the product described in this document, where: r n Identifies the major revision of the product. p n Identifies the ..."
    }, {
      "title" : "Further reading",
      "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/further-reading",
      "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/further-reading",
      "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/further-reading?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/further-reading",
      "excerpt" : "Further reading This section lists publications from ARM Limited that provide additional information about ARM ... ARM periodically provides updates and corrections to its documentation.",
      "firstSentences" : "Further reading This section lists publications from ARM Limited that provide additional information about ARM devices. ARM periodically provides updates and corrections to its documentation. See ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "document_number" : "ddi0271",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3485582",
          "sysurihash" : "dM6k8R8j3ð8dLltI",
          "urihash" : "dM6k8R8j3ð8dLltI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259875000,
          "topparentid" : 3485582,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372865000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149766000,
          "permanentid" : "4548c0cbf8f9ce48fb27ace8b983d8420570549c6b92b912571004c7a4d1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2101fd977155116a4ab4",
          "transactionid" : 864278,
          "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649149766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0271:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149766834129342,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1940,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149687781,
          "syssize" : 1940,
          "sysdate" : 1649149766000,
          "haslayout" : "1",
          "topparent" : "3485582",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3485582,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0271/d/?lang=en",
          "modified" : 1638977802000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149766834129342,
          "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "Excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Further reading ",
        "document_number" : "ddi0271",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3485582",
        "sysurihash" : "M8hMqsAbzMKe3ñlD",
        "urihash" : "M8hMqsAbzMKe3ñlD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/further-reading",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259875000,
        "topparentid" : 3485582,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372865000,
        "sysconcepts" : "arm ; documentation ; publications ; Dual-Timer module ; Frequently Asked Questions ; errata sheets ; addenda ; corrections",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3485582,
        "parentitem" : "5e8e2101fd977155116a4ab4",
        "concepts" : "arm ; documentation ; publications ; Dual-Timer module ; Frequently Asked Questions ; errata sheets ; addenda ; corrections",
        "documenttype" : "html",
        "isattachment" : "3485582",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719283000,
        "permanentid" : "f5f115923cfaf03baeb53584cb57fc6c7ebf510a4f00b8c9ed9f994bd2ea",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2101fd977155116a4abd",
        "transactionid" : 861294,
        "title" : "Further reading ",
        "products" : [ "AMBA" ],
        "date" : 1648719283000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0271:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719283168702002,
        "sysisattachment" : "3485582",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3485582,
        "size" : 529,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/further-reading?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719281312,
        "syssize" : 529,
        "sysdate" : 1648719283000,
        "haslayout" : "1",
        "topparent" : "3485582",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3485582,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719283000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/further-reading?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0271/d/preface/about-this-book/further-reading?lang=en",
        "modified" : 1638977802000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719283168702002,
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/further-reading",
        "syscollection" : "default"
      },
      "Title" : "Further reading",
      "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/further-reading",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/further-reading",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/further-reading?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/further-reading",
      "Excerpt" : "Further reading This section lists publications from ARM Limited that provide additional information about ARM ... ARM periodically provides updates and corrections to its documentation.",
      "FirstSentences" : "Further reading This section lists publications from ARM Limited that provide additional information about ARM devices. ARM periodically provides updates and corrections to its documentation. See ..."
    } ],
    "totalNumberOfChildResults" : 50,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Other conventions ",
      "document_number" : "ddi0271",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3485582",
      "sysurihash" : "xñkQnhXC6jiGbF7v",
      "urihash" : "xñkQnhXC6jiGbF7v",
      "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/other-conventions",
      "systransactionid" : 861294,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259875000,
      "topparentid" : 3485582,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372865000,
      "sysconcepts" : "active low ; signals ; conventions ; reset ; lowercase ; registers ; amount of memory ; reads ; monospace font ; unpredictable behavior ; address locations ; Hexadecimal",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3485582,
      "parentitem" : "5e8e2101fd977155116a4ab4",
      "concepts" : "active low ; signals ; conventions ; reset ; lowercase ; registers ; amount of memory ; reads ; monospace font ; unpredictable behavior ; address locations ; Hexadecimal",
      "documenttype" : "html",
      "isattachment" : "3485582",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719283000,
      "permanentid" : "fcd358cb6240ca583a139724ecb71042f6408a5668bab571481062150f8d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2101fd977155116a4abc",
      "transactionid" : 861294,
      "title" : "Other conventions ",
      "products" : [ "AMBA" ],
      "date" : 1648719283000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0271:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719283211441248,
      "sysisattachment" : "3485582",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3485582,
      "size" : 2009,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/other-conventions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719281312,
      "syssize" : 2009,
      "sysdate" : 1648719283000,
      "haslayout" : "1",
      "topparent" : "3485582",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3485582,
      "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
      "wordcount" : 132,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719283000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/other-conventions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0271/d/preface/about-this-book/other-conventions?lang=en",
      "modified" : 1638977802000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719283211441248,
      "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/other-conventions",
      "syscollection" : "default"
    },
    "Title" : "Other conventions",
    "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/other-conventions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/other-conventions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/preface/about-this-book/other-conventions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/preface/about-this-book/other-conventions",
    "Excerpt" : "Suffix K When used to indicate an amount of memory means 1024. ... Numbers The conventions used in this document for numbers are: Prefix b Binary numbers are ... Other conventions AMBA",
    "FirstSentences" : "Other conventions This document uses other conventions. They are described in the following sections: Signals Bytes, Halfwords, and Words Bits, bytes, k, and M Register fields. Signals When a ..."
  }, {
    "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "excerpt" : "Second release for r4p1. ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "ARM® Cortex®-A9 MPCore Revision: r4p1 Technical Reference Manual Copyright © 2008-2012, 2016 ARM. All rights reserved. ARM 100486_0401_10_en ARM® Cortex®-A9 MPCore Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "xpfsO3XRLtB88qjC",
        "urihash" : "xpfsO3XRLtB88qjC",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146589000,
        "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
        "transactionid" : 864216,
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146589139011755,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4650,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146208019,
        "syssize" : 4650,
        "sysdate" : 1649146589000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146589139011755,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "xpfsO3XRLtB88qjC",
        "urihash" : "xpfsO3XRLtB88qjC",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146589000,
        "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
        "transactionid" : 864216,
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146589139011755,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4650,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146208019,
        "syssize" : 4650,
        "sysdate" : 1649146589000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146589139011755,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
    }, {
      "title" : "Security extensions",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "excerpt" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "firstSentences" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "100486",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453457",
          "sysurihash" : "xpfsO3XRLtB88qjC",
          "urihash" : "xpfsO3XRLtB88qjC",
          "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
          "systransactionid" : 864216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459860230000,
          "topparentid" : 3453457,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146589000,
          "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
          "transactionid" : 864216,
          "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649146589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100486:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146589139011755,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4650,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146208019,
          "syssize" : 4650,
          "sysdate" : 1649146589000,
          "haslayout" : "1",
          "topparent" : "3453457",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453457,
          "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100486/0401/?lang=en",
          "modified" : 1636368348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146589139011755,
          "uri" : "https://developer.arm.com/documentation/100486/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Security extensions ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "NXnXKH3MS3aJ5ega",
        "urihash" : "NXnXKH3MS3aJ5ega",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "Security ; Non-secure Access Control ; timers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3453457,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
        "concepts" : "Security ; Non-secure Access Control ; timers",
        "documenttype" : "html",
        "isattachment" : "3453457",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146588000,
        "permanentid" : "65348ae5538cf524437038ea88005e99daffe63d64637f12c493ed045830",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a3642",
        "transactionid" : 864216,
        "title" : "Security extensions ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146588963044724,
        "sysisattachment" : "3453457",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453457,
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146207988,
        "syssize" : 159,
        "sysdate" : 1649146588000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146588963044724,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
        "syscollection" : "default"
      },
      "Title" : "Security extensions",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "Excerpt" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "FirstSentences" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9"
    }, {
      "title" : "Global timer registers",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "excerpt" : "Global timer registers Summary of global timer registers with information on bit assignments for each ... This section contains the following subsections: Global timer register summary.",
      "firstSentences" : "Global timer registers Summary of global timer registers with information on bit assignments for each register. This section contains the following subsections: Global timer register summary.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "100486",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453457",
          "sysurihash" : "xpfsO3XRLtB88qjC",
          "urihash" : "xpfsO3XRLtB88qjC",
          "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
          "systransactionid" : 864216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459860230000,
          "topparentid" : 3453457,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146589000,
          "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
          "transactionid" : 864216,
          "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649146589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100486:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146589139011755,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4650,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146208019,
          "syssize" : 4650,
          "sysdate" : 1649146589000,
          "haslayout" : "1",
          "topparent" : "3453457",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453457,
          "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100486/0401/?lang=en",
          "modified" : 1636368348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146589139011755,
          "uri" : "https://developer.arm.com/documentation/100486/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Global timer registers ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "6KdLUa1ZONññm6pF",
        "urihash" : "6KdLUa1ZONññm6pF",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "global timer ; register summary ; subsections ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3453457,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
        "concepts" : "global timer ; register summary ; subsections ; assignments",
        "documenttype" : "html",
        "isattachment" : "3453457",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146588000,
        "permanentid" : "ba8f639bf9c9181fd9147d76204a4c72fd579c6ed075a6efa1aeb698e53f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a3650",
        "transactionid" : 864216,
        "title" : "Global timer registers ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146588507049447,
        "sysisattachment" : "3453457",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453457,
        "size" : 416,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146207988,
        "syssize" : 416,
        "sysdate" : 1649146588000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146588507049447,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
        "syscollection" : "default"
      },
      "Title" : "Global timer registers",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "Excerpt" : "Global timer registers Summary of global timer registers with information on bit assignments for each ... This section contains the following subsections: Global timer register summary.",
      "FirstSentences" : "Global timer registers Summary of global timer registers with information on bit assignments for each register. This section contains the following subsections: Global timer register summary."
    } ],
    "totalNumberOfChildResults" : 90,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
      "document_number" : "100486",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3453457",
      "sysauthor" : "ARM",
      "sysurihash" : "qcYc6bBE715IHeLl",
      "urihash" : "qcYc6bBE715IHeLl",
      "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
      "keywords" : "Cortex-A9, Cortex-A",
      "systransactionid" : 864217,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1459860230000,
      "topparentid" : 3453457,
      "numberofpages" : 131,
      "sysconcepts" : "Cortex ; A9 processors ; configurations ; subsections ; registers ; interfaces ; assignments ; memory regions ; ACP ; master ports ; distributor ; controller ; private timers ; signals ; arm ; Individual Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3453457,
      "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
      "concepts" : "Cortex ; A9 processors ; configurations ; subsections ; registers ; interfaces ; assignments ; memory regions ; ACP ; master ports ; distributor ; controller ; private timers ; signals ; arm ; Individual Cortex",
      "documenttype" : "pdf",
      "isattachment" : "3453457",
      "sysindexeddate" : 1649146613000,
      "permanentid" : "50c7ba26233b5d437f386370af328c69d60de7b69ef7ef27a35eaf20425c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e1f4fb2608e4d7f0a369f",
      "transactionid" : 864217,
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
      "subject" : "This book is for the Cortex®‑A9 MPCore. The Cortex‑A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "date" : 1649146613000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100486:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146613198541587,
      "sysisattachment" : "3453457",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3453457,
      "size" : 863444,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146210064,
      "syssubject" : "This book is for the Cortex®‑A9 MPCore. The Cortex‑A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "syssize" : 863444,
      "sysdate" : 1649146613000,
      "topparent" : "3453457",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3453457,
      "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "wordcount" : 2407,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146613000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146613198541587,
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "Excerpt" : "Second release for r4p1. ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "ARM® Cortex®-A9 MPCore Revision: r4p1 Technical Reference Manual Copyright © 2008-2012, 2016 ARM. All rights reserved. ARM 100486_0401_10_en ARM® Cortex®-A9 MPCore Technical Reference Manual"
  }, {
    "title" : "High Speed Serial Trace Port Architecture Specification",
    "uri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fb7ddbeca04df4095c1d643",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "excerpt" : "Copyright © [2005]-[2012] ARM limited ... PR106-PRDC-006159 ... Non-confidential, restricted access ... Page 2 of 42 Contents ... ABOUT THIS DOCUMENT ... 2 ... 3 ... 4.1 ... 4.6 ... 4.7 ... 5",
    "firstSentences" : "Document number: Date of Issue: Abstract High Speed Serial Trace Port Architecture Specification PR106-PRDC-006159 v6.0 27th June 2012 © Copyright ARM Limited 2004-2012. All rights reser ved. This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "High Speed Serial Trace Port Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en",
      "excerpt" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view. High Speed Serial Trace Port Architecture Specification High Speed ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "High Speed Serial Trace Port Architecture Specification ",
        "document_number" : "prdc006159",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3740071",
        "sysurihash" : "x6aKqO3mb7Zz1ñV8",
        "urihash" : "x6aKqO3mb7Zz1ñV8",
        "sysuri" : "https://developer.arm.com/documentation/prdc006159/a/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594199358000,
        "topparentid" : 3740071,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605885373000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b266e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146602000,
        "permanentid" : "3930f29de8d4e8f3354bf984b3d827dd71f3c215dbcc111f8002add38d50",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7ddbdca04df4095c1d641",
        "transactionid" : 864217,
        "title" : "High Speed Serial Trace Port Architecture Specification ",
        "products" : [ "High Speed Serial Trace Port (HSSTP)" ],
        "date" : 1649146602000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc006159:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146602175838932,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146232498,
        "syssize" : 222,
        "sysdate" : 1649146602000,
        "haslayout" : "1",
        "topparent" : "3740071",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3740071,
        "content_description" : "This document specifies a Serial Transmit Port (STP) as a replacement for existing parallel data output port suitable for transmitting high bandwidth data off-chip such as from ARM's Embedded Trace Macrocells. ",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146602000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc006159/a/?lang=en",
        "modified" : 1643367722000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146602175838932,
        "uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
        "syscollection" : "default"
      },
      "Title" : "High Speed Serial Trace Port Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en",
      "Excerpt" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view. High Speed Serial Trace Port Architecture Specification High Speed ..."
    },
    "childResults" : [ {
      "title" : "High Speed Serial Trace Port Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en",
      "excerpt" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view. High Speed Serial Trace Port Architecture Specification High Speed ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "High Speed Serial Trace Port Architecture Specification ",
        "document_number" : "prdc006159",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3740071",
        "sysurihash" : "x6aKqO3mb7Zz1ñV8",
        "urihash" : "x6aKqO3mb7Zz1ñV8",
        "sysuri" : "https://developer.arm.com/documentation/prdc006159/a/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594199358000,
        "topparentid" : 3740071,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605885373000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b266e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146602000,
        "permanentid" : "3930f29de8d4e8f3354bf984b3d827dd71f3c215dbcc111f8002add38d50",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7ddbdca04df4095c1d641",
        "transactionid" : 864217,
        "title" : "High Speed Serial Trace Port Architecture Specification ",
        "products" : [ "High Speed Serial Trace Port (HSSTP)" ],
        "date" : 1649146602000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc006159:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146602175838932,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146232498,
        "syssize" : 222,
        "sysdate" : 1649146602000,
        "haslayout" : "1",
        "topparent" : "3740071",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3740071,
        "content_description" : "This document specifies a Serial Transmit Port (STP) as a replacement for existing parallel data output port suitable for transmitting high bandwidth data off-chip such as from ARM's Embedded Trace Macrocells. ",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146602000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc006159/a/?lang=en",
        "modified" : 1643367722000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146602175838932,
        "uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
        "syscollection" : "default"
      },
      "Title" : "High Speed Serial Trace Port Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en",
      "Excerpt" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view. High Speed Serial Trace Port Architecture Specification High Speed ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "High Speed Serial Trace Port Architecture Specification ",
      "document_number" : "prdc006159",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "3740071",
      "sysauthor" : "Sheldon Woodhouse/ARM",
      "sysurihash" : "rKfsYhVQO426S1fz",
      "urihash" : "rKfsYhVQO426S1fz",
      "sysuri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
      "keywords" : "High Speed Serial Trace Port Architecture Specification",
      "systransactionid" : 864217,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594199358000,
      "topparentid" : 3740071,
      "numberofpages" : 42,
      "sysconcepts" : "implementations ; transmitter ; Aurora protocol ; interfacing ; configurations ; link layer ; controls ; PHY ; initialization ; architecture ; port ; ARM ; bandwidth ; silicon area ; pin count ; Embedded Trace",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b266e" ],
      "attachmentparentid" : 3740071,
      "parentitem" : "5fb7ddbdca04df4095c1d641",
      "concepts" : "implementations ; transmitter ; Aurora protocol ; interfacing ; configurations ; link layer ; controls ; PHY ; initialization ; architecture ; port ; ARM ; bandwidth ; silicon area ; pin count ; Embedded Trace",
      "documenttype" : "pdf",
      "isattachment" : "3740071",
      "sysindexeddate" : 1649146606000,
      "permanentid" : "ab0c7428ab96649d2888dfef0a654323bcd153e474b2cd7777019e148995",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb7ddbeca04df4095c1d643",
      "transactionid" : 864217,
      "title" : "High Speed Serial Trace Port Architecture Specification ",
      "subject" : "HSSTP Architecture Specification v6.0",
      "date" : 1649146606000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc006159:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146606018069763,
      "sysisattachment" : "3740071",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3740071,
      "size" : 449309,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fb7ddbeca04df4095c1d643",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146233686,
      "syssubject" : "HSSTP Architecture Specification v6.0",
      "syssize" : 449309,
      "sysdate" : 1649146606000,
      "topparent" : "3740071",
      "author" : "Sheldon Woodhouse/ARM",
      "label_version" : "a",
      "systopparentid" : 3740071,
      "content_description" : "This document specifies a Serial Transmit Port (STP) as a replacement for existing parallel data output port suitable for transmitting high bandwidth data off-chip such as from ARM's Embedded Trace Macrocells. ",
      "wordcount" : 1589,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146606000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fb7ddbeca04df4095c1d643",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146606018069763,
      "uri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "High Speed Serial Trace Port Architecture Specification",
    "Uri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fb7ddbeca04df4095c1d643",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "Excerpt" : "Copyright © [2005]-[2012] ARM limited ... PR106-PRDC-006159 ... Non-confidential, restricted access ... Page 2 of 42 Contents ... ABOUT THIS DOCUMENT ... 2 ... 3 ... 4.1 ... 4.6 ... 4.7 ... 5",
    "FirstSentences" : "Document number: Date of Issue: Abstract High Speed Serial Trace Port Architecture Specification PR106-PRDC-006159 v6.0 27th June 2012 © Copyright ARM Limited 2004-2012. All rights reser ved. This ..."
  }, {
    "title" : "Platform Security Requirements 1.0",
    "uri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fae91cdca04df4095c1cb5a",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "excerpt" : "Security by isolation ... Binding ... Scope ... DEN 0106 ... 1.0 Alpha (issue 0) Copyright © 2019 - 2020 Arm Limited or its affiliates. All rights reserved. Non-confidential ... iv",
    "firstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: DEN 0106 Alpha 0 Non-Confidential 09/10/20 Platform Security Requirements 1.0 © Copyright Arm Limited 2019-2020. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Platform Security Requirements 1.0",
      "uri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en",
      "excerpt" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view. Platform Security Requirements 1.0 Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform Security Requirements 1.0 ",
        "document_number" : "den0106",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "5037072",
        "sysurihash" : "mNxfSfTj7IG0ltuð",
        "urihash" : "mNxfSfTj7IG0ltuð",
        "sysuri" : "https://developer.arm.com/documentation/den0106/0100/en",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1605275762000,
        "topparentid" : 5037072,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605276109000,
        "sysconcepts" : "Platform Security Requirements",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "concepts" : "Platform Security Requirements",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146512000,
        "permanentid" : "88fb13667e26ae8a4c6c85ae5b88463d481dd65d979c730b87f0eb4f6c7d",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae91cdca04df4095c1cb58",
        "transactionid" : 864215,
        "title" : "Platform Security Requirements 1.0 ",
        "products" : [ "Platform security" ],
        "date" : 1649146512000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0106:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "ALP",
        "sourcetype" : "Push",
        "rowid" : 1649146512053363309,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 161,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146190656,
        "syssize" : 161,
        "sysdate" : 1649146512000,
        "haslayout" : "1",
        "topparent" : "5037072",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037072,
        "content_description" : "This document specifies the bare-minimum security requirements expected of System-on-Chips (SoC) across multiple markets. It is primarily intended for chipset designers who require compliance with various security requirements. Architects, designers, and verification engineers can use this specification to support the process of certification with independent laboratories.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146512000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0106/0100/?lang=en",
        "modified" : 1644932870000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146512053363309,
        "uri" : "https://developer.arm.com/documentation/den0106/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Requirements 1.0",
      "Uri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en",
      "Excerpt" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view. Platform Security Requirements 1.0 Platform security"
    },
    "childResults" : [ {
      "title" : "Platform Security Requirements 1.0",
      "uri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en",
      "excerpt" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view. Platform Security Requirements 1.0 Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform Security Requirements 1.0 ",
        "document_number" : "den0106",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "5037072",
        "sysurihash" : "mNxfSfTj7IG0ltuð",
        "urihash" : "mNxfSfTj7IG0ltuð",
        "sysuri" : "https://developer.arm.com/documentation/den0106/0100/en",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1605275762000,
        "topparentid" : 5037072,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605276109000,
        "sysconcepts" : "Platform Security Requirements",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "concepts" : "Platform Security Requirements",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146512000,
        "permanentid" : "88fb13667e26ae8a4c6c85ae5b88463d481dd65d979c730b87f0eb4f6c7d",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae91cdca04df4095c1cb58",
        "transactionid" : 864215,
        "title" : "Platform Security Requirements 1.0 ",
        "products" : [ "Platform security" ],
        "date" : 1649146512000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0106:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "ALP",
        "sourcetype" : "Push",
        "rowid" : 1649146512053363309,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 161,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146190656,
        "syssize" : 161,
        "sysdate" : 1649146512000,
        "haslayout" : "1",
        "topparent" : "5037072",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037072,
        "content_description" : "This document specifies the bare-minimum security requirements expected of System-on-Chips (SoC) across multiple markets. It is primarily intended for chipset designers who require compliance with various security requirements. Architects, designers, and verification engineers can use this specification to support the process of certification with independent laboratories.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146512000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0106/0100/?lang=en",
        "modified" : 1644932870000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146512053363309,
        "uri" : "https://developer.arm.com/documentation/den0106/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Requirements 1.0",
      "Uri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en",
      "Excerpt" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view. Platform Security Requirements 1.0 Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Platform Security Requirements 1.0 ",
      "document_number" : "den0106",
      "document_version" : "0100",
      "content_type" : "archDoc",
      "systopparent" : "5037072",
      "sysurihash" : "IETrQk12iB2s3iKz",
      "urihash" : "IETrQk12iB2s3iKz",
      "sysuri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
      "systransactionid" : 864216,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1605275762000,
      "topparentid" : 5037072,
      "numberofpages" : 37,
      "sysconcepts" : "configuration ; attackers ; protections ; threat model ; hardware ; documentation ; confidentiality ; mechanisms ; entropy source ; post processing ; SoCs ; memory ; security requirements ; licences ; arm ; trusted services",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 5037072,
      "parentitem" : "5fae91cdca04df4095c1cb58",
      "concepts" : "configuration ; attackers ; protections ; threat model ; hardware ; documentation ; confidentiality ; mechanisms ; entropy source ; post processing ; SoCs ; memory ; security requirements ; licences ; arm ; trusted services",
      "documenttype" : "pdf",
      "isattachment" : "5037072",
      "sysindexeddate" : 1649146538000,
      "permanentid" : "3e9b98f2a778866486518ce26484064da8c88a5e8a505ef98c81e6607f78",
      "syslanguage" : [ "English" ],
      "itemid" : "5fae91cdca04df4095c1cb5a",
      "transactionid" : 864216,
      "title" : "Platform Security Requirements 1.0 ",
      "date" : 1649146538000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0106:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "ALP",
      "sourcetype" : "Push",
      "rowid" : 1649146538826140393,
      "sysisattachment" : "5037072",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5037072,
      "size" : 719704,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fae91cdca04df4095c1cb5a",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146191787,
      "syssize" : 719704,
      "sysdate" : 1649146538000,
      "topparent" : "5037072",
      "label_version" : "1.0",
      "systopparentid" : 5037072,
      "content_description" : "This document specifies the bare-minimum security requirements expected of System-on-Chips (SoC) across multiple markets. It is primarily intended for chipset designers who require compliance with various security requirements. Architects, designers, and verification engineers can use this specification to support the process of certification with independent laboratories.",
      "wordcount" : 1962,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146538000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fae91cdca04df4095c1cb5a",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146538826140393,
      "uri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Platform Security Requirements 1.0",
    "Uri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fae91cdca04df4095c1cb5a",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "Excerpt" : "Security by isolation ... Binding ... Scope ... DEN 0106 ... 1.0 Alpha (issue 0) Copyright © 2019 - 2020 Arm Limited or its affiliates. All rights reserved. Non-confidential ... iv",
    "FirstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: DEN 0106 Alpha 0 Non-Confidential 09/10/20 Platform Security Requirements 1.0 © Copyright Arm Limited 2019-2020. All ..."
  }, {
    "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
    "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
    "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Exception disabled",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "excerpt" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], ... Exception disabled Arm11",
      "firstSentences" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], to 1. Exception disabled Arm11",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Exception disabled ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "2Sð9NrV06lYðtWHM",
        "urihash" : "2Sð9NrV06lYðtWHM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "IXC flag ; destination register ; VFP11 coprocessor ; Exception disabled ; IXE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "IXC flag ; destination register ; VFP11 coprocessor ; Exception disabled ; IXE",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "fcef435de4ba5a4fb51e940255892bf701123633523e2dfd3558fbaadcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d3778f",
        "transactionid" : 864215,
        "title" : "Exception disabled ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509575439248,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 194,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509575439248,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
        "syscollection" : "default"
      },
      "Title" : "Exception disabled",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "Excerpt" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], ... Exception disabled Arm11",
      "FirstSentences" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], to 1. Exception disabled Arm11"
    }, {
      "title" : "Invalid Operation exception",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "excerpt" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the ... Table 5.4 shows the operand combinations that produce Invalid Operation exceptions.",
      "firstSentences" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the result is not defined. Table 5.4 shows the operand combinations that produce Invalid Operation ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Invalid Operation exception ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "FtD5j6RmU5N25m6f",
        "urihash" : "FtD5j6RmU5N25m6f",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "Operation exceptions ; operands ; FNMAC ; FMAC ; FMUL ; u2264 ; Rounded ; subsequent ; u00B1infinity ; subnormal input ; flush-to-zero mode ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "Operation exceptions ; operands ; FNMAC ; FMAC ; FMUL ; u2264 ; Rounded ; subsequent ; u00B1infinity ; subnormal input ; flush-to-zero mode ; instruction",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "dd0011f33748f0656a3feb4b49abd9d8ff3cb2d490e5a8cb96c2c0e54e95",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d37781",
        "transactionid" : 864215,
        "title" : "Invalid Operation exception ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509500468505,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 1695,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 1695,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509500468505,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
        "syscollection" : "default"
      },
      "Title" : "Invalid Operation exception",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "Excerpt" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the ... Table 5.4 shows the operand combinations that produce Invalid Operation exceptions.",
      "FirstSentences" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the result is not defined. Table 5.4 shows the operand combinations that produce Invalid Operation ..."
    }, {
      "title" : "Division by Zero exception",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "excerpt" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a ... In flush-to-zero mode, a subnormal input is treated as a positive zero for detection of a ...",
      "firstSentences" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a normal or subnormal value. In flush-to-zero mode, a subnormal input is treated as a positive zero ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Division by Zero exception ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "ku8zi54QQm9ShLtM",
        "urihash" : "ku8zi54QQm9ShLtM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "exception ; Invalid Operation ; flush-to-zero mode ; detection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "exception ; Invalid Operation ; flush-to-zero mode ; detection",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "6360a4bed030c306cbb046b3cdf6241e2f1056de83ba6b6b2872bc56a157",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d37784",
        "transactionid" : 864215,
        "title" : "Division by Zero exception ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509435229181,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 349,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 349,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509435229181,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
        "syscollection" : "default"
      },
      "Title" : "Division by Zero exception",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "Excerpt" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a ... In flush-to-zero mode, a subnormal input is treated as a positive zero for detection of a ...",
      "FirstSentences" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a normal or subnormal value. In flush-to-zero mode, a subnormal input is treated as a positive zero ..."
    } ],
    "totalNumberOfChildResults" : 127,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
      "document_number" : "ddi0274",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484614",
      "sysurihash" : "zñqkgE39UYkðHð6I",
      "urihash" : "zñqkgE39UYkðHð6I",
      "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
      "systransactionid" : 864215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185270143000,
      "topparentid" : 3484614,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373243000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146509000,
      "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e227b88295d1e18d376b4",
      "transactionid" : 864215,
      "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
      "products" : [ "Arm11" ],
      "date" : 1649146509000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0274:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146509606066493,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2568,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146147075,
      "syssize" : 2568,
      "sysdate" : 1649146509000,
      "haslayout" : "1",
      "topparent" : "3484614",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484614,
      "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
      "wordcount" : 190,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146509000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0274/h/?lang=en",
      "modified" : 1638977941000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146509606066493,
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
      "syscollection" : "default"
    },
    "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
    "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
    "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
  }, {
    "title" : "Appendices",
    "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices",
    "excerpt" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "firstSentences" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A77 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
      "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "VC3VfSdDñIEyetun",
        "urihash" : "VC3VfSdDñIEyetun",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085706000,
        "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c6fa57aac7b03f73105",
        "transactionid" : 863781,
        "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085706000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085706740301163,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4507,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 4507,
        "sysdate" : 1649085706000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085706000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085706740301163,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
      "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "excerpt" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in ... It contains the following sections: Use of R15 by Instruction. ... Armv8 Debug UNPREDICTABLE behaviors.",
      "firstSentences" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex-A77 core implementation diverges from the preferred behavior described in Armv8 AArch32 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "ivQn7eKmLwUNPyaX",
        "urihash" : "ivQn7eKmLwUNPyaX",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "UNPREDICTABLE behaviors ; A77 core ; Armv8 ; Cortex ; accesses crossing ; Use of R15 ; boundaries ; Load",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "UNPREDICTABLE behaviors ; A77 core ; Armv8 ; Cortex ; accesses crossing ; Use of R15 ; boundaries ; Load",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085784000,
        "permanentid" : "f1f952db82fa192b393dde4e72d6ae68db25457ef25b44b23524d4bcc8ed",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c4",
        "transactionid" : 863782,
        "title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085784000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085784734563071,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 451,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 451,
        "sysdate" : 1649085784000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085784734563071,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "Excerpt" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in ... It contains the following sections: Use of R15 by Instruction. ... Armv8 Debug UNPREDICTABLE behaviors.",
      "FirstSentences" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex-A77 core implementation diverges from the preferred behavior described in Armv8 AArch32 ..."
    }, {
      "title" : "Other UNPREDICTABLE behaviors",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "excerpt" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not ...",
      "firstSentences" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not implemented.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Other UNPREDICTABLE behaviors ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "m9azojLnñSyGcf6w",
        "urihash" : "m9azojLnñSyGcf6w",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "unpredictable behaviors ; CCSIDR read ; cache ; CRC32C instruction ; CRC32 ; core ; counters ; Executed unconditionally ; A1 encoding ; unknown non-zero ; Non-secure EL0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "unpredictable behaviors ; CCSIDR read ; cache ; CRC32C instruction ; CRC32 ; core ; counters ; Executed unconditionally ; A1 encoding ; unknown non-zero ; Non-secure EL0",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "af3e76fa632d8200df2d0074031ba5f97dd3d58b9a72d245c19c453f13f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c8",
        "transactionid" : 863782,
        "title" : "Other UNPREDICTABLE behaviors ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781074039321,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 1531,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 1531,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781074039321,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Other UNPREDICTABLE behaviors",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "Excerpt" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not ...",
      "FirstSentences" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not implemented."
    }, {
      "title" : "Use of R15 by Instruction",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "firstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the value used by the load or store using R15 as a base register is the Program Counter (PC) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Use of R15 by Instruction ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "2eXhkGE0tOcm2hxf",
        "urihash" : "2eXhkGE0tOcm2hxf",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "use of R15 ; instructions ; store ; load ; Writeback ; A77 core ; word alignment ; usual offset ; Program Counter",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "use of R15 ; instructions ; store ; load ; Writeback ; A77 core ; word alignment ; usual offset ; Program Counter",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085776000,
        "permanentid" : "a6da01c095fbc2f98815fb86c9f6b888353d17a5ac8c6af23eec8619faf7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c5",
        "transactionid" : 863782,
        "title" : "Use of R15 by Instruction ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085776000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085776082841904,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 610,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 610,
        "sysdate" : 1649085776000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085776000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085776082841904,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
        "syscollection" : "default"
      },
      "Title" : "Use of R15 by Instruction",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "Excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "FirstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the value used by the load or store using R15 as a base register is the Program Counter (PC) ..."
    } ],
    "totalNumberOfChildResults" : 197,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Appendices ",
      "document_number" : "101111",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465155",
      "sysurihash" : "NFA1RbddEPzAdJhz",
      "urihash" : "NFA1RbddEPzAdJhz",
      "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
      "systransactionid" : 863782,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1572637681000,
      "topparentid" : 3465155,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585814639000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
      "attachmentparentid" : 3465155,
      "parentitem" : "5e859c6fa57aac7b03f73105",
      "documenttype" : "html",
      "isattachment" : "3465155",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085784000,
      "permanentid" : "d57d2c0ca4bb4c9b4f06805cd170d0edd1ee2ad0d5e1b55ede1c2229ca1a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859c74a57aac7b03f732c3",
      "transactionid" : 863782,
      "title" : "Appendices ",
      "products" : [ "Cortex-A77" ],
      "date" : 1649085784000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101111:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085784825450398,
      "sysisattachment" : "3465155",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465155,
      "size" : 256,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085630900,
      "syssize" : 256,
      "sysdate" : 1649085784000,
      "haslayout" : "1",
      "topparent" : "3465155",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3465155,
      "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
      "document_revision" : "04",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085784000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101111/0101/appendices?lang=en",
      "modified" : 1636547036000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085784825450398,
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
      "syscollection" : "default"
    },
    "Title" : "Appendices",
    "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices",
    "Excerpt" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "FirstSentences" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ..."
  }, {
    "title" : "MTB-M33 Discovery",
    "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "clickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "excerpt" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in ... MTB-M33 occupies two separate regions of the processor memory map: SFR Trace control ...",
    "firstSentences" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in the System. MTB-M33 occupies two separate regions of the processor memory map: SFR Trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "XzaBIyASñ2E2LP9L",
        "urihash" : "XzaBIyASñ2E2LP9L",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
        "systransactionid" : 863780,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085686000,
        "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31ce",
        "transactionid" : 863780,
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085686109800626,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4217,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 4217,
        "sysdate" : 1649085686000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085686000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085686109800626,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "excerpt" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "firstSentences" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "f5Dg42elmlrmbtIe",
        "urihash" : "f5Dg42elmlrmbtIe",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085783000,
        "permanentid" : "4a78286f37f5ac8c4eab7fbd6c43289154a491cab84b0adf2cf5d28d97e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31e0",
        "transactionid" : 863782,
        "title" : "Interfaces ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085783000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085783246022031,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 111,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 111,
        "sysdate" : 1649085783000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085783000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085783246022031,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "Excerpt" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "FirstSentences" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33"
    }, {
      "title" : "Trace Disable Programming Sequence",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "excerpt" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to ... ; Read MTB_POSITION register\\r\\nLSRS r1, #3 ... ; MTB_POSITION.POINTER value. \\r\\n",
      "firstSentences" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to disable trace: LDR r2, =MTB_SFRBASE ; MTB SFR Base Addr\\r\\nLDR r1, [r2, #4] ; Read MTB_MASTER ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace Disable Programming Sequence ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "Ni0cVImGq8BKf9ðW",
        "urihash" : "Ni0cVImGq8BKf9ðW",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "d6657ec67d57f921f3de8ebb586bfce0b135c226c5e0007964c6adb91c39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31f9",
        "transactionid" : 863782,
        "title" : "Trace Disable Programming Sequence ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781803194384,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 551,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781803194384,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
        "syscollection" : "default"
      },
      "Title" : "Trace Disable Programming Sequence",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "Excerpt" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to ... ; Read MTB_POSITION register\\r\\nLSRS r1, #3 ... ; MTB_POSITION.POINTER value. \\r\\n",
      "FirstSentences" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to disable trace: LDR r2, =MTB_SFRBASE ; MTB SFR Base Addr\\r\\nLDR r1, [r2, #4] ; Read MTB_MASTER ..."
    }, {
      "title" : "AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "excerpt" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. ... AHB slave interface Cortex-M33",
      "firstSentences" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. SRAM accesses can be either byte, halfword, or word ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB slave interface ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "Dp3uhgjtvfCUjHyD",
        "urihash" : "Dp3uhgjtvfCUjHyD",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "sysconcepts" : "slave interface ; wait states ; trace packet ; SRAM accesses ; buffer ; address phases ; takes priority ; Protocol Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "concepts" : "slave interface ; wait states ; trace packet ; SRAM accesses ; buffer ; address phases ; takes priority ; Protocol Specification",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "4f2674ef10b6206f9537ce86bd2bab9cd664c46c2668cbbbb17cdd027c18",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31e1",
        "transactionid" : 863782,
        "title" : "AHB slave interface ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781693150923,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 1099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 1099,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781693150923,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "Excerpt" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. ... AHB slave interface Cortex-M33",
      "FirstSentences" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. SRAM accesses can be either byte, halfword, or word ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MTB-M33 Discovery ",
      "document_number" : "100231",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3443027",
      "sysurihash" : "H3UðuJmXDXScuraa",
      "urihash" : "H3UðuJmXDXScuraa",
      "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
      "systransactionid" : 863782,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1495100722000,
      "topparentid" : 3443027,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585223949000,
      "sysconcepts" : "SRAM ; base address ; M33 discovery ; memory ; registers ; CoreSight ; trace ; using word ; POINTER field ; programming sequences ; 2MTBAWIDTH",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "attachmentparentid" : 3443027,
      "parentitem" : "5e7c990d7158f500bd5c31ce",
      "concepts" : "SRAM ; base address ; M33 discovery ; memory ; registers ; CoreSight ; trace ; using word ; POINTER field ; programming sequences ; 2MTBAWIDTH",
      "documenttype" : "html",
      "isattachment" : "3443027",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085783000,
      "permanentid" : "1b6e616bf93ff44cd482d8f320bb6101378474e110247b5f5651edce1a4f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c990d7158f500bd5c31f7",
      "transactionid" : 863782,
      "title" : "MTB-M33 Discovery ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649085783000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100231:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085783273986360,
      "sysisattachment" : "3443027",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3443027,
      "size" : 1541,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085632693,
      "syssize" : 1541,
      "sysdate" : 1649085783000,
      "haslayout" : "1",
      "topparent" : "3443027",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3443027,
      "content_description" : "This book is for the MTB-M33.",
      "wordcount" : 113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085783000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "modified" : 1636098687000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085783273986360,
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
      "syscollection" : "default"
    },
    "Title" : "MTB-M33 Discovery",
    "Uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "ClickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "Excerpt" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in ... MTB-M33 occupies two separate regions of the processor memory map: SFR Trace control ...",
    "FirstSentences" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in the System. MTB-M33 occupies two separate regions of the processor memory map: SFR Trace ..."
  }, {
    "title" : "Timing",
    "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "excerpt" : "After the MBISTRESULT[2] flag goes HIGH, stop the test by putting the PLL in bypass ... To begin shifting out the data log on MBISTRESULT[0], drive MBISTDSHIFT HIGH. ... Failing data bits.",
    "firstSentences" : "Timing A 46-bit instruction, loaded serially at the start of each test, controls the operation of the L220 MBIST Controller. MBIST Instruction Register describes how to write the instruction. The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L220 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L220 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "iy0EMXgsXb8CvSñe",
        "urihash" : "iy0EMXgsXb8CvSñe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084606000,
        "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324e88295d1e18d38ee4",
        "transactionid" : 863760,
        "title" : "L220 MBIST Controller Technical Reference Manual ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1649084606000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084606086584430,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2002,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084447054,
        "syssize" : 2002,
        "sysdate" : 1649084606000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084606000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084606086584430,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "syscollection" : "default"
      },
      "Title" : "L220 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "excerpt" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions.",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions. Introduction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "JcmY2dlwSfpgLnnW",
        "urihash" : "JcmY2dlwSfpgLnnW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "dba2735cfa93d41e2c5380c5556be1fa04bcac43a5db61f502ead07e21d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f09",
        "transactionid" : 861294,
        "title" : "Introduction ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246703188899,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239047,
        "syssize" : 221,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/introduction?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246703188899,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions.",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions. Introduction ..."
    }, {
      "title" : "About the L220 MBIST Controller",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "excerpt" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a ...",
      "firstSentences" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the L220 MBIST Controller ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "DcmDAzc5PdSfSDcñ",
        "urihash" : "DcmDAzc5PdSfSDcñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "Cache Controller ; test algorithms ; sequences of reads ; memories ; RAM ; industry-standard ; L2 ; signal LOW ; takes priority ; integration files ; operating correctly",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "concepts" : "Cache Controller ; test algorithms ; sequences of reads ; memories ; RAM ; industry-standard ; L2 ; signal LOW ; takes priority ; integration files ; operating correctly",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "e9e21882f1d65ea4ad72c12e3085fccd492d40d57ecf87e628515fa04cd5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f0a",
        "transactionid" : 861294,
        "title" : "About the L220 MBIST Controller ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246642120562,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 1290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239047,
        "syssize" : 1290,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246642120562,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
        "syscollection" : "default"
      },
      "Title" : "About the L220 MBIST Controller",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "Excerpt" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a ...",
      "FirstSentences" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a test ..."
    }, {
      "title" : "Data seed field, MBIR[19:16]",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "excerpt" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm ... Note In the Go\\/No-Go algorithm, the Read Write Read March (y-fast) and Bang ...",
      "firstSentences" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm at instruction load. Note In the Go\\/No-Go algorithm, the Read Write Read March (y- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Data seed field, MBIR[19:16] ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "bQðFXdpIZuqLvhvG",
        "urihash" : "bQðFXdpIZuqLvhvG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "data seed ; algorithm ; MBIST interface ; engine replicates ; unexpected sensitivities ; instruction load ; Go ; MBIR",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "concepts" : "data seed ; algorithm ; MBIST interface ; engine replicates ; unexpected sensitivities ; instruction load ; Go ; MBIR",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "f172c3d79d1f20e77ada8ed9a8eff1b803ea5e15e559caaa3ca4d163fab8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f3f",
        "transactionid" : 861294,
        "title" : "Data seed field, MBIR[19:16] ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246394161632,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 700,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239027,
        "syssize" : 700,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246394161632,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
        "syscollection" : "default"
      },
      "Title" : "Data seed field, MBIR[19:16]",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "Excerpt" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm ... Note In the Go\\/No-Go algorithm, the Read Write Read March (y-fast) and Bang ...",
      "FirstSentences" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm at instruction load. Note In the Go\\/No-Go algorithm, the Read Write Read March (y- ..."
    } ],
    "totalNumberOfChildResults" : 36,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Timing ",
      "document_number" : "ddi0330",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499415",
      "sysurihash" : "17MSgBSofMVñðmKl",
      "urihash" : "17MSgBSofMVñðmKl",
      "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
      "systransactionid" : 861294,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172755857000,
      "topparentid" : 3499415,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377294000,
      "sysconcepts" : "clock driven ; MBIST Controller ; timing diagrams ; on-chip ; speeds ; start ; data log ; flag goes ; failing location ; driving MBISTRUN ; bypass mode ; doubleword select",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3499415,
      "parentitem" : "5e8e324e88295d1e18d38ee4",
      "concepts" : "clock driven ; MBIST Controller ; timing diagrams ; on-chip ; speeds ; start ; data log ; flag goes ; failing location ; driving MBISTRUN ; bypass mode ; doubleword select",
      "documenttype" : "html",
      "isattachment" : "3499415",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719247000,
      "permanentid" : "8a409c38f7efae203737a98915c319ebddbe85b015b402e588042c3e1186",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e324f88295d1e18d38f12",
      "transactionid" : 861294,
      "title" : "Timing ",
      "products" : [ "L220 L2 Cache Controller" ],
      "date" : 1648719247000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0330:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719247447056422,
      "sysisattachment" : "3499415",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499415,
      "size" : 3299,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719239058,
      "syssize" : 3299,
      "sysdate" : 1648719247000,
      "haslayout" : "1",
      "topparent" : "3499415",
      "label_version" : "r1p7",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3499415,
      "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
      "wordcount" : 209,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719247000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "modified" : 1639043291000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719247447056422,
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
      "syscollection" : "default"
    },
    "Title" : "Timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "Excerpt" : "After the MBISTRESULT[2] flag goes HIGH, stop the test by putting the PLL in bypass ... To begin shifting out the data log on MBISTRESULT[0], drive MBISTDSHIFT HIGH. ... Failing data bits.",
    "FirstSentences" : "Timing A 46-bit instruction, loaded serially at the start of each test, controls the operation of the L220 MBIST Controller. MBIST Instruction Register describes how to write the instruction. The ..."
  }, {
    "title" : "CoreSight ETM-A5 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "excerpt" : "C ... Copyright © 2009, 2010 ARM. ... Non-Confidential ii ... Contents ... CoreSight ETM-A5 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0435C ... ID101810",
    "firstSentences" : "CoreSight ETM-A5 Revision: r0p2 Technical Reference Manual Copyright © 2009, 2010 ARM. All rights reserved. ARM DDI 0435C (ID101810) ARM DDI 0435C ID101810 CoreSight ETM-A5 Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-A5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "9kavñYhpTM4iktwn",
        "urihash" : "9kavñYhpTM4iktwn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39a",
        "transactionid" : 864212,
        "title" : "CoreSight ETM-A5 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355945064958,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 1953,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355945064958,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-A5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the functions Interfaces Clocking and ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the macrocell. It contains the following sections: About the functions Interfaces ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
          "document_number" : "ddi0435",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4176503",
          "sysurihash" : "9kavñYhpTM4iktwn",
          "urihash" : "9kavñYhpTM4iktwn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "systransactionid" : 864212,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427193000,
          "topparentid" : 4176503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594065104000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146355000,
          "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0380d0cafe527e86f5c39a",
          "transactionid" : 864212,
          "title" : "CoreSight ETM-A5 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-A5" ],
          "date" : 1649146355000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0435:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146355945064958,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146064393,
          "syssize" : 1953,
          "sysdate" : 1649146355000,
          "haslayout" : "1",
          "topparent" : "4176503",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4176503,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146355000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0435/c/?lang=en",
          "modified" : 1639130625000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146355945064958,
          "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "aW7IgD5ñoXhmgV0y",
        "urihash" : "aW7IgD5ñoXhmgV0y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "clocking ; interfaces ; limitations of use ; macrocell",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "attachmentparentid" : 4176503,
        "parentitem" : "5f0380d0cafe527e86f5c39a",
        "concepts" : "clocking ; interfaces ; limitations of use ; macrocell",
        "documenttype" : "html",
        "isattachment" : "4176503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146357000,
        "permanentid" : "156c3229290304b1bb29c46a81ea71be048cba8dd5f278fa2976d2bcc1ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c3b2",
        "transactionid" : 864212,
        "title" : "Functional Description ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146357000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146357473342698,
        "sysisattachment" : "4176503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4176503,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 298,
        "sysdate" : 1649146357000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146357000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/Functional-Description?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146357473342698,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the functions Interfaces Clocking and ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the macrocell. It contains the following sections: About the functions Interfaces ..."
    }, {
      "title" : "CoreSight ETM-A5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "9kavñYhpTM4iktwn",
        "urihash" : "9kavñYhpTM4iktwn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39a",
        "transactionid" : 864212,
        "title" : "CoreSight ETM-A5 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355945064958,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 1953,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355945064958,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-A5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "About this book",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "excerpt" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "firstSentences" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
          "document_number" : "ddi0435",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4176503",
          "sysurihash" : "9kavñYhpTM4iktwn",
          "urihash" : "9kavñYhpTM4iktwn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "systransactionid" : 864212,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427193000,
          "topparentid" : 4176503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594065104000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146355000,
          "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0380d0cafe527e86f5c39a",
          "transactionid" : 864212,
          "title" : "CoreSight ETM-A5 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-A5" ],
          "date" : 1649146355000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0435:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146355945064958,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146064393,
          "syssize" : 1953,
          "sysdate" : 1649146355000,
          "haslayout" : "1",
          "topparent" : "4176503",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4176503,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146355000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0435/c/?lang=en",
          "modified" : 1639130625000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146355945064958,
          "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About this book ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "80CsksdmlMRtKOaQ",
        "urihash" : "80CsksdmlMRtKOaQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "attachmentparentid" : 4176503,
        "parentitem" : "5f0380d0cafe527e86f5c39a",
        "documenttype" : "html",
        "isattachment" : "4176503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "7ea08b026512e02281584a4510748a64e03fd052e712d96beb24df85c06b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39d",
        "transactionid" : 864212,
        "title" : "About this book ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355872503466,
        "sysisattachment" : "4176503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4176503,
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064361,
        "syssize" : 173,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/Preface/About-this-book?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355872503466,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
        "syscollection" : "default"
      },
      "Title" : "About this book",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "Excerpt" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "FirstSentences" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5"
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
      "document_number" : "ddi0435",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4176503",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "GiyñS2z3eXDFAgKp",
      "urihash" : "GiyñS2z3eXDFAgKp",
      "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
      "keywords" : "CoreSight, Cortex-A, Cortex-A5, Trace Macrocells (ETM)",
      "systransactionid" : 864212,
      "copyright" : "Copyright ©€2009, 2010 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1287427193000,
      "topparentid" : 4176503,
      "numberofpages" : 78,
      "sysconcepts" : "instructions ; ETM ; macrocell ; programming ; tracing ; external inputs ; controls ; assignments ; signals ; ARM ; interfaces ; implementation-defined features ; resources ; TraceEnable ; integration test ; registers",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
      "attachmentparentid" : 4176503,
      "parentitem" : "5f0380d0cafe527e86f5c39a",
      "concepts" : "instructions ; ETM ; macrocell ; programming ; tracing ; external inputs ; controls ; assignments ; signals ; ARM ; interfaces ; implementation-defined features ; resources ; TraceEnable ; integration test ; registers",
      "documenttype" : "pdf",
      "isattachment" : "4176503",
      "sysindexeddate" : 1649146371000,
      "permanentid" : "64d51cd74838948fafd85be9b69af1ecdc5e2a7e297feb49b15ee507fa94",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0380d1cafe527e86f5c3f1",
      "transactionid" : 864212,
      "title" : "CoreSight ETM-A5 Technical Reference Manual ",
      "subject" : "ARM CoreSight ETM-A5 Technical Reference Manual. This book describes the external functionality of the Embedded Trace Macrocell (ETM). It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the ETM.",
      "date" : 1649146371000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0435:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146371294355809,
      "sysisattachment" : "4176503",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4176503,
      "size" : 755056,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146066218,
      "syssubject" : "ARM CoreSight ETM-A5 Technical Reference Manual. This book describes the external functionality of the Embedded Trace Macrocell (ETM). It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the ETM.",
      "syssize" : 755056,
      "sysdate" : 1649146371000,
      "topparent" : "4176503",
      "author" : "ARM Limited",
      "label_version" : "r0p2",
      "systopparentid" : 4176503,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
      "wordcount" : 1901,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146371000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146371294355809,
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-A5 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "Excerpt" : "C ... Copyright © 2009, 2010 ARM. ... Non-Confidential ii ... Contents ... CoreSight ETM-A5 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0435C ... ID101810",
    "FirstSentences" : "CoreSight ETM-A5 Revision: r0p2 Technical Reference Manual Copyright © 2009, 2010 ARM. All rights reserved. ARM DDI 0435C (ID101810) ARM DDI 0435C ID101810 CoreSight ETM-A5 Technical Reference Manual"
  }, {
    "title" : "Structure of CoreSight SoC-400",
    "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "excerpt" : "Replicator. Trace funnel. ... Examples include: Timestamp generator. Timestamp encoder. Timestamp decoder. Structure of CoreSight SoC-400 CoreSight SoC-400",
    "firstSentences" : "Structure of CoreSight SoC-400 The CoreSight SoC-400 components are grouped into categories for control and access components, sources, links, sinks, and timestamp. Control and access components ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "sTooHkLAb9h4yIwP",
        "urihash" : "sTooHkLAb9h4yIwP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
        "transactionid" : 864210,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241052927017,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 4566,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241052927017,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    },
    "childResults" : [ {
      "title" : "Typical CoreSight SoC-400 system",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "excerpt" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately.",
      "firstSentences" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately. The ETB and Embedded Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "100536",
          "document_version" : "0302",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453618",
          "sysurihash" : "sTooHkLAb9h4yIwP",
          "urihash" : "sTooHkLAb9h4yIwP",
          "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
          "systransactionid" : 864210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467029035000,
          "topparentid" : 3453618,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327011000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146241000,
          "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
          "transactionid" : 864210,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649146241000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100536:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146241052927017,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145954414,
          "syssize" : 4566,
          "sysdate" : 1649146241000,
          "haslayout" : "1",
          "topparent" : "3453618",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453618,
          "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146241000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100536/0302/?lang=en",
          "modified" : 1636371564000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146241052927017,
          "uri" : "https://developer.arm.com/documentation/100536/0302/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Typical CoreSight SoC-400 system ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "zsbxpNoWxp92LTKP",
        "urihash" : "zsbxpNoWxp92LTKP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 3453618,
        "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
        "documenttype" : "html",
        "isattachment" : "3453618",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146248000,
        "permanentid" : "d3446a2c3ec5cdf57e9f5025fe84ac0f050038fc1b5c645aec70e7a5b321",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38cf",
        "transactionid" : 864210,
        "title" : "Typical CoreSight SoC-400 system ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146248000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146248170824857,
        "sysisattachment" : "3453618",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453618,
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 353,
        "sysdate" : 1649146248000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146248000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146248170824857,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
        "syscollection" : "default"
      },
      "Title" : "Typical CoreSight SoC-400 system",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "Excerpt" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately.",
      "FirstSentences" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately. The ETB and Embedded Trace ..."
    }, {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "sTooHkLAb9h4yIwP",
        "urihash" : "sTooHkLAb9h4yIwP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
        "transactionid" : 864210,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241052927017,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 4566,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241052927017,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    }, {
      "title" : "About CoreSight SoC-400",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "excerpt" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces.",
      "firstSentences" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces. Configurable options. Test features.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "100536",
          "document_version" : "0302",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453618",
          "sysurihash" : "sTooHkLAb9h4yIwP",
          "urihash" : "sTooHkLAb9h4yIwP",
          "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
          "systransactionid" : 864210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467029035000,
          "topparentid" : 3453618,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327011000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146241000,
          "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
          "transactionid" : 864210,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649146241000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100536:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146241052927017,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145954414,
          "syssize" : 4566,
          "sysdate" : 1649146241000,
          "haslayout" : "1",
          "topparent" : "3453618",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453618,
          "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146241000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100536/0302/?lang=en",
          "modified" : 1636371564000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146241052927017,
          "uri" : "https://developer.arm.com/documentation/100536/0302/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About CoreSight SoC-400 ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "9bK708FICQifaV4s",
        "urihash" : "9bK708FICQifaV4s",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 3453618,
        "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
        "documenttype" : "html",
        "isattachment" : "3453618",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "9fcac6f7e855ce7529c25374e3ed5bc6208a4da70860a38fec889c6ca9f5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38cb",
        "transactionid" : 864210,
        "title" : "About CoreSight SoC-400 ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241009173148,
        "sysisattachment" : "3453618",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453618,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 298,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/about-coresight-soc-400?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241009173148,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
        "syscollection" : "default"
      },
      "Title" : "About CoreSight SoC-400",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "Excerpt" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces.",
      "FirstSentences" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces. Configurable options. Test features."
    } ],
    "totalNumberOfChildResults" : 488,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Structure of CoreSight SoC-400 ",
      "document_number" : "100536",
      "document_version" : "0302",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3453618",
      "sysurihash" : "ojcKu1g1tUðnl3QW",
      "urihash" : "ojcKu1g1tUðnl3QW",
      "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1467029035000,
      "topparentid" : 3453618,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585327011000,
      "sysconcepts" : "trace data ; access components ; CoreSight SoC ; timestamp ; control ; ATB ; triggering ; sinks ; documented separately ; Synchronous ; connection",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "attachmentparentid" : 3453618,
      "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
      "concepts" : "trace data ; access components ; CoreSight SoC ; timestamp ; control ; ATB ; triggering ; sinks ; documented separately ; Synchronous ; connection",
      "documenttype" : "html",
      "isattachment" : "3453618",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146248000,
      "permanentid" : "decfd0ef775fbf05731088d8e0a5ef7f63a593fda03c4ef72da0bec50b49",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2ba3b2608e4d7f0a38cd",
      "transactionid" : 864210,
      "title" : "Structure of CoreSight SoC-400 ",
      "products" : [ "CoreSight SoC-400" ],
      "date" : 1649146248000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100536:0302:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146248290861505,
      "sysisattachment" : "3453618",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3453618,
      "size" : 1084,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145954414,
      "syssize" : 1084,
      "sysdate" : 1649146248000,
      "haslayout" : "1",
      "topparent" : "3453618",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3453618,
      "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
      "wordcount" : 74,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146248000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "modified" : 1636371564000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146248290861505,
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
      "syscollection" : "default"
    },
    "Title" : "Structure of CoreSight SoC-400",
    "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "Excerpt" : "Replicator. Trace funnel. ... Examples include: Timestamp generator. Timestamp encoder. Timestamp decoder. Structure of CoreSight SoC-400 CoreSight SoC-400",
    "FirstSentences" : "Structure of CoreSight SoC-400 The CoreSight SoC-400 components are grouped into categories for control and access components, sources, links, sinks, and timestamp. Control and access components ..."
  }, {
    "title" : "Arm Armv8-A Architecture Registers",
    "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0595 ... ID121321 ... DDI 0595",
    "firstSentences" : "Arm Architecture Registers Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0595 (ID121321) ii Arm Architecture Registers",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Armv8-A Architecture Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Armv8-A Architecture Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "pSbkMOvinye3ñRwJ",
        "urihash" : "pSbkMOvinye3ñRwJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb6b691546d37bd203a",
        "transactionid" : 864209,
        "title" : "Arm Armv8-A Architecture Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211103555652,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 244,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 244,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211103555652,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Armv8-A Architecture Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
    },
    "childResults" : [ {
      "title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "excerpt" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "firstSentences" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL0 and the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Armv8-A Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Armv8-A Architecture Registers ",
          "document_number" : "ddi0595",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5047767",
          "sysurihash" : "pSbkMOvinye3ñRwJ",
          "urihash" : "pSbkMOvinye3ñRwJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638374880000,
          "topparentid" : 5047767,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992246000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649146211000,
          "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04bb6b691546d37bd203a",
          "transactionid" : 864209,
          "title" : "Arm Armv8-A Architecture Registers ",
          "products" : [ "Armv8-A" ],
          "date" : 1649146211000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0595:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146211103555652,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145921969,
          "syssize" : 244,
          "sysdate" : 1649146211000,
          "haslayout" : "1",
          "topparent" : "5047767",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5047767,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146211000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0595/2021-12/?lang=en",
          "modified" : 1645015044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146211103555652,
          "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Armv8-A Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "tYGfGIUQQbIQIOsG",
        "urihash" : "tYGfGIUQQbIQIOsG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "sysconcepts" : "System instruction ; EL2 ; ATS12NSOUR ; translations ; accesses ; AArch32SystemAccessTrap ; Non-secure ; elsif ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions ; Unprivileged",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5047767,
        "parentitem" : "61c04bb6b691546d37bd203a",
        "concepts" : "System instruction ; EL2 ; ATS12NSOUR ; translations ; accesses ; AArch32SystemAccessTrap ; Non-secure ; elsif ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions ; Unprivileged",
        "documenttype" : "html",
        "isattachment" : "5047767",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146213000,
        "permanentid" : "91e6c3c126b1abaadae030a85d56463b867634e336ddfe1aa398e686b876",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bc4b691546d37bd22c4",
        "transactionid" : 864209,
        "title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146213000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146213564594986,
        "sysisattachment" : "5047767",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5047767,
        "size" : 1931,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 1931,
        "sysdate" : 1649146213000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146213000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146213564594986,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
        "syscollection" : "default"
      },
      "Title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "Excerpt" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "FirstSentences" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL0 and the ..."
    }, {
      "title" : "Arm Armv8-A Architecture Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Armv8-A Architecture Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "pSbkMOvinye3ñRwJ",
        "urihash" : "pSbkMOvinye3ñRwJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb6b691546d37bd203a",
        "transactionid" : 864209,
        "title" : "Arm Armv8-A Architecture Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211103555652,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 244,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 244,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211103555652,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Armv8-A Architecture Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
    }, {
      "title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "excerpt" : "When DBGBCR<n>.BT == 0b11xx and EL2 is implemented: 31 30 29 28 27 26 25 24 23 22 21 ... The reset behavior of this field is: On a Cold reset, this field resets to an ... UNDEFINED;\\n else\\n",
      "firstSentences" : "DBGBXVR<n>, Debug Breakpoint Extended Value Registers, n = 0 - 15 The DBGBXVR<n> characteristics are: Purpose Holds a value for use in breakpoint matching, to support VMID matching. Used in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Armv8-A Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Armv8-A Architecture Registers ",
          "document_number" : "ddi0595",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5047767",
          "sysurihash" : "pSbkMOvinye3ñRwJ",
          "urihash" : "pSbkMOvinye3ñRwJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638374880000,
          "topparentid" : 5047767,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992246000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649146211000,
          "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04bb6b691546d37bd203a",
          "transactionid" : 864209,
          "title" : "Arm Armv8-A Architecture Registers ",
          "products" : [ "Armv8-A" ],
          "date" : 1649146211000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0595:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146211103555652,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145921969,
          "syssize" : 244,
          "sysdate" : 1649146211000,
          "haslayout" : "1",
          "topparent" : "5047767",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5047767,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146211000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0595/2021-12/?lang=en",
          "modified" : 1645015044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146211103555652,
          "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Armv8-A Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "shbySu35hHCXn2dr",
        "urihash" : "shbySu35hHCXn2dr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "sysconcepts" : "Context matching ; EL2 ; register ; breakpoint ; architecturally UNKNOWN ; Cold reset ; using AArch32 ; VMID ; ContextID2 ; conjunction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5047767,
        "parentitem" : "61c04bb6b691546d37bd203a",
        "concepts" : "Context matching ; EL2 ; register ; breakpoint ; architecturally UNKNOWN ; Cold reset ; using AArch32 ; VMID ; ContextID2 ; conjunction",
        "documenttype" : "html",
        "isattachment" : "5047767",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "ef8fa32346d1ff83872db52d528674f9b54fdd3e9eb8afd2fc237def767e",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb9b691546d37bd2077",
        "transactionid" : 864209,
        "title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211070628787,
        "sysisattachment" : "5047767",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5047767,
        "size" : 6346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921719,
        "syssize" : 6346,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211070628787,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
        "syscollection" : "default"
      },
      "Title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "Excerpt" : "When DBGBCR<n>.BT == 0b11xx and EL2 is implemented: 31 30 29 28 27 26 25 24 23 22 21 ... The reset behavior of this field is: On a Cold reset, this field resets to an ... UNDEFINED;\\n else\\n",
      "FirstSentences" : "DBGBXVR<n>, Debug Breakpoint Extended Value Registers, n = 0 - 15 The DBGBXVR<n> characteristics are: Purpose Holds a value for use in breakpoint matching, to support VMID matching. Used in ..."
    } ],
    "totalNumberOfChildResults" : 875,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Armv8-A Architecture Registers ",
      "document_number" : "ddi0595",
      "document_version" : "2021-12",
      "content_type" : "archDoc",
      "systopparent" : "5047767",
      "sysurihash" : "pQIyekVvJIgtlsrð",
      "urihash" : "pQIyekVvJIgtlsrð",
      "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "validityscore" : 0.25,
      "published" : 1638374880000,
      "topparentid" : 5047767,
      "sysconcepts" : "architecturally UNKNOWNvalue ; Warm reset ; Security states ; instructions ; EL2 ; registers ; encoding space ; EL1 ; translations ; EL0 ; IMPLEMENTATION DEFINEDwhether ; EC syndrome ; EL3 ; exceptions ; functionality ; accesses",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5047767,
      "parentitem" : "61c04bb6b691546d37bd203a",
      "concepts" : "architecturally UNKNOWNvalue ; Warm reset ; Security states ; instructions ; EL2 ; registers ; encoding space ; EL1 ; translations ; EL0 ; IMPLEMENTATION DEFINEDwhether ; EC syndrome ; EL3 ; exceptions ; functionality ; accesses",
      "documenttype" : "pdf",
      "isattachment" : "5047767",
      "sysindexeddate" : 1649146238000,
      "permanentid" : "8ebce85e76467f6b887e2dcdb72c8b762dba90ae2a9ff3c7c9c3cdc1c0da",
      "syslanguage" : [ "English" ],
      "itemid" : "61c04bceb691546d37bd2517",
      "transactionid" : 864210,
      "title" : "Arm Armv8-A Architecture Registers ",
      "date" : 1649146236000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0595:2021-12:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146236905100855,
      "sysisattachment" : "5047767",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5047767,
      "size" : 9242921,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145937559,
      "syssize" : 9242921,
      "sysdate" : 1649146236000,
      "topparent" : "5047767",
      "label_version" : "2021-12",
      "systopparentid" : 5047767,
      "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
      "wordcount" : 9122,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146238000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146236905100855,
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Armv8-A Architecture Registers",
    "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "Excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0595 ... ID121321 ... DDI 0595",
    "FirstSentences" : "Arm Architecture Registers Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0595 (ID121321) ii Arm Architecture Registers"
  }, {
    "title" : "Disable interrupts",
    "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "excerpt" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "firstSentences" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
      "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "IVNgoXlkgVB7qCuB",
        "urihash" : "IVNgoXlkgVB7qCuB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "systransactionid" : 863777,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649085548000,
        "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3603fd977155116a8e1e",
        "transactionid" : 863777,
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085548333594964,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 2029,
        "sysdate" : 1649085548000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085548333594964,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
      "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Enable interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "excerpt" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ... ; where IntCntlBase is a predefined constant\\r\\n \\r\\n",
      "firstSentences" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ; where IntCntlBase is a predefined constant\\r\\n \\r\\n ; for example, IntCntlBase EQU ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Enable interrupts ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "XMeDztxEvUñmI8CZ",
        "urihash" : "XMeDztxEvUñmI8CZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085733000,
        "permanentid" : "bbd96e19ef1fed68933cafd38f7bb19c6469d327792a0234a254c2f77fef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e64",
        "transactionid" : 863781,
        "title" : "Enable interrupts ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085733276732509,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 409,
        "sysdate" : 1649085733000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085733276732509,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Enable interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "Excerpt" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ... ; where IntCntlBase is a predefined constant\\r\\n \\r\\n",
      "FirstSentences" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ; where IntCntlBase is a predefined constant\\r\\n \\r\\n ; for example, IntCntlBase EQU ..."
    }, {
      "title" : "Example Code",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "excerpt" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ... It contains the following section: About the example code. Example Code ARM PrimeCell",
      "firstSentences" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ARM PrimeCell Vectored Interrupt Controller (PL190). It contains the following section: About the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example Code ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "m63x2quCkUðWM6cJ",
        "urihash" : "m63x2quCkUðWM6cJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085708000,
        "permanentid" : "1b16b6e91087cae1b77d37bae37006643e053a1e3b848cd1f9750d667b71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e62",
        "transactionid" : 863781,
        "title" : "Example Code ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085708851348492,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 236,
        "sysdate" : 1649085708000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085708851348492,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
        "syscollection" : "default"
      },
      "Title" : "Example Code",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "Excerpt" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ... It contains the following section: About the example code. Example Code ARM PrimeCell",
      "FirstSentences" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ARM PrimeCell Vectored Interrupt Controller (PL190). It contains the following section: About the ..."
    }, {
      "title" : "FIQ interrupt handler",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "excerpt" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n ...",
      "firstSentences" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n \\r\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "FIQ interrupt handler ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "PujgñkRhl3UlvXwE",
        "urihash" : "PujgñkRhl3UlvXwE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "sysconcepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "concepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085708000,
        "permanentid" : "ca44056df2c1874fe3b952bda335723d943c669627aabb8c92f0baff1b8e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e6a",
        "transactionid" : 863781,
        "title" : "FIQ interrupt handler ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085708822403805,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 351,
        "sysdate" : 1649085708000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085708822403805,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
        "syscollection" : "default"
      },
      "Title" : "FIQ interrupt handler",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "Excerpt" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n ...",
      "FirstSentences" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n \\r\\ ..."
    } ],
    "totalNumberOfChildResults" : 84,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Disable interrupts ",
      "document_number" : "ddi0181",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503168",
      "sysurihash" : "5ALjcG5V3gðybUx8",
      "urihash" : "5ALjcG5V3gðybUx8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1158954527000,
      "topparentid" : 3503168,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378243000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3503168,
      "parentitem" : "5e8e3603fd977155116a8e1e",
      "documenttype" : "html",
      "isattachment" : "3503168",
      "sysindexeddate" : 1649085733000,
      "permanentid" : "ce9fb504c56559c7208dfebc059446b18b1485bb57054eb36c136fb2442a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3604fd977155116a8e65",
      "transactionid" : 863781,
      "title" : "Disable interrupts ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649085733000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0181:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085733544635454,
      "sysisattachment" : "3503168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3503168,
      "size" : 250,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085497347,
      "syssize" : 250,
      "sysdate" : 1649085733000,
      "haslayout" : "1",
      "topparent" : "3503168",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503168,
      "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085733000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "modified" : 1638975117000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085733544635454,
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
      "syscollection" : "default"
    },
    "Title" : "Disable interrupts",
    "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "Excerpt" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "FirstSentences" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ..."
  }, {
    "title" : "EmbeddedICE-RT logic",
    "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "excerpt" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either ...",
    "firstSentences" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7EJ-S Technical Reference Manual ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "Zoa4tQN0mSSRG47R",
        "urihash" : "Zoa4tQN0mSSRG47R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a5fd977155116ab13d",
        "transactionid" : 863758,
        "title" : "ARM7EJ-S Technical Reference Manual ",
        "products" : [ "Arm7" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544649079841,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084401268,
        "syssize" : 1979,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544649079841,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "SCAN_N (b0010)",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "excerpt" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In ... In the SHIFT-DR state, the ID number of the desired scan path is shifted into the ...",
      "firstSentences" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In the CAPTURE-DR state, the fixed value 1000 is loaded into the register. In the SHIFT-DR ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SCAN_N (b0010) ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "TDXQjbJ214nkwSGP",
        "urihash" : "TDXQjbJ214nkwSGP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "scan path ; select register ; instruction ; reset ; ID ; b0010",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "scan path ; select register ; instruction ; reset ; ID ; b0010",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "28e7e0760aab37ea0124934511bebf3d2c197b9240e98b0558e1c614bb74",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a6fd977155116ab211",
        "transactionid" : 861291,
        "title" : "SCAN_N (b0010) ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149524495451,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141009,
        "syssize" : 643,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 54,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149524495451,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
        "syscollection" : "default"
      },
      "Title" : "SCAN_N (b0010)",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "Excerpt" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In ... In the SHIFT-DR state, the ID number of the desired scan path is shifted into the ...",
      "FirstSentences" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In the CAPTURE-DR state, the fixed value 1000 is loaded into the register. In the SHIFT-DR ..."
    }, {
      "title" : "Debug control register",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "excerpt" : "This extra logic is set by debug reset and is automatically reset on the first access to scan chain 2. 4 Monitor ... Table C-8 shows interrupt signal control. ... Debug control register Arm7",
      "firstSentences" : "Debug control register The debug control register is 6 bits wide. Writing control bits occurs during a register write access (with the read\\/write bit HIGH). Reading control bits occurs during a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug control register ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "0clñTA8FESDvob2v",
        "urihash" : "0clñTA8FESDvob2v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "control register ; accesses ; functionality ; monitor mode ; reset ; data comparators ; Embedded-ICE logic ; core ; cause Prefetch ; breakpoints ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "control register ; accesses ; functionality ; monitor mode ; reset ; data comparators ; Embedded-ICE logic ; core ; cause Prefetch ; breakpoints ; EmbeddedICE",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "b3bd2f8a44f449ca2dc0269e93ce34231ef8e839011afffbea00fd161685",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a7fd977155116ab232",
        "transactionid" : 861291,
        "title" : "Debug control register ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149484770120,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 2424,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141027,
        "syssize" : 2424,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149484770120,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
        "syscollection" : "default"
      },
      "Title" : "Debug control register",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "Excerpt" : "This extra logic is set by debug reset and is automatically reset on the first access to scan chain 2. 4 Monitor ... Table C-8 shows interrupt signal control. ... Debug control register Arm7",
      "FirstSentences" : "Debug control register The debug control register is 6 bits wide. Writing control bits occurs during a register write access (with the read\\/write bit HIGH). Reading control bits occurs during a ..."
    }, {
      "title" : "Interrupt sensitivity",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "excerpt" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5.",
      "firstSentences" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5. Figure 10.5. Interrupt sensitivity ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupt sensitivity ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "ZamjpD9kwOjGWfUo",
        "urihash" : "ZamjpD9kwOjGWfUo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "timing parameters ; sensitivity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "timing parameters ; sensitivity",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "724e24a91a5ebb739fdafd798cd9a0f94944b15074393fa63599dc7efa64",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a6fd977155116ab1fb",
        "transactionid" : 861291,
        "title" : "Interrupt sensitivity ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149461724516,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141057,
        "syssize" : 383,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149461724516,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
        "syscollection" : "default"
      },
      "Title" : "Interrupt sensitivity",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "Excerpt" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5.",
      "FirstSentences" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5. Figure 10.5. Interrupt sensitivity ..."
    } ],
    "totalNumberOfChildResults" : 249,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "EmbeddedICE-RT logic ",
      "document_number" : "ddi0214",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511026",
      "sysurihash" : "RGs9wB1PBaAbLcLy",
      "urihash" : "RGs9wB1PBaAbLcLy",
      "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
      "systransactionid" : 861291,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158929155000,
      "topparentid" : 3511026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382245000,
      "sysconcepts" : "watchpoint units ; memory interface ; registers ; instruction ; control ; masks ; EmbeddedICE-RT logic ; general arrangement ; internal IBREAKPT ; hardware breakpoint",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
      "attachmentparentid" : 3511026,
      "parentitem" : "5e8e45a5fd977155116ab13d",
      "concepts" : "watchpoint units ; memory interface ; registers ; instruction ; control ; masks ; EmbeddedICE-RT logic ; general arrangement ; internal IBREAKPT ; hardware breakpoint",
      "documenttype" : "html",
      "isattachment" : "3511026",
      "sysindexeddate" : 1648719149000,
      "permanentid" : "3b35a6b1651f9fabe48214cb965a420b2427ca685b208f51334a3e0062ff",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e45a7fd977155116ab22d",
      "transactionid" : 861291,
      "title" : "EmbeddedICE-RT logic ",
      "products" : [ "Arm7" ],
      "date" : 1648719149000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0214:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719149525887963,
      "sysisattachment" : "3511026",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511026,
      "size" : 1105,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719141027,
      "syssize" : 1105,
      "sysdate" : 1648719149000,
      "haslayout" : "1",
      "topparent" : "3511026",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3511026,
      "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719149000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "modified" : 1645014077000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719149525887963,
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
      "syscollection" : "default"
    },
    "Title" : "EmbeddedICE-RT logic",
    "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "Excerpt" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either ...",
    "FirstSentences" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either the ..."
  }, {
    "title" : "AMBA Low Power Interface Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/617a637283e60c5c768e2241",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "excerpt" : "Issue ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... English version of this document and any translation, the terms of the English ... ID102021",
    "firstSentences" : "AMBA Low Power Interface Specification Copyright © 2013, 2014, 2016, 2021 Arm Limited or its affiliates. All rights reserved. ARM IHI 0068D (ID102021) ii AMBA Low Power Interface Specification",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Low Power Interface Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en",
      "excerpt" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view. AMBA Low Power Interface Specification AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Low Power Interface Specification ",
        "document_number" : "ihi0068",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "4916532",
        "sysurihash" : "FHI4rB2ðE9TwkdFO",
        "urihash" : "FHI4rB2ðE9TwkdFO",
        "sysuri" : "https://developer.arm.com/documentation/ihi0068/d/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1635379200000,
        "topparentid" : 4916532,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1635410801000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715512000,
        "permanentid" : "5ff1f8a8e1dda1d41ede43e51c1cd9903b0b1b053ceb52ee505eb4f2f9dd",
        "syslanguage" : [ "English" ],
        "itemid" : "617a637183e60c5c768e223f",
        "transactionid" : 861216,
        "title" : "AMBA Low Power Interface Specification ",
        "products" : [ "AMBA" ],
        "date" : 1648715512000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Total Compute", "Validation", "Verification" ],
        "document_id" : "ihi0068:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648715512237078331,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715506648,
        "syssize" : 156,
        "sysdate" : 1648715512000,
        "haslayout" : "1",
        "topparent" : "4916532",
        "label_version" : "D",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4916532,
        "content_description" : "This document describes interfaces that can be used to control the clock and power states of devices",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715512000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0068/d/?lang=en",
        "modified" : 1642601154000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715512237078331,
        "uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Low Power Interface Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en",
      "Excerpt" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view. AMBA Low Power Interface Specification AMBA"
    },
    "childResults" : [ {
      "title" : "AMBA Low Power Interface Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en",
      "excerpt" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view. AMBA Low Power Interface Specification AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Low Power Interface Specification ",
        "document_number" : "ihi0068",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "4916532",
        "sysurihash" : "FHI4rB2ðE9TwkdFO",
        "urihash" : "FHI4rB2ðE9TwkdFO",
        "sysuri" : "https://developer.arm.com/documentation/ihi0068/d/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1635379200000,
        "topparentid" : 4916532,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1635410801000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715512000,
        "permanentid" : "5ff1f8a8e1dda1d41ede43e51c1cd9903b0b1b053ceb52ee505eb4f2f9dd",
        "syslanguage" : [ "English" ],
        "itemid" : "617a637183e60c5c768e223f",
        "transactionid" : 861216,
        "title" : "AMBA Low Power Interface Specification ",
        "products" : [ "AMBA" ],
        "date" : 1648715512000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Total Compute", "Validation", "Verification" ],
        "document_id" : "ihi0068:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648715512237078331,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715506648,
        "syssize" : 156,
        "sysdate" : 1648715512000,
        "haslayout" : "1",
        "topparent" : "4916532",
        "label_version" : "D",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4916532,
        "content_description" : "This document describes interfaces that can be used to control the clock and power states of devices",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715512000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0068/d/?lang=en",
        "modified" : 1642601154000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715512237078331,
        "uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Low Power Interface Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0068/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0068/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en",
      "Excerpt" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA Low Power Interface Specification This document is only available in a PDF version. Click Download to view. AMBA Low Power Interface Specification AMBA"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA Low Power Interface Specification ",
      "document_number" : "ihi0068",
      "document_version" : "d",
      "content_type" : "archDoc",
      "systopparent" : "4916532",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "Zer3u1vID37zabo8",
      "urihash" : "Zer3u1vID37zabo8",
      "sysuri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
      "keywords" : "AMBA, AMBA 5 CHI, AXI Interconnect, Interconnect",
      "systransactionid" : 861216,
      "copyright" : "Copyright ©2013, 2014, 2016, 2021 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1635379200000,
      "topparentid" : 4916532,
      "numberofpages" : 66,
      "sysconcepts" : "signals ; transitions ; handshaking ; controller ; availability ; parity protection ; interfacing ; faults ; PREQ ; PDENY ; quiescence request ; QREQn ; parity extended ; resynchronization ; integration requirements ; conditioning",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4916532,
      "parentitem" : "617a637183e60c5c768e223f",
      "concepts" : "signals ; transitions ; handshaking ; controller ; availability ; parity protection ; interfacing ; faults ; PREQ ; PDENY ; quiescence request ; QREQn ; parity extended ; resynchronization ; integration requirements ; conditioning",
      "documenttype" : "pdf",
      "isattachment" : "4916532",
      "sysindexeddate" : 1648715513000,
      "permanentid" : "25658f332c0fd2ca8a1169f51294e57a6a9edb94fa3f70186c30286f6d96",
      "syslanguage" : [ "English" ],
      "itemid" : "617a637283e60c5c768e2241",
      "transactionid" : 861216,
      "title" : "AMBA Low Power Interface Specification ",
      "subject" : "ARM Low-Power Interface Specification: ARM Q-Channel and P-Channel Interfaces. This documentation gives technical reference information for the production of compliant low-power interfaces. Available as PDF. ",
      "date" : 1648715513000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0068:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "SoC Designers", "Silicon Specialists" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648715513772455201,
      "sysisattachment" : "4916532",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4916532,
      "size" : 808490,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/617a637283e60c5c768e2241",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715507867,
      "syssubject" : "ARM Low-Power Interface Specification: ARM Q-Channel and P-Channel Interfaces. This documentation gives technical reference information for the production of compliant low-power interfaces. Available as PDF. ",
      "syssize" : 808490,
      "sysdate" : 1648715513000,
      "topparent" : "4916532",
      "author" : "Arm Limited",
      "label_version" : "D",
      "systopparentid" : 4916532,
      "content_description" : "This document describes interfaces that can be used to control the clock and power states of devices",
      "wordcount" : 1383,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715513000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/617a637283e60c5c768e2241",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715513772455201,
      "uri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA Low Power Interface Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/617a637283e60c5c768e2241",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0068/d/en/pdf/IHI0068D_amba_low_power_interface_spec.pdf",
    "Excerpt" : "Issue ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... English version of this document and any translation, the terms of the English ... ID102021",
    "FirstSentences" : "AMBA Low Power Interface Specification Copyright © 2013, 2014, 2016, 2021 Arm Limited or its affiliates. All rights reserved. ARM IHI 0068D (ID102021) ii AMBA Low Power Interface Specification"
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "excerpt" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "firstSentences" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "TGZvbiHsT4KZbzCr",
        "urihash" : "TGZvbiHsT4KZbzCr",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715495000,
        "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f0b",
        "transactionid" : 861216,
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715495000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715495757281112,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4657,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 4657,
        "sysdate" : 1648715495000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 310,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715495000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715495757281112,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "About the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "excerpt" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional.",
      "firstSentences" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the Cryptographic Extension ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "vdjeññZ0uwLpaOEL",
        "urihash" : "vdjeññZ0uwLpaOEL",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A76 core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A76 core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "cb008818f6ac38353062c1c6340320856ae47c6eb5c98f1f28681ec0f4b5",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f11",
        "transactionid" : 861216,
        "title" : "About the Cryptographic Extension ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498318571729,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 906,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 906,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498318571729,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "About the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "Excerpt" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional.",
      "FirstSentences" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For more ..."
    }, {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "excerpt" : "This is the value if the core implementation does not include the Cryptographic Extension. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_ ...",
      "firstSentences" : "2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "a8jlfEQMWf8sRhXj",
        "urihash" : "a8jlfEQMWf8sRhXj",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "cb7e1149d278e7183767b521a542ce5288cebf9fe30cc3b7dae368cd1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f17",
        "transactionid" : 861216,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498206084802,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 2788,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 2788,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498206084802,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "Excerpt" : "This is the value if the core implementation does not include the Cryptographic Extension. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_ ...",
      "FirstSentences" : "2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes.",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "ZF2W3M3n9CBCWsul",
        "urihash" : "ZF2W3M3n9CBCWsul",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AArch64 ; AA64ISAR0 ; ID ; core ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AArch64 ; AA64ISAR0 ; ID ; core ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "ae0141f6c7a32297b5dcc50c8fcf3cfef5494b27fa8cba02f45eebeca3e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f16",
        "transactionid" : 861216,
        "title" : "Register summary ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498207107327,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 584,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 584,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Register-descriptions/Register-summary?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498207107327,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes.",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "100801",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4868609",
      "sysurihash" : "iVGkphwGvMzVfgcG",
      "urihash" : "iVGkphwGvMzVfgcG",
      "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1595679965000,
      "topparentid" : 4868609,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598974885000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 4868609,
      "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
      "documenttype" : "html",
      "isattachment" : "4868609",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715498000,
      "permanentid" : "370c8aa40db29441303f0351e84388e87eff25078542fb70769940a10c4e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e6ba5ca7b6a3399377f10",
      "transactionid" : 861216,
      "title" : "Functional description ",
      "products" : [ "Cortex-A76" ],
      "date" : 1648715498000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100801:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715498348126106,
      "sysisattachment" : "4868609",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4868609,
      "size" : 206,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715492533,
      "syssize" : 206,
      "sysdate" : 1648715498000,
      "haslayout" : "1",
      "topparent" : "4868609",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4868609,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 17,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715498000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100801/0401/Functional-description?lang=en",
      "modified" : 1636452621000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715498348126106,
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "Excerpt" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "FirstSentences" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional description ..."
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example ...",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example MPMC system ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "65yswqEXREtojñG8",
        "urihash" : "65yswqEXREtojñG8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac4f",
        "transactionid" : 864209,
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181214899543,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826854,
        "syssize" : 2343,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181214899543,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "65yswqEXREtojñG8",
        "urihash" : "65yswqEXREtojñG8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac4f",
        "transactionid" : 864209,
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181214899543,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826854,
        "syssize" : 2343,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181214899543,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    }, {
      "title" : "About this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "excerpt" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "firstSentences" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "document_number" : "ddi0215",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5116381",
          "sysurihash" : "65yswqEXREtojñG8",
          "urihash" : "65yswqEXREtojñG8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257469000,
          "topparentid" : 5116381,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382389000,
          "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e463588295d1e18d3ac4f",
          "transactionid" : 864209,
          "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0215:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181214899543,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145826854,
          "syssize" : 2343,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "5116381",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5116381,
          "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
          "wordcount" : 182,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0215/e/?lang=en",
          "modified" : 1645014179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181214899543,
          "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About this manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "eA823VVB4W5fNF4t",
        "urihash" : "eA823VVB4W5fNF4t",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "technical reference ; PL172 ; PrimeCell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 5116381,
        "parentitem" : "5e8e463588295d1e18d3ac4f",
        "concepts" : "technical reference ; PL172 ; PrimeCell",
        "documenttype" : "html",
        "isattachment" : "5116381",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "10295eedac6970c4eb456a44f3f9085eea3b45cfa5e97062478e33c16d3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac52",
        "transactionid" : 864209,
        "title" : "About this manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181178119344,
        "sysisattachment" : "5116381",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5116381,
        "size" : 130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826810,
        "syssize" : 130,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/preface/about-this-manual?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181178119344,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
        "syscollection" : "default"
      },
      "Title" : "About this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "Excerpt" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "FirstSentences" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller"
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "excerpt" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, ... However, the offset of any particular register from the base address is fixed.",
      "firstSentences" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, and can be different for any particular system implementation. However, the offset of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "document_number" : "ddi0215",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5116381",
          "sysurihash" : "65yswqEXREtojñG8",
          "urihash" : "65yswqEXREtojñG8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257469000,
          "topparentid" : 5116381,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382389000,
          "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e463588295d1e18d3ac4f",
          "transactionid" : 864209,
          "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0215:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181214899543,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145826854,
          "syssize" : 2343,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "5116381",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5116381,
          "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
          "wordcount" : 182,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0215/e/?lang=en",
          "modified" : 1645014179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181214899543,
          "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "w9Spve94ñlNUmwTV",
        "urihash" : "w9Spve94ñlNUmwTV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "interface ports ; system implementation ; AHB decoder ; base address ; memory ; registers ; offset ; programmer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 5116381,
        "parentitem" : "5e8e463588295d1e18d3ac4f",
        "concepts" : "interface ports ; system implementation ; AHB decoder ; base address ; memory ; registers ; offset ; programmer",
        "documenttype" : "html",
        "isattachment" : "5116381",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "bec0c3260ed61099e69318f33f6fedb74ab32cd4f13a89a1a7d44646eb71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac8f",
        "transactionid" : 864209,
        "title" : "About the programmers model ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181138403762,
        "sysisattachment" : "5116381",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5116381,
        "size" : 780,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826810,
        "syssize" : 780,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181138403762,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "Excerpt" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, ... However, the offset of any particular register from the base address is fixed.",
      "FirstSentences" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, and can be different for any particular system implementation. However, the offset of ..."
    } ],
    "totalNumberOfChildResults" : 116,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0215",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5116381",
      "sysurihash" : "Bp0WYF4ty3F4oiyo",
      "urihash" : "Bp0WYF4ty3F4oiyo",
      "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257469000,
      "topparentid" : 5116381,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382389000,
      "sysconcepts" : "memory ; interface signals ; Arbitration Worst-case ; Busy transfer ; Locked accesses ; Low-power operation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 5116381,
      "parentitem" : "5e8e463588295d1e18d3ac4f",
      "concepts" : "memory ; interface signals ; Arbitration Worst-case ; Busy transfer ; Locked accesses ; Low-power operation",
      "documenttype" : "html",
      "isattachment" : "5116381",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146182000,
      "permanentid" : "0018e72eebd0dca8242bbfc485b2302a9f19e1318713ab5d0c5e0379d308",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e463588295d1e18d3ac6c",
      "transactionid" : 864209,
      "title" : "Functional Overview ",
      "products" : [ "DMA Controller" ],
      "date" : 1649146182000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0215:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146182564008950,
      "sysisattachment" : "5116381",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5116381,
      "size" : 402,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145826854,
      "syssize" : 402,
      "sysdate" : 1649146182000,
      "haslayout" : "1",
      "topparent" : "5116381",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5116381,
      "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146182000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0215/e/functional-overview?lang=en",
      "modified" : 1645014179000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146182564008950,
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example ...",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example MPMC system ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2019, 2020 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101883_0100_00_en Arm® CoreSight™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "MhYDZwwK0QJRJmGð",
        "urihash" : "MhYDZwwK0QJRJmGð",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
        "systransactionid" : 932251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1659519552000,
        "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71160a93e65927c7bb6",
        "transactionid" : 932251,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519552000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519552324777943,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4379,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519523980,
        "syssize" : 4379,
        "sysdate" : 1659519552000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519552000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1659519552324777943,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Error response",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "excerpt" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error ...",
      "firstSentences" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error response A ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Error response ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "HtYvh2fBFDL5V61U",
        "urihash" : "HtYvh2fBFDL5V61U",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "error response ; slave interface ; CoreSight SoC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "error response ; slave interface ; CoreSight SoC",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "415a426b6e0b87c411c81b3d2ab5383487da73ae4da9260a4608dd803748",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bd4",
        "transactionid" : 785876,
        "title" : "Error response ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940117734931,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 313,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940117734931,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
        "syscollection" : "default"
      },
      "Title" : "Error response",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "Excerpt" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error ...",
      "FirstSentences" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error response A ..."
    }, {
      "title" : "APB synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "excerpt" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a ... The APB asynchronous bridge provides the following features: Two synchronous clock ...",
      "firstSentences" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks. The APB asynchronous bridge provides the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB synchronous bridge ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "OxSDZl9lyeTxYfcf",
        "urihash" : "OxSDZl9lyeTxYfcf",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "clock domains ; bridge ; common ; deep ; external connections ; separate slave ; Two-part meta-component ; skew balanced ; frequency difference ; apbsyncbridge",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "clock domains ; bridge ; common ; deep ; external connections ; separate slave ; Two-part meta-component ; skew balanced ; frequency difference ; apbsyncbridge",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "dcc8d6973f48b4e0c076dc54b2a42a2194cedefceeec42530b33d2d056e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bd7",
        "transactionid" : 785876,
        "title" : "APB synchronous bridge ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940041643906,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 801,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 801,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940041643906,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "APB synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "Excerpt" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a ... The APB asynchronous bridge provides the following features: Two synchronous clock ...",
      "FirstSentences" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks. The APB asynchronous bridge provides the ..."
    }, {
      "title" : "TPIU pattern generator",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "excerpt" : "Ground bounce. ... This behavior is primarily intended for manual refinement of electrical ... Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.",
      "firstSentences" : "TPIU pattern generator A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences. Analysis ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TPIU pattern generator ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "hsQvLIAwL5VL3dxA",
        "urihash" : "hsQvLIAwL5VL3dxA",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "trace port ; pattern generator ; capture devices ; outputting ; timing ; TPIU ; sequences ; reliability ; cross talk ; voltage levels ; alternating ; synchronization ; supply stability ; selected bus ; ground lift ; faulty cables",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "trace port ; pattern generator ; capture devices ; outputting ; timing ; TPIU ; sequences ; reliability ; cross talk ; voltage levels ; alternating ; synchronization ; supply stability ; selected bus ; ground lift ; faulty cables",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "414b29ee78db13783644ee04a22f64b0b3f1982dc0417f88cda5a00ba3e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bf3",
        "transactionid" : 785876,
        "title" : "TPIU pattern generator ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940012125345,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 3843,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 3843,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940012125345,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
        "syscollection" : "default"
      },
      "Title" : "TPIU pattern generator",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "Excerpt" : "Ground bounce. ... This behavior is primarily intended for manual refinement of electrical ... Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.",
      "FirstSentences" : "TPIU pattern generator A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences. Analysis ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "document_number" : "101883",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3849123",
      "sysauthor" : "ARM",
      "sysurihash" : "LMPs6WYXyMJin98c",
      "urihash" : "LMPs6WYXyMJin98c",
      "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components, CoreSight SoC-600M",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1596801392000,
      "topparentid" : 3849123,
      "numberofpages" : 584,
      "sysconcepts" : "assignments ; registers ; Should-Be-Zero-or-Preserved ; identification registers ; architecture ; implementer ; functionality ; claim tag ; cross references ; continuation code ; indication ; reusable IP ; PIDR2 ; configurations ; interfaces ; integration",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 3849123,
      "parentitem" : "5f36a71160a93e65927c7bb6",
      "concepts" : "assignments ; registers ; Should-Be-Zero-or-Preserved ; identification registers ; architecture ; implementer ; functionality ; claim tag ; cross references ; continuation code ; indication ; reusable IP ; PIDR2 ; configurations ; interfaces ; integration",
      "documenttype" : "pdf",
      "isattachment" : "3849123",
      "sysindexeddate" : 1648715476000,
      "permanentid" : "921f4b2de962b25cd735c4b2093f9ff72fcb0cea5e1fb33bec8b8ff2a3aa",
      "syslanguage" : [ "English" ],
      "itemid" : "5f36a71560a93e65927c7dcb",
      "transactionid" : 861216,
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600M System Components.",
      "date" : 1648715475000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101883:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715475904294412,
      "sysisattachment" : "3849123",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3849123,
      "size" : 3082265,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715451951,
      "syssubject" : "This book describes the CoreSight SoC-600M System Components.",
      "syssize" : 3082265,
      "sysdate" : 1648715475000,
      "topparent" : "3849123",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3849123,
      "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
      "wordcount" : 3622,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715476000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715475904294412,
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2019, 2020 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101883_0100_00_en Arm® CoreSight™ ..."
  }, {
    "title" : "About the PTM",
    "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "excerpt" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program ... The PTM generates information that trace tools use to reconstruct the execution of ...",
    "firstSentences" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program Flow Trace (PFT) architecture. The PTM generates information that trace tools use to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight PTM-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "gO0ðoaMaBiVñ76Un",
        "urihash" : "gO0ðoaMaBiVñ76Un",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "systransactionid" : 864207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146101000,
        "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8151",
        "transactionid" : 864207,
        "title" : "CoreSight PTM-A9 Technical Reference Manual ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1649146101000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146101931708659,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1887,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145868984,
        "syssize" : 1887,
        "sysdate" : 1649146101000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146101000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146101931708659,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight PTM-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "PTM components",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "excerpt" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the ... The trace interface on the processor is described in the Cortex-A9 Technical ...",
      "firstSentences" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the behavior of the processor. The trace interface on the processor is described in the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight PTM-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
          "document_number" : "ddi0401",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499633",
          "sysurihash" : "gO0ðoaMaBiVñ76Un",
          "urihash" : "gO0ðoaMaBiVñ76Un",
          "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1312053745000,
          "topparentid" : 3499633,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377024000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146101000,
          "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3140fd977155116a8151",
          "transactionid" : 864207,
          "title" : "CoreSight PTM-A9 Technical Reference Manual ",
          "products" : [ "CoreSight PTM-A9" ],
          "date" : 1649146101000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0401:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146101931708659,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1887,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145868984,
          "syssize" : 1887,
          "sysdate" : 1649146101000,
          "haslayout" : "1",
          "topparent" : "3499633",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499633,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0401/c/?lang=en",
          "modified" : 1639125491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146101931708659,
          "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight PTM-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PTM components ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "qFmYEA2u23b8LñZG",
        "urihash" : "qFmYEA2u23b8LñZG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
        "systransactionid" : 864208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "trace ; interface ; resources ; ATB ; AMBA ; FIFO ; Bus Architecture ; cross-trigger matrix ; A9 Technical Reference Manual",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "attachmentparentid" : 3499633,
        "parentitem" : "5e8e3140fd977155116a8151",
        "concepts" : "trace ; interface ; resources ; ATB ; AMBA ; FIFO ; Bus Architecture ; cross-trigger matrix ; A9 Technical Reference Manual",
        "documenttype" : "html",
        "isattachment" : "3499633",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146129000,
        "permanentid" : "facf2bf249e5e3977a7e123d3218a1d110784078def77eab127923e4cc5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8160",
        "transactionid" : 864208,
        "title" : "PTM components ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1649146129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146129850036792,
        "sysisattachment" : "3499633",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499633,
        "size" : 1288,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145868984,
        "syssize" : 1288,
        "sysdate" : 1649146129000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146129850036792,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
        "syscollection" : "default"
      },
      "Title" : "PTM components",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "Excerpt" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the ... The trace interface on the processor is described in the Cortex-A9 Technical ...",
      "FirstSentences" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the behavior of the processor. The trace interface on the processor is described in the ..."
    }, {
      "title" : "CoreSight PTM-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "excerpt" : "All rights reserved. ... Contents ... CoreSight PTM-A9 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Appendix A ... Appendix B ... ARM DDI 0401C ... ID073011 ... Preface ... 1.5",
      "firstSentences" : "CoreSight PTM-A9 Revision: r1p0 Technical Reference Manual Copyright © 2008-2011, ARM. All rights reserved. ARM DDI 0401C (ID073011) ARM DDI 0401C ID073011 CoreSight PTM-A9 Technical Reference Manual",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight PTM-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
          "document_number" : "ddi0401",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499633",
          "sysurihash" : "gO0ðoaMaBiVñ76Un",
          "urihash" : "gO0ðoaMaBiVñ76Un",
          "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1312053745000,
          "topparentid" : 3499633,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377024000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146101000,
          "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3140fd977155116a8151",
          "transactionid" : 864207,
          "title" : "CoreSight PTM-A9 Technical Reference Manual ",
          "products" : [ "CoreSight PTM-A9" ],
          "date" : 1649146101000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0401:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146101931708659,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1887,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145868984,
          "syssize" : 1887,
          "sysdate" : 1649146101000,
          "haslayout" : "1",
          "topparent" : "3499633",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499633,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0401/c/?lang=en",
          "modified" : 1639125491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146101931708659,
          "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight PTM-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "V7u6ikrPyHdBrAsZ",
        "urihash" : "V7u6ikrPyHdBrAsZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
        "keywords" : "Cortex-A9, CoreSight, CoreSight for Cortex-A",
        "systransactionid" : 864207,
        "copyright" : "Copyright ©€2008-2011,  ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "numberofpages" : 62,
        "sysconcepts" : "tracing ; registers ; usage constraints ; assignments ; timestamping ; signals ; waypoints ; programming ; shows ; ARM ; documentation ; interface ; CoreSight ; program execution ; capturing ; resources",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "attachmentparentid" : 3499633,
        "parentitem" : "5e8e3140fd977155116a8151",
        "concepts" : "tracing ; registers ; usage constraints ; assignments ; timestamping ; signals ; waypoints ; programming ; shows ; ARM ; documentation ; interface ; CoreSight ; program execution ; capturing ; resources",
        "documenttype" : "pdf",
        "isattachment" : "3499633",
        "sysindexeddate" : 1649146110000,
        "permanentid" : "2ebc61fb9bfe8fb07aee93f4e52fa2e1ebc57eb595fa8f0342d45b94dcfd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a81a9",
        "transactionid" : 864207,
        "title" : "CoreSight PTM-A9 Technical Reference Manual ",
        "subject" : "ARM CoreSight PTM-A9 Technical Reference Manual. This book describes the external functionality of the PTM.It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the PTM.",
        "date" : 1649146110000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146110587450705,
        "sysisattachment" : "3499633",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499633,
        "size" : 624051,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145870333,
        "syssubject" : "ARM CoreSight PTM-A9 Technical Reference Manual. This book describes the external functionality of the PTM.It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the PTM.",
        "syssize" : 624051,
        "sysdate" : 1649146110000,
        "topparent" : "3499633",
        "author" : "ARM Limited",
        "label_version" : "r1p0",
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 1470,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146110000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146110587450705,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "CoreSight PTM-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "Excerpt" : "All rights reserved. ... Contents ... CoreSight PTM-A9 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Appendix A ... Appendix B ... ARM DDI 0401C ... ID073011 ... Preface ... 1.5",
      "FirstSentences" : "CoreSight PTM-A9 Revision: r1p0 Technical Reference Manual Copyright © 2008-2011, ARM. All rights reserved. ARM DDI 0401C (ID073011) ARM DDI 0401C ID073011 CoreSight PTM-A9 Technical Reference Manual"
    }, {
      "title" : "CoreSight PTM-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "gO0ðoaMaBiVñ76Un",
        "urihash" : "gO0ðoaMaBiVñ76Un",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "systransactionid" : 864207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146101000,
        "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8151",
        "transactionid" : 864207,
        "title" : "CoreSight PTM-A9 Technical Reference Manual ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1649146101000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146101931708659,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1887,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145868984,
        "syssize" : 1887,
        "sysdate" : 1649146101000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146101000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146101931708659,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight PTM-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 67,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the PTM ",
      "document_number" : "ddi0401",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499633",
      "sysurihash" : "AjA2AlgLWWRRncbW",
      "urihash" : "AjA2AlgLWWRRncbW",
      "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
      "systransactionid" : 864208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1312053745000,
      "topparentid" : 3499633,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377024000,
      "sysconcepts" : "trace tools ; program flow ; waypoints ; architecture ; real-time ; instructions ; CoreSight ; exceptions ; cycle count ; Halting Debug-mode ; changes entry ; processor security ; ETM protocol",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
      "attachmentparentid" : 3499633,
      "parentitem" : "5e8e3140fd977155116a8151",
      "concepts" : "trace tools ; program flow ; waypoints ; architecture ; real-time ; instructions ; CoreSight ; exceptions ; cycle count ; Halting Debug-mode ; changes entry ; processor security ; ETM protocol",
      "documenttype" : "html",
      "isattachment" : "3499633",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146137000,
      "permanentid" : "6dad2355798bfd7020ed95d71bebe11979354aace01ab2fe41c5049296f2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3140fd977155116a815f",
      "transactionid" : 864208,
      "title" : "About the PTM ",
      "products" : [ "CoreSight PTM-A9" ],
      "date" : 1649146137000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0401:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146137334350794,
      "sysisattachment" : "3499633",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499633,
      "size" : 1587,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145868984,
      "syssize" : 1587,
      "sysdate" : 1649146137000,
      "haslayout" : "1",
      "topparent" : "3499633",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3499633,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
      "wordcount" : 120,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146137000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0401/c/introduction/about-the-ptm?lang=en",
      "modified" : 1639125491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146137334350794,
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
      "syscollection" : "default"
    },
    "Title" : "About the PTM",
    "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "Excerpt" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program ... The PTM generates information that trace tools use to reconstruct the execution of ...",
    "FirstSentences" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program Flow Trace (PFT) architecture. The PTM generates information that trace tools use to ..."
  }, {
    "title" : "About the functions",
    "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "clickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "excerpt" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters ...",
    "firstSentences" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters without ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "LNGMaYVYtdHaqJbQ",
        "urihash" : "LNGMaYVYtdHaqJbQ",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
        "systransactionid" : 864294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150436000,
        "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf333",
        "transactionid" : 864294,
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1649150436000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150436435600480,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4602,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150348827,
        "syssize" : 4602,
        "sysdate" : 1649150436000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150436000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150436435600480,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Error responses",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "excerpt" : "Note An error is signaled either precisely or imprecisely, but never both. ... CR Slave interface receiving the CR response. ... Error responses CoreLink CCI-500",
      "firstSentences" : "Error responses The CCI-500 uses a combination of precise and imprecise error responses. Precise errors are signaled on the response to the request that caused the error. Except for DVM or Evict ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Error responses ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "PXfxKbqdV3ñJujmn",
        "urihash" : "PXfxKbqdV3ñJujmn",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "error responses ; CCI ; accesses ; requests ; Slave interface ; master ; transaction ; security violation ; Register summary ; originating device ; platform documentation ; back-invalidation ; WriteLineUnique",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "error responses ; CCI ; accesses ; requests ; Slave interface ; master ; transaction ; security violation ; Register summary ; originating device ; platform documentation ; back-invalidation ; WriteLineUnique",
        "documenttype" : "html",
        "isattachment" : "3435488",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "063c9e4b6cf5a93ecc5595424a650648ecb6b9566d4ec65e507d37bf217d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf355",
        "transactionid" : 864299,
        "title" : "Error responses ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681416723388,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 1958,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150348827,
        "syssize" : 1958,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/functional-description/operation/error-responses?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681416723388,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
        "syscollection" : "default"
      },
      "Title" : "Error responses",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "Excerpt" : "Note An error is signaled either precisely or imprecisely, but never both. ... CR Slave interface receiving the CR response. ... Error responses CoreLink CCI-500",
      "FirstSentences" : "Error responses The CCI-500 uses a combination of precise and imprecise error responses. Precise errors are signaled on the response to the request that caused the error. Except for DVM or Evict ..."
    }, {
      "title" : "Clocking and reset",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "excerpt" : "The CCI-500 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-500",
      "firstSentences" : "Clocking and reset The CCI-500 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-500 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocking and reset ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "QhiBrWZaN1AoF0cB",
        "urihash" : "QhiBrWZaN1AoF0cB",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "documenttype" : "html",
        "isattachment" : "3435488",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "b5f9d697e572fbe6716b80bb9fbbb8f0027352db0befcb48f37720d103dd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf34d",
        "transactionid" : 864299,
        "title" : "Clocking and reset ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680920319592,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 2052,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150348827,
        "syssize" : 2052,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/functional-description/clocking-and-reset?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680920319592,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
        "syscollection" : "default"
      },
      "Title" : "Clocking and reset",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "Excerpt" : "The CCI-500 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-500",
      "FirstSentences" : "Clocking and reset The CCI-500 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-500 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ..."
    }, {
      "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
      "firstSentences" : "Arm® CoreLink™ CCI-500 Cache Coherent Interconnect Revision: r1p0 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100023_0100_01_en Arm® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysauthor" : "ARM",
        "sysurihash" : "Dgptzj41o3mUUvOm",
        "urihash" : "Dgptzj41o3mUUvOm",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
        "keywords" : "Interconnect, AXI Interconnect, CCI-500, CoreLink 500, ACE",
        "systransactionid" : 864297,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "numberofpages" : 101,
        "sysconcepts" : "transactions ; CCI ; slave interfaces ; registers ; masters ; usage constraints ; assignments ; signals ; interfaces ; input signals ; configurations ; power states ; documentation ; arm ; functionality ; coherency",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "transactions ; CCI ; slave interfaces ; registers ; masters ; usage constraints ; assignments ; signals ; interfaces ; input signals ; configurations ; power states ; documentation ; arm ; functionality ; coherency",
        "documenttype" : "pdf",
        "isattachment" : "3435488",
        "sysindexeddate" : 1649150600000,
        "permanentid" : "1c6b1f9f531d4d40facd9010c463a3d68457adeb7ea71761dc3b9cc3edcb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf3a4",
        "transactionid" : 864297,
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "subject" : "This book is for the Arm® CoreLink CCI-500 Cache Coherent Interconnect.",
        "date" : 1649150600000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150600444362625,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 811551,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150350653,
        "syssubject" : "This book is for the Arm® CoreLink CCI-500 Cache Coherent Interconnect.",
        "syssize" : 811551,
        "sysdate" : 1649150600000,
        "topparent" : "3435488",
        "author" : "ARM",
        "label_version" : "r1p0",
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 2222,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150600000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150600444362625,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "Excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
      "FirstSentences" : "Arm® CoreLink™ CCI-500 Cache Coherent Interconnect Revision: r1p0 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100023_0100_01_en Arm® ..."
    } ],
    "totalNumberOfChildResults" : 88,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the functions ",
      "document_number" : "100023",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3435488",
      "sysurihash" : "l1Mugd8a59liTðIf",
      "urihash" : "l1Mugd8a59liTðIf",
      "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1528715061000,
      "topparentid" : 3435488,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585146764000,
      "sysconcepts" : "ACE interfaces ; CCI ; performance monitoring ; cache maintenance ; hardware coherency ; registers ; functionality ; protected states ; QoS regulation ; transaction management ; low bandwidth ; Controlling clock ; Task Scheduling ; processing models ; fundamental requirement ; processor clusters",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
      "attachmentparentid" : 3435488,
      "parentitem" : "5e7b6b8c7158f500bd5bf333",
      "concepts" : "ACE interfaces ; CCI ; performance monitoring ; cache maintenance ; hardware coherency ; registers ; functionality ; protected states ; QoS regulation ; transaction management ; low bandwidth ; Controlling clock ; Task Scheduling ; processing models ; fundamental requirement ; processor clusters",
      "documenttype" : "html",
      "isattachment" : "3435488",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150682000,
      "permanentid" : "a7857355238710537463689ebe26a4668d36ec9652c4ee637035a2382dd1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6b8c7158f500bd5bf344",
      "transactionid" : 864299,
      "title" : "About the functions ",
      "products" : [ "CoreLink CCI-500" ],
      "date" : 1649150682000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100023:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150682580222935,
      "sysisattachment" : "3435488",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435488,
      "size" : 1822,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150348827,
      "syssize" : 1822,
      "sysdate" : 1649150682000,
      "haslayout" : "1",
      "topparent" : "3435488",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435488,
      "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
      "wordcount" : 151,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150682000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100023/0100/functional-description/about-the-functions?lang=en",
      "modified" : 1635957227000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150682580222935,
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
      "syscollection" : "default"
    },
    "Title" : "About the functions",
    "Uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "ClickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "Excerpt" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters ...",
    "FirstSentences" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters without ..."
  }, {
    "title" : "Trusted Base System Architecture for Armv8-A",
    "uri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "excerpt" : "3.1.1 ... Side-channel attack defenses ... Cryptography Support System memory management ... DEN 0021F ... 1.0 Beta (issue 0) Copyright © 2017 - 2020 Arm Limited or its affiliates. ... 11",
    "firstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0021F Beta 0 Non-Confidential 08/06/20 TRUSTED BASE SYSTEM ARCHITECTURE FOR Armv8-A © Copyright Arm Limited ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Trusted Base System Architecture for Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "printableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "clickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trusted Base System Architecture for Armv8-A ",
        "document_number" : "den0021",
        "document_version" : "f",
        "content_type" : "archDoc",
        "systopparent" : "5037227",
        "sysurihash" : "25ndgt0l2NrXhhPo",
        "urihash" : "25ndgt0l2NrXhhPo",
        "sysuri" : "https://developer.arm.com/documentation/den0021/f/en",
        "systransactionid" : 863778,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595583140000,
        "topparentid" : 5037227,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606814723000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085581000,
        "permanentid" : "a8a4534e9d36c69e9188a36c71630457262caf1beed807813cd651ad114b",
        "syslanguage" : [ "English" ],
        "itemid" : "5fc60c03c741ae43d8c27c22",
        "transactionid" : 863778,
        "title" : "Trusted Base System Architecture for Armv8-A ",
        "products" : [ "Armv8-A" ],
        "date" : 1649085580000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0021:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1649085580146185345,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085577697,
        "syssize" : 171,
        "sysdate" : 1649085580000,
        "haslayout" : "1",
        "topparent" : "5037227",
        "label_version" : "F",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037227,
        "content_description" : "This manual is part of the Arm Platform Security Architecture (PSA) family of specifications. It sets out general requirements for hardware and firmware when designing systems based on Armv8-A processors.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085581000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0021/f/?lang=en",
        "modified" : 1645019549000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085580146185345,
        "uri" : "https://developer.arm.com/documentation/den0021/f/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Base System Architecture for Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "Excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A"
    },
    "childResults" : [ {
      "title" : "Trusted Base System Architecture for Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "printableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "clickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trusted Base System Architecture for Armv8-A ",
        "document_number" : "den0021",
        "document_version" : "f",
        "content_type" : "archDoc",
        "systopparent" : "5037227",
        "sysurihash" : "25ndgt0l2NrXhhPo",
        "urihash" : "25ndgt0l2NrXhhPo",
        "sysuri" : "https://developer.arm.com/documentation/den0021/f/en",
        "systransactionid" : 863778,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595583140000,
        "topparentid" : 5037227,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606814723000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085581000,
        "permanentid" : "a8a4534e9d36c69e9188a36c71630457262caf1beed807813cd651ad114b",
        "syslanguage" : [ "English" ],
        "itemid" : "5fc60c03c741ae43d8c27c22",
        "transactionid" : 863778,
        "title" : "Trusted Base System Architecture for Armv8-A ",
        "products" : [ "Armv8-A" ],
        "date" : 1649085580000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0021:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1649085580146185345,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085577697,
        "syssize" : 171,
        "sysdate" : 1649085580000,
        "haslayout" : "1",
        "topparent" : "5037227",
        "label_version" : "F",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037227,
        "content_description" : "This manual is part of the Arm Platform Security Architecture (PSA) family of specifications. It sets out general requirements for hardware and firmware when designing systems based on Armv8-A processors.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085581000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0021/f/?lang=en",
        "modified" : 1645019549000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085580146185345,
        "uri" : "https://developer.arm.com/documentation/den0021/f/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Base System Architecture for Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "Excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Trusted Base System Architecture for Armv8-A ",
      "document_number" : "den0021",
      "document_version" : "f",
      "content_type" : "archDoc",
      "systopparent" : "5037227",
      "sysauthor" : "Andrew Jones",
      "sysurihash" : "buINBBKrñ8CRv9ñN",
      "urihash" : "buINBBKrñ8CRv9ñN",
      "sysuri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
      "systransactionid" : 863778,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595583140000,
      "topparentid" : 5037227,
      "numberofpages" : 71,
      "sysconcepts" : "processor cores ; authentication ; Non-trusted ; security ; configuration ; functionality ; programming ; TBSA ; mechanisms ; platforms ; implementations ; controlling ; interfaces ; fuses ; Trusted services ; applications",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5037227,
      "parentitem" : "5fc60c03c741ae43d8c27c22",
      "concepts" : "processor cores ; authentication ; Non-trusted ; security ; configuration ; functionality ; programming ; TBSA ; mechanisms ; platforms ; implementations ; controlling ; interfaces ; fuses ; Trusted services ; applications",
      "documenttype" : "pdf",
      "isattachment" : "5037227",
      "sysindexeddate" : 1649085582000,
      "permanentid" : "a4c3e39fa12668e4715ac7a3db05666a5a7920a43c6e1b702f02b183f5d2",
      "syslanguage" : [ "English" ],
      "itemid" : "5fc60c04c741ae43d8c27c26",
      "transactionid" : 863778,
      "title" : "Trusted Base System Architecture for Armv8-A ",
      "date" : 1649085582000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0021:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1649085582421958744,
      "sysisattachment" : "5037227",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5037227,
      "size" : 1049443,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085578836,
      "syssize" : 1049443,
      "sysdate" : 1649085582000,
      "topparent" : "5037227",
      "author" : "Andrew Jones",
      "label_version" : "F",
      "systopparentid" : 5037227,
      "content_description" : "This manual is part of the Arm Platform Security Architecture (PSA) family of specifications. It sets out general requirements for hardware and firmware when designing systems based on Armv8-A processors.",
      "wordcount" : 2790,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085582000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085582421958744,
      "uri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Trusted Base System Architecture for Armv8-A",
    "Uri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "Excerpt" : "3.1.1 ... Side-channel attack defenses ... Cryptography Support System memory management ... DEN 0021F ... 1.0 Beta (issue 0) Copyright © 2017 - 2020 Arm Limited or its affiliates. ... 11",
    "FirstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0021F Beta 0 Non-Confidential 08/06/20 TRUSTED BASE SYSTEM ARCHITECTURE FOR Armv8-A © Copyright Arm Limited ..."
  }, {
    "title" : "ARM9TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug signals",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "firstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug signals ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "BeDsIWvnjGA6Hhtv",
        "urihash" : "BeDsIWvnjGA6Hhtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "6f19b789721c080a001242382b9e97c1bd038e37c84b78a9c4ed7bc50e87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6560",
        "transactionid" : 861215,
        "title" : "Debug signals ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431162515205,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 3129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417401,
        "syssize" : 3129,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 166,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431162515205,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "syscollection" : "default"
      },
      "Title" : "Debug signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "Excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "FirstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ..."
    }, {
      "title" : "ARM9TDMI AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ARM9TDMI AC Characteristics Arm9",
      "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI AC Characteristics ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "6m71WOZZNAU81YIJ",
        "urihash" : "6m71WOZZNAU81YIJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "2945061de207a86c464919befbd6709c6abb5f53f4cf59b81ac15e1b3edd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6558",
        "transactionid" : 861215,
        "title" : "ARM9TDMI AC Characteristics ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431132830945,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417433,
        "syssize" : 204,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431132830945,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ARM9TDMI AC Characteristics Arm9",
      "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "firstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "L8Lñgr9nD78mk6AB",
        "urihash" : "L8Lñgr9nD78mk6AB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "942d8578b8ab7bea1cf81b66539695b2c41f030776ec5eaca1a0501ec46a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a651d",
        "transactionid" : 861215,
        "title" : "About debug ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431078623204,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 1692,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417391,
        "syssize" : 1692,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/debug-support/about-debug?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431078623204,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "Excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "FirstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ..."
    } ],
    "totalNumberOfChildResults" : 98,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM9TDMI Technical Reference Manual ",
      "document_number" : "ddi0145",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494277",
      "sysurihash" : "THGGUyevuO76aSN8",
      "urihash" : "THGGUyevuO76aSN8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176306888000,
      "topparentid" : 3494277,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374782000,
      "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715431000,
      "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e287efd977155116a64f5",
      "transactionid" : 861215,
      "title" : "ARM9TDMI Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648715431000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0145:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715431253038249,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1642,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715417433,
      "syssize" : 1642,
      "sysdate" : 1648715431000,
      "haslayout" : "1",
      "topparent" : "3494277",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494277,
      "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
      "wordcount" : 133,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715431000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0145/b/?lang=en",
      "modified" : 1638973986000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715431253038249,
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
  }, {
    "title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "firstSentences" : "Arm® Cortex®-A76 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en Arm® Cortex®-A76 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yñk9jh3scqwsB",
        "urihash" : "6Y3yñk9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yñk9jh3scqwsB",
        "urihash" : "6Y3yñk9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "document_number" : "100798",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3874104",
      "sysauthor" : "ARM",
      "sysurihash" : "bcegoðnbZNKYTbIQ",
      "urihash" : "bcegoðnbZNKYTbIQ",
      "sysuri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A76",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599479651000,
      "topparentid" : 3874104,
      "numberofpages" : 620,
      "sysconcepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 3874104,
      "parentitem" : "5f562083235b3560a01e03ba",
      "concepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "documenttype" : "pdf",
      "isattachment" : "3874104",
      "sysindexeddate" : 1648715430000,
      "permanentid" : "42540a37c5bf5bff3fba0dfa50378f07ae2a4b0edb86e49c896a87d8299f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f562083235b3560a01e03bc",
      "transactionid" : 861215,
      "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648715429000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100798:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715429760471574,
      "sysisattachment" : "3874104",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3874104,
      "size" : 2527677,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715424315,
      "syssubject" : "This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2527677,
      "sysdate" : 1648715429000,
      "topparent" : "3874104",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3874104,
      "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5121,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715430000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715429760471574,
      "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "Excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "FirstSentences" : "Arm® Cortex®-A76 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en Arm® Cortex®-A76 Core Technical ..."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "firstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "firstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "5xKRamH9ñVGQNxgF",
        "urihash" : "5xKRamH9ñVGQNxgF",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "61649ee3916eda3ac76ba239f3042a11a23e0e5196a26773f2f62abbf09c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adb",
        "transactionid" : 864299,
        "title" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680884277169,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2500,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2500,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680884277169,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "FirstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ..."
    }, {
      "title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "firstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "HðvnwP5yHp1omLcI",
        "urihash" : "HðvnwP5yHp1omLcI",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "7bfef71fb82978396dc3f2c7381bc5ab17683659b102d867e4a9a3558e48",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adc",
        "transactionid" : 864299,
        "title" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680806309996,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2116,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2116,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680806309996,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "Excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "FirstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "100237",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439483",
      "sysurihash" : "sFfcKjKMU47ñGyXR",
      "urihash" : "sFfcKjKMU47ñGyXR",
      "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1549006552000,
      "topparentid" : 3439483,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585300535000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439483,
      "parentitem" : "5e7dc43799dba00e4b734acf",
      "documenttype" : "html",
      "isattachment" : "3439483",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150681000,
      "permanentid" : "bcb46f9b00cc0bc017c22daa7edc3b71883c5830e03971b3ee2573c05ecb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dc43799dba00e4b734ad4",
      "transactionid" : 864299,
      "title" : "Functional Description ",
      "products" : [ "Cortex-A35" ],
      "date" : 1649150681000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100237:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150681144457571,
      "sysisattachment" : "3439483",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439483,
      "size" : 201,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150330809,
      "syssize" : 201,
      "sysdate" : 1649150681000,
      "haslayout" : "1",
      "topparent" : "3439483",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439483,
      "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150681000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100237/0100/functional-description?lang=en",
      "modified" : 1636099413000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150681144457571,
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "Excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "FirstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ..."
  }, {
    "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
    "firstSentences" : "Cortex-A9 MBIST Controller Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0414I (ID091612) ARM DDI 0414I ID091612 Cortex-A9 MBIST Controller",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "m1AUqtkVZum4Chcp",
        "urihash" : "m1AUqtkVZum4Chcp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150651000,
        "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360de",
        "transactionid" : 864298,
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150651000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150651584979023,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450358,
        "syssize" : 2201,
        "sysdate" : 1649150651000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150651000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150651584979023,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "m1AUqtkVZum4Chcp",
        "urihash" : "m1AUqtkVZum4Chcp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150651000,
        "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360de",
        "transactionid" : 864298,
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150651000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150651584979023,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450358,
        "syssize" : 2201,
        "sysdate" : 1649150651000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150651000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150651584979023,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller ... It includes timing sequences for loading instructions, starting the MBIST engine, ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller example design, and a description of its functional operation. It includes timing sequences ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0414",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480003",
          "sysurihash" : "m1AUqtkVZum4Chcp",
          "urihash" : "m1AUqtkVZum4Chcp",
          "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "systransactionid" : 864298,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822815000,
          "topparentid" : 3480003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371781000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150651000,
          "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc588295d1e18d360de",
          "transactionid" : 864298,
          "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649150651000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0414:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150651584979023,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150450358,
          "syssize" : 2201,
          "sysdate" : 1649150651000,
          "haslayout" : "1",
          "topparent" : "3480003",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480003,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150651000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0414/i/?lang=en",
          "modified" : 1639128621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150651584979023,
          "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "DjpOa72g2ua0zH4H",
        "urihash" : "DjpOa72g2ua0zH4H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; design",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3480003,
        "parentitem" : "5e8e1cc588295d1e18d360de",
        "concepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; design",
        "documenttype" : "html",
        "isattachment" : "3480003",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150641000,
        "permanentid" : "46ad5cb5c9af964385f48a2a1fc5f818eb5b6c82181134c5bf0d59308342",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360f0",
        "transactionid" : 864298,
        "title" : "Functional Description ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150641000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150641202887815,
        "sysisattachment" : "3480003",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480003,
        "size" : 406,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450342,
        "syssize" : 406,
        "sysdate" : 1649150641000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/functional-description?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150641202887815,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller ... It includes timing sequences for loading instructions, starting the MBIST engine, ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller example design, and a description of its functional operation. It includes timing sequences ..."
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "excerpt" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "firstSentences" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0414",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480003",
          "sysurihash" : "m1AUqtkVZum4Chcp",
          "urihash" : "m1AUqtkVZum4Chcp",
          "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "systransactionid" : 864298,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822815000,
          "topparentid" : 3480003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371781000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150651000,
          "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc588295d1e18d360de",
          "transactionid" : 864298,
          "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649150651000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0414:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150651584979023,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150450358,
          "syssize" : 2201,
          "sysdate" : 1649150651000,
          "haslayout" : "1",
          "topparent" : "3480003",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480003,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150651000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0414/i/?lang=en",
          "modified" : 1639128621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150651584979023,
          "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "CjkOi5GPpRUYuCcB",
        "urihash" : "CjkOi5GPpRUYuCcB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "feedback ; documentation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3480003,
        "parentitem" : "5e8e1cc588295d1e18d360de",
        "concepts" : "feedback ; documentation",
        "documenttype" : "html",
        "isattachment" : "3480003",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150641000,
        "permanentid" : "8033528dd59e71383a6864863fa2ba12273cdd7822c2ed09b1f2840dee5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360e8",
        "transactionid" : 864298,
        "title" : "Feedback ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150640990000008,
        "sysisattachment" : "3480003",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480003,
        "size" : 88,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450311,
        "syssize" : 88,
        "sysdate" : 1649150640000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/preface/feedback?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150640990000008,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "Excerpt" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "FirstSentences" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9"
    } ],
    "totalNumberOfChildResults" : 40,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
      "document_number" : "ddi0414",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3480003",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "vOw1BSCBN0pKtocf",
      "urihash" : "vOw1BSCBN0pKtocf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
      "keywords" : "Cortex-A9, Cortex-A",
      "systransactionid" : 864299,
      "copyright" : "Copyright ©€2008-2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1347822815000,
      "topparentid" : 3480003,
      "numberofpages" : 54,
      "sysconcepts" : "MBIST controller ; configurations ; A9 processor ; RAM arrays ; select inputs ; Cortex ; multiplexors ; signals ; arrays ; shows ; diagram conventions ; documentation ; operating frequency ; test algorithms ; traditional method ; sequences of reads",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3480003,
      "parentitem" : "5e8e1cc588295d1e18d360de",
      "concepts" : "MBIST controller ; configurations ; A9 processor ; RAM arrays ; select inputs ; Cortex ; multiplexors ; signals ; arrays ; shows ; diagram conventions ; documentation ; operating frequency ; test algorithms ; traditional method ; sequences of reads",
      "documenttype" : "pdf",
      "isattachment" : "3480003",
      "sysindexeddate" : 1649150679000,
      "permanentid" : "3e58fb0ccf74db79edff79c57ef3e469634e32bdea9ea0f3a6c643d90d0e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1cc688295d1e18d3612b",
      "transactionid" : 864299,
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
      "subject" : "MBIST tests embedded memories in ARM-based products. MBIST performs sequences of reads and writes to memory according to a test algorithm. This book is for engineers who want to use the MBIST controller to test the RAM blocks in Cortex-A9 processors. Some knowledge of the AXI protocol is required.",
      "date" : 1649150679000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0414:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150679609878120,
      "sysisattachment" : "3480003",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3480003,
      "size" : 631614,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150452551,
      "syssubject" : "MBIST tests embedded memories in ARM-based products. MBIST performs sequences of reads and writes to memory according to a test algorithm. This book is for engineers who want to use the MBIST controller to test the RAM blocks in Cortex-A9 processors. Some knowledge of the AXI protocol is required.",
      "syssize" : 631614,
      "sysdate" : 1649150679000,
      "topparent" : "3480003",
      "author" : "ARM Limited",
      "label_version" : "r4p1",
      "systopparentid" : 3480003,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
      "wordcount" : 1263,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150679000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150679609878120,
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "Excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
    "FirstSentences" : "Cortex-A9 MBIST Controller Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0414I (ID091612) ARM DDI 0414I ID091612 Cortex-A9 MBIST Controller"
  }, {
    "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ...",
    "firstSentences" : "ARM® CoreLink™ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARM® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RñS0Uq00z2zvFpOa",
        "urihash" : "RñS0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Debug and Trace Bus",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "firstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RñS0Uq00z2zvFpOa",
          "urihash" : "RñS0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug and Trace Bus ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "5HVifOCFpHOhy2RZ",
        "urihash" : "5HVifOCFpHOhy2RZ",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b611fc8ccce60c136f1ef7daf18bee863f6d2830f2777bcab44de2de326",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404243",
        "transactionid" : 861214,
        "title" : "Debug and Trace Bus ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400607202132,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 3456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 3456,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 195,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/debug-and-trace-bus?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400607202132,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "syscollection" : "default"
      },
      "Title" : "Debug and Trace Bus",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "Excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "FirstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "firstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RñS0Uq00z2zvFpOa",
          "urihash" : "RñS0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "mVSGORHðb2xTkzfN",
        "urihash" : "mVSGORHðb2xTkzfN",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "trace ; at-speed self-hosted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "trace ; at-speed self-hosted",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "cfc4ebe026161a2f83f20eeeae42f0e49cf86858411298bdfa3b1bdd8178",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404241",
        "transactionid" : 861214,
        "title" : "About debug ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400022839274,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 250,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/about-debug?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400022839274,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "Excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "FirstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ..."
    }, {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RñS0Uq00z2zvFpOa",
        "urihash" : "RñS0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    } ],
    "totalNumberOfChildResults" : 105,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "document_number" : "100052",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3436005",
      "sysauthor" : "ARM",
      "sysurihash" : "0B0xZw7aBðlOw2S4",
      "urihash" : "0B0xZw7aBðlOw2S4",
      "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "keywords" : "Interconnect, AXI Interconnect, ACE, AMBA 5 CHI",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1504021151000,
      "topparentid" : 3436005,
      "numberofpages" : 295,
      "sysconcepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
      "attachmentparentid" : 3436005,
      "parentitem" : "5e7b6e5916d2907d59404109",
      "concepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "documenttype" : "pdf",
      "isattachment" : "3436005",
      "sysindexeddate" : 1648715402000,
      "permanentid" : "cebd889c472f50b7f5381855ad0de186c5cc2985e28129d93c2cf6eeeb02",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6e5b16d2907d59404282",
      "transactionid" : 861214,
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink CCN-502 Cache Coherent Network.",
      "date" : 1648715402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100052:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715402117982882,
      "sysisattachment" : "3436005",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3436005,
      "size" : 1885885,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715393818,
      "syssubject" : "This book is for the ARM® CoreLink CCN-502 Cache Coherent Network.",
      "syssize" : 1885885,
      "sysdate" : 1648715402000,
      "topparent" : "3436005",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 3436005,
      "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
      "wordcount" : 3447,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715402000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715402117982882,
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ...",
    "FirstSentences" : "ARM® CoreLink™ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARM® ..."
  }, {
    "title" : "ARM7TDMI-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "firstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright © ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright © ARM Limited 1998-2000. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7TDMI-S Technical Reference Manual ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OUL37XcgglpuZAJH",
        "urihash" : "OUL37XcgglpuZAJH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715398000,
        "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf7fd977155116a457f",
        "transactionid" : 861214,
        "title" : "ARM7TDMI-S Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398491308955,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1808,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 1808,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715398000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398491308955,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "The ARM7TDMI-S",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "firstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The ARM7TDMI-S ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "8Nn9gxULKfðvY4el",
        "urihash" : "8Nn9gxULKfðvY4el",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b0f6cf74f1b0f18024222cb805099d23b9346f3806fc6e0176aacc1de3f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45d8",
        "transactionid" : 861214,
        "title" : "The ARM7TDMI-S ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400130151533,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 643,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400130151533,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "syscollection" : "default"
      },
      "Title" : "The ARM7TDMI-S",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "Excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "FirstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ..."
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "firstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "ws4MkBe5n07YTKqy",
        "urihash" : "ws4MkBe5n07YTKqy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "7e8aecd7f9209e1fc66467d5089f22508ba58b9f091e7d93e7682760fe4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a460b",
        "transactionid" : 861214,
        "title" : "Timing diagrams ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400082610878,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 873,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 873,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400082610878,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "Excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "FirstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ..."
    }, {
      "title" : "Connecting multiple coprocessors",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "firstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Connecting multiple coprocessors ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OMDbyn07BrewrUFS",
        "urihash" : "OMDbyn07BrewrUFS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "e4cfee23be1e40dee9a60482d01858f262589a50a9102685dca714c9aeaf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45e0",
        "transactionid" : 861214,
        "title" : "Connecting multiple coprocessors ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715399000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715399988916155,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 481,
        "sysdate" : 1648715399000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715399988916155,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "syscollection" : "default"
      },
      "Title" : "Connecting multiple coprocessors",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "Excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "FirstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ..."
    } ],
    "totalNumberOfChildResults" : 177,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM7TDMI-S Technical Reference Manual ",
      "document_number" : "ddi0084",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3481045",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "3PP9PTtMoppH9IEs",
      "urihash" : "3PP9PTtMoppH9IEs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "systransactionid" : 861214,
      "copyright" : "Copyright © ARM Limited 1998-2000. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176381829000,
      "topparentid" : 3481045,
      "numberofpages" : 216,
      "sysconcepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3481045,
      "parentitem" : "5e8e1bf7fd977155116a457f",
      "concepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "documenttype" : "pdf",
      "isattachment" : "3481045",
      "sysindexeddate" : 1648715400000,
      "permanentid" : "7655b5570015e5824b747648b9dbfa347144653f43b144c7ded6b9861bfd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1bf9fd977155116a4658",
      "transactionid" : 861214,
      "title" : "ARM7TDMI-S Technical Reference Manual ",
      "date" : 1648715400000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0084:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715400546670568,
      "sysisattachment" : "3481045",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3481045,
      "size" : 1125789,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715391962,
      "syssize" : 1125789,
      "sysdate" : 1648715400000,
      "topparent" : "3481045",
      "author" : "ARM Limited",
      "label_version" : "3.0",
      "systopparentid" : 3481045,
      "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
      "wordcount" : 2415,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715400000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715400546670568,
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM7TDMI-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "Excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "FirstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright © ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright © ARM Limited 1998-2000. All ..."
  }, {
    "title" : "Page table walk cache",
    "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "firstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "R8dU3ffo4vw1Epcb",
        "urihash" : "R8dU3ffo4vw1Epcb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715371000,
        "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a52",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715371000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715371257434733,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3988,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 3988,
        "sysdate" : 1648715371000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 275,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715371000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715371257434733,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "E390Ib0M7MdKIU37",
        "urihash" : "E390Ib0M7MdKIU37",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "keywords" : "CoreLink 500, Controllers",
        "systransactionid" : 861214,
        "copyright" : "Copyright ©€2013, 2014, 2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "numberofpages" : 105,
        "sysconcepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "documenttype" : "pdf",
        "isattachment" : "4374535",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "0f8e5771f22bebcfd54d55d96a11673cd5d050bb4f48206ac618c6810c32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca6c8052b1608761ab4",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "subject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377504460737,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 929056,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715369619,
        "syssubject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "syssize" : 929056,
        "sysdate" : 1648715377000,
        "topparent" : "4374535",
        "author" : "ARM Limited",
        "label_version" : "r2p4",
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 1939,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377504460737,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "Excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216"
    }, {
      "title" : "Micro TLB",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "firstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Micro TLB ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "Gd5gpMHorrR7GzMI",
        "urihash" : "Gd5gpMHorrR7GzMI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "f2e7b3c4f9c6da6dc61ed566a11626618cade3de022a573149c2b17b7cc7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a78",
        "transactionid" : 861214,
        "title" : "Micro TLB ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377868737646,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 484,
        "sysdate" : 1648715377000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377868737646,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "syscollection" : "default"
      },
      "Title" : "Micro TLB",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "Excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "FirstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW."
    }, {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "firstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "bHSCNkdFcl33BLHu",
        "urihash" : "bHSCNkdFcl33BLHu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715376000,
        "permanentid" : "8e4dceacc2877f591a5724e856c1ba156ee0a59e682a978121a64442fabb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a6c",
        "transactionid" : 861214,
        "title" : "About the functions ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715376000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715376267519592,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 1718,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 1718,
        "sysdate" : 1648715376000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715376000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/about-the-functions?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715376267519592,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "Excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "FirstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Page table walk cache ",
      "document_number" : "ddi0517",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4374535",
      "sysurihash" : "EH5uV1iDY0hUzhaq",
      "urihash" : "EH5uV1iDY0hUzhaq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1460490449000,
      "topparentid" : 4374535,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531493000,
      "sysconcepts" : "caches ; TCU",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
      "attachmentparentid" : 4374535,
      "parentitem" : "5e908ca5c8052b1608761a52",
      "concepts" : "caches ; TCU",
      "documenttype" : "html",
      "isattachment" : "4374535",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715377000,
      "permanentid" : "4eb30e5fa32254ed1ec93f624eb8a19c8992579ab892870ccaa4f3b65058",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908ca5c8052b1608761a7b",
      "transactionid" : 861214,
      "title" : "Page table walk cache ",
      "products" : [ "CoreLink MMU-500" ],
      "date" : 1648715377000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0517:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715377934583246,
      "sysisattachment" : "4374535",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4374535,
      "size" : 235,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715367514,
      "syssize" : 235,
      "sysdate" : 1648715377000,
      "haslayout" : "1",
      "topparent" : "4374535",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4374535,
      "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715377000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "modified" : 1639139088000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715377934583246,
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "syscollection" : "default"
    },
    "Title" : "Page table walk cache",
    "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "Excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "FirstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache."
  }, {
    "title" : "Armv6-M Architecture Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "excerpt" : "Issue ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... This document consists solely of commercial items. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ...",
    "firstSentences" : "ARMv6-M Architecture Reference Manual Copyright © 2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved. ARM DDI 0419E (ID070218) ii ARMv6-M Architecture Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv6-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv6-M Architecture Reference Manual ",
        "document_number" : "ddi0419",
        "document_version" : "e",
        "content_type" : "archDoc",
        "systopparent" : "3838879",
        "sysurihash" : "rY4LñODwXJpesQr5",
        "urihash" : "rY4LñODwXJpesQr5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "systransactionid" : 863776,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596466754000,
        "topparentid" : 3838879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603268702000,
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085494000,
        "permanentid" : "ac265e71f297babf73b6a3e3d44165dc1d0c11a0b3434b904ed330e2e0bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff05ef86e16515cdbf824",
        "transactionid" : 863776,
        "title" : "Armv6-M Architecture Reference Manual ",
        "products" : [ "Armv6-M" ],
        "date" : 1649085494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0419:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085494613869252,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085369166,
        "syssize" : 157,
        "sysdate" : 1649085494000,
        "haslayout" : "1",
        "topparent" : "3838879",
        "label_version" : "E",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838879,
        "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0419/e/?lang=en",
        "modified" : 1639129037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085494613869252,
        "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "syscollection" : "default"
      },
      "Title" : "Armv6-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "Excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M"
    },
    "childResults" : [ {
      "title" : "Armv6-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv6-M Architecture Reference Manual ",
        "document_number" : "ddi0419",
        "document_version" : "e",
        "content_type" : "archDoc",
        "systopparent" : "3838879",
        "sysurihash" : "rY4LñODwXJpesQr5",
        "urihash" : "rY4LñODwXJpesQr5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "systransactionid" : 863776,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596466754000,
        "topparentid" : 3838879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603268702000,
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085494000,
        "permanentid" : "ac265e71f297babf73b6a3e3d44165dc1d0c11a0b3434b904ed330e2e0bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff05ef86e16515cdbf824",
        "transactionid" : 863776,
        "title" : "Armv6-M Architecture Reference Manual ",
        "products" : [ "Armv6-M" ],
        "date" : 1649085494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0419:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085494613869252,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085369166,
        "syssize" : 157,
        "sysdate" : 1649085494000,
        "haslayout" : "1",
        "topparent" : "3838879",
        "label_version" : "E",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838879,
        "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0419/e/?lang=en",
        "modified" : 1639129037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085494613869252,
        "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "syscollection" : "default"
      },
      "Title" : "Armv6-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "Excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Armv6-M Architecture Reference Manual ",
      "document_number" : "ddi0419",
      "document_version" : "e",
      "content_type" : "archDoc",
      "systopparent" : "3838879",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "bnkGP5sdCeNñMjJd",
      "urihash" : "bnkGP5sdCeNñMjJd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
      "keywords" : "Cortex-M, Cortex-M0, Cortex-M1",
      "systransactionid" : 863776,
      "copyright" : "Copyright ©€2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1596466754000,
      "topparentid" : 3838879,
      "numberofpages" : 374,
      "sysconcepts" : "instructions ; registers ; architectures ; implementations ; ARMv6 ; pseudocode ; exceptions ; condition flags ; memory ; supervisor call ; breakpoints ; execution ; encodings ; encodings T1 ; memory accesses ; priority",
      "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
      "attachmentparentid" : 3838879,
      "parentitem" : "5f8ff05ef86e16515cdbf824",
      "concepts" : "instructions ; registers ; architectures ; implementations ; ARMv6 ; pseudocode ; exceptions ; condition flags ; memory ; supervisor call ; breakpoints ; execution ; encodings ; encodings T1 ; memory accesses ; priority",
      "documenttype" : "pdf",
      "isattachment" : "3838879",
      "sysindexeddate" : 1649085497000,
      "permanentid" : "3ae30ea25e58a6ad1db55ff26f7151c1190bae5dc3e3480e5f6356537d31",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8ff05ef86e16515cdbf826",
      "transactionid" : 863776,
      "title" : "Armv6-M Architecture Reference Manual ",
      "subject" : "ARMv6-M Architecture Reference€Manual. This documentation defines the ARMv6-M Microcontroller architecture.",
      "date" : 1649085496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0419:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085496469449113,
      "sysisattachment" : "3838879",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3838879,
      "size" : 2265970,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085370876,
      "syssubject" : "ARMv6-M Architecture Reference€Manual. This documentation defines the ARMv6-M Microcontroller architecture.",
      "syssize" : 2265970,
      "sysdate" : 1649085496000,
      "topparent" : "3838879",
      "author" : "ARM Limited",
      "label_version" : "E",
      "systopparentid" : 3838879,
      "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
      "wordcount" : 3815,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085497000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085496469449113,
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv6-M Architecture Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "Excerpt" : "Issue ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... This document consists solely of commercial items. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ...",
    "FirstSentences" : "ARMv6-M Architecture Reference Manual Copyright © 2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved. ARM DDI 0419E (ID070218) ii ARMv6-M Architecture Reference Manual"
  }, {
    "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
    "uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "excerpt" : "5.2.1 PE Level 1 ... 6.1 Introduction ... 6.2 Trace Generation (STG) 6.2.1 STG Level 1 ... 6.3 Trace Capture (STC) ... 6.3.2 STC Level 2 ... Permitted Level Combinations ... Page 2 of 29",
    "firstSentences" : "Arm® CoreSight Base System Architecture 1.0 Arm Platform Design Document Copyright © 2016-2018 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM-DEN-0068 Non-conﬁdential",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "printableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "clickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "document_number" : "den0068",
        "document_version" : "v",
        "content_type" : "archDoc",
        "systopparent" : "3724082",
        "sysurihash" : "o4lbRvrNOxsF5OqH",
        "urihash" : "o4lbRvrNOxsF5OqH",
        "sysuri" : "https://developer.arm.com/documentation/den0068/v/en",
        "systransactionid" : 863775,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594030819000,
        "topparentid" : 3724082,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602692603000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085459000,
        "permanentid" : "89128bedccb39d868cc4dd20a28794087bce03b7c1d27adbaff4a01b8b23",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8725fbf86e16515cdb6c4f",
        "transactionid" : 863775,
        "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "products" : [ "CoreSight Architecture" ],
        "date" : 1649085459000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0068:v:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085459192580922,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085457581,
        "syssize" : 236,
        "sysdate" : 1649085459000,
        "haslayout" : "1",
        "topparent" : "3724082",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724082,
        "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "v1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085459000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0068/v/?lang=en",
        "modified" : 1640014972000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085459192580922,
        "uri" : "https://developer.arm.com/documentation/den0068/v/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "Uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "Excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "printableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "clickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "document_number" : "den0068",
        "document_version" : "v",
        "content_type" : "archDoc",
        "systopparent" : "3724082",
        "sysurihash" : "o4lbRvrNOxsF5OqH",
        "urihash" : "o4lbRvrNOxsF5OqH",
        "sysuri" : "https://developer.arm.com/documentation/den0068/v/en",
        "systransactionid" : 863775,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594030819000,
        "topparentid" : 3724082,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602692603000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085459000,
        "permanentid" : "89128bedccb39d868cc4dd20a28794087bce03b7c1d27adbaff4a01b8b23",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8725fbf86e16515cdb6c4f",
        "transactionid" : 863775,
        "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "products" : [ "CoreSight Architecture" ],
        "date" : 1649085459000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0068:v:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085459192580922,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085457581,
        "syssize" : 236,
        "sysdate" : 1649085459000,
        "haslayout" : "1",
        "topparent" : "3724082",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724082,
        "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "v1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085459000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0068/v/?lang=en",
        "modified" : 1640014972000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085459192580922,
        "uri" : "https://developer.arm.com/documentation/den0068/v/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "Uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "Excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
      "document_number" : "den0068",
      "document_version" : "v",
      "content_type" : "archDoc",
      "systopparent" : "3724082",
      "sysurihash" : "n4YKpFgMHPSHzlKm",
      "urihash" : "n4YKpFgMHPSHzlKm",
      "sysuri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
      "systransactionid" : 863775,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594030819000,
      "topparentid" : 3724082,
      "numberofpages" : 29,
      "sysconcepts" : "PE ; compliant ; trace buffers ; CoreSight ETR ; system memory ; scattering mechanism ; address space ; source ID ; Arm Limited ; system architecture ; rationale statements ; arm ; implementation notes ; hardware ; features ; specifications",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3724082,
      "parentitem" : "5f8725fbf86e16515cdb6c4f",
      "concepts" : "PE ; compliant ; trace buffers ; CoreSight ETR ; system memory ; scattering mechanism ; address space ; source ID ; Arm Limited ; system architecture ; rationale statements ; arm ; implementation notes ; hardware ; features ; specifications",
      "documenttype" : "pdf",
      "isattachment" : "3724082",
      "sysindexeddate" : 1649085460000,
      "permanentid" : "3080b93f1e27f36eb45f1dfe287b2cce37d5e1017cec139bf1a4776c0557",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8725fbf86e16515cdb6c51",
      "transactionid" : 863775,
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
      "date" : 1649085460000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0068:v:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085460294607209,
      "sysisattachment" : "3724082",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3724082,
      "size" : 165891,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085458565,
      "syssize" : 165891,
      "sysdate" : 1649085460000,
      "topparent" : "3724082",
      "label_version" : "1.0",
      "systopparentid" : 3724082,
      "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
      "wordcount" : 1203,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085460000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085460294607209,
      "uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
    "Uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "Excerpt" : "5.2.1 PE Level 1 ... 6.1 Introduction ... 6.2 Trace Generation (STG) 6.2.1 STG Level 1 ... 6.3 Trace Capture (STC) ... 6.3.2 STC Level 2 ... Permitted Level Combinations ... Page 2 of 29",
    "FirstSentences" : "Arm® CoreSight Base System Architecture 1.0 Arm Platform Design Document Copyright © 2016-2018 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM-DEN-0068 Non-conﬁdential"
  } ]
}