###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       145363   # Number of WRITE/WRITEP commands
num_reads_done                 =       828122   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       635058   # Number of read row buffer hits
num_read_cmds                  =       828119   # Number of READ/READP commands
num_writes_done                =       145368   # Number of read requests issued
num_write_row_hits             =       109497   # Number of write row buffer hits
num_act_cmds                   =       229953   # Number of ACT commands
num_pre_cmds                   =       229922   # Number of PRE commands
num_ondemand_pres              =       206125   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9466460   # Cyles of rank active rank.0
rank_active_cycles.1           =      9210558   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       533540   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       789442   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       915958   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15285   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10070   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3005   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1374   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1737   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1814   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          990   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1235   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1899   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20123   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          150   # Write cmd latency (cycles)
write_latency[40-59]           =          182   # Write cmd latency (cycles)
write_latency[60-79]           =          312   # Write cmd latency (cycles)
write_latency[80-99]           =          701   # Write cmd latency (cycles)
write_latency[100-119]         =         1246   # Write cmd latency (cycles)
write_latency[120-139]         =         2263   # Write cmd latency (cycles)
write_latency[140-159]         =         3374   # Write cmd latency (cycles)
write_latency[160-179]         =         4432   # Write cmd latency (cycles)
write_latency[180-199]         =         5074   # Write cmd latency (cycles)
write_latency[200-]            =       127620   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       288309   # Read request latency (cycles)
read_latency[40-59]            =        94343   # Read request latency (cycles)
read_latency[60-79]            =       111472   # Read request latency (cycles)
read_latency[80-99]            =        55335   # Read request latency (cycles)
read_latency[100-119]          =        42671   # Read request latency (cycles)
read_latency[120-139]          =        35523   # Read request latency (cycles)
read_latency[140-159]          =        24237   # Read request latency (cycles)
read_latency[160-179]          =        19102   # Read request latency (cycles)
read_latency[180-199]          =        15751   # Read request latency (cycles)
read_latency[200-]             =       141376   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.25652e+08   # Write energy
read_energy                    =  3.33898e+09   # Read energy
act_energy                     =  6.29151e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.56099e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.78932e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90707e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74739e+09   # Active standby energy rank.1
average_read_latency           =       134.26   # Average read request latency (cycles)
average_interarrival           =      10.2722   # Average request interarrival latency (cycles)
total_energy                   =  1.76879e+10   # Total energy (pJ)
average_power                  =      1768.79   # Average power (mW)
average_bandwidth              =      8.30711   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       160279   # Number of WRITE/WRITEP commands
num_reads_done                 =       926763   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       730460   # Number of read row buffer hits
num_read_cmds                  =       926756   # Number of READ/READP commands
num_writes_done                =       160293   # Number of read requests issued
num_write_row_hits             =       121501   # Number of write row buffer hits
num_act_cmds                   =       236227   # Number of ACT commands
num_pre_cmds                   =       236196   # Number of PRE commands
num_ondemand_pres              =       210328   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9362628   # Cyles of rank active rank.0
rank_active_cycles.1           =      9262839   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       637372   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       737161   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1032191   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13212   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10137   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2510   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1347   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1801   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1707   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1060   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1239   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1896   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19956   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          107   # Write cmd latency (cycles)
write_latency[40-59]           =          123   # Write cmd latency (cycles)
write_latency[60-79]           =          245   # Write cmd latency (cycles)
write_latency[80-99]           =          546   # Write cmd latency (cycles)
write_latency[100-119]         =         1107   # Write cmd latency (cycles)
write_latency[120-139]         =         1888   # Write cmd latency (cycles)
write_latency[140-159]         =         3026   # Write cmd latency (cycles)
write_latency[160-179]         =         4040   # Write cmd latency (cycles)
write_latency[180-199]         =         5000   # Write cmd latency (cycles)
write_latency[200-]            =       144181   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       299834   # Read request latency (cycles)
read_latency[40-59]            =       107650   # Read request latency (cycles)
read_latency[60-79]            =       117603   # Read request latency (cycles)
read_latency[80-99]            =        64782   # Read request latency (cycles)
read_latency[100-119]          =        49588   # Read request latency (cycles)
read_latency[120-139]          =        40517   # Read request latency (cycles)
read_latency[140-159]          =        29299   # Read request latency (cycles)
read_latency[160-179]          =        23160   # Read request latency (cycles)
read_latency[180-199]          =        19204   # Read request latency (cycles)
read_latency[200-]             =       175119   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.00113e+08   # Write energy
read_energy                    =  3.73668e+09   # Read energy
act_energy                     =  6.46317e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.05939e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.53837e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84228e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78001e+09   # Active standby energy rank.1
average_read_latency           =      146.359   # Average read request latency (cycles)
average_interarrival           =      9.19902   # Average request interarrival latency (cycles)
total_energy                   =  1.81698e+10   # Total energy (pJ)
average_power                  =      1816.98   # Average power (mW)
average_bandwidth              =      9.27621   # Average bandwidth
