Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Jan 11 15:04:17 2017
| Host         : user-NB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TrafficLight_timing_summary_routed.rpt -rpx TrafficLight_timing_summary_routed.rpx
| Design       : TrafficLight
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.939        0.000                      0                  196        0.173        0.000                      0                  196        3.000        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       11.939        0.000                      0                  168        0.173        0.000                      0                  168       19.500        0.000                       0                   160  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       35.668        0.000                      0                   28        1.096        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.939ns  (required time - arrival time)
  Source:                 nolabel_line53/countv_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/vgaGreen_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.963ns  (logic 6.714ns (24.010%)  route 21.249ns (75.990%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551    -0.961    nolabel_line53/clk_out1
    SLICE_X13Y23         FDCE                                         r  nolabel_line53/countv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  nolabel_line53/countv_reg[5]/Q
                         net (fo=16, routed)          1.600     1.096    nolabel_line53/countv[5]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  nolabel_line53/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.598     1.817    nolabel_line53/next_vgaGreen4_i_14_n_0
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.941 f  nolabel_line53/next_vgaGreen4_i_12/O
                         net (fo=4, routed)           0.572     2.514    nolabel_line53/next_vgaGreen4_i_12_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124     2.638 r  nolabel_line53/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.729     3.367    nolabel_line53/next_vgaGreen4_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841     7.208 r  nolabel_line53/next_vgaGreen4/P[0]
                         net (fo=4, routed)           1.001     8.209    nolabel_line53/next_vgaGreen4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  nolabel_line53/vgaGreen[3]_i_1125/O
                         net (fo=1, routed)           0.000     8.333    nolabel_line53/vgaGreen[3]_i_1125_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.585 f  nolabel_line53/vgaGreen_reg[3]_i_498/O[0]
                         net (fo=3602, routed)        7.301    15.886    nolabel_line53/vgaGreen_reg[3]_i_498_n_7
    SLICE_X56Y82         LUT6 (Prop_lut6_I2_O)        0.295    16.181 r  nolabel_line53/vgaGreen[3]_i_1569/O
                         net (fo=8, routed)           1.607    17.787    nolabel_line53/vgaGreen[3]_i_1569_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.911 r  nolabel_line53/vgaGreen[1]_i_983/O
                         net (fo=1, routed)           0.650    18.562    nolabel_line53/vgaGreen[1]_i_983_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124    18.686 r  nolabel_line53/vgaGreen[1]_i_385/O
                         net (fo=1, routed)           1.599    20.285    nolabel_line53/vgaGreen[1]_i_385_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I5_O)        0.124    20.409 r  nolabel_line53/vgaGreen[1]_i_125/O
                         net (fo=1, routed)           0.976    21.384    nolabel_line53/vgaGreen[1]_i_125_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I0_O)        0.124    21.508 r  nolabel_line53/vgaGreen[1]_i_41/O
                         net (fo=1, routed)           1.495    23.003    nolabel_line53/vgaGreen[1]_i_41_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I3_O)        0.124    23.127 r  nolabel_line53/vgaGreen[1]_i_15/O
                         net (fo=1, routed)           0.000    23.127    nolabel_line53/vgaGreen[1]_i_15_n_0
    SLICE_X56Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    23.336 r  nolabel_line53/vgaGreen_reg[1]_i_6/O
                         net (fo=1, routed)           0.639    23.975    nolabel_line53/vgaGreen_reg[1]_i_6_n_0
    SLICE_X50Y64         LUT5 (Prop_lut5_I0_O)        0.297    24.272 r  nolabel_line53/vgaGreen[1]_i_3/O
                         net (fo=1, routed)           1.503    25.775    nolabel_line53/vgaGreen[1]_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I1_O)        0.124    25.899 f  nolabel_line53/vgaGreen[1]_i_2/O
                         net (fo=1, routed)           0.980    26.878    nolabel_line53/vgaGreen[1]_i_2_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124    27.002 r  nolabel_line53/vgaGreen[1]_i_1/O
                         net (fo=1, routed)           0.000    27.002    nolabel_line53/next_vgaGreen[1]
    SLICE_X29Y32         FDCE                                         r  nolabel_line53/vgaGreen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    38.444    nolabel_line53/clk_out1
    SLICE_X29Y32         FDCE                                         r  nolabel_line53/vgaGreen_reg[1]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X29Y32         FDCE (Setup_fdce_C_D)        0.031    38.941    nolabel_line53/vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         38.941    
                         arrival time                         -27.002    
  -------------------------------------------------------------------
                         slack                                 11.939    

Slack (MET) :             12.676ns  (required time - arrival time)
  Source:                 nolabel_line53/countv_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/vgaGreen_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.224ns  (logic 7.201ns (26.451%)  route 20.023ns (73.549%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551    -0.961    nolabel_line53/clk_out1
    SLICE_X13Y23         FDCE                                         r  nolabel_line53/countv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  nolabel_line53/countv_reg[5]/Q
                         net (fo=16, routed)          1.600     1.096    nolabel_line53/countv[5]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  nolabel_line53/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.598     1.817    nolabel_line53/next_vgaGreen4_i_14_n_0
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.941 f  nolabel_line53/next_vgaGreen4_i_12/O
                         net (fo=4, routed)           0.572     2.514    nolabel_line53/next_vgaGreen4_i_12_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124     2.638 r  nolabel_line53/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.729     3.367    nolabel_line53/next_vgaGreen4_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841     7.208 r  nolabel_line53/next_vgaGreen4/P[0]
                         net (fo=4, routed)           1.001     8.209    nolabel_line53/next_vgaGreen4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  nolabel_line53/vgaGreen[3]_i_1125/O
                         net (fo=1, routed)           0.000     8.333    nolabel_line53/vgaGreen[3]_i_1125_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.585 r  nolabel_line53/vgaGreen_reg[3]_i_498/O[0]
                         net (fo=3602, routed)        7.190    15.775    nolabel_line53/vgaGreen_reg[3]_i_498_n_7
    SLICE_X59Y82         LUT4 (Prop_lut4_I1_O)        0.289    16.064 r  nolabel_line53/vgaGreen[1]_i_1218/O
                         net (fo=4, routed)           2.160    18.224    nolabel_line53/vgaGreen[1]_i_1218_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I2_O)        0.326    18.550 r  nolabel_line53/vgaGreen[0]_i_2046/O
                         net (fo=1, routed)           1.007    19.557    nolabel_line53/vgaGreen[0]_i_2046_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I3_O)        0.124    19.681 r  nolabel_line53/vgaGreen[0]_i_873/O
                         net (fo=1, routed)           0.000    19.681    nolabel_line53/vgaGreen[0]_i_873_n_0
    SLICE_X40Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    19.919 r  nolabel_line53/vgaGreen_reg[0]_i_294/O
                         net (fo=1, routed)           0.000    19.919    nolabel_line53/vgaGreen_reg[0]_i_294_n_0
    SLICE_X40Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    20.023 r  nolabel_line53/vgaGreen_reg[0]_i_92/O
                         net (fo=1, routed)           1.121    21.144    nolabel_line53/vgaGreen_reg[0]_i_92_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.316    21.460 r  nolabel_line53/vgaGreen[0]_i_32/O
                         net (fo=1, routed)           0.000    21.460    nolabel_line53/vgaGreen[0]_i_32_n_0
    SLICE_X51Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    21.672 r  nolabel_line53/vgaGreen_reg[0]_i_11/O
                         net (fo=1, routed)           1.815    23.487    nolabel_line53/vgaGreen_reg[0]_i_11_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.299    23.786 r  nolabel_line53/vgaGreen[0]_i_4/O
                         net (fo=1, routed)           1.450    25.236    nolabel_line53/vgaGreen[0]_i_4_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.124    25.360 f  nolabel_line53/vgaGreen[0]_i_2/O
                         net (fo=1, routed)           0.780    26.139    nolabel_line53/vgaGreen[0]_i_2_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124    26.263 r  nolabel_line53/vgaGreen[0]_i_1/O
                         net (fo=1, routed)           0.000    26.263    nolabel_line53/next_vgaGreen[0]
    SLICE_X29Y32         FDCE                                         r  nolabel_line53/vgaGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    38.444    nolabel_line53/clk_out1
    SLICE_X29Y32         FDCE                                         r  nolabel_line53/vgaGreen_reg[0]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X29Y32         FDCE (Setup_fdce_C_D)        0.029    38.939    nolabel_line53/vgaGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         38.939    
                         arrival time                         -26.263    
  -------------------------------------------------------------------
                         slack                                 12.676    

Slack (MET) :             12.822ns  (required time - arrival time)
  Source:                 nolabel_line53/countv_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.080ns  (logic 7.557ns (27.907%)  route 19.523ns (72.093%))
  Logic Levels:           17  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551    -0.961    nolabel_line53/clk_out1
    SLICE_X13Y23         FDCE                                         r  nolabel_line53/countv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  nolabel_line53/countv_reg[5]/Q
                         net (fo=16, routed)          1.600     1.096    nolabel_line53/countv[5]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  nolabel_line53/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.598     1.817    nolabel_line53/next_vgaGreen4_i_14_n_0
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.941 f  nolabel_line53/next_vgaGreen4_i_12/O
                         net (fo=4, routed)           0.572     2.514    nolabel_line53/next_vgaGreen4_i_12_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124     2.638 r  nolabel_line53/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.729     3.367    nolabel_line53/next_vgaGreen4_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841     7.208 r  nolabel_line53/next_vgaGreen4/P[0]
                         net (fo=4, routed)           1.001     8.209    nolabel_line53/next_vgaGreen4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  nolabel_line53/vgaGreen[3]_i_1125/O
                         net (fo=1, routed)           0.000     8.333    nolabel_line53/vgaGreen[3]_i_1125_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.585 r  nolabel_line53/vgaGreen_reg[3]_i_498/O[0]
                         net (fo=3602, routed)        4.800    13.385    nolabel_line53/vgaGreen_reg[3]_i_498_n_7
    SLICE_X33Y78         LUT4 (Prop_lut4_I1_O)        0.295    13.680 r  nolabel_line53/vgaGreen[3]_i_1346/O
                         net (fo=48, routed)          2.384    16.063    nolabel_line53/vgaGreen[3]_i_1346_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I1_O)        0.118    16.181 r  nolabel_line53/vgaGreen[2]_i_848/O
                         net (fo=5, routed)           2.719    18.900    nolabel_line53/vgaGreen[2]_i_848_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I5_O)        0.326    19.226 r  nolabel_line53/vgaGreen[2]_i_985/O
                         net (fo=1, routed)           0.000    19.226    nolabel_line53/vgaGreen[2]_i_985_n_0
    SLICE_X15Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    19.443 r  nolabel_line53/vgaGreen_reg[2]_i_526/O
                         net (fo=1, routed)           1.099    20.543    nolabel_line53/vgaGreen_reg[2]_i_526_n_0
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.299    20.842 r  nolabel_line53/vgaGreen[2]_i_211/O
                         net (fo=1, routed)           0.000    20.842    nolabel_line53/vgaGreen[2]_i_211_n_0
    SLICE_X28Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    21.054 r  nolabel_line53/vgaGreen_reg[2]_i_80/O
                         net (fo=1, routed)           0.000    21.054    nolabel_line53/vgaGreen_reg[2]_i_80_n_0
    SLICE_X28Y71         MUXF8 (Prop_muxf8_I1_O)      0.094    21.148 r  nolabel_line53/vgaGreen_reg[2]_i_33/O
                         net (fo=1, routed)           1.230    22.378    nolabel_line53/vgaGreen_reg[2]_i_33_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.316    22.694 r  nolabel_line53/vgaGreen[2]_i_16/O
                         net (fo=1, routed)           0.000    22.694    nolabel_line53/vgaGreen[2]_i_16_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    22.906 r  nolabel_line53/vgaGreen_reg[2]_i_8/O
                         net (fo=1, routed)           1.599    24.505    nolabel_line53/vgaGreen_reg[2]_i_8_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.299    24.804 f  nolabel_line53/vgaGreen[2]_i_3/O
                         net (fo=1, routed)           1.191    25.995    nolabel_line53/vgaGreen[2]_i_3_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124    26.119 r  nolabel_line53/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000    26.119    nolabel_line53/next_vgaGreen[2]
    SLICE_X29Y32         FDCE                                         r  nolabel_line53/vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.439    38.444    nolabel_line53/clk_out1
    SLICE_X29Y32         FDCE                                         r  nolabel_line53/vgaGreen_reg[2]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X29Y32         FDCE (Setup_fdce_C_D)        0.031    38.941    nolabel_line53/vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         38.941    
                         arrival time                         -26.119    
  -------------------------------------------------------------------
                         slack                                 12.822    

Slack (MET) :             13.168ns  (required time - arrival time)
  Source:                 nolabel_line53/countv_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/vgaGreen_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.725ns  (logic 7.873ns (29.459%)  route 18.852ns (70.541%))
  Logic Levels:           17  (CARRY4=1 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=7 MUXF7=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551    -0.961    nolabel_line53/clk_out1
    SLICE_X13Y23         FDCE                                         r  nolabel_line53/countv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  nolabel_line53/countv_reg[5]/Q
                         net (fo=16, routed)          1.600     1.096    nolabel_line53/countv[5]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  nolabel_line53/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.598     1.817    nolabel_line53/next_vgaGreen4_i_14_n_0
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.941 f  nolabel_line53/next_vgaGreen4_i_12/O
                         net (fo=4, routed)           0.572     2.514    nolabel_line53/next_vgaGreen4_i_12_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124     2.638 r  nolabel_line53/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.729     3.367    nolabel_line53/next_vgaGreen4_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841     7.208 r  nolabel_line53/next_vgaGreen4/P[0]
                         net (fo=4, routed)           1.001     8.209    nolabel_line53/next_vgaGreen4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  nolabel_line53/vgaGreen[3]_i_1125/O
                         net (fo=1, routed)           0.000     8.333    nolabel_line53/vgaGreen[3]_i_1125_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.585 f  nolabel_line53/vgaGreen_reg[3]_i_498/O[0]
                         net (fo=3602, routed)        6.399    14.984    nolabel_line53/vgaGreen_reg[3]_i_498_n_7
    SLICE_X60Y60         LUT2 (Prop_lut2_I1_O)        0.324    15.308 r  nolabel_line53/vgaGreen[3]_i_2226/O
                         net (fo=2, routed)           1.949    17.257    nolabel_line53/vgaGreen[3]_i_2226_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.331    17.588 r  nolabel_line53/vgaGreen[3]_i_2155/O
                         net (fo=1, routed)           0.000    17.588    nolabel_line53/vgaGreen[3]_i_2155_n_0
    SLICE_X44Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    17.805 r  nolabel_line53/vgaGreen_reg[3]_i_1651/O
                         net (fo=1, routed)           1.330    19.135    nolabel_line53/vgaGreen_reg[3]_i_1651_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.299    19.434 f  nolabel_line53/vgaGreen[3]_i_905/O
                         net (fo=1, routed)           0.000    19.434    nolabel_line53/vgaGreen[3]_i_905_n_0
    SLICE_X47Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    19.651 f  nolabel_line53/vgaGreen_reg[3]_i_414/O
                         net (fo=1, routed)           1.037    20.688    nolabel_line53/vgaGreen_reg[3]_i_414_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.299    20.987 r  nolabel_line53/vgaGreen[3]_i_180/O
                         net (fo=1, routed)           0.000    20.987    nolabel_line53/vgaGreen[3]_i_180_n_0
    SLICE_X48Y48         MUXF7 (Prop_muxf7_I0_O)      0.212    21.199 r  nolabel_line53/vgaGreen_reg[3]_i_68/O
                         net (fo=1, routed)           1.417    22.616    nolabel_line53/vgaGreen_reg[3]_i_68_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.299    22.915 r  nolabel_line53/vgaGreen[3]_i_26/O
                         net (fo=1, routed)           0.447    23.363    nolabel_line53/vgaGreen[3]_i_26_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.487 r  nolabel_line53/vgaGreen[3]_i_8/O
                         net (fo=1, routed)           0.000    23.487    nolabel_line52/nolabel_line277/nolabel_line216/Q_reg_4
    SLICE_X34Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    23.696 r  nolabel_line52/nolabel_line277/nolabel_line216/vgaGreen_reg[3]_i_2/O
                         net (fo=1, routed)           1.772    25.468    nolabel_line53/Q_reg_2
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.297    25.765 r  nolabel_line53/vgaGreen[3]_i_1/O
                         net (fo=1, routed)           0.000    25.765    nolabel_line53/next_vgaGreen[3]
    SLICE_X31Y28         FDCE                                         r  nolabel_line53/vgaGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.433    38.438    nolabel_line53/clk_out1
    SLICE_X31Y28         FDCE                                         r  nolabel_line53/vgaGreen_reg[3]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X31Y28         FDCE (Setup_fdce_C_D)        0.029    38.933    nolabel_line53/vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         38.933    
                         arrival time                         -25.765    
  -------------------------------------------------------------------
                         slack                                 13.168    

Slack (MET) :             17.144ns  (required time - arrival time)
  Source:                 nolabel_line53/countv_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.749ns  (logic 6.679ns (29.360%)  route 16.070ns (70.640%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT2=4 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551    -0.961    nolabel_line53/clk_out1
    SLICE_X13Y23         FDCE                                         r  nolabel_line53/countv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  nolabel_line53/countv_reg[5]/Q
                         net (fo=16, routed)          1.600     1.096    nolabel_line53/countv[5]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  nolabel_line53/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.602     1.821    nolabel_line53/next_vgaGreen4_i_14_n_0
    SLICE_X13Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.945 r  nolabel_line53/next_vgaRed3_i_18/O
                         net (fo=2, routed)           0.350     2.296    nolabel_line53/next_vgaRed3_i_18_n_0
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.420 r  nolabel_line53/next_vgaRed3_i_5/O
                         net (fo=2, routed)           0.694     3.114    nolabel_line53/next_vgaRed3_i_5_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841     6.955 r  nolabel_line53/next_vgaRed4/P[0]
                         net (fo=4, routed)           1.210     8.165    nolabel_line53/next_vgaRed4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.289 r  nolabel_line53/vgaRed[3]_i_208/O
                         net (fo=1, routed)           0.000     8.289    nolabel_line53/vgaRed[3]_i_208_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.802 r  nolabel_line53/vgaRed_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.802    nolabel_line53/vgaRed_reg[3]_i_77_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.125 f  nolabel_line53/vgaRed_reg[3]_i_40/O[1]
                         net (fo=502, routed)         4.860    13.984    nolabel_line53/vgaRed_reg[3]_i_40_n_6
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.306    14.290 f  nolabel_line53/vgaRed[3]_i_91/O
                         net (fo=26, routed)          1.901    16.191    nolabel_line53/vgaRed[3]_i_91_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  nolabel_line53/vgaRed[3]_i_248/O
                         net (fo=1, routed)           0.299    16.614    nolabel_line53/vgaRed[3]_i_248_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.124    16.738 r  nolabel_line53/vgaRed[3]_i_100/O
                         net (fo=1, routed)           0.984    17.722    nolabel_line53/vgaRed[3]_i_100_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124    17.846 f  nolabel_line53/vgaRed[3]_i_35/O
                         net (fo=1, routed)           1.175    19.021    nolabel_line53/vgaRed[3]_i_35_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124    19.145 f  nolabel_line53/vgaRed[3]_i_12/O
                         net (fo=1, routed)           1.160    20.305    nolabel_line53/vgaRed[3]_i_12_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.429 f  nolabel_line53/vgaRed[3]_i_4/O
                         net (fo=1, routed)           1.235    21.664    nolabel_line53/vgaRed[3]_i_4_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124    21.788 r  nolabel_line53/vgaRed[3]_i_1/O
                         net (fo=1, routed)           0.000    21.788    nolabel_line53/next_vgaRed[3]
    SLICE_X32Y23         FDCE                                         r  nolabel_line53/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.430    38.435    nolabel_line53/clk_out1
    SLICE_X32Y23         FDCE                                         r  nolabel_line53/vgaRed_reg[3]/C
                         clock pessimism              0.564    38.998    
                         clock uncertainty           -0.098    38.901    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.031    38.932    nolabel_line53/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -21.788    
  -------------------------------------------------------------------
                         slack                                 17.144    

Slack (MET) :             17.752ns  (required time - arrival time)
  Source:                 nolabel_line53/countv_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/vgaRed_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.140ns  (logic 7.226ns (32.638%)  route 14.914ns (67.362%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=1 LUT2=4 LUT3=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551    -0.961    nolabel_line53/clk_out1
    SLICE_X13Y23         FDCE                                         r  nolabel_line53/countv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  nolabel_line53/countv_reg[5]/Q
                         net (fo=16, routed)          1.600     1.096    nolabel_line53/countv[5]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  nolabel_line53/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.602     1.821    nolabel_line53/next_vgaGreen4_i_14_n_0
    SLICE_X13Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.945 r  nolabel_line53/next_vgaRed3_i_18/O
                         net (fo=2, routed)           0.350     2.296    nolabel_line53/next_vgaRed3_i_18_n_0
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.420 r  nolabel_line53/next_vgaRed3_i_5/O
                         net (fo=2, routed)           0.694     3.114    nolabel_line53/next_vgaRed3_i_5_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841     6.955 r  nolabel_line53/next_vgaRed4/P[0]
                         net (fo=4, routed)           1.210     8.165    nolabel_line53/next_vgaRed4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.289 r  nolabel_line53/vgaRed[3]_i_208/O
                         net (fo=1, routed)           0.000     8.289    nolabel_line53/vgaRed[3]_i_208_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.897 f  nolabel_line53/vgaRed_reg[3]_i_77/O[3]
                         net (fo=604, routed)         5.328    14.225    nolabel_line53/vgaRed_reg[3]_i_77_n_4
    SLICE_X45Y5          LUT2 (Prop_lut2_I0_O)        0.307    14.532 f  nolabel_line53/vgaRed[0]_i_71/O
                         net (fo=13, routed)          1.117    15.649    nolabel_line53/vgaRed[0]_i_71_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.773 f  nolabel_line53/vgaRed[1]_i_243/O
                         net (fo=1, routed)           0.433    16.206    nolabel_line53/vgaRed[1]_i_243_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.330 f  nolabel_line53/vgaRed[1]_i_112/O
                         net (fo=1, routed)           0.974    17.304    nolabel_line53/vgaRed[1]_i_112_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I0_O)        0.124    17.428 r  nolabel_line53/vgaRed[1]_i_41/O
                         net (fo=1, routed)           0.000    17.428    nolabel_line53/vgaRed[1]_i_41_n_0
    SLICE_X39Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    17.640 r  nolabel_line53/vgaRed_reg[1]_i_15/O
                         net (fo=1, routed)           0.771    18.411    nolabel_line53/vgaRed_reg[1]_i_15_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.299    18.710 f  nolabel_line53/vgaRed[1]_i_6/O
                         net (fo=1, routed)           0.000    18.710    nolabel_line53/vgaRed[1]_i_6_n_0
    SLICE_X43Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    18.922 f  nolabel_line53/vgaRed_reg[1]_i_3/O
                         net (fo=1, routed)           1.189    20.111    nolabel_line53/vgaRed_reg[1]_i_3_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.299    20.410 r  nolabel_line53/vgaRed[1]_i_2/O
                         net (fo=1, routed)           0.645    21.055    nolabel_line53/vgaRed[1]_i_2_n_0
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124    21.179 r  nolabel_line53/vgaRed[1]_i_1/O
                         net (fo=1, routed)           0.000    21.179    nolabel_line53/next_vgaRed[1]
    SLICE_X32Y23         FDCE                                         r  nolabel_line53/vgaRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.430    38.435    nolabel_line53/clk_out1
    SLICE_X32Y23         FDCE                                         r  nolabel_line53/vgaRed_reg[1]/C
                         clock pessimism              0.564    38.998    
                         clock uncertainty           -0.098    38.901    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.031    38.932    nolabel_line53/vgaRed_reg[1]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -21.179    
  -------------------------------------------------------------------
                         slack                                 17.752    

Slack (MET) :             17.980ns  (required time - arrival time)
  Source:                 nolabel_line53/countv_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/vgaRed_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.956ns  (logic 6.797ns (30.957%)  route 15.159ns (69.043%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=1 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551    -0.961    nolabel_line53/clk_out1
    SLICE_X13Y23         FDCE                                         r  nolabel_line53/countv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  nolabel_line53/countv_reg[5]/Q
                         net (fo=16, routed)          1.600     1.096    nolabel_line53/countv[5]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  nolabel_line53/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.602     1.821    nolabel_line53/next_vgaGreen4_i_14_n_0
    SLICE_X13Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.945 r  nolabel_line53/next_vgaRed3_i_18/O
                         net (fo=2, routed)           0.350     2.296    nolabel_line53/next_vgaRed3_i_18_n_0
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.420 r  nolabel_line53/next_vgaRed3_i_5/O
                         net (fo=2, routed)           0.694     3.114    nolabel_line53/next_vgaRed3_i_5_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841     6.955 r  nolabel_line53/next_vgaRed4/P[0]
                         net (fo=4, routed)           1.210     8.165    nolabel_line53/next_vgaRed4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.289 r  nolabel_line53/vgaRed[3]_i_208/O
                         net (fo=1, routed)           0.000     8.289    nolabel_line53/vgaRed[3]_i_208_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.802 r  nolabel_line53/vgaRed_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.802    nolabel_line53/vgaRed_reg[3]_i_77_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.125 f  nolabel_line53/vgaRed_reg[3]_i_40/O[1]
                         net (fo=502, routed)         4.860    13.984    nolabel_line53/vgaRed_reg[3]_i_40_n_6
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.306    14.290 f  nolabel_line53/vgaRed[3]_i_91/O
                         net (fo=26, routed)          1.295    15.586    nolabel_line53/vgaRed[3]_i_91_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I2_O)        0.124    15.710 r  nolabel_line53/vgaRed[3]_i_300/O
                         net (fo=2, routed)           1.014    16.723    nolabel_line53/vgaRed[3]_i_300_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.847 f  nolabel_line53/vgaRed[2]_i_78/O
                         net (fo=2, routed)           0.933    17.780    nolabel_line53/vgaRed[2]_i_78_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.904 f  nolabel_line53/vgaRed[2]_i_27/O
                         net (fo=1, routed)           0.149    18.053    nolabel_line53/vgaRed[2]_i_27_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.177 f  nolabel_line53/vgaRed[2]_i_9/O
                         net (fo=1, routed)           0.638    18.816    nolabel_line53/vgaRed[2]_i_9_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    18.940 f  nolabel_line53/vgaRed[2]_i_4/O
                         net (fo=1, routed)           1.018    19.958    nolabel_line53/vgaRed[2]_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    20.082 f  nolabel_line53/vgaRed[2]_i_2/O
                         net (fo=1, routed)           0.796    20.878    nolabel_line53/vgaRed[2]_i_2_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.118    20.996 r  nolabel_line53/vgaRed[2]_i_1/O
                         net (fo=1, routed)           0.000    20.996    nolabel_line53/next_vgaRed[2]
    SLICE_X32Y23         FDCE                                         r  nolabel_line53/vgaRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.430    38.435    nolabel_line53/clk_out1
    SLICE_X32Y23         FDCE                                         r  nolabel_line53/vgaRed_reg[2]/C
                         clock pessimism              0.564    38.998    
                         clock uncertainty           -0.098    38.901    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.075    38.976    nolabel_line53/vgaRed_reg[2]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                         -20.996    
  -------------------------------------------------------------------
                         slack                                 17.980    

Slack (MET) :             18.095ns  (required time - arrival time)
  Source:                 nolabel_line53/countv_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.795ns  (logic 7.058ns (32.383%)  route 14.737ns (67.617%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=1 LUT2=4 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551    -0.961    nolabel_line53/clk_out1
    SLICE_X13Y23         FDCE                                         r  nolabel_line53/countv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  nolabel_line53/countv_reg[5]/Q
                         net (fo=16, routed)          1.600     1.096    nolabel_line53/countv[5]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  nolabel_line53/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.602     1.821    nolabel_line53/next_vgaGreen4_i_14_n_0
    SLICE_X13Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.945 r  nolabel_line53/next_vgaRed3_i_18/O
                         net (fo=2, routed)           0.350     2.296    nolabel_line53/next_vgaRed3_i_18_n_0
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.420 r  nolabel_line53/next_vgaRed3_i_5/O
                         net (fo=2, routed)           0.694     3.114    nolabel_line53/next_vgaRed3_i_5_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841     6.955 r  nolabel_line53/next_vgaRed4/P[0]
                         net (fo=4, routed)           1.210     8.165    nolabel_line53/next_vgaRed4_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.289 r  nolabel_line53/vgaRed[3]_i_208/O
                         net (fo=1, routed)           0.000     8.289    nolabel_line53/vgaRed[3]_i_208_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.802 r  nolabel_line53/vgaRed_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.802    nolabel_line53/vgaRed_reg[3]_i_77_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.125 f  nolabel_line53/vgaRed_reg[3]_i_40/O[1]
                         net (fo=502, routed)         4.860    13.984    nolabel_line53/vgaRed_reg[3]_i_40_n_6
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.306    14.290 f  nolabel_line53/vgaRed[3]_i_91/O
                         net (fo=26, routed)          2.313    16.603    nolabel_line53/vgaRed[3]_i_91_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.727 f  nolabel_line53/vgaRed[0]_i_143/O
                         net (fo=1, routed)           0.670    17.398    nolabel_line53/vgaRed[0]_i_143_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.124    17.522 f  nolabel_line53/vgaRed[0]_i_62/O
                         net (fo=1, routed)           0.592    18.113    nolabel_line53/vgaRed[0]_i_62_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124    18.237 f  nolabel_line53/vgaRed[0]_i_22/O
                         net (fo=1, routed)           0.000    18.237    nolabel_line53/vgaRed[0]_i_22_n_0
    SLICE_X32Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    18.454 f  nolabel_line53/vgaRed_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    18.454    nolabel_line53/vgaRed_reg[0]_i_9_n_0
    SLICE_X32Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    18.548 f  nolabel_line53/vgaRed_reg[0]_i_4/O
                         net (fo=1, routed)           0.869    19.417    nolabel_line53/vgaRed_reg[0]_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I3_O)        0.316    19.733 r  nolabel_line53/vgaRed[0]_i_2/O
                         net (fo=1, routed)           0.978    20.711    nolabel_line53/vgaRed[0]_i_2_n_0
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124    20.835 r  nolabel_line53/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000    20.835    nolabel_line53/next_vgaRed[0]
    SLICE_X32Y23         FDCE                                         r  nolabel_line53/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.430    38.435    nolabel_line53/clk_out1
    SLICE_X32Y23         FDCE                                         r  nolabel_line53/vgaRed_reg[0]/C
                         clock pessimism              0.564    38.998    
                         clock uncertainty           -0.098    38.901    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.029    38.930    nolabel_line53/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                         -20.835    
  -------------------------------------------------------------------
                         slack                                 18.095    

Slack (MET) :             31.265ns  (required time - arrival time)
  Source:                 nolabel_line53/countv_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line53/vgaBlue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 1.755ns (20.333%)  route 6.876ns (79.667%))
  Logic Levels:           7  (LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.551    -0.961    nolabel_line53/clk_out1
    SLICE_X13Y23         FDCE                                         r  nolabel_line53/countv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  nolabel_line53/countv_reg[5]/Q
                         net (fo=16, routed)          1.600     1.096    nolabel_line53/countv[5]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  nolabel_line53/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.770     1.989    nolabel_line53/next_vgaGreen4_i_14_n_0
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.119     2.108 r  nolabel_line53/vgaBlue[3]_i_15/O
                         net (fo=1, routed)           0.793     2.902    nolabel_line53/vgaBlue[3]_i_15_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.332     3.234 f  nolabel_line53/vgaBlue[3]_i_7/O
                         net (fo=2, routed)           0.793     4.027    nolabel_line53/vgaBlue[3]_i_7_n_0
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.124     4.151 f  nolabel_line53/vgaGreen[2]_i_11/O
                         net (fo=2, routed)           0.888     5.039    nolabel_line53/vgaGreen[2]_i_11_n_0
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.163 f  nolabel_line53/vgaBlue[3]_i_6/O
                         net (fo=4, routed)           1.052     6.215    nolabel_line53/vgaBlue[3]_i_6_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.150     6.365 r  nolabel_line53/vgaBlue[3]_i_3/O
                         net (fo=4, routed)           0.980     7.345    nolabel_line53/vgaBlue[3]_i_3_n_0
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.326     7.671 r  nolabel_line53/vgaBlue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.671    nolabel_line53/next_vgaBlue[3]
    SLICE_X29Y30         FDCE                                         r  nolabel_line53/vgaBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.436    38.441    nolabel_line53/clk_out1
    SLICE_X29Y30         FDCE                                         r  nolabel_line53/vgaBlue_reg[3]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.098    38.907    
    SLICE_X29Y30         FDCE (Setup_fdce_C_D)        0.029    38.936    nolabel_line53/vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                 31.265    

Slack (MET) :             33.533ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line138/nolabel_line33/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.650ns (25.940%)  route 4.711ns (74.060%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.558    -0.954    nolabel_line51/nolabel_line138/nolabel_line33/clk_out1
    SLICE_X54Y29         FDCE                                         r  nolabel_line51/nolabel_line138/nolabel_line33/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.436 r  nolabel_line51/nolabel_line138/nolabel_line33/Q_reg/Q
                         net (fo=21, routed)          1.356     0.920    nolabel_line51/nolabel_line138/nolabel_line33/Q_reg_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     1.044 r  nolabel_line51/nolabel_line138/nolabel_line33/led_OBUF[1]_inst_i_1/O
                         net (fo=16, routed)          1.792     2.836    nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line81/Q_reg_1[1]
    SLICE_X44Y29         LUT6 (Prop_lut6_I3_O)        0.124     2.960 r  nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line81/resetAdd1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.960    nolabel_line52/nolabel_line277/nolabel_line207/a5_n_2
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.358 r  nolabel_line52/nolabel_line277/nolabel_line207/resetAdd1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.358    nolabel_line52/nolabel_line277/nolabel_line207/resetAdd1_carry__0_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.515 f  nolabel_line52/nolabel_line277/nolabel_line207/resetAdd1_carry__1/CO[1]
                         net (fo=32, routed)          1.563     5.078    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/CO[0]
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.329     5.407 r  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_i_1__82/O
                         net (fo=1, routed)           0.000     5.407    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_i_1__82_n_0
    SLICE_X45Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.437    38.442    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/clk_out1
    SLICE_X45Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_reg/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.032    38.940    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                         38.940    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                 33.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line77/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line85/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.993%)  route 0.092ns (33.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.587    -0.594    nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line77/clk_out1
    SLICE_X63Y30         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line77/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line77/Q_reg/Q
                         net (fo=6, routed)           0.092    -0.362    nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line85/adderW_21
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.317 r  nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line85/Q_i_1__47/O
                         net (fo=1, routed)           0.000    -0.317    nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line85/Q_i_1__47_n_0
    SLICE_X62Y30         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line85/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.856    -0.834    nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line85/clk_out1
    SLICE_X62Y30         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line85/Q_reg/C
                         clock pessimism              0.252    -0.581    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.092    -0.489    nolabel_line51/nolabel_line163/nolabel_line159/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line138/nolabel_line32/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line51/nolabel_line138/nolabel_line33/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.557    -0.624    nolabel_line51/nolabel_line138/nolabel_line32/clk_out1
    SLICE_X55Y29         FDCE                                         r  nolabel_line51/nolabel_line138/nolabel_line32/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  nolabel_line51/nolabel_line138/nolabel_line32/Q_reg/Q
                         net (fo=21, routed)          0.135    -0.349    nolabel_line51/nolabel_line138/nolabel_line34/Q_reg_3
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.304 r  nolabel_line51/nolabel_line138/nolabel_line34/Q_i_1__20/O
                         net (fo=1, routed)           0.000    -0.304    nolabel_line51/nolabel_line138/nolabel_line33/D08_out
    SLICE_X54Y29         FDCE                                         r  nolabel_line51/nolabel_line138/nolabel_line33/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.826    -0.864    nolabel_line51/nolabel_line138/nolabel_line33/clk_out1
    SLICE_X54Y29         FDCE                                         r  nolabel_line51/nolabel_line138/nolabel_line33/Q_reg/C
                         clock pessimism              0.252    -0.611    
    SLICE_X54Y29         FDCE (Hold_fdce_C_D)         0.120    -0.491    nolabel_line51/nolabel_line138/nolabel_line33/Q_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line52/s1/ssdp1/cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/s1/ssdp1/seg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.828%)  route 0.136ns (42.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.583    -0.598    nolabel_line52/s1/ssdp1/clk_out1
    SLICE_X65Y26         FDCE                                         r  nolabel_line52/s1/ssdp1/cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  nolabel_line52/s1/ssdp1/cnt_time_reg[16]/Q
                         net (fo=12, routed)          0.136    -0.322    nolabel_line51/nolabel_line138/nolabel_line35/p_0_in[1]
    SLICE_X64Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  nolabel_line51/nolabel_line138/nolabel_line35/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    nolabel_line52/s1/ssdp1/D[4]
    SLICE_X64Y26         FDPE                                         r  nolabel_line52/s1/ssdp1/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.851    -0.839    nolabel_line52/s1/ssdp1/clk_out1
    SLICE_X64Y26         FDPE                                         r  nolabel_line52/s1/ssdp1/seg_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDPE (Hold_fdpe_C_D)         0.120    -0.465    nolabel_line52/s1/ssdp1/seg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line146/nolabel_line81/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line51/nolabel_line146/nolabel_line89/Q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.705%)  route 0.160ns (46.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.554    -0.627    nolabel_line51/nolabel_line146/nolabel_line81/clk_out1
    SLICE_X55Y26         FDCE                                         r  nolabel_line51/nolabel_line146/nolabel_line81/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  nolabel_line51/nolabel_line146/nolabel_line81/Q_reg/Q
                         net (fo=6, routed)           0.160    -0.326    nolabel_line51/nolabel_line146/nolabel_line98/Q_reg_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.045    -0.281 r  nolabel_line51/nolabel_line146/nolabel_line98/Q_i_1__16/O
                         net (fo=1, routed)           0.000    -0.281    nolabel_line51/nolabel_line146/nolabel_line89/w_26
    SLICE_X56Y26         FDPE                                         r  nolabel_line51/nolabel_line146/nolabel_line89/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.822    -0.868    nolabel_line51/nolabel_line146/nolabel_line89/clk_out1
    SLICE_X56Y26         FDPE                                         r  nolabel_line51/nolabel_line146/nolabel_line89/Q_reg/C
                         clock pessimism              0.274    -0.593    
    SLICE_X56Y26         FDPE (Hold_fdpe_C_D)         0.120    -0.473    nolabel_line51/nolabel_line146/nolabel_line89/Q_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line81/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.564    -0.617    nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line77/clk_out1
    SLICE_X56Y35         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/Q
                         net (fo=6, routed)           0.093    -0.360    nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line81/adderW_1
    SLICE_X57Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.315 r  nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line81/Q_i_1__29/O
                         net (fo=1, routed)           0.000    -0.315    nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line81/Q_i_1__29_n_0
    SLICE_X57Y35         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line81/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.832    -0.858    nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line81/clk_out1
    SLICE_X57Y35         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line81/Q_reg/C
                         clock pessimism              0.253    -0.604    
    SLICE_X57Y35         FDCE (Hold_fdce_C_D)         0.092    -0.512    nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line85/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.454%)  route 0.096ns (31.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.564    -0.617    nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line77/clk_out1
    SLICE_X56Y35         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line77/Q_reg/Q
                         net (fo=6, routed)           0.096    -0.357    nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line85/adderW_1
    SLICE_X57Y35         LUT5 (Prop_lut5_I2_O)        0.045    -0.312 r  nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line85/Q_i_1__31/O
                         net (fo=1, routed)           0.000    -0.312    nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line85/Q_i_1__31_n_0
    SLICE_X57Y35         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line85/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.832    -0.858    nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line85/clk_out1
    SLICE_X57Y35         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line85/Q_reg/C
                         clock pessimism              0.253    -0.604    
    SLICE_X57Y35         FDCE (Hold_fdce_C_D)         0.092    -0.512    nolabel_line51/nolabel_line163/nolabel_line154/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line77/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.562%)  route 0.143ns (43.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.554    -0.627    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line77/clk_out1
    SLICE_X43Y29         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line77/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line77/Q_reg/Q
                         net (fo=5, routed)           0.143    -0.344    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/adderW_21
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.299 r  nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_i_1__77/O
                         net (fo=1, routed)           0.000    -0.299    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_i_1__77_n_0
    SLICE_X45Y29         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.823    -0.867    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/clk_out1
    SLICE_X45Y29         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_reg/C
                         clock pessimism              0.274    -0.592    
    SLICE_X45Y29         FDCE (Hold_fdce_C_D)         0.092    -0.500    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.554    -0.627    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/clk_out1
    SLICE_X44Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg/Q
                         net (fo=7, routed)           0.132    -0.354    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line77/adderW_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.309 r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line77/Q_i_1__59/O
                         net (fo=1, routed)           0.000    -0.309    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/Q_reg_1
    SLICE_X45Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.821    -0.869    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/clk_out1
    SLICE_X45Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/Q_reg/C
                         clock pessimism              0.254    -0.614    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.092    -0.522    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/Q_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.554    -0.627    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/clk_out1
    SLICE_X44Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg/Q
                         net (fo=7, routed)           0.131    -0.355    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/adderW_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.310 r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_i_1__58/O
                         net (fo=1, routed)           0.000    -0.310    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_i_1__58_n_0
    SLICE_X45Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.821    -0.869    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/clk_out1
    SLICE_X45Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_reg/C
                         clock pessimism              0.254    -0.614    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.091    -0.523    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.556    -0.625    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/clk_out1
    SLICE_X45Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg/Q
                         net (fo=4, routed)           0.122    -0.363    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/adderW_14
    SLICE_X45Y30         LUT5 (Prop_lut5_I0_O)        0.045    -0.318 r  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_i_1__69/O
                         net (fo=1, routed)           0.000    -0.318    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_i_1__69_n_0
    SLICE_X45Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.824    -0.866    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/clk_out1
    SLICE_X45Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg/C
                         clock pessimism              0.240    -0.625    
    SLICE_X45Y30         FDCE (Hold_fdce_C_D)         0.092    -0.533    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    ck0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y30     nolabel_line53/vgaBlue_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y26     nolabel_line42/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y26     nolabel_line42/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y26     nolabel_line42/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y26     nolabel_line43/FSM_sequential_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y35     nolabel_line51/nolabel_line163/nolabel_line155/nolabel_line77/Q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28     nolabel_line53/vgaGreen_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y26     nolabel_line42/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y26     nolabel_line42/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y30     nolabel_line53/vgaBlue_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     nolabel_line41/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y26     nolabel_line42/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y26     nolabel_line42/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y26     nolabel_line42/FSM_sequential_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    ck0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.668ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.664ns (18.887%)  route 2.852ns (81.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.624    -0.888    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X60Y29         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.370 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/Q
                         net (fo=12, routed)          1.138     0.769    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_3
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.146     0.915 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          1.713     2.628    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg_0
    SLICE_X44Y27         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.434    38.439    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/clk_out1
    SLICE_X44Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg/C
                         clock pessimism              0.564    39.002    
                         clock uncertainty           -0.098    38.905    
    SLICE_X44Y27         FDCE (Recov_fdce_C_CLR)     -0.609    38.296    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line73/Q_reg
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                 35.668    

Slack (MET) :             35.668ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line81/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.664ns (18.887%)  route 2.852ns (81.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.624    -0.888    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X60Y29         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.370 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/Q
                         net (fo=12, routed)          1.138     0.769    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_3
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.146     0.915 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          1.713     2.628    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line81/Q_reg_0
    SLICE_X44Y27         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line81/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.434    38.439    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line81/clk_out1
    SLICE_X44Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line81/Q_reg/C
                         clock pessimism              0.564    39.002    
                         clock uncertainty           -0.098    38.905    
    SLICE_X44Y27         FDCE (Recov_fdce_C_CLR)     -0.609    38.296    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                 35.668    

Slack (MET) :             35.672ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.664ns (18.910%)  route 2.847ns (81.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.624    -0.888    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X60Y29         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.370 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/Q
                         net (fo=12, routed)          1.138     0.769    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_3
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.146     0.915 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          1.709     2.624    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_reg_0
    SLICE_X45Y27         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.434    38.439    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/clk_out1
    SLICE_X45Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_reg/C
                         clock pessimism              0.564    39.002    
                         clock uncertainty           -0.098    38.905    
    SLICE_X45Y27         FDCE (Recov_fdce_C_CLR)     -0.609    38.296    nolabel_line52/nolabel_line277/nolabel_line207/a1/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                 35.672    

Slack (MET) :             35.672ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.664ns (18.910%)  route 2.847ns (81.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.624    -0.888    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X60Y29         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.370 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/Q
                         net (fo=12, routed)          1.138     0.769    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_3
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.146     0.915 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          1.709     2.624    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/Q_reg_2
    SLICE_X45Y27         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.434    38.439    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/clk_out1
    SLICE_X45Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/Q_reg/C
                         clock pessimism              0.564    39.002    
                         clock uncertainty           -0.098    38.905    
    SLICE_X45Y27         FDCE (Recov_fdce_C_CLR)     -0.609    38.296    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line73/Q_reg
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                 35.672    

Slack (MET) :             35.672ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line77/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.664ns (18.910%)  route 2.847ns (81.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.624    -0.888    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X60Y29         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.370 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/Q
                         net (fo=12, routed)          1.138     0.769    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_3
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.146     0.915 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          1.709     2.624    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line77/Q_reg_0
    SLICE_X45Y27         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line77/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.434    38.439    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line77/clk_out1
    SLICE_X45Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line77/Q_reg/C
                         clock pessimism              0.564    39.002    
                         clock uncertainty           -0.098    38.905    
    SLICE_X45Y27         FDCE (Recov_fdce_C_CLR)     -0.609    38.296    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line77/Q_reg
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                 35.672    

Slack (MET) :             35.672ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line81/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.664ns (18.910%)  route 2.847ns (81.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.624    -0.888    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X60Y29         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.370 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/Q
                         net (fo=12, routed)          1.138     0.769    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_3
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.146     0.915 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          1.709     2.624    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line81/Q_reg_0
    SLICE_X45Y27         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line81/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.434    38.439    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line81/clk_out1
    SLICE_X45Y27         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line81/Q_reg/C
                         clock pessimism              0.564    39.002    
                         clock uncertainty           -0.098    38.905    
    SLICE_X45Y27         FDCE (Recov_fdce_C_CLR)     -0.609    38.296    nolabel_line52/nolabel_line277/nolabel_line207/a2/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                 35.672    

Slack (MET) :             35.771ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line85/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.664ns (19.443%)  route 2.751ns (80.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.624    -0.888    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X60Y29         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.370 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/Q
                         net (fo=12, routed)          1.138     0.769    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_3
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.146     0.915 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          1.613     2.527    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line85/Q_reg_0
    SLICE_X45Y29         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line85/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.437    38.442    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line85/clk_out1
    SLICE_X45Y29         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line85/Q_reg/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X45Y29         FDCE (Recov_fdce_C_CLR)     -0.609    38.299    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                 35.771    

Slack (MET) :             35.771ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.664ns (19.443%)  route 2.751ns (80.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.624    -0.888    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X60Y29         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.370 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/Q
                         net (fo=12, routed)          1.138     0.769    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_3
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.146     0.915 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          1.613     2.527    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_reg_0
    SLICE_X45Y29         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.437    38.442    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/clk_out1
    SLICE_X45Y29         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_reg/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X45Y29         FDCE (Recov_fdce_C_CLR)     -0.609    38.299    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                 35.771    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line73/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.664ns (19.563%)  route 2.730ns (80.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.624    -0.888    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X60Y29         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.370 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/Q
                         net (fo=12, routed)          1.138     0.769    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_3
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.146     0.915 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          1.592     2.507    nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line73/Q_reg_1
    SLICE_X43Y28         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line73/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.435    38.440    nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line73/clk_out1
    SLICE_X43Y28         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line73/Q_reg/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X43Y28         FDCE (Recov_fdce_C_CLR)     -0.609    38.297    nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line73/Q_reg
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line77/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.664ns (19.563%)  route 2.730ns (80.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.624    -0.888    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/clk_out1
    SLICE_X60Y29         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.370 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line118/Q_reg/Q
                         net (fo=12, routed)          1.138     0.769    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_3
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.146     0.915 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          1.592     2.507    nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line77/Q_reg_0
    SLICE_X43Y28         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line77/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.435    38.440    nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line77/clk_out1
    SLICE_X43Y28         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line77/Q_reg/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X43Y28         FDCE (Recov_fdce_C_CLR)     -0.609    38.297    nolabel_line52/nolabel_line277/nolabel_line207/a3/nolabel_line77/Q_reg
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                 35.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line73/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.212ns (21.874%)  route 0.757ns (78.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584    -0.597    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X60Y28         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/Q
                         net (fo=13, routed)          0.252    -0.182    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_4
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.048    -0.134 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          0.506     0.372    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line73/Q_reg_1
    SLICE_X46Y30         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line73/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.824    -0.866    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line73/clk_out1
    SLICE_X46Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line73/Q_reg/C
                         clock pessimism              0.274    -0.591    
    SLICE_X46Y30         FDCE (Remov_fdce_C_CLR)     -0.133    -0.724    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line73/Q_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line77/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.212ns (21.874%)  route 0.757ns (78.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584    -0.597    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X60Y28         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/Q
                         net (fo=13, routed)          0.252    -0.182    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_4
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.048    -0.134 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          0.506     0.372    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line77/Q_reg_1
    SLICE_X46Y30         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line77/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.824    -0.866    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line77/clk_out1
    SLICE_X46Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line77/Q_reg/C
                         clock pessimism              0.274    -0.591    
    SLICE_X46Y30         FDCE (Remov_fdce_C_CLR)     -0.133    -0.724    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line77/Q_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line81/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.212ns (21.874%)  route 0.757ns (78.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584    -0.597    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X60Y28         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/Q
                         net (fo=13, routed)          0.252    -0.182    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_4
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.048    -0.134 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          0.506     0.372    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line81/Q_reg_1
    SLICE_X46Y30         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line81/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.824    -0.866    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line81/clk_out1
    SLICE_X46Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line81/Q_reg/C
                         clock pessimism              0.274    -0.591    
    SLICE_X46Y30         FDCE (Remov_fdce_C_CLR)     -0.133    -0.724    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line85/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.212ns (20.514%)  route 0.821ns (79.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584    -0.597    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X60Y28         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/Q
                         net (fo=13, routed)          0.252    -0.182    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_4
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.048    -0.134 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          0.570     0.436    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line85/Q_reg_0
    SLICE_X46Y29         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line85/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.823    -0.867    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line85/clk_out1
    SLICE_X46Y29         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line85/Q_reg/C
                         clock pessimism              0.274    -0.592    
    SLICE_X46Y29         FDCE (Remov_fdce_C_CLR)     -0.133    -0.725    nolabel_line52/nolabel_line277/nolabel_line207/a6/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line73/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.212ns (19.285%)  route 0.887ns (80.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584    -0.597    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X60Y28         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/Q
                         net (fo=13, routed)          0.252    -0.182    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_4
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.048    -0.134 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          0.636     0.502    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line73/Q_reg_0
    SLICE_X45Y30         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line73/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.824    -0.866    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line73/clk_out1
    SLICE_X45Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line73/Q_reg/C
                         clock pessimism              0.274    -0.591    
    SLICE_X45Y30         FDCE (Remov_fdce_C_CLR)     -0.158    -0.749    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line73/Q_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line77/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.212ns (19.285%)  route 0.887ns (80.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584    -0.597    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X60Y28         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/Q
                         net (fo=13, routed)          0.252    -0.182    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_4
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.048    -0.134 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          0.636     0.502    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line77/Q_reg_0
    SLICE_X45Y30         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line77/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.824    -0.866    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line77/clk_out1
    SLICE_X45Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line77/Q_reg/C
                         clock pessimism              0.274    -0.591    
    SLICE_X45Y30         FDCE (Remov_fdce_C_CLR)     -0.158    -0.749    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line77/Q_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.212ns (19.285%)  route 0.887ns (80.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584    -0.597    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X60Y28         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/Q
                         net (fo=13, routed)          0.252    -0.182    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_4
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.048    -0.134 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          0.636     0.502    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg_0
    SLICE_X45Y30         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.824    -0.866    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/clk_out1
    SLICE_X45Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg/C
                         clock pessimism              0.274    -0.591    
    SLICE_X45Y30         FDCE (Remov_fdce_C_CLR)     -0.158    -0.749    nolabel_line52/nolabel_line277/nolabel_line207/a4/nolabel_line81/Q_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.212ns (19.285%)  route 0.887ns (80.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584    -0.597    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X60Y28         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/Q
                         net (fo=13, routed)          0.252    -0.182    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_4
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.048    -0.134 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          0.636     0.502    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_reg_0
    SLICE_X45Y30         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.824    -0.866    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/clk_out1
    SLICE_X45Y30         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_reg/C
                         clock pessimism              0.274    -0.591    
    SLICE_X45Y30         FDCE (Remov_fdce_C_CLR)     -0.158    -0.749    nolabel_line52/nolabel_line277/nolabel_line207/a7/nolabel_line85/Q_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line73/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.212ns (18.878%)  route 0.911ns (81.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584    -0.597    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X60Y28         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/Q
                         net (fo=13, routed)          0.252    -0.182    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_4
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.048    -0.134 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          0.659     0.526    nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line73/Q_reg_0
    SLICE_X42Y29         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line73/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.822    -0.868    nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line73/clk_out1
    SLICE_X42Y29         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line73/Q_reg/C
                         clock pessimism              0.274    -0.593    
    SLICE_X42Y29         FDCE (Remov_fdce_C_CLR)     -0.133    -0.726    nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line73/Q_reg
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line77/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.212ns (18.878%)  route 0.911ns (81.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.584    -0.597    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/clk_out1
    SLICE_X60Y28         FDCE                                         r  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line114/Q_reg/Q
                         net (fo=13, routed)          0.252    -0.182    nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_reg_4
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.048    -0.134 f  nolabel_line51/nolabel_line163/nolabel_line174/nolabel_line122/Q_i_2__17/O
                         net (fo=28, routed)          0.659     0.526    nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line77/Q_reg_0
    SLICE_X42Y29         FDCE                                         f  nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line77/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.822    -0.868    nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line77/clk_out1
    SLICE_X42Y29         FDCE                                         r  nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line77/Q_reg/C
                         clock pessimism              0.274    -0.593    
    SLICE_X42Y29         FDCE (Remov_fdce_C_CLR)     -0.133    -0.726    nolabel_line52/nolabel_line277/nolabel_line207/a5/nolabel_line77/Q_reg
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  1.252    





