
---------- Begin Simulation Statistics ----------
final_tick                               107368277000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 443977                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707812                       # Number of bytes of host memory used
host_op_rate                                   484554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   225.24                       # Real time elapsed on the host
host_tick_rate                              476690026                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.107368                       # Number of seconds simulated
sim_ticks                                107368277000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.962434                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062961                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673354                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88895                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15821601                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551128                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263247                       # Number of indirect misses.
system.cpu.branchPred.lookups                19662136                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050683                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          986                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.073683                       # CPI: cycles per instruction
system.cpu.discardedOps                        430629                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49086104                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17528845                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083709                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1926107                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.931374                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        107368277                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       105442170                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        29222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        59803                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            375                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13155                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2776                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4468096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4468096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21752                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21752    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21752                       # Request fanout histogram
system.membus.respLayer1.occupancy          205621000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           140186000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11604                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18980                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           342                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11262                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        89702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 90387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7461504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7505408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13561                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1683840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            44145                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009174                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.096289                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  43744     99.09%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    397      0.90%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44145                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          172011000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         151212997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1710000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8819                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8829                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                8819                       # number of overall hits
system.l2.overall_hits::total                    8829                       # number of overall hits
system.l2.demand_misses::.cpu.inst                332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              21423                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21755                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               332                       # number of overall misses
system.l2.overall_misses::.cpu.data             21423                       # number of overall misses
system.l2.overall_misses::total                 21755                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33675000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2360678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2394353000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33675000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2360678000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2394353000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            30242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30584                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           30242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30584                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.708386                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.711320                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.708386                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.711320                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101430.722892                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110193.623675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110059.894277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 101430.722892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110193.623675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110059.894277                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13155                       # number of writebacks
system.l2.writebacks::total                     13155                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         21420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21752                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        21420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21752                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27035000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1932004000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1959039000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27035000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1932004000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1959039000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.708286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.711222                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.708286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.711222                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81430.722892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90196.265173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90062.477014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81430.722892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90196.265173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90062.477014                       # average overall mshr miss latency
system.l2.replacements                          13561                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28051                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28051                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28051                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28051                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           18976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2079536000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2079536000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109587.689713                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109587.689713                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1700016000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1700016000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89587.689713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89587.689713                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33675000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33675000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101430.722892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101430.722892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27035000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27035000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970760                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970760                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81430.722892                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81430.722892                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    281142000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    281142000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.217279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.217279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114892.521455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114892.521455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2444                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2444                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    231988000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    231988000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.217013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.217013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94921.440262                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94921.440262                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7804.053998                       # Cycle average of tags in use
system.l2.tags.total_refs                       59769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21753                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.747621                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.291725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        31.900064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7771.862209                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.948714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952643                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6811                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    499993                       # Number of tag accesses
system.l2.tags.data_accesses                   499993                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2741760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2784256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1683840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1683840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           21420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13155                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13155                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            395797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25536034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25931831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       395797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           395797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15682845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15682845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15682845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           395797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25536034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             41614675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002977568500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              105794                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24895                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       21752                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13155                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26310                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1562                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    755204750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  217470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1570717250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17363.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36113.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26220                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20592                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26310                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.423926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.507983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.883025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          524      2.28%      2.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16687     72.64%     74.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3227     14.05%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1284      5.59%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          367      1.60%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          273      1.19%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          193      0.84%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          147      0.64%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          269      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22971                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.868132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.614830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    380.513820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1454     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.055632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.048073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.527260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               31      2.13%      2.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1353     92.93%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.07%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               71      4.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2783616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1682496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2784256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1683840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  107363450000                       # Total gap between requests
system.mem_ctrls.avgGap                    3075699.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2741120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1682496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 395796.609458490275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25530073.468534845859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15670326.906708208844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26310                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18029750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1552687500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2254694820250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27153.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36243.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  85697256.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             79289700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             42143475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           150911040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           65902500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8475270960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15726627750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      27985942560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        52526087985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.214221                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  72577618500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3585140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31205518500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             84723240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             45031470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           159636120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           71326080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8475270960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16100194920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27671359680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52607542470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.972867                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  71754872500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3585140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32028264500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    107368277000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25654984                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25654984                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25654984                       # number of overall hits
system.cpu.icache.overall_hits::total        25654984                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          342                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            342                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          342                       # number of overall misses
system.cpu.icache.overall_misses::total           342                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35616000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35616000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35616000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35616000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25655326                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25655326                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25655326                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25655326                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104140.350877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104140.350877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104140.350877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104140.350877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          342                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          342                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34932000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34932000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34932000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34932000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102140.350877                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102140.350877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102140.350877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102140.350877                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25654984                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25654984                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          342                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           342                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35616000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35616000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25655326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25655326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104140.350877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104140.350877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          342                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34932000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34932000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102140.350877                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102140.350877                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.651200                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25655326                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          75015.573099                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.651200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.332667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.332667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          341                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.333008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51310994                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51310994                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34999373                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34999373                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35002477                       # number of overall hits
system.cpu.dcache.overall_hits::total        35002477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39628                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39653                       # number of overall misses
system.cpu.dcache.overall_misses::total         39653                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3410558000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3410558000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3410558000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3410558000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35039001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35039001                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35042130                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35042130                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001132                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001132                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86064.348440                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86064.348440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86010.087509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86010.087509                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28051                       # number of writebacks
system.cpu.dcache.writebacks::total             28051                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9400                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9400                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9400                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9400                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30242                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2635360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2635360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2636629000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2636629000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000863                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000863                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87182.744475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87182.744475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87184.346273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87184.346273                       # average overall mshr miss latency
system.cpu.dcache.replacements                  29218                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20845219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20845219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    561917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    561917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20857604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20857604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45370.771094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45370.771094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    498798000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    498798000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44345.483642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44345.483642                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14154154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14154154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2848641000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2848641000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104564.144918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104564.144918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8263                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8263                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2136562000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2136562000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112569.125395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112569.125395                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3104                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3104                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007990                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007990                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1269000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1269000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004474                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004474                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 90642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1016.557285                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35203939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30242                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1164.074433                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.557285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          824                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70456942                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70456942                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107368277000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
