    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; WS
WS__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
WS__0__MASK EQU 0x02
WS__0__PC EQU CYREG_PRT12_PC1
WS__0__PORT EQU 12
WS__0__SHIFT EQU 1
WS__AG EQU CYREG_PRT12_AG
WS__BIE EQU CYREG_PRT12_BIE
WS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
WS__BYP EQU CYREG_PRT12_BYP
WS__DM0 EQU CYREG_PRT12_DM0
WS__DM1 EQU CYREG_PRT12_DM1
WS__DM2 EQU CYREG_PRT12_DM2
WS__DR EQU CYREG_PRT12_DR
WS__INP_DIS EQU CYREG_PRT12_INP_DIS
WS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
WS__MASK EQU 0x02
WS__PORT EQU 12
WS__PRT EQU CYREG_PRT12_PRT
WS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
WS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
WS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
WS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
WS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
WS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
WS__PS EQU CYREG_PRT12_PS
WS__SHIFT EQU 1
WS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
WS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
WS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
WS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
WS__SLW EQU CYREG_PRT12_SLW

; SCK
SCK__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCK__0__MASK EQU 0x01
SCK__0__PC EQU CYREG_PRT12_PC0
SCK__0__PORT EQU 12
SCK__0__SHIFT EQU 0
SCK__AG EQU CYREG_PRT12_AG
SCK__BIE EQU CYREG_PRT12_BIE
SCK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCK__BYP EQU CYREG_PRT12_BYP
SCK__DM0 EQU CYREG_PRT12_DM0
SCK__DM1 EQU CYREG_PRT12_DM1
SCK__DM2 EQU CYREG_PRT12_DM2
SCK__DR EQU CYREG_PRT12_DR
SCK__INP_DIS EQU CYREG_PRT12_INP_DIS
SCK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCK__MASK EQU 0x01
SCK__PORT EQU 12
SCK__PRT EQU CYREG_PRT12_PRT
SCK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCK__PS EQU CYREG_PRT12_PS
SCK__SHIFT EQU 0
SCK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCK__SLW EQU CYREG_PRT12_SLW

; SDO
SDO__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SDO__0__MASK EQU 0x04
SDO__0__PC EQU CYREG_PRT12_PC2
SDO__0__PORT EQU 12
SDO__0__SHIFT EQU 2
SDO__AG EQU CYREG_PRT12_AG
SDO__BIE EQU CYREG_PRT12_BIE
SDO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDO__BYP EQU CYREG_PRT12_BYP
SDO__DM0 EQU CYREG_PRT12_DM0
SDO__DM1 EQU CYREG_PRT12_DM1
SDO__DM2 EQU CYREG_PRT12_DM2
SDO__DR EQU CYREG_PRT12_DR
SDO__INP_DIS EQU CYREG_PRT12_INP_DIS
SDO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDO__MASK EQU 0x04
SDO__PORT EQU 12
SDO__PRT EQU CYREG_PRT12_PRT
SDO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDO__PS EQU CYREG_PRT12_PS
SDO__SHIFT EQU 2
SDO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDO__SLW EQU CYREG_PRT12_SLW

; MCLK
MCLK__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MCLK__0__MASK EQU 0x08
MCLK__0__PC EQU CYREG_PRT12_PC3
MCLK__0__PORT EQU 12
MCLK__0__SHIFT EQU 3
MCLK__AG EQU CYREG_PRT12_AG
MCLK__BIE EQU CYREG_PRT12_BIE
MCLK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MCLK__BYP EQU CYREG_PRT12_BYP
MCLK__DM0 EQU CYREG_PRT12_DM0
MCLK__DM1 EQU CYREG_PRT12_DM1
MCLK__DM2 EQU CYREG_PRT12_DM2
MCLK__DR EQU CYREG_PRT12_DR
MCLK__INP_DIS EQU CYREG_PRT12_INP_DIS
MCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MCLK__MASK EQU 0x08
MCLK__PORT EQU 12
MCLK__PRT EQU CYREG_PRT12_PRT
MCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MCLK__PS EQU CYREG_PRT12_PS
MCLK__SHIFT EQU 3
MCLK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MCLK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MCLK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MCLK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MCLK__SLW EQU CYREG_PRT12_SLW

; I2S_1_bI2S
I2S_1_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2S_1_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
I2S_1_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
I2S_1_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
I2S_1_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
I2S_1_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
I2S_1_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
I2S_1_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
I2S_1_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
I2S_1_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2S_1_bI2S_BitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
I2S_1_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
I2S_1_bI2S_BitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
I2S_1_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
I2S_1_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2S_1_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2S_1_bI2S_BitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
I2S_1_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
I2S_1_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2S_1_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2S_1_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2S_1_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
I2S_1_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
I2S_1_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
I2S_1_bI2S_CtlReg__0__MASK EQU 0x01
I2S_1_bI2S_CtlReg__0__POS EQU 0
I2S_1_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
I2S_1_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
I2S_1_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
I2S_1_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
I2S_1_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
I2S_1_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
I2S_1_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
I2S_1_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
I2S_1_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
I2S_1_bI2S_CtlReg__2__MASK EQU 0x04
I2S_1_bI2S_CtlReg__2__POS EQU 2
I2S_1_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
I2S_1_bI2S_CtlReg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
I2S_1_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
I2S_1_bI2S_CtlReg__COUNT_REG EQU CYREG_B1_UDB06_CTL
I2S_1_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
I2S_1_bI2S_CtlReg__MASK EQU 0x05
I2S_1_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2S_1_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2S_1_bI2S_CtlReg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_REG EQU CYREG_B1_UDB06_A0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__A1_REG EQU CYREG_B1_UDB06_A1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_REG EQU CYREG_B1_UDB06_D0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__D1_REG EQU CYREG_B1_UDB06_D1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_REG EQU CYREG_B1_UDB06_F0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__F1_REG EQU CYREG_B1_UDB06_F1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2S_1_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2S_1_bI2S_Tx_STS_0__Sts__0__MASK EQU 0x01
I2S_1_bI2S_Tx_STS_0__Sts__0__POS EQU 0
I2S_1_bI2S_Tx_STS_0__Sts__1__MASK EQU 0x02
I2S_1_bI2S_Tx_STS_0__Sts__1__POS EQU 1
I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
I2S_1_bI2S_Tx_STS_0__Sts__MASK EQU 0x03
I2S_1_bI2S_Tx_STS_0__Sts__MASK_REG EQU CYREG_B1_UDB06_MSK
I2S_1_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2S_1_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2S_1_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
I2S_1_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
I2S_1_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
I2S_1_bI2S_Tx_STS_0__Sts__STATUS_REG EQU CYREG_B1_UDB06_ST

; TxDMA
TxDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
TxDMA__DRQ_NUMBER EQU 2
TxDMA__NUMBEROF_TDS EQU 0
TxDMA__PRIORITY EQU 2
TxDMA__TERMIN_EN EQU 0
TxDMA__TERMIN_SEL EQU 0
TxDMA__TERMOUT0_EN EQU 0
TxDMA__TERMOUT0_SEL EQU 0
TxDMA__TERMOUT1_EN EQU 0
TxDMA__TERMOUT1_SEL EQU 0

; USBFS_arb_int
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_arb_int__INTC_MASK EQU 0x400000
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_bus_reset
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_bus_reset__INTC_MASK EQU 0x800000
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_Dm
USBFS_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW

; USBFS_Dp
USBFS_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBFS_dp_int
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_dp_int__INTC_MASK EQU 0x1000
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_0
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_0__INTC_MASK EQU 0x1000000
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_1
USBFS_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_1__INTC_MASK EQU 0x02
USBFS_ep_1__INTC_NUMBER EQU 1
USBFS_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBFS_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_6
USBFS_ep_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_6__INTC_MASK EQU 0x04
USBFS_ep_6__INTC_NUMBER EQU 2
USBFS_ep_6__INTC_PRIOR_NUM EQU 7
USBFS_ep_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBFS_ep_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep1
USBFS_ep1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep1__DRQ_NUMBER EQU 0
USBFS_ep1__NUMBEROF_TDS EQU 0
USBFS_ep1__PRIORITY EQU 2
USBFS_ep1__TERMIN_EN EQU 1
USBFS_ep1__TERMIN_SEL EQU 0
USBFS_ep1__TERMOUT0_EN EQU 0
USBFS_ep1__TERMOUT0_SEL EQU 0
USBFS_ep1__TERMOUT1_EN EQU 0
USBFS_ep1__TERMOUT1_SEL EQU 0

; USBFS_ep6
USBFS_ep6__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
USBFS_ep6__DRQ_NUMBER EQU 5
USBFS_ep6__NUMBEROF_TDS EQU 0
USBFS_ep6__PRIORITY EQU 2
USBFS_ep6__TERMIN_EN EQU 1
USBFS_ep6__TERMIN_SEL EQU 0
USBFS_ep6__TERMOUT0_EN EQU 0
USBFS_ep6__TERMOUT0_SEL EQU 0
USBFS_ep6__TERMOUT1_EN EQU 0
USBFS_ep6__TERMOUT1_SEL EQU 0

; USBFS_ord_int
USBFS_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ord_int__INTC_MASK EQU 0x2000000
USBFS_ord_int__INTC_NUMBER EQU 25
USBFS_ord_int__INTC_PRIOR_NUM EQU 7
USBFS_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBFS_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_sof_int
USBFS_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_sof_int__INTC_MASK EQU 0x200000
USBFS_sof_int__INTC_NUMBER EQU 21
USBFS_sof_int__INTC_PRIOR_NUM EQU 7
USBFS_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBFS_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_USB
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; VDAC8_viDAC8
VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_viDAC8__D EQU CYREG_DAC2_D
VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

; clock
clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clock__CFG2_SRC_SEL_MASK EQU 0x07
clock__INDEX EQU 0x00
clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock__PM_ACT_MSK EQU 0x01
clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock__PM_STBY_MSK EQU 0x01

; DmaDone
DmaDone__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DmaDone__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DmaDone__INTC_MASK EQU 0x01
DmaDone__INTC_NUMBER EQU 0
DmaDone__INTC_PRIOR_NUM EQU 7
DmaDone__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
DmaDone__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DmaDone__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Speaker
Speaker__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Speaker__0__MASK EQU 0x01
Speaker__0__PC EQU CYREG_PRT0_PC0
Speaker__0__PORT EQU 0
Speaker__0__SHIFT EQU 0
Speaker__AG EQU CYREG_PRT0_AG
Speaker__AMUX EQU CYREG_PRT0_AMUX
Speaker__BIE EQU CYREG_PRT0_BIE
Speaker__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Speaker__BYP EQU CYREG_PRT0_BYP
Speaker__CTL EQU CYREG_PRT0_CTL
Speaker__DM0 EQU CYREG_PRT0_DM0
Speaker__DM1 EQU CYREG_PRT0_DM1
Speaker__DM2 EQU CYREG_PRT0_DM2
Speaker__DR EQU CYREG_PRT0_DR
Speaker__INP_DIS EQU CYREG_PRT0_INP_DIS
Speaker__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Speaker__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Speaker__LCD_EN EQU CYREG_PRT0_LCD_EN
Speaker__MASK EQU 0x01
Speaker__PORT EQU 0
Speaker__PRT EQU CYREG_PRT0_PRT
Speaker__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Speaker__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Speaker__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Speaker__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Speaker__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Speaker__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Speaker__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Speaker__PS EQU CYREG_PRT0_PS
Speaker__SHIFT EQU 0
Speaker__SLW EQU CYREG_PRT0_SLW

; VdacDma
VdacDma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
VdacDma__DRQ_NUMBER EQU 1
VdacDma__NUMBEROF_TDS EQU 0
VdacDma__PRIORITY EQU 2
VdacDma__TERMIN_EN EQU 0
VdacDma__TERMIN_SEL EQU 0
VdacDma__TERMOUT0_EN EQU 1
VdacDma__TERMOUT0_SEL EQU 1
VdacDma__TERMOUT1_EN EQU 0
VdacDma__TERMOUT1_SEL EQU 0

; SampleClk
SampleClk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SampleClk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SampleClk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SampleClk__CFG2_SRC_SEL_MASK EQU 0x07
SampleClk__INDEX EQU 0x01
SampleClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SampleClk__PM_ACT_MSK EQU 0x02
SampleClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SampleClk__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000027
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
