Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 13:07:00 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                               Path #1                                                                                              |                                                                               WorstPath from Dst                                                                               |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                              3.125 |                                                                                                                                                                          3.125 |
| Path Delay                |                     1.376 |                                                                                                                                                                                             19.075 |                                                                                                                                                                         17.185 |
| Logic Delay               | 0.096(7%)                 | 4.337(23%)                                                                                                                                                                                         | 3.982(24%)                                                                                                                                                                     |
| Net Delay                 | 1.280(93%)                | 14.738(77%)                                                                                                                                                                                        | 13.203(76%)                                                                                                                                                                    |
| Clock Skew                |                    -0.050 |                                                                                                                                                                                              0.401 |                                                                                                                                                                         -0.577 |
| Slack                     |                     1.691 |                                                                                                                                                                                            -15.557 |                                                                                                                                                                        -14.645 |
| Timing Exception          |                           |                                                                                                                                                                                                    |                                                                                                                                                                                |
| Bounding Box Size         | 4% x 0%                   | 22% x 3%                                                                                                                                                                                           | 18% x 4%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                             | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                406 |                                                                                                                                                                            423 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                         0 |                                                                                                                                                                                                 37 |                                                                                                                                                                             33 |
| Routes                    |                         1 |                                                                                                                                                                                                 37 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                | clk                                                                                                                                                                            |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                | clk                                                                                                                                                                            |
| DSP Block                 | None                      | None                                                                                                                                                                                               | None                                                                                                                                                                           |
| BRAM                      | None                      | None                                                                                                                                                                                               | None                                                                                                                                                                           |
| IO Crossings              |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| High Fanout               |                         4 |                                                                                                                                                                                                 58 |                                                                                                                                                                             59 |
| Dont Touch                |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[373]/C         | muon_cand_23.pt_fast[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_26655/C                                                                                                                                                   |
| End Point Pin             | muon_cand_23.pt_fast[1]/D | sr_p.sr_1_15.roi_ret_26655/D                                                                                                                                                                       | sr_p.sr_1[249]/D                                                                                                                                                               |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                               Path #2                                                                                              |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                              3.125 |                                                                                                                                                                                    3.125 |
| Path Delay                |                     1.376 |                                                                                                                                                                                             18.729 |                                                                                                                                                                                   17.503 |
| Logic Delay               | 0.096(7%)                 | 4.260(23%)                                                                                                                                                                                         | 4.033(24%)                                                                                                                                                                               |
| Net Delay                 | 1.280(93%)                | 14.469(77%)                                                                                                                                                                                        | 13.470(76%)                                                                                                                                                                              |
| Clock Skew                |                    -0.050 |                                                                                                                                                                                              0.055 |                                                                                                                                                                                   -0.174 |
| Slack                     |                     1.691 |                                                                                                                                                                                            -15.557 |                                                                                                                                                                                  -14.560 |
| Timing Exception          |                           |                                                                                                                                                                                                    |                                                                                                                                                                                          |
| Bounding Box Size         | 4% x 0%                   | 22% x 3%                                                                                                                                                                                           | 17% x 4%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                             | (0, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                368 |                                                                                                                                                                                      395 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                         0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                       35 |
| Routes                    |                         1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                | clk                                                                                                                                                                                      |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                | clk                                                                                                                                                                                      |
| DSP Block                 | None                      | None                                                                                                                                                                                               | None                                                                                                                                                                                     |
| BRAM                      | None                      | None                                                                                                                                                                                               | None                                                                                                                                                                                     |
| IO Crossings              |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| High Fanout               |                         4 |                                                                                                                                                                                                 58 |                                                                                                                                                                                       59 |
| Dont Touch                |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[373]/C         | muon_cand_23.pt_fast[1]/C                                                                                                                                                                          | sr_p.sr_1_9.roi_ret_6/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_23.pt_fast[1]/D | sr_p.sr_1_9.roi_ret_6/D                                                                                                                                                                            | sr_p.sr_1[249]/D                                                                                                                                                                         |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                 Path #3                                                                                                 |    WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                   3.125 |                    3.125 |
| Path Delay                |                     1.376 |                                                                                                                                                                                                  18.701 |                    2.060 |
| Logic Delay               | 0.096(7%)                 | 4.497(25%)                                                                                                                                                                                              | 0.134(7%)                |
| Net Delay                 | 1.280(93%)                | 14.204(75%)                                                                                                                                                                                             | 1.926(93%)               |
| Clock Skew                |                    -0.050 |                                                                                                                                                                                                   0.030 |                   -0.152 |
| Slack                     |                     1.691 |                                                                                                                                                                                                 -15.554 |                    0.905 |
| Timing Exception          |                           |                                                                                                                                                                                                         |                          |
| Bounding Box Size         | 4% x 0%                   | 22% x 3%                                                                                                                                                                                                | 3% x 3%                  |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                  | (0, 1)                   |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                     367 |                        2 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                       0 |                        0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                       0 |                        0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                       0 |                        0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                       0 |                        0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                            | Safely Timed             |
| Logic Levels              |                         0 |                                                                                                                                                                                                      38 |                        1 |
| Routes                    |                         1 |                                                                                                                                                                                                      38 |                        1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                     | clk                      |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                     | clk                      |
| DSP Block                 | None                      | None                                                                                                                                                                                                    | None                     |
| BRAM                      | None                      | None                                                                                                                                                                                                    | None                     |
| IO Crossings              |                         0 |                                                                                                                                                                                                       0 |                        3 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                       0 |                        0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                       0 |                        0 |
| High Fanout               |                         4 |                                                                                                                                                                                                      52 |                        1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                       0 |                        0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                       0 |                        0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                  | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                  | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[373]/C         | muon_cand_23.pt_fast[1]/C                                                                                                                                                                               | sr_p.sr_1_7.roi_ret_14/C |
| End Point Pin             | muon_cand_23.pt_fast[1]/D | sr_p.sr_1_7.roi_ret_14/D                                                                                                                                                                                | sr_p.sr_1[123]/D         |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                 Path #4                                                                                                 |                                                                               WorstPath from Dst                                                                               |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                   3.125 |                                                                                                                                                                          3.125 |
| Path Delay                |                     1.376 |                                                                                                                                                                                                  18.783 |                                                                                                                                                                         17.412 |
| Logic Delay               | 0.096(7%)                 | 4.563(25%)                                                                                                                                                                                              | 3.841(23%)                                                                                                                                                                     |
| Net Delay                 | 1.280(93%)                | 14.220(75%)                                                                                                                                                                                             | 13.571(77%)                                                                                                                                                                    |
| Clock Skew                |                    -0.050 |                                                                                                                                                                                                   0.112 |                                                                                                                                                                         -0.242 |
| Slack                     |                     1.691 |                                                                                                                                                                                                 -15.554 |                                                                                                                                                                        -14.537 |
| Timing Exception          |                           |                                                                                                                                                                                                         |                                                                                                                                                                                |
| Bounding Box Size         | 4% x 0%                   | 23% x 3%                                                                                                                                                                                                | 18% x 4%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                     402 |                                                                                                                                                                            423 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                         0 |                                                                                                                                                                                                      38 |                                                                                                                                                                             33 |
| Routes                    |                         1 |                                                                                                                                                                                                      38 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                     | clk                                                                                                                                                                            |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                     | clk                                                                                                                                                                            |
| DSP Block                 | None                      | None                                                                                                                                                                                                    | None                                                                                                                                                                           |
| BRAM                      | None                      | None                                                                                                                                                                                                    | None                                                                                                                                                                           |
| IO Crossings              |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| High Fanout               |                         4 |                                                                                                                                                                                                      59 |                                                                                                                                                                             59 |
| Dont Touch                |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[373]/C         | muon_cand_23.pt_fast[1]/C                                                                                                                                                                               | sr_p.sr_1_15.roi_ret_410/C                                                                                                                                                     |
| End Point Pin             | muon_cand_23.pt_fast[1]/D | sr_p.sr_1_15.roi_ret_410/D                                                                                                                                                                              | sr_p.sr_1[249]/D                                                                                                                                                               |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                    Path #5                                                                                                   |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                        3.125 |                                                                                                                                                                                                   3.125 |
| Path Delay                |                     1.376 |                                                                                                                                                                                                       18.738 |                                                                                                                                                                                                  17.901 |
| Logic Delay               | 0.096(7%)                 | 4.788(26%)                                                                                                                                                                                                   | 4.426(25%)                                                                                                                                                                                              |
| Net Delay                 | 1.280(93%)                | 13.950(74%)                                                                                                                                                                                                  | 13.475(75%)                                                                                                                                                                                             |
| Clock Skew                |                    -0.050 |                                                                                                                                                                                                        0.068 |                                                                                                                                                                                                  -0.190 |
| Slack                     |                     1.691 |                                                                                                                                                                                                      -15.553 |                                                                                                                                                                                                 -14.974 |
| Timing Exception          |                           |                                                                                                                                                                                                              |                                                                                                                                                                                                         |
| Bounding Box Size         | 4% x 0%                   | 24% x 3%                                                                                                                                                                                                     | 16% x 3%                                                                                                                                                                                                |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                                                  |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                          356 |                                                                                                                                                                                                     325 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                         0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                      38 |
| Routes                    |                         1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                                     |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                                     |
| DSP Block                 | None                      | None                                                                                                                                                                                                         | None                                                                                                                                                                                                    |
| BRAM                      | None                      | None                                                                                                                                                                                                         | None                                                                                                                                                                                                    |
| IO Crossings              |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| High Fanout               |                         4 |                                                                                                                                                                                                           52 |                                                                                                                                                                                                      52 |
| Dont Touch                |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[373]/C         | muon_cand_23.pt_fast[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_231/C                                                                                                                                                                              |
| End Point Pin             | muon_cand_23.pt_fast[1]/D | sr_p.sr_1_15.roi_ret_231/D                                                                                                                                                                                   | sr_p.sr_1[249]/D                                                                                                                                                                                        |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                    Path #6                                                                                                   |                                                                               WorstPath from Dst                                                                               |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                        3.125 |                                                                                                                                                                          3.125 |
| Path Delay                |                     1.376 |                                                                                                                                                                                                       18.772 |                                                                                                                                                                         17.758 |
| Logic Delay               | 0.096(7%)                 | 4.870(26%)                                                                                                                                                                                                   | 3.788(22%)                                                                                                                                                                     |
| Net Delay                 | 1.280(93%)                | 13.902(74%)                                                                                                                                                                                                  | 13.970(78%)                                                                                                                                                                    |
| Clock Skew                |                    -0.050 |                                                                                                                                                                                                        0.103 |                                                                                                                                                                         -0.229 |
| Slack                     |                     1.691 |                                                                                                                                                                                                      -15.552 |                                                                                                                                                                        -14.870 |
| Timing Exception          |                           |                                                                                                                                                                                                              |                                                                                                                                                                                |
| Bounding Box Size         | 4% x 0%                   | 22% x 3%                                                                                                                                                                                                     | 18% x 4%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                          360 |                                                                                                                                                                            427 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                         0 |                                                                                                                                                                                                           39 |                                                                                                                                                                             33 |
| Routes                    |                         1 |                                                                                                                                                                                                           39 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                          | clk                                                                                                                                                                            |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                          | clk                                                                                                                                                                            |
| DSP Block                 | None                      | None                                                                                                                                                                                                         | None                                                                                                                                                                           |
| BRAM                      | None                      | None                                                                                                                                                                                                         | None                                                                                                                                                                           |
| IO Crossings              |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| High Fanout               |                         4 |                                                                                                                                                                                                           53 |                                                                                                                                                                             59 |
| Dont Touch                |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[373]/C         | muon_cand_23.pt_fast[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_28592/C                                                                                                                                                   |
| End Point Pin             | muon_cand_23.pt_fast[1]/D | sr_p.sr_1_15.roi_ret_28592/D                                                                                                                                                                                 | sr_p.sr_1[249]/D                                                                                                                                                               |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                    Path #7                                                                                                   |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                        3.125 |                                                                                                                                                                                    3.125 |
| Path Delay                |                     1.376 |                                                                                                                                                                                                       18.899 |                                                                                                                                                                                   17.368 |
| Logic Delay               | 0.096(7%)                 | 4.216(23%)                                                                                                                                                                                                   | 3.749(22%)                                                                                                                                                                               |
| Net Delay                 | 1.280(93%)                | 14.683(77%)                                                                                                                                                                                                  | 13.619(78%)                                                                                                                                                                              |
| Clock Skew                |                    -0.050 |                                                                                                                                                                                                        0.233 |                                                                                                                                                                                   -0.388 |
| Slack                     |                     1.691 |                                                                                                                                                                                                      -15.549 |                                                                                                                                                                                  -14.639 |
| Timing Exception          |                           |                                                                                                                                                                                                              |                                                                                                                                                                                          |
| Bounding Box Size         | 4% x 0%                   | 22% x 3%                                                                                                                                                                                                     | 17% x 3%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                          363 |                                                                                                                                                                                      321 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                         0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                       35 |
| Routes                    |                         1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                      |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                      |
| DSP Block                 | None                      | None                                                                                                                                                                                                         | None                                                                                                                                                                                     |
| BRAM                      | None                      | None                                                                                                                                                                                                         | None                                                                                                                                                                                     |
| IO Crossings              |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| High Fanout               |                         4 |                                                                                                                                                                                                           52 |                                                                                                                                                                                       52 |
| Dont Touch                |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[373]/C         | muon_cand_23.pt_fast[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_430/C                                                                                                                                                               |
| End Point Pin             | muon_cand_23.pt_fast[1]/D | sr_p.sr_1_15.roi_ret_430/D                                                                                                                                                                                   | sr_p.sr_1[249]/D                                                                                                                                                                         |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                      Path #8                                                                                                      |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                             3.125 |                                                                                                                                                                                    3.125 |
| Path Delay                |                     1.376 |                                                                                                                                                                                                            18.718 |                                                                                                                                                                                   17.695 |
| Logic Delay               | 0.096(7%)                 | 4.956(27%)                                                                                                                                                                                                        | 3.905(23%)                                                                                                                                                                               |
| Net Delay                 | 1.280(93%)                | 13.762(73%)                                                                                                                                                                                                       | 13.790(77%)                                                                                                                                                                              |
| Clock Skew                |                    -0.050 |                                                                                                                                                                                                             0.052 |                                                                                                                                                                                   -0.172 |
| Slack                     |                     1.691 |                                                                                                                                                                                                           -15.549 |                                                                                                                                                                                  -14.750 |
| Timing Exception          |                           |                                                                                                                                                                                                                   |                                                                                                                                                                                          |
| Bounding Box Size         | 4% x 0%                   | 21% x 3%                                                                                                                                                                                                          | 15% x 3%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                            | (0, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                               406 |                                                                                                                                                                                      300 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                        0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                         0 |                                                                                                                                                                                                                40 |                                                                                                                                                                                       35 |
| Routes                    |                         1 |                                                                                                                                                                                                                40 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                      |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                      |
| DSP Block                 | None                      | None                                                                                                                                                                                                              | None                                                                                                                                                                                     |
| BRAM                      | None                      | None                                                                                                                                                                                                              | None                                                                                                                                                                                     |
| IO Crossings              |                         0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                        0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                        0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                59 |                                                                                                                                                                                       52 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                        0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[373]/C         | muon_cand_23.pt_fast[1]/C                                                                                                                                                                                         | sr_p.sr_1_9.sector_ret_67/C                                                                                                                                                              |
| End Point Pin             | muon_cand_23.pt_fast[1]/D | sr_p.sr_1_9.sector_ret_67/D                                                                                                                                                                                       | sr_p.sr_1[249]/D                                                                                                                                                                         |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                    Path #9                                                                                                   |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                        3.125 |                                                                                                                                                                                                   3.125 |
| Path Delay                |                     1.376 |                                                                                                                                                                                                       18.686 |                                                                                                                                                                                                  18.005 |
| Logic Delay               | 0.096(7%)                 | 4.644(25%)                                                                                                                                                                                                   | 4.536(26%)                                                                                                                                                                                              |
| Net Delay                 | 1.280(93%)                | 14.042(75%)                                                                                                                                                                                                  | 13.469(74%)                                                                                                                                                                                             |
| Clock Skew                |                    -0.050 |                                                                                                                                                                                                        0.021 |                                                                                                                                                                                                  -0.140 |
| Slack                     |                     1.691 |                                                                                                                                                                                                      -15.548 |                                                                                                                                                                                                 -15.028 |
| Timing Exception          |                           |                                                                                                                                                                                                              |                                                                                                                                                                                                         |
| Bounding Box Size         | 4% x 0%                   | 24% x 3%                                                                                                                                                                                                     | 16% x 3%                                                                                                                                                                                                |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                                                  |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                          356 |                                                                                                                                                                                                     325 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                         0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                      38 |
| Routes                    |                         1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                                     |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                                     |
| DSP Block                 | None                      | None                                                                                                                                                                                                         | None                                                                                                                                                                                                    |
| BRAM                      | None                      | None                                                                                                                                                                                                         | None                                                                                                                                                                                                    |
| IO Crossings              |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| High Fanout               |                         4 |                                                                                                                                                                                                           52 |                                                                                                                                                                                                      52 |
| Dont Touch                |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[373]/C         | muon_cand_23.pt_fast[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_28641/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_23.pt_fast[1]/D | sr_p.sr_1_15.roi_ret_28641/D                                                                                                                                                                                 | sr_p.sr_1[249]/D                                                                                                                                                                                        |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                 Path #10                                                                                                |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                   3.125 |                                                                                                                                                                                    3.125 |
| Path Delay                |                     1.376 |                                                                                                                                                                                                  18.694 |                                                                                                                                                                                   15.886 |
| Logic Delay               | 0.096(7%)                 | 4.604(25%)                                                                                                                                                                                              | 3.674(24%)                                                                                                                                                                               |
| Net Delay                 | 1.280(93%)                | 14.090(75%)                                                                                                                                                                                             | 12.212(76%)                                                                                                                                                                              |
| Clock Skew                |                    -0.050 |                                                                                                                                                                                                   0.032 |                                                                                                                                                                                   -0.158 |
| Slack                     |                     1.691 |                                                                                                                                                                                                 -15.545 |                                                                                                                                                                                  -12.927 |
| Timing Exception          |                           |                                                                                                                                                                                                         |                                                                                                                                                                                          |
| Bounding Box Size         | 4% x 0%                   | 24% x 3%                                                                                                                                                                                                | 14% x 3%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                     355 |                                                                                                                                                                                      285 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                         0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                       35 |
| Routes                    |                         1 |                                                                                                                                                                                                      39 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      |
| DSP Block                 | None                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                     |
| BRAM                      | None                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                     |
| IO Crossings              |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| High Fanout               |                         4 |                                                                                                                                                                                                      52 |                                                                                                                                                                                       52 |
| Dont Touch                |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[373]/C         | muon_cand_23.pt_fast[1]/C                                                                                                                                                                               | sr_p.sr_1_15.roi_ret_26042/C                                                                                                                                                             |
| End Point Pin             | muon_cand_23.pt_fast[1]/D | sr_p.sr_1_15.roi_ret_26042/D                                                                                                                                                                            | sr_p.sr_1[249]/D                                                                                                                                                                         |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 29 | 30 | 31 | 32 | 33 | 34 | 35 |  36 |  37 |  38 | 39 | 40 | 41 |
+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+
| clk             | 3.125ns     |  1 |  4 |  5 | 73 | 98 | 33 | 79 | 214 | 290 | 169 | 28 |  5 |  1 |
+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.64 |           3.38 |           34883 | 0(0.0%) | 341(1.7%) | 1114(5.7%) | 2324(11.9%) | 5401(27.6%) | 10369(53.0%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D001-freq320retfan10000_rev_1 | 0.90 |           4.42 |           21536 | 0(0.0%) | 340(1.7%) | 1112(5.7%) | 2235(11.5%) | 5399(27.8%) | 10360(53.3%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_512_4 | 0.00 |           1.05 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       109% | (CLEM_X42Y334,CLEL_R_X57Y365)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.74023 | 89%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |       128% | (CLEL_R_X41Y333,CLEL_R_X49Y348) | muon_sorter_1(91%),wrapper(8%)  |            0% |       4.69115 | 89%          | 0%         |  27% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     |                3 |       137% | (CLEM_X46Y321,CLEL_R_X49Y328)   | muon_sorter_1(96%)              |            0% |       5.17969 | 97%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                4 |       130% | (CLEL_R_X41Y316,CLEL_R_X49Y331) | muon_sorter_1(89%),wrapper(10%) |            0% |       4.98646 | 95%          | 0%         |   7% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.261% | (CLEM_X39Y324,CLEM_X54Y339)     | muon_sorter_1(89%),wrapper(10%) |            0% |       4.80924 | 91%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           1.029% | (CLEM_X34Y314,CLEM_X65Y377)     | muon_sorter_1(73%),wrapper(26%) |            0% |       3.60981 | 68%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.643% | (CLEM_X30Y316,CLEM_X61Y363)     | muon_sorter_1(79%),wrapper(20%) |            0% |       3.49802 | 66%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.962% | (CLEL_R_X36Y313,CLEM_X67Y376)   | muon_sorter_1(73%),wrapper(26%) |            0% |       3.65696 | 69%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                3 |           0.060% | (CLEM_X44Y328,CLEM_X51Y335)     | muon_sorter_1(87%),wrapper(12%) |            0% |       4.57366 | 88%          | 0%         |  13% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                5 |           0.563% | (CLEL_R_X36Y312,CLEM_X59Y367)   | muon_sorter_1(81%),wrapper(18%) |            0% |       4.29303 | 81%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.346% | (CLEL_R_X38Y330,CLEL_R_X53Y361) | muon_sorter_1(84%),wrapper(15%) |            0% |       4.56703 | 87%          | 0%         |  19% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.634% | (CLEL_R_X43Y314,CLEM_X58Y361)   | muon_sorter_1(87%),wrapper(12%) |            0% |       4.65755 | 88%          | 0%         |  13% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.569% | (CLEM_X39Y318,CLEM_X54Y365)     | muon_sorter_1(86%),wrapper(13%) |            0% |       4.71274 | 89%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.247% | (CLEM_X33Y304,CLEM_X64Y383)     | muon_sorter_1(71%),wrapper(28%) |            0% |       3.20091 | 60%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.066% | (CLEL_R_X32Y311,CLEM_X63Y374)   | muon_sorter_1(75%),wrapper(24%) |            0% |       3.48419 | 66%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.282% | (CLEL_R_X32Y324,CLEM_X63Y387)   | muon_sorter_1(73%),wrapper(26%) |            0% |       3.42966 | 64%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |           Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        86% | (NULL_X319Y345,NULL_X319Y345) |                                |            NA |            NA | NA           | NA         |   NA |   NA | NA   | NA   | NA  |    NA |  NA |
| East      |                2 |        85% | (CLEM_X48Y344,CLEM_X51Y347)   | muon_sorter_1(92%),wrapper(7%) |            0% |        4.6875 | 87%          | 0%         |  17% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X40Y340,CLEL_R_X43Y343) | muon_sorter_1(98%)             |            0% |       5.23125 | 99%          | 0%         |  30% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X40Y336,CLEL_R_X43Y339) | muon_sorter_1(93%),wrapper(6%) |            0% |        5.1625 | 98%          | 0%         |  19% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |        86% | (CLEM_X40Y324,CLEM_X47Y331)   | muon_sorter_1(90%),wrapper(9%) |            0% |         5.125 | 98%          | 0%         |   7% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      |                3 |        87% | (CLEM_X48Y356,CLEL_R_X55Y363) | muon_sorter_1(94%)             |            0% |       5.20375 | 99%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+--------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |           Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+--------------------------------+---------------------+
| CLEM_X45Y336   | 299             | 583          | 65%                  | muon_sorter_1(100%)            | Y                   |
| CLEM_X45Y337   | 299             | 582          | 65%                  | muon_sorter_1(100%)            | Y                   |
| CLEL_R_X45Y337 | 301             | 582          | 65%                  | muon_sorter_1(100%)            | Y                   |
| CLEL_R_X44Y337 | 298             | 582          | 65%                  | muon_sorter_1(92%),wrapper(7%) | Y                   |
| CLEL_R_X44Y336 | 298             | 583          | 65%                  | muon_sorter_1(91%),wrapper(8%) | Y                   |
| CLEM_X45Y335   | 299             | 584          | 65%                  | muon_sorter_1(100%)            | Y                   |
| CLEM_X46Y340   | 302             | 579          | 65%                  | muon_sorter_1(100%)            | Y                   |
| CLEM_X46Y341   | 302             | 578          | 65%                  | muon_sorter_1(100%)            | Y                   |
| CLEM_X45Y338   | 299             | 581          | 65%                  | muon_sorter_1(100%)            | Y                   |
| CLEM_X45Y341   | 299             | 578          | 65%                  | muon_sorter_1(100%)            | Y                   |
+----------------+-----------------+--------------+----------------------+--------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X45Y341   | 299             | 578          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X44Y340 | 298             | 579          | 70%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y341 | 301             | 578          | 70%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y337 | 301             | 582          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y342   | 302             | 577          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y339 | 301             | 580          | 69%                  | muon_sorter_1(71%),wrapper(28%) | Y                   |
| CLEM_X46Y341   | 302             | 578          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X44Y336 | 298             | 583          | 69%                  | muon_sorter_1(91%),wrapper(8%)  | Y                   |
| CLEM_X45Y340   | 299             | 579          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X44Y337 | 298             | 582          | 68%                  | muon_sorter_1(92%),wrapper(7%)  | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


