# ğŸ“¸ Simulation Outputs â€” Digital Lock Project

This folder contains simulation output images generated during the testing and verification of the digital lock Verilog module.

Each image represents different test scenarios, such as correct/incorrect input combinations, lock/unlock transitions, and timing diagrams.

---

## ğŸ” Output Images

### 1)Output 1
![Output 1](https://github.com/AHIRAJ-K/digital-lock-verilog/blob/main/output/1.jpg)

### 2)Output 2
![Output 2](https://github.com/AHIRAJ-K/digital-lock-verilog/blob/main/output/2.jpg)

### 3)Output 3
![Output 3](https://github.com/AHIRAJ-K/digital-lock-verilog/blob/main/output/3.jpg)

### 4)Output 4
![Output 4](https://github.com/AHIRAJ-K/digital-lock-verilog/blob/main/output/4.jpg)

### 4)Output 5
![Output 5](https://github.com/AHIRAJ-K/digital-lock-verilog/blob/main/output/5.jpg)


---

ğŸ“„ For full documentation and explanation, view the [main project report](https://ahiraj-k.github.io/digital-lock-verilog/Project-Report.pdf).
