0.7
v2020.2.2
Feb  9 2021
06:17:39
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU/MCU.srcs/sim_1/new/ALU_tb.vhd,1623398815,vhdl,,,,alu_tb,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU/MCU.srcs/sources_1/new/ALU.vhd,1623398815,vhdl,,,,alu,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU/MCU.srcs/sources_1/new/adder.vhd,1623398815,vhdl,,,,adder,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU/MCU.srcs/sources_1/new/four_to_one_MUX.vhd,1623398815,vhdl,,,,four_to_one_mux,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU/MCU.srcs/sources_1/new/two_to_one_MUX.vhd,1623398815,vhdl,,,,two_to_one_mux,,,,,,,,
