
MEngProjectArm.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000e8  00800200  00002662  000026f6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002662  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000222  008002e8  008002e8  000027de  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000027de  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000283c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000708  00000000  00000000  0000287c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00011f1c  00000000  00000000  00002f84  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000031ce  00000000  00000000  00014ea0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003995  00000000  00000000  0001806e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001440  00000000  00000000  0001ba04  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00003903  00000000  00000000  0001ce44  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006302  00000000  00000000  00020747  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000006a8  00000000  00000000  00026a49  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0a c1       	rjmp	.+532    	; 0x216 <__ctors_end>
       2:	00 00       	nop
       4:	39 c1       	rjmp	.+626    	; 0x278 <__bad_interrupt>
       6:	00 00       	nop
       8:	37 c1       	rjmp	.+622    	; 0x278 <__bad_interrupt>
       a:	00 00       	nop
       c:	35 c1       	rjmp	.+618    	; 0x278 <__bad_interrupt>
       e:	00 00       	nop
      10:	33 c1       	rjmp	.+614    	; 0x278 <__bad_interrupt>
      12:	00 00       	nop
      14:	31 c1       	rjmp	.+610    	; 0x278 <__bad_interrupt>
      16:	00 00       	nop
      18:	2f c1       	rjmp	.+606    	; 0x278 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	2d c1       	rjmp	.+602    	; 0x278 <__bad_interrupt>
      1e:	00 00       	nop
      20:	2b c1       	rjmp	.+598    	; 0x278 <__bad_interrupt>
      22:	00 00       	nop
      24:	85 c2       	rjmp	.+1290   	; 0x530 <__vector_9>
      26:	00 00       	nop
      28:	27 c1       	rjmp	.+590    	; 0x278 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	25 c1       	rjmp	.+586    	; 0x278 <__bad_interrupt>
      2e:	00 00       	nop
      30:	23 c1       	rjmp	.+582    	; 0x278 <__bad_interrupt>
      32:	00 00       	nop
      34:	21 c1       	rjmp	.+578    	; 0x278 <__bad_interrupt>
      36:	00 00       	nop
      38:	1f c1       	rjmp	.+574    	; 0x278 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	1d c1       	rjmp	.+570    	; 0x278 <__bad_interrupt>
      3e:	00 00       	nop
      40:	1b c1       	rjmp	.+566    	; 0x278 <__bad_interrupt>
      42:	00 00       	nop
      44:	19 c1       	rjmp	.+562    	; 0x278 <__bad_interrupt>
      46:	00 00       	nop
      48:	17 c1       	rjmp	.+558    	; 0x278 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	15 c1       	rjmp	.+554    	; 0x278 <__bad_interrupt>
      4e:	00 00       	nop
      50:	13 c1       	rjmp	.+550    	; 0x278 <__bad_interrupt>
      52:	00 00       	nop
      54:	11 c1       	rjmp	.+546    	; 0x278 <__bad_interrupt>
      56:	00 00       	nop
      58:	0f c1       	rjmp	.+542    	; 0x278 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	0c 94 78 0a 	jmp	0x14f0	; 0x14f0 <__vector_23>
      60:	0b c1       	rjmp	.+534    	; 0x278 <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 35 08 	jmp	0x106a	; 0x106a <__vector_25>
      68:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__vector_26>
      6c:	05 c1       	rjmp	.+522    	; 0x278 <__bad_interrupt>
      6e:	00 00       	nop
      70:	03 c1       	rjmp	.+518    	; 0x278 <__bad_interrupt>
      72:	00 00       	nop
      74:	01 c1       	rjmp	.+514    	; 0x278 <__bad_interrupt>
      76:	00 00       	nop
      78:	ff c0       	rjmp	.+510    	; 0x278 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	fd c0       	rjmp	.+506    	; 0x278 <__bad_interrupt>
      7e:	00 00       	nop
      80:	fb c0       	rjmp	.+502    	; 0x278 <__bad_interrupt>
      82:	00 00       	nop
      84:	f9 c0       	rjmp	.+498    	; 0x278 <__bad_interrupt>
      86:	00 00       	nop
      88:	f7 c0       	rjmp	.+494    	; 0x278 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	f5 c0       	rjmp	.+490    	; 0x278 <__bad_interrupt>
      8e:	00 00       	nop
      90:	0c 94 ca 08 	jmp	0x1194	; 0x1194 <__vector_36>
      94:	0c 94 00 09 	jmp	0x1200	; 0x1200 <__vector_37>
      98:	ef c0       	rjmp	.+478    	; 0x278 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 fc 0e 	jmp	0x1df8	; 0x1df8 <__vector_39>
      a0:	eb c0       	rjmp	.+470    	; 0x278 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	e9 c0       	rjmp	.+466    	; 0x278 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	e7 c0       	rjmp	.+462    	; 0x278 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	e5 c0       	rjmp	.+458    	; 0x278 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	e3 c0       	rjmp	.+454    	; 0x278 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	e1 c0       	rjmp	.+450    	; 0x278 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	df c0       	rjmp	.+446    	; 0x278 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	dd c0       	rjmp	.+442    	; 0x278 <__bad_interrupt>
      be:	00 00       	nop
      c0:	db c0       	rjmp	.+438    	; 0x278 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	d9 c0       	rjmp	.+434    	; 0x278 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	d7 c0       	rjmp	.+430    	; 0x278 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	d5 c0       	rjmp	.+426    	; 0x278 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	d3 c0       	rjmp	.+422    	; 0x278 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	d1 c0       	rjmp	.+418    	; 0x278 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	cf c0       	rjmp	.+414    	; 0x278 <__bad_interrupt>
      da:	00 00       	nop
      dc:	cd c0       	rjmp	.+410    	; 0x278 <__bad_interrupt>
      de:	00 00       	nop
      e0:	cb c0       	rjmp	.+406    	; 0x278 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b3 0b       	sbc	r27, r19
      e6:	b6 0b       	sbc	r27, r22
      e8:	a5 0b       	sbc	r26, r21
      ea:	a9 0b       	sbc	r26, r25
      ec:	af 0b       	sbc	r26, r31
      ee:	ed 0b       	sbc	r30, r29
      f0:	ba 0b       	sbc	r27, r26
      f2:	be 0b       	sbc	r27, r30
      f4:	c4 0b       	sbc	r28, r20
      f6:	c8 0b       	sbc	r28, r24
      f8:	cc 0b       	sbc	r28, r28
      fa:	d2 0b       	sbc	r29, r18
      fc:	d6 0b       	sbc	r29, r22
      fe:	da 0b       	sbc	r29, r26
     100:	ed 0b       	sbc	r30, r29
     102:	e0 0b       	sbc	r30, r16
     104:	e4 0b       	sbc	r30, r20
     106:	e8 0b       	sbc	r30, r24

00000108 <__trampolines_end>:
     108:	00 00       	nop
     10a:	0a 0b       	sbc	r16, r26
     10c:	02 09       	sbc	r16, r2
     10e:	0c 0d       	add	r16, r12
     110:	0e 08       	sbc	r0, r14
     112:	07 03       	mulsu	r16, r23
     114:	04 01       	movw	r0, r8
	...
     132:	00 00       	nop
     134:	12 11       	cpse	r17, r2
     136:	10 00       	.word	0x0010	; ????
	...

0000014e <digital_pin_to_bit_mask_PGM>:
     14e:	01 02 10 20 20 08 08 10 20 40 10 20 40 80 02 01     ...  ... @. @...
     15e:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 80 40     ........... @..@
     16e:	20 10 08 04 02 01 80 04 02 01 80 40 20 10 08 04      ..........@ ...
     17e:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 01 02     ........... @...
     18e:	04 08 10 20 40 80                                   ... @.

00000194 <digital_pin_to_port_PGM>:
     194:	05 05 05 05 07 05 08 08 08 08 02 02 02 02 0a 0a     ................
     1a4:	08 08 04 04 04 04 01 01 01 01 01 01 01 01 03 03     ................
     1b4:	03 03 03 03 03 03 04 07 07 07 0c 0c 0c 0c 0c 0c     ................
     1c4:	0c 0c 02 02 02 02 06 06 06 06 06 06 06 06 0b 0b     ................
     1d4:	0b 0b 0b 0b 0b 0b                                   ......

000001da <port_to_output_PGM>:
     1da:	00 00 22 00 25 00 28 00 2b 00 2e 00 31 00 34 00     ..".%.(.+...1.4.
     1ea:	02 01 00 00 05 01 08 01 0b 01                       ..........

000001f4 <port_to_mode_PGM>:
     1f4:	00 00 21 00 24 00 27 00 2a 00 2d 00 30 00 33 00     ..!.$.'.*.-.0.3.
     204:	01 01 00 00 04 01 07 01 0a 01                       ..........

0000020e <__ctors_start>:
     20e:	c5 01       	movw	r24, r10
     210:	9d 08       	sbc	r9, r13
     212:	32 09       	sbc	r19, r2
     214:	44 0e       	add	r4, r20

00000216 <__ctors_end>:
     216:	11 24       	eor	r1, r1
     218:	1f be       	out	0x3f, r1	; 63
     21a:	cf ef       	ldi	r28, 0xFF	; 255
     21c:	d1 e2       	ldi	r29, 0x21	; 33
     21e:	de bf       	out	0x3e, r29	; 62
     220:	cd bf       	out	0x3d, r28	; 61
     222:	00 e0       	ldi	r16, 0x00	; 0
     224:	0c bf       	out	0x3c, r16	; 60

00000226 <__do_copy_data>:
     226:	12 e0       	ldi	r17, 0x02	; 2
     228:	a0 e0       	ldi	r26, 0x00	; 0
     22a:	b2 e0       	ldi	r27, 0x02	; 2
     22c:	e2 e6       	ldi	r30, 0x62	; 98
     22e:	f6 e2       	ldi	r31, 0x26	; 38
     230:	00 e0       	ldi	r16, 0x00	; 0
     232:	0b bf       	out	0x3b, r16	; 59
     234:	02 c0       	rjmp	.+4      	; 0x23a <__do_copy_data+0x14>
     236:	07 90       	elpm	r0, Z+
     238:	0d 92       	st	X+, r0
     23a:	a8 3e       	cpi	r26, 0xE8	; 232
     23c:	b1 07       	cpc	r27, r17
     23e:	d9 f7       	brne	.-10     	; 0x236 <__do_copy_data+0x10>

00000240 <__do_clear_bss>:
     240:	25 e0       	ldi	r18, 0x05	; 5
     242:	a8 ee       	ldi	r26, 0xE8	; 232
     244:	b2 e0       	ldi	r27, 0x02	; 2
     246:	01 c0       	rjmp	.+2      	; 0x24a <.do_clear_bss_start>

00000248 <.do_clear_bss_loop>:
     248:	1d 92       	st	X+, r1

0000024a <.do_clear_bss_start>:
     24a:	aa 30       	cpi	r26, 0x0A	; 10
     24c:	b2 07       	cpc	r27, r18
     24e:	e1 f7       	brne	.-8      	; 0x248 <.do_clear_bss_loop>

00000250 <__do_global_ctors>:
     250:	11 e0       	ldi	r17, 0x01	; 1
     252:	cb e0       	ldi	r28, 0x0B	; 11
     254:	d1 e0       	ldi	r29, 0x01	; 1
     256:	00 e0       	ldi	r16, 0x00	; 0
     258:	06 c0       	rjmp	.+12     	; 0x266 <__do_global_ctors+0x16>
     25a:	21 97       	sbiw	r28, 0x01	; 1
     25c:	01 09       	sbc	r16, r1
     25e:	80 2f       	mov	r24, r16
     260:	fe 01       	movw	r30, r28
     262:	0e 94 4c 10 	call	0x2098	; 0x2098 <__tablejump2__>
     266:	c7 30       	cpi	r28, 0x07	; 7
     268:	d1 07       	cpc	r29, r17
     26a:	80 e0       	ldi	r24, 0x00	; 0
     26c:	08 07       	cpc	r16, r24
     26e:	a9 f7       	brne	.-22     	; 0x25a <__do_global_ctors+0xa>
     270:	0e 94 60 09 	call	0x12c0	; 0x12c0 <main>
     274:	0c 94 2f 13 	jmp	0x265e	; 0x265e <_exit>

00000278 <__bad_interrupt>:
     278:	c3 ce       	rjmp	.-634    	; 0x0 <__vectors>

0000027a <_ZN14HardwareSerial5writeEi>:
  Serial1.write(MX_TORQUE_LENGTH);
  Serial1.write(MX_INSTRUCTION_WRITE_DATA);
  Serial1.write(MX_TORQUE_ENABLE);
  Serial1.write(Status);
  Serial1.write(Checksum);
  RS485_RX_ON
     27a:	dc 01       	movw	r26, r24
     27c:	ed 91       	ld	r30, X+
     27e:	fc 91       	ld	r31, X
     280:	01 90       	ld	r0, Z+
     282:	f0 81       	ld	r31, Z
     284:	e0 2d       	mov	r30, r0
     286:	19 94       	eijmp

00000288 <_Z8printLCDhhih>:
     288:	8f 92       	push	r8
     28a:	9f 92       	push	r9
     28c:	af 92       	push	r10
     28e:	bf 92       	push	r11
     290:	cf 92       	push	r12
     292:	df 92       	push	r13
     294:	ef 92       	push	r14
     296:	ff 92       	push	r15
     298:	0f 93       	push	r16
     29a:	1f 93       	push	r17
     29c:	cf 93       	push	r28
     29e:	df 93       	push	r29
     2a0:	00 d0       	rcall	.+0      	; 0x2a2 <_Z8printLCDhhih+0x1a>
     2a2:	1f 92       	push	r1
     2a4:	1f 92       	push	r1
     2a6:	cd b7       	in	r28, 0x3d	; 61
     2a8:	de b7       	in	r29, 0x3e	; 62
     2aa:	b8 2e       	mov	r11, r24
     2ac:	a6 2e       	mov	r10, r22
     2ae:	94 2e       	mov	r9, r20
     2b0:	85 2e       	mov	r8, r21
     2b2:	cd b6       	in	r12, 0x3d	; 61
     2b4:	de b6       	in	r13, 0x3e	; 62
     2b6:	8d b7       	in	r24, 0x3d	; 61
     2b8:	9e b7       	in	r25, 0x3e	; 62
     2ba:	82 1b       	sub	r24, r18
     2bc:	91 09       	sbc	r25, r1
     2be:	0f b6       	in	r0, 0x3f	; 63
     2c0:	f8 94       	cli
     2c2:	9e bf       	out	0x3e, r25	; 62
     2c4:	0f be       	out	0x3f, r0	; 63
     2c6:	8d bf       	out	0x3d, r24	; 61
     2c8:	0d b7       	in	r16, 0x3d	; 61
     2ca:	1e b7       	in	r17, 0x3e	; 62
     2cc:	0f 5f       	subi	r16, 0xFF	; 255
     2ce:	1f 4f       	sbci	r17, 0xFF	; 255
     2d0:	1f 92       	push	r1
     2d2:	2f 93       	push	r18
     2d4:	8b e0       	ldi	r24, 0x0B	; 11
     2d6:	92 e0       	ldi	r25, 0x02	; 2
     2d8:	9f 93       	push	r25
     2da:	8f 93       	push	r24
     2dc:	ce 01       	movw	r24, r28
     2de:	01 96       	adiw	r24, 0x01	; 1
     2e0:	7c 01       	movw	r14, r24
     2e2:	9f 93       	push	r25
     2e4:	8f 93       	push	r24
     2e6:	0e 94 54 10 	call	0x20a8	; 0x20a8 <sprintf>
     2ea:	8f 92       	push	r8
     2ec:	9f 92       	push	r9
     2ee:	ff 92       	push	r15
     2f0:	ef 92       	push	r14
     2f2:	1f 93       	push	r17
     2f4:	0f 93       	push	r16
     2f6:	0e 94 54 10 	call	0x20a8	; 0x20a8 <sprintf>
     2fa:	4a 2d       	mov	r20, r10
     2fc:	6b 2d       	mov	r22, r11
     2fe:	88 ee       	ldi	r24, 0xE8	; 232
     300:	92 e0       	ldi	r25, 0x02	; 2
     302:	0e 94 be 0c 	call	0x197c	; 0x197c <_ZN17LiquidCrystal_I2C9setCursorEhh>
     306:	b8 01       	movw	r22, r16
     308:	88 ee       	ldi	r24, 0xE8	; 232
     30a:	92 e0       	ldi	r25, 0x02	; 2
     30c:	0e 94 a9 09 	call	0x1352	; 0x1352 <_ZN5Print5printEPKc>
     310:	8d b7       	in	r24, 0x3d	; 61
     312:	9e b7       	in	r25, 0x3e	; 62
     314:	0c 96       	adiw	r24, 0x0c	; 12
     316:	0f b6       	in	r0, 0x3f	; 63
     318:	f8 94       	cli
     31a:	9e bf       	out	0x3e, r25	; 62
     31c:	0f be       	out	0x3f, r0	; 63
     31e:	8d bf       	out	0x3d, r24	; 61
     320:	0f b6       	in	r0, 0x3f	; 63
     322:	f8 94       	cli
     324:	de be       	out	0x3e, r13	; 62
     326:	0f be       	out	0x3f, r0	; 63
     328:	cd be       	out	0x3d, r12	; 61
     32a:	0f 90       	pop	r0
     32c:	0f 90       	pop	r0
     32e:	0f 90       	pop	r0
     330:	0f 90       	pop	r0
     332:	0f 90       	pop	r0
     334:	df 91       	pop	r29
     336:	cf 91       	pop	r28
     338:	1f 91       	pop	r17
     33a:	0f 91       	pop	r16
     33c:	ff 90       	pop	r15
     33e:	ef 90       	pop	r14
     340:	df 90       	pop	r13
     342:	cf 90       	pop	r12
     344:	bf 90       	pop	r11
     346:	af 90       	pop	r10
     348:	9f 90       	pop	r9
     34a:	8f 90       	pop	r8
     34c:	08 95       	ret

0000034e <_Z13setupSwitchesv>:
     34e:	8f ef       	ldi	r24, 0xFF	; 255
     350:	84 b9       	out	0x04, r24	; 4
     352:	84 b1       	in	r24, 0x04	; 4
     354:	88 7f       	andi	r24, 0xF8	; 248
     356:	84 b9       	out	0x04, r24	; 4
     358:	eb e6       	ldi	r30, 0x6B	; 107
     35a:	f0 e0       	ldi	r31, 0x00	; 0
     35c:	80 81       	ld	r24, Z
     35e:	87 60       	ori	r24, 0x07	; 7
     360:	80 83       	st	Z, r24
     362:	e8 e6       	ldi	r30, 0x68	; 104
     364:	f0 e0       	ldi	r31, 0x00	; 0
     366:	80 81       	ld	r24, Z
     368:	81 60       	ori	r24, 0x01	; 1
     36a:	80 83       	st	Z, r24
     36c:	78 94       	sei
     36e:	08 95       	ret

00000370 <_Z8sumBytesPhh>:
     370:	38 2f       	mov	r19, r24
     372:	fc 01       	movw	r30, r24
     374:	80 e0       	ldi	r24, 0x00	; 0
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	2e 2f       	mov	r18, r30
     37a:	23 1b       	sub	r18, r19
     37c:	26 17       	cp	r18, r22
     37e:	20 f4       	brcc	.+8      	; 0x388 <_Z8sumBytesPhh+0x18>
     380:	21 91       	ld	r18, Z+
     382:	82 0f       	add	r24, r18
     384:	91 1d       	adc	r25, r1
     386:	f8 cf       	rjmp	.-16     	; 0x378 <_Z8sumBytesPhh+0x8>
     388:	08 95       	ret

0000038a <_GLOBAL__sub_I_Load_High_Byte>:
     38a:	0e 94 c2 0a 	call	0x1584	; 0x1584 <millis>
     38e:	60 93 ff 02 	sts	0x02FF, r22	; 0x8002ff <startTime>
     392:	70 93 00 03 	sts	0x0300, r23	; 0x800300 <startTime+0x1>
     396:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <startTime+0x2>
     39a:	90 93 02 03 	sts	0x0302, r25	; 0x800302 <startTime+0x3>
     39e:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
     3a2:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <__data_start+0x1>
     3a6:	90 93 fa 02 	sts	0x02FA, r25	; 0x8002fa <currPos+0x1>
     3aa:	80 93 f9 02 	sts	0x02F9, r24	; 0x8002f9 <currPos>
     3ae:	24 e0       	ldi	r18, 0x04	; 4
     3b0:	44 e1       	ldi	r20, 0x14	; 20
     3b2:	67 e2       	ldi	r22, 0x27	; 39
     3b4:	88 ee       	ldi	r24, 0xE8	; 232
     3b6:	92 e0       	ldi	r25, 0x02	; 2
     3b8:	0c 94 58 0c 	jmp	0x18b0	; 0x18b0 <_ZN17LiquidCrystal_I2CC1Ehhh>

000003bc <_Z10writeServohhPhh>:
     3bc:	cf 92       	push	r12
     3be:	df 92       	push	r13
     3c0:	ef 92       	push	r14
     3c2:	ff 92       	push	r15
     3c4:	0f 93       	push	r16
     3c6:	1f 93       	push	r17
     3c8:	cf 93       	push	r28
     3ca:	df 93       	push	r29
     3cc:	f8 2e       	mov	r15, r24
     3ce:	e6 2e       	mov	r14, r22
     3d0:	6a 01       	movw	r12, r20
     3d2:	02 2f       	mov	r16, r18
     3d4:	66 e0       	ldi	r22, 0x06	; 6
     3d6:	6e 0d       	add	r22, r14
     3d8:	d6 2f       	mov	r29, r22
     3da:	d2 0f       	add	r29, r18
     3dc:	62 2f       	mov	r22, r18
     3de:	ca 01       	movw	r24, r20
     3e0:	c7 df       	rcall	.-114    	; 0x370 <_Z8sumBytesPhh>
     3e2:	c8 2f       	mov	r28, r24
     3e4:	61 e0       	ldi	r22, 0x01	; 1
     3e6:	82 e0       	ldi	r24, 0x02	; 2
     3e8:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     3ec:	61 e0       	ldi	r22, 0x01	; 1
     3ee:	83 e0       	ldi	r24, 0x03	; 3
     3f0:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     3f4:	61 e0       	ldi	r22, 0x01	; 1
     3f6:	70 e0       	ldi	r23, 0x00	; 0
     3f8:	80 e0       	ldi	r24, 0x00	; 0
     3fa:	90 e0       	ldi	r25, 0x00	; 0
     3fc:	0e 94 f3 0a 	call	0x15e6	; 0x15e6 <delay>
     400:	6f ef       	ldi	r22, 0xFF	; 255
     402:	70 e0       	ldi	r23, 0x00	; 0
     404:	80 ea       	ldi	r24, 0xA0	; 160
     406:	93 e0       	ldi	r25, 0x03	; 3
     408:	38 df       	rcall	.-400    	; 0x27a <_ZN14HardwareSerial5writeEi>
     40a:	6f ef       	ldi	r22, 0xFF	; 255
     40c:	70 e0       	ldi	r23, 0x00	; 0
     40e:	80 ea       	ldi	r24, 0xA0	; 160
     410:	93 e0       	ldi	r25, 0x03	; 3
     412:	33 df       	rcall	.-410    	; 0x27a <_ZN14HardwareSerial5writeEi>
     414:	6f 2d       	mov	r22, r15
     416:	80 ea       	ldi	r24, 0xA0	; 160
     418:	93 e0       	ldi	r25, 0x03	; 3
     41a:	51 d5       	rcall	.+2722   	; 0xebe <_ZN14HardwareSerial5writeEh>
     41c:	10 e0       	ldi	r17, 0x00	; 0
     41e:	b8 01       	movw	r22, r16
     420:	6d 5f       	subi	r22, 0xFD	; 253
     422:	7f 4f       	sbci	r23, 0xFF	; 255
     424:	80 ea       	ldi	r24, 0xA0	; 160
     426:	93 e0       	ldi	r25, 0x03	; 3
     428:	28 df       	rcall	.-432    	; 0x27a <_ZN14HardwareSerial5writeEi>
     42a:	63 e0       	ldi	r22, 0x03	; 3
     42c:	70 e0       	ldi	r23, 0x00	; 0
     42e:	80 ea       	ldi	r24, 0xA0	; 160
     430:	93 e0       	ldi	r25, 0x03	; 3
     432:	23 df       	rcall	.-442    	; 0x27a <_ZN14HardwareSerial5writeEi>
     434:	6e 2d       	mov	r22, r14
     436:	80 ea       	ldi	r24, 0xA0	; 160
     438:	93 e0       	ldi	r25, 0x03	; 3
     43a:	41 d5       	rcall	.+2690   	; 0xebe <_ZN14HardwareSerial5writeEh>
     43c:	a8 01       	movw	r20, r16
     43e:	b6 01       	movw	r22, r12
     440:	80 ea       	ldi	r24, 0xA0	; 160
     442:	93 e0       	ldi	r25, 0x03	; 3
     444:	47 d7       	rcall	.+3726   	; 0x12d4 <_ZN5Print5writeEPKhj>
     446:	df 0d       	add	r29, r15
     448:	cd 0f       	add	r28, r29
     44a:	c0 95       	com	r28
     44c:	6c 2f       	mov	r22, r28
     44e:	70 e0       	ldi	r23, 0x00	; 0
     450:	80 ea       	ldi	r24, 0xA0	; 160
     452:	93 e0       	ldi	r25, 0x03	; 3
     454:	12 df       	rcall	.-476    	; 0x27a <_ZN14HardwareSerial5writeEi>
     456:	80 ea       	ldi	r24, 0xA0	; 160
     458:	93 e0       	ldi	r25, 0x03	; 3
     45a:	7d d5       	rcall	.+2810   	; 0xf56 <_ZN14HardwareSerial5flushEv>
     45c:	60 e0       	ldi	r22, 0x00	; 0
     45e:	82 e0       	ldi	r24, 0x02	; 2
     460:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     464:	60 e0       	ldi	r22, 0x00	; 0
     466:	83 e0       	ldi	r24, 0x03	; 3
     468:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     46c:	61 e0       	ldi	r22, 0x01	; 1
     46e:	70 e0       	ldi	r23, 0x00	; 0
     470:	80 e0       	ldi	r24, 0x00	; 0
     472:	90 e0       	ldi	r25, 0x00	; 0
     474:	df 91       	pop	r29
     476:	cf 91       	pop	r28
     478:	1f 91       	pop	r17
     47a:	0f 91       	pop	r16
     47c:	ff 90       	pop	r15
     47e:	ef 90       	pop	r14
     480:	df 90       	pop	r13
     482:	cf 90       	pop	r12
     484:	0c 94 f3 0a 	jmp	0x15e6	; 0x15e6 <delay>

00000488 <_Z4movehi>:
     488:	0f 93       	push	r16
     48a:	1f 93       	push	r17
     48c:	cf 93       	push	r28
     48e:	df 93       	push	r29
     490:	1f 92       	push	r1
     492:	1f 92       	push	r1
     494:	cd b7       	in	r28, 0x3d	; 61
     496:	de b7       	in	r29, 0x3e	; 62
     498:	8b 01       	movw	r16, r22
     49a:	69 83       	std	Y+1, r22	; 0x01
     49c:	1a 83       	std	Y+2, r17	; 0x02
     49e:	22 e0       	ldi	r18, 0x02	; 2
     4a0:	ae 01       	movw	r20, r28
     4a2:	4f 5f       	subi	r20, 0xFF	; 255
     4a4:	5f 4f       	sbci	r21, 0xFF	; 255
     4a6:	6e e1       	ldi	r22, 0x1E	; 30
     4a8:	89 df       	rcall	.-238    	; 0x3bc <_Z10writeServohhPhh>
     4aa:	00 93 f9 02 	sts	0x02F9, r16	; 0x8002f9 <currPos>
     4ae:	10 93 fa 02 	sts	0x02FA, r17	; 0x8002fa <currPos+0x1>
     4b2:	0f 90       	pop	r0
     4b4:	0f 90       	pop	r0
     4b6:	df 91       	pop	r29
     4b8:	cf 91       	pop	r28
     4ba:	1f 91       	pop	r17
     4bc:	0f 91       	pop	r16
     4be:	08 95       	ret

000004c0 <_Z10setEndlesshb.part.0>:
     4c0:	cf 93       	push	r28
     4c2:	df 93       	push	r29
     4c4:	00 d0       	rcall	.+0      	; 0x4c6 <_Z10setEndlesshb.part.0+0x6>
     4c6:	1f 92       	push	r1
     4c8:	cd b7       	in	r28, 0x3d	; 61
     4ca:	de b7       	in	r29, 0x3e	; 62
     4cc:	19 82       	std	Y+1, r1	; 0x01
     4ce:	1a 82       	std	Y+2, r1	; 0x02
     4d0:	1b 82       	std	Y+3, r1	; 0x03
     4d2:	1c 82       	std	Y+4, r1	; 0x04
     4d4:	24 e0       	ldi	r18, 0x04	; 4
     4d6:	ae 01       	movw	r20, r28
     4d8:	4f 5f       	subi	r20, 0xFF	; 255
     4da:	5f 4f       	sbci	r21, 0xFF	; 255
     4dc:	66 e0       	ldi	r22, 0x06	; 6
     4de:	6e df       	rcall	.-292    	; 0x3bc <_Z10writeServohhPhh>
     4e0:	0f 90       	pop	r0
     4e2:	0f 90       	pop	r0
     4e4:	0f 90       	pop	r0
     4e6:	0f 90       	pop	r0
     4e8:	df 91       	pop	r29
     4ea:	cf 91       	pop	r28
     4ec:	08 95       	ret

000004ee <_Z10setEndlesshb>:
     4ee:	cf 93       	push	r28
     4f0:	df 93       	push	r29
     4f2:	00 d0       	rcall	.+0      	; 0x4f4 <_Z10setEndlesshb+0x6>
     4f4:	1f 92       	push	r1
     4f6:	cd b7       	in	r28, 0x3d	; 61
     4f8:	de b7       	in	r29, 0x3e	; 62
     4fa:	66 23       	and	r22, r22
     4fc:	11 f0       	breq	.+4      	; 0x502 <_Z10setEndlesshb+0x14>
     4fe:	e0 df       	rcall	.-64     	; 0x4c0 <_Z10setEndlesshb.part.0>
     500:	0e c0       	rjmp	.+28     	; 0x51e <_Z10setEndlesshb+0x30>
     502:	94 ee       	ldi	r25, 0xE4	; 228
     504:	99 83       	std	Y+1, r25	; 0x01
     506:	92 e0       	ldi	r25, 0x02	; 2
     508:	9a 83       	std	Y+2, r25	; 0x02
     50a:	94 ea       	ldi	r25, 0xA4	; 164
     50c:	9b 83       	std	Y+3, r25	; 0x03
     50e:	96 e0       	ldi	r25, 0x06	; 6
     510:	9c 83       	std	Y+4, r25	; 0x04
     512:	24 e0       	ldi	r18, 0x04	; 4
     514:	ae 01       	movw	r20, r28
     516:	4f 5f       	subi	r20, 0xFF	; 255
     518:	5f 4f       	sbci	r21, 0xFF	; 255
     51a:	66 e0       	ldi	r22, 0x06	; 6
     51c:	4f df       	rcall	.-354    	; 0x3bc <_Z10writeServohhPhh>
     51e:	0f 90       	pop	r0
     520:	0f 90       	pop	r0
     522:	0f 90       	pop	r0
     524:	0f 90       	pop	r0
     526:	df 91       	pop	r29
     528:	cf 91       	pop	r28
     52a:	08 95       	ret

0000052c <_Z12clearEndlessh>:
     52c:	60 e0       	ldi	r22, 0x00	; 0
     52e:	df cf       	rjmp	.-66     	; 0x4ee <_Z10setEndlesshb>

00000530 <__vector_9>:
     530:	1f 92       	push	r1
     532:	0f 92       	push	r0
     534:	0f b6       	in	r0, 0x3f	; 63
     536:	0f 92       	push	r0
     538:	11 24       	eor	r1, r1
     53a:	0b b6       	in	r0, 0x3b	; 59
     53c:	0f 92       	push	r0
     53e:	2f 93       	push	r18
     540:	3f 93       	push	r19
     542:	4f 93       	push	r20
     544:	5f 93       	push	r21
     546:	6f 93       	push	r22
     548:	7f 93       	push	r23
     54a:	8f 93       	push	r24
     54c:	9f 93       	push	r25
     54e:	af 93       	push	r26
     550:	bf 93       	push	r27
     552:	ef 93       	push	r30
     554:	ff 93       	push	r31
     556:	18 9b       	sbis	0x03, 0	; 3
     558:	1b c0       	rjmp	.+54     	; 0x590 <__vector_9+0x60>
     55a:	2f 9a       	sbi	0x05, 7	; 5
     55c:	18 9b       	sbis	0x03, 0	; 3
     55e:	17 c0       	rjmp	.+46     	; 0x58e <__vector_9+0x5e>
     560:	60 91 f9 02 	lds	r22, 0x02F9	; 0x8002f9 <currPos>
     564:	70 91 fa 02 	lds	r23, 0x02FA	; 0x8002fa <currPos+0x1>
     568:	64 3a       	cpi	r22, 0xA4	; 164
     56a:	86 e0       	ldi	r24, 0x06	; 6
     56c:	78 07       	cpc	r23, r24
     56e:	1c f4       	brge	.+6      	; 0x576 <__vector_9+0x46>
     570:	61 50       	subi	r22, 0x01	; 1
     572:	71 09       	sbc	r23, r1
     574:	02 c0       	rjmp	.+4      	; 0x57a <__vector_9+0x4a>
     576:	64 ea       	ldi	r22, 0xA4	; 164
     578:	76 e0       	ldi	r23, 0x06	; 6
     57a:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <id>
     57e:	84 df       	rcall	.-248    	; 0x488 <_Z4movehi>
     580:	68 ec       	ldi	r22, 0xC8	; 200
     582:	70 e0       	ldi	r23, 0x00	; 0
     584:	80 e0       	ldi	r24, 0x00	; 0
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	0e 94 f3 0a 	call	0x15e6	; 0x15e6 <delay>
     58c:	e7 cf       	rjmp	.-50     	; 0x55c <__vector_9+0x2c>
     58e:	2f 98       	cbi	0x05, 7	; 5
     590:	19 9b       	sbis	0x03, 1	; 3
     592:	1b c0       	rjmp	.+54     	; 0x5ca <__vector_9+0x9a>
     594:	2f 9a       	sbi	0x05, 7	; 5
     596:	19 9b       	sbis	0x03, 1	; 3
     598:	17 c0       	rjmp	.+46     	; 0x5c8 <__vector_9+0x98>
     59a:	60 91 f9 02 	lds	r22, 0x02F9	; 0x8002f9 <currPos>
     59e:	70 91 fa 02 	lds	r23, 0x02FA	; 0x8002fa <currPos+0x1>
     5a2:	64 3a       	cpi	r22, 0xA4	; 164
     5a4:	86 e0       	ldi	r24, 0x06	; 6
     5a6:	78 07       	cpc	r23, r24
     5a8:	1c f4       	brge	.+6      	; 0x5b0 <__vector_9+0x80>
     5aa:	6f 5f       	subi	r22, 0xFF	; 255
     5ac:	7f 4f       	sbci	r23, 0xFF	; 255
     5ae:	02 c0       	rjmp	.+4      	; 0x5b4 <__vector_9+0x84>
     5b0:	64 ea       	ldi	r22, 0xA4	; 164
     5b2:	76 e0       	ldi	r23, 0x06	; 6
     5b4:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <id>
     5b8:	67 df       	rcall	.-306    	; 0x488 <_Z4movehi>
     5ba:	68 ec       	ldi	r22, 0xC8	; 200
     5bc:	70 e0       	ldi	r23, 0x00	; 0
     5be:	80 e0       	ldi	r24, 0x00	; 0
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	0e 94 f3 0a 	call	0x15e6	; 0x15e6 <delay>
     5c6:	e7 cf       	rjmp	.-50     	; 0x596 <__vector_9+0x66>
     5c8:	2f 98       	cbi	0x05, 7	; 5
     5ca:	1a 9b       	sbis	0x03, 2	; 3
     5cc:	18 c0       	rjmp	.+48     	; 0x5fe <__vector_9+0xce>
     5ce:	1f 9a       	sbi	0x03, 7	; 3
     5d0:	64 e1       	ldi	r22, 0x14	; 20
     5d2:	70 e0       	ldi	r23, 0x00	; 0
     5d4:	80 e0       	ldi	r24, 0x00	; 0
     5d6:	90 e0       	ldi	r25, 0x00	; 0
     5d8:	0e 94 f3 0a 	call	0x15e6	; 0x15e6 <delay>
     5dc:	1a 9b       	sbis	0x03, 2	; 3
     5de:	05 c0       	rjmp	.+10     	; 0x5ea <__vector_9+0xba>
     5e0:	61 e0       	ldi	r22, 0x01	; 1
     5e2:	70 e0       	ldi	r23, 0x00	; 0
     5e4:	80 e0       	ldi	r24, 0x00	; 0
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	f7 cf       	rjmp	.-18     	; 0x5d8 <__vector_9+0xa8>
     5ea:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <id>
     5ee:	85 30       	cpi	r24, 0x05	; 5
     5f0:	10 f4       	brcc	.+4      	; 0x5f6 <__vector_9+0xc6>
     5f2:	8f 5f       	subi	r24, 0xFF	; 255
     5f4:	01 c0       	rjmp	.+2      	; 0x5f8 <__vector_9+0xc8>
     5f6:	81 e0       	ldi	r24, 0x01	; 1
     5f8:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <id>
     5fc:	97 df       	rcall	.-210    	; 0x52c <_Z12clearEndlessh>
     5fe:	ff 91       	pop	r31
     600:	ef 91       	pop	r30
     602:	bf 91       	pop	r27
     604:	af 91       	pop	r26
     606:	9f 91       	pop	r25
     608:	8f 91       	pop	r24
     60a:	7f 91       	pop	r23
     60c:	6f 91       	pop	r22
     60e:	5f 91       	pop	r21
     610:	4f 91       	pop	r20
     612:	3f 91       	pop	r19
     614:	2f 91       	pop	r18
     616:	0f 90       	pop	r0
     618:	0b be       	out	0x3b, r0	; 59
     61a:	0f 90       	pop	r0
     61c:	0f be       	out	0x3f, r0	; 63
     61e:	0f 90       	pop	r0
     620:	1f 90       	pop	r1
     622:	18 95       	reti

00000624 <_Z10writeServohhh>:
     624:	1f 93       	push	r17
     626:	cf 93       	push	r28
     628:	df 93       	push	r29
     62a:	c8 2f       	mov	r28, r24
     62c:	d6 2f       	mov	r29, r22
     62e:	14 2f       	mov	r17, r20
     630:	61 e0       	ldi	r22, 0x01	; 1
     632:	82 e0       	ldi	r24, 0x02	; 2
     634:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     638:	61 e0       	ldi	r22, 0x01	; 1
     63a:	83 e0       	ldi	r24, 0x03	; 3
     63c:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     640:	61 e0       	ldi	r22, 0x01	; 1
     642:	70 e0       	ldi	r23, 0x00	; 0
     644:	80 e0       	ldi	r24, 0x00	; 0
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	ce d7       	rcall	.+3996   	; 0x15e6 <delay>
     64a:	6f ef       	ldi	r22, 0xFF	; 255
     64c:	70 e0       	ldi	r23, 0x00	; 0
     64e:	80 ea       	ldi	r24, 0xA0	; 160
     650:	93 e0       	ldi	r25, 0x03	; 3
     652:	13 de       	rcall	.-986    	; 0x27a <_ZN14HardwareSerial5writeEi>
     654:	6f ef       	ldi	r22, 0xFF	; 255
     656:	70 e0       	ldi	r23, 0x00	; 0
     658:	80 ea       	ldi	r24, 0xA0	; 160
     65a:	93 e0       	ldi	r25, 0x03	; 3
     65c:	0e de       	rcall	.-996    	; 0x27a <_ZN14HardwareSerial5writeEi>
     65e:	6c 2f       	mov	r22, r28
     660:	80 ea       	ldi	r24, 0xA0	; 160
     662:	93 e0       	ldi	r25, 0x03	; 3
     664:	2c d4       	rcall	.+2136   	; 0xebe <_ZN14HardwareSerial5writeEh>
     666:	64 e0       	ldi	r22, 0x04	; 4
     668:	70 e0       	ldi	r23, 0x00	; 0
     66a:	80 ea       	ldi	r24, 0xA0	; 160
     66c:	93 e0       	ldi	r25, 0x03	; 3
     66e:	05 de       	rcall	.-1014   	; 0x27a <_ZN14HardwareSerial5writeEi>
     670:	63 e0       	ldi	r22, 0x03	; 3
     672:	70 e0       	ldi	r23, 0x00	; 0
     674:	80 ea       	ldi	r24, 0xA0	; 160
     676:	93 e0       	ldi	r25, 0x03	; 3
     678:	00 de       	rcall	.-1024   	; 0x27a <_ZN14HardwareSerial5writeEi>
     67a:	6d 2f       	mov	r22, r29
     67c:	80 ea       	ldi	r24, 0xA0	; 160
     67e:	93 e0       	ldi	r25, 0x03	; 3
     680:	1e d4       	rcall	.+2108   	; 0xebe <_ZN14HardwareSerial5writeEh>
     682:	61 2f       	mov	r22, r17
     684:	80 ea       	ldi	r24, 0xA0	; 160
     686:	93 e0       	ldi	r25, 0x03	; 3
     688:	1a d4       	rcall	.+2100   	; 0xebe <_ZN14HardwareSerial5writeEh>
     68a:	19 5f       	subi	r17, 0xF9	; 249
     68c:	d1 0f       	add	r29, r17
     68e:	cd 0f       	add	r28, r29
     690:	c0 95       	com	r28
     692:	6c 2f       	mov	r22, r28
     694:	70 e0       	ldi	r23, 0x00	; 0
     696:	80 ea       	ldi	r24, 0xA0	; 160
     698:	93 e0       	ldi	r25, 0x03	; 3
     69a:	ef dd       	rcall	.-1058   	; 0x27a <_ZN14HardwareSerial5writeEi>
     69c:	80 ea       	ldi	r24, 0xA0	; 160
     69e:	93 e0       	ldi	r25, 0x03	; 3
     6a0:	5a d4       	rcall	.+2228   	; 0xf56 <_ZN14HardwareSerial5flushEv>
     6a2:	60 e0       	ldi	r22, 0x00	; 0
     6a4:	82 e0       	ldi	r24, 0x02	; 2
     6a6:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     6aa:	60 e0       	ldi	r22, 0x00	; 0
     6ac:	83 e0       	ldi	r24, 0x03	; 3
     6ae:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     6b2:	61 e0       	ldi	r22, 0x01	; 1
     6b4:	70 e0       	ldi	r23, 0x00	; 0
     6b6:	80 e0       	ldi	r24, 0x00	; 0
     6b8:	90 e0       	ldi	r25, 0x00	; 0
     6ba:	df 91       	pop	r29
     6bc:	cf 91       	pop	r28
     6be:	1f 91       	pop	r17
     6c0:	92 c7       	rjmp	.+3876   	; 0x15e6 <delay>

000006c2 <_Z9readServohhh>:
     6c2:	1f 93       	push	r17
     6c4:	cf 93       	push	r28
     6c6:	df 93       	push	r29
     6c8:	c8 2f       	mov	r28, r24
     6ca:	d6 2f       	mov	r29, r22
     6cc:	14 2f       	mov	r17, r20
     6ce:	61 e0       	ldi	r22, 0x01	; 1
     6d0:	82 e0       	ldi	r24, 0x02	; 2
     6d2:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     6d6:	61 e0       	ldi	r22, 0x01	; 1
     6d8:	83 e0       	ldi	r24, 0x03	; 3
     6da:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     6de:	61 e0       	ldi	r22, 0x01	; 1
     6e0:	70 e0       	ldi	r23, 0x00	; 0
     6e2:	80 e0       	ldi	r24, 0x00	; 0
     6e4:	90 e0       	ldi	r25, 0x00	; 0
     6e6:	7f d7       	rcall	.+3838   	; 0x15e6 <delay>
     6e8:	6f ef       	ldi	r22, 0xFF	; 255
     6ea:	70 e0       	ldi	r23, 0x00	; 0
     6ec:	80 ea       	ldi	r24, 0xA0	; 160
     6ee:	93 e0       	ldi	r25, 0x03	; 3
     6f0:	c4 dd       	rcall	.-1144   	; 0x27a <_ZN14HardwareSerial5writeEi>
     6f2:	6f ef       	ldi	r22, 0xFF	; 255
     6f4:	70 e0       	ldi	r23, 0x00	; 0
     6f6:	80 ea       	ldi	r24, 0xA0	; 160
     6f8:	93 e0       	ldi	r25, 0x03	; 3
     6fa:	bf dd       	rcall	.-1154   	; 0x27a <_ZN14HardwareSerial5writeEi>
     6fc:	6c 2f       	mov	r22, r28
     6fe:	80 ea       	ldi	r24, 0xA0	; 160
     700:	93 e0       	ldi	r25, 0x03	; 3
     702:	dd d3       	rcall	.+1978   	; 0xebe <_ZN14HardwareSerial5writeEh>
     704:	64 e0       	ldi	r22, 0x04	; 4
     706:	70 e0       	ldi	r23, 0x00	; 0
     708:	80 ea       	ldi	r24, 0xA0	; 160
     70a:	93 e0       	ldi	r25, 0x03	; 3
     70c:	b6 dd       	rcall	.-1172   	; 0x27a <_ZN14HardwareSerial5writeEi>
     70e:	62 e0       	ldi	r22, 0x02	; 2
     710:	70 e0       	ldi	r23, 0x00	; 0
     712:	80 ea       	ldi	r24, 0xA0	; 160
     714:	93 e0       	ldi	r25, 0x03	; 3
     716:	b1 dd       	rcall	.-1182   	; 0x27a <_ZN14HardwareSerial5writeEi>
     718:	6d 2f       	mov	r22, r29
     71a:	80 ea       	ldi	r24, 0xA0	; 160
     71c:	93 e0       	ldi	r25, 0x03	; 3
     71e:	cf d3       	rcall	.+1950   	; 0xebe <_ZN14HardwareSerial5writeEh>
     720:	61 2f       	mov	r22, r17
     722:	80 ea       	ldi	r24, 0xA0	; 160
     724:	93 e0       	ldi	r25, 0x03	; 3
     726:	cb d3       	rcall	.+1942   	; 0xebe <_ZN14HardwareSerial5writeEh>
     728:	1a 5f       	subi	r17, 0xFA	; 250
     72a:	d1 0f       	add	r29, r17
     72c:	cd 0f       	add	r28, r29
     72e:	c0 95       	com	r28
     730:	6c 2f       	mov	r22, r28
     732:	70 e0       	ldi	r23, 0x00	; 0
     734:	80 ea       	ldi	r24, 0xA0	; 160
     736:	93 e0       	ldi	r25, 0x03	; 3
     738:	a0 dd       	rcall	.-1216   	; 0x27a <_ZN14HardwareSerial5writeEi>
     73a:	80 ea       	ldi	r24, 0xA0	; 160
     73c:	93 e0       	ldi	r25, 0x03	; 3
     73e:	0b d4       	rcall	.+2070   	; 0xf56 <_ZN14HardwareSerial5flushEv>
     740:	60 e0       	ldi	r22, 0x00	; 0
     742:	82 e0       	ldi	r24, 0x02	; 2
     744:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     748:	60 e0       	ldi	r22, 0x00	; 0
     74a:	83 e0       	ldi	r24, 0x03	; 3
     74c:	0e 94 2a 0c 	call	0x1854	; 0x1854 <digitalWrite>
     750:	61 e0       	ldi	r22, 0x01	; 1
     752:	70 e0       	ldi	r23, 0x00	; 0
     754:	80 e0       	ldi	r24, 0x00	; 0
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	df 91       	pop	r29
     75a:	cf 91       	pop	r28
     75c:	1f 91       	pop	r17
     75e:	43 c7       	rjmp	.+3718   	; 0x15e6 <delay>

00000760 <_Z11printBufferv>:
 *  |0xFF|0xFF|ID|LENGTH|INSTRUCTION|PARAM_1|...|PARAM_N|CHECKSUM
 */
void printBuffer() {
	//delay(20);
	//byte start_1, start_2, servo_id, msg_length, er_byte, chck_sum;
	Serial.print("## Start: ");
     760:	61 e4       	ldi	r22, 0x41	; 65
     762:	72 e0       	ldi	r23, 0x02	; 2
     764:	83 e0       	ldi	r24, 0x03	; 3
     766:	93 e0       	ldi	r25, 0x03	; 3
     768:	f4 d5       	rcall	.+3048   	; 0x1352 <_ZN5Print5printEPKc>
	Serial.print(Serial1.available());
     76a:	80 ea       	ldi	r24, 0xA0	; 160
     76c:	93 e0       	ldi	r25, 0x03	; 3
     76e:	0d d3       	rcall	.+1562   	; 0xd8a <_ZN14HardwareSerial9availableEv>
     770:	4a e0       	ldi	r20, 0x0A	; 10
     772:	50 e0       	ldi	r21, 0x00	; 0
     774:	bc 01       	movw	r22, r24
     776:	83 e0       	ldi	r24, 0x03	; 3
     778:	93 e0       	ldi	r25, 0x03	; 3
     77a:	a4 d6       	rcall	.+3400   	; 0x14c4 <_ZN5Print5printEii>
	Serial.println(" ####################");
     77c:	6c e4       	ldi	r22, 0x4C	; 76
     77e:	72 e0       	ldi	r23, 0x02	; 2
     780:	83 e0       	ldi	r24, 0x03	; 3
     782:	93 e0       	ldi	r25, 0x03	; 3
	while(Serial1.available()){
     784:	f1 d5       	rcall	.+3042   	; 0x1368 <_ZN5Print7printlnEPKc>
     786:	80 ea       	ldi	r24, 0xA0	; 160
     788:	93 e0       	ldi	r25, 0x03	; 3
     78a:	ff d2       	rcall	.+1534   	; 0xd8a <_ZN14HardwareSerial9availableEv>
     78c:	89 2b       	or	r24, r25
		
		Serial.print(Serial1.available());
     78e:	e9 f0       	breq	.+58     	; 0x7ca <_Z11printBufferv+0x6a>
     790:	80 ea       	ldi	r24, 0xA0	; 160
     792:	93 e0       	ldi	r25, 0x03	; 3
     794:	fa d2       	rcall	.+1524   	; 0xd8a <_ZN14HardwareSerial9availableEv>
     796:	4a e0       	ldi	r20, 0x0A	; 10
     798:	50 e0       	ldi	r21, 0x00	; 0
     79a:	bc 01       	movw	r22, r24
     79c:	83 e0       	ldi	r24, 0x03	; 3
     79e:	93 e0       	ldi	r25, 0x03	; 3
		Serial.print(", ");
     7a0:	91 d6       	rcall	.+3362   	; 0x14c4 <_ZN5Print5printEii>
     7a2:	62 e6       	ldi	r22, 0x62	; 98
     7a4:	72 e0       	ldi	r23, 0x02	; 2
     7a6:	83 e0       	ldi	r24, 0x03	; 3
     7a8:	93 e0       	ldi	r25, 0x03	; 3
		Serial.println(Serial1.read());
     7aa:	d3 d5       	rcall	.+2982   	; 0x1352 <_ZN5Print5printEPKc>
     7ac:	80 ea       	ldi	r24, 0xA0	; 160
     7ae:	93 e0       	ldi	r25, 0x03	; 3
     7b0:	06 d3       	rcall	.+1548   	; 0xdbe <_ZN14HardwareSerial4readEv>
     7b2:	4a e0       	ldi	r20, 0x0A	; 10
     7b4:	50 e0       	ldi	r21, 0x00	; 0
     7b6:	bc 01       	movw	r22, r24
     7b8:	83 e0       	ldi	r24, 0x03	; 3
     7ba:	93 e0       	ldi	r25, 0x03	; 3
		delay(1);
     7bc:	89 d6       	rcall	.+3346   	; 0x14d0 <_ZN5Print7printlnEii>
     7be:	61 e0       	ldi	r22, 0x01	; 1
     7c0:	70 e0       	ldi	r23, 0x00	; 0
     7c2:	80 e0       	ldi	r24, 0x00	; 0
     7c4:	90 e0       	ldi	r25, 0x00	; 0
	//delay(20);
	//byte start_1, start_2, servo_id, msg_length, er_byte, chck_sum;
	Serial.print("## Start: ");
	Serial.print(Serial1.available());
	Serial.println(" ####################");
	while(Serial1.available()){
     7c6:	0f d7       	rcall	.+3614   	; 0x15e6 <delay>
		Serial.print(Serial1.available());
		Serial.print(", ");
		Serial.println(Serial1.read());
		delay(1);
	}
	Serial.println("## End #####################");
     7c8:	de cf       	rjmp	.-68     	; 0x786 <_Z11printBufferv+0x26>
     7ca:	65 e6       	ldi	r22, 0x65	; 101
     7cc:	72 e0       	ldi	r23, 0x02	; 2
     7ce:	83 e0       	ldi	r24, 0x03	; 3
     7d0:	93 e0       	ldi	r25, 0x03	; 3
     7d2:	ca c5       	rjmp	.+2964   	; 0x1368 <_ZN5Print7printlnEPKc>

000007d4 <setup>:

/************************************************************************/
/* SETUP                                                                */
/************************************************************************/
void setup() {
	setupSwitches();					// Setup the arm control switches
     7d4:	bc dd       	rcall	.-1160   	; 0x34e <_Z13setupSwitchesv>
	lcd.init();							// initialize the lcd
     7d6:	88 ee       	ldi	r24, 0xE8	; 232
     7d8:	92 e0       	ldi	r25, 0x02	; 2
     7da:	0e 94 4a 0d 	call	0x1a94	; 0x1a94 <_ZN17LiquidCrystal_I2C4initEv>
	lcd.backlight();
     7de:	88 ee       	ldi	r24, 0xE8	; 232
     7e0:	92 e0       	ldi	r25, 0x02	; 2
     7e2:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <_ZN17LiquidCrystal_I2C9backlightEv>
	lcd.clear();
     7e6:	88 ee       	ldi	r24, 0xE8	; 232
     7e8:	92 e0       	ldi	r25, 0x02	; 2
     7ea:	0e 94 b4 0c 	call	0x1968	; 0x1968 <_ZN17LiquidCrystal_I2C5clearEv>
	pinMode(RS485_RX_EN_PIN, OUTPUT);
     7ee:	61 e0       	ldi	r22, 0x01	; 1
     7f0:	82 e0       	ldi	r24, 0x02	; 2
     7f2:	f4 d7       	rcall	.+4072   	; 0x17dc <pinMode>
	pinMode(RS485_TX_EN_PIN, OUTPUT);
     7f4:	61 e0       	ldi	r22, 0x01	; 1
     7f6:	83 e0       	ldi	r24, 0x03	; 3
     7f8:	f1 d7       	rcall	.+4066   	; 0x17dc <pinMode>
  public:
    inline HardwareSerial(
      volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
      volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
      volatile uint8_t *ucsrc, volatile uint8_t *udr);
    void begin(unsigned long baud) { begin(baud, SERIAL_8N1); }
     7fa:	26 e0       	ldi	r18, 0x06	; 6
     7fc:	40 e0       	ldi	r20, 0x00	; 0
     7fe:	51 ee       	ldi	r21, 0xE1	; 225
     800:	60 e0       	ldi	r22, 0x00	; 0
     802:	70 e0       	ldi	r23, 0x00	; 0
     804:	83 e0       	ldi	r24, 0x03	; 3
     806:	93 e0       	ldi	r25, 0x03	; 3
     808:	c7 d3       	rcall	.+1934   	; 0xf98 <_ZN14HardwareSerial5beginEmh>
     80a:	26 e0       	ldi	r18, 0x06	; 6
     80c:	47 e3       	ldi	r20, 0x37	; 55
     80e:	5f ed       	ldi	r21, 0xDF	; 223
     810:	60 e0       	ldi	r22, 0x00	; 0
     812:	70 e0       	ldi	r23, 0x00	; 0
     814:	80 ea       	ldi	r24, 0xA0	; 160
     816:	93 e0       	ldi	r25, 0x03	; 3
     818:	bf d3       	rcall	.+1918   	; 0xf98 <_ZN14HardwareSerial5beginEmh>
	Serial.begin(57600);
	Serial1.begin(57143);
	Serial1.flush();
     81a:	80 ea       	ldi	r24, 0xA0	; 160
     81c:	93 e0       	ldi	r25, 0x03	; 3
     81e:	9b d3       	rcall	.+1846   	; 0xf56 <_ZN14HardwareSerial5flushEv>
     820:	40 e0       	ldi	r20, 0x00	; 0

	lcd.setCursor(0,0);
     822:	60 e0       	ldi	r22, 0x00	; 0
     824:	88 ee       	ldi	r24, 0xE8	; 232
     826:	92 e0       	ldi	r25, 0x02	; 2
     828:	0e 94 be 0c 	call	0x197c	; 0x197c <_ZN17LiquidCrystal_I2C9setCursorEhh>
     82c:	62 e8       	ldi	r22, 0x82	; 130
	lcd.print("sID:");
     82e:	72 e0       	ldi	r23, 0x02	; 2
     830:	88 ee       	ldi	r24, 0xE8	; 232
     832:	92 e0       	ldi	r25, 0x02	; 2
     834:	8e d5       	rcall	.+2844   	; 0x1352 <_ZN5Print5printEPKc>
     836:	41 e0       	ldi	r20, 0x01	; 1
	lcd.setCursor(0,1);
     838:	60 e0       	ldi	r22, 0x00	; 0
     83a:	88 ee       	ldi	r24, 0xE8	; 232
     83c:	92 e0       	ldi	r25, 0x02	; 2
     83e:	0e 94 be 0c 	call	0x197c	; 0x197c <_ZN17LiquidCrystal_I2C9setCursorEhh>
	lcd.print("deg:");
     842:	67 e8       	ldi	r22, 0x87	; 135
     844:	72 e0       	ldi	r23, 0x02	; 2
     846:	88 ee       	ldi	r24, 0xE8	; 232
     848:	92 e0       	ldi	r25, 0x02	; 2
     84a:	83 d5       	rcall	.+2822   	; 0x1352 <_ZN5Print5printEPKc>
     84c:	42 e0       	ldi	r20, 0x02	; 2
	lcd.setCursor(0,2);
     84e:	60 e0       	ldi	r22, 0x00	; 0
     850:	88 ee       	ldi	r24, 0xE8	; 232
     852:	92 e0       	ldi	r25, 0x02	; 2
     854:	0e 94 be 0c 	call	0x197c	; 0x197c <_ZN17LiquidCrystal_I2C9setCursorEhh>
	lcd.print("rpm:");
     858:	6c e8       	ldi	r22, 0x8C	; 140
     85a:	72 e0       	ldi	r23, 0x02	; 2
     85c:	88 ee       	ldi	r24, 0xE8	; 232
     85e:	92 e0       	ldi	r25, 0x02	; 2
     860:	78 d5       	rcall	.+2800   	; 0x1352 <_ZN5Print5printEPKc>
     862:	43 e0       	ldi	r20, 0x03	; 3
	lcd.setCursor(0,3);
     864:	60 e0       	ldi	r22, 0x00	; 0
     866:	88 ee       	ldi	r24, 0xE8	; 232
     868:	92 e0       	ldi	r25, 0x02	; 2
     86a:	0e 94 be 0c 	call	0x197c	; 0x197c <_ZN17LiquidCrystal_I2C9setCursorEhh>
	lcd.print("ld%:");
     86e:	61 e9       	ldi	r22, 0x91	; 145
     870:	72 e0       	ldi	r23, 0x02	; 2
     872:	88 ee       	ldi	r24, 0xE8	; 232
     874:	92 e0       	ldi	r25, 0x02	; 2
	
	clearEndless(id);
     876:	6d d5       	rcall	.+2778   	; 0x1352 <_ZN5Print5printEPKc>
     878:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <id>

	writeServo(5,0x18,1);
     87c:	57 de       	rcall	.-850    	; 0x52c <_Z12clearEndlessh>
     87e:	41 e0       	ldi	r20, 0x01	; 1
     880:	68 e1       	ldi	r22, 0x18	; 24
     882:	85 e0       	ldi	r24, 0x05	; 5
	readServo(id, 0x18, 8);
     884:	cf de       	rcall	.-610    	; 0x624 <_Z10writeServohhh>
     886:	48 e0       	ldi	r20, 0x08	; 8
     888:	68 e1       	ldi	r22, 0x18	; 24
     88a:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <id>
	printBuffer();
     88e:	19 df       	rcall	.-462    	; 0x6c2 <_Z9readServohhh>
     890:	67 df       	rcall	.-306    	; 0x760 <_Z11printBufferv>
	delay(2);
     892:	62 e0       	ldi	r22, 0x02	; 2
     894:	70 e0       	ldi	r23, 0x00	; 0
     896:	80 e0       	ldi	r24, 0x00	; 0
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	a5 c6       	rjmp	.+3402   	; 0x15e6 <delay>

0000089c <_Z12printDataLCDv>:
     89c:	af 92       	push	r10
void printSerial(String title, int value) {
	Serial.print(title);
	Serial.print(": ");
	Serial.println(value);
}
void printDataLCD() {
     89e:	bf 92       	push	r11
     8a0:	cf 92       	push	r12
     8a2:	df 92       	push	r13
     8a4:	ef 92       	push	r14
     8a6:	ff 92       	push	r15
     8a8:	0f 93       	push	r16
     8aa:	1f 93       	push	r17
     8ac:	cf 93       	push	r28
     8ae:	df 93       	push	r29
	delay(10);
     8b0:	6a e0       	ldi	r22, 0x0A	; 10
     8b2:	70 e0       	ldi	r23, 0x00	; 0
     8b4:	80 e0       	ldi	r24, 0x00	; 0
     8b6:	90 e0       	ldi	r25, 0x00	; 0
     8b8:	96 d6       	rcall	.+3372   	; 0x15e6 <delay>
	int lock;
	int punch;
	int current;
	bool speedDirection, loadDirection;
	byte i = 0;
	int available = Serial1.available();
     8ba:	80 ea       	ldi	r24, 0xA0	; 160
     8bc:	93 e0       	ldi	r25, 0x03	; 3
     8be:	65 d2       	rcall	.+1226   	; 0xd8a <_ZN14HardwareSerial9availableEv>
	if (available > 0){
     8c0:	18 16       	cp	r1, r24
     8c2:	19 06       	cpc	r1, r25
     8c4:	0c f0       	brlt	.+2      	; 0x8c8 <_Z12printDataLCDv+0x2c>
     8c6:	2e c1       	rjmp	.+604    	; 0xb24 <_Z12printDataLCDv+0x288>
		msgStarted = Serial1.read() == 0xFF ?  YES : NO;
     8c8:	80 ea       	ldi	r24, 0xA0	; 160
     8ca:	93 e0       	ldi	r25, 0x03	; 3
     8cc:	78 d2       	rcall	.+1264   	; 0xdbe <_ZN14HardwareSerial4readEv>
		if (msgStarted && (Serial1.read() == 0xFF)) {
     8ce:	8f 3f       	cpi	r24, 0xFF	; 255
     8d0:	91 05       	cpc	r25, r1
     8d2:	09 f0       	breq	.+2      	; 0x8d6 <_Z12printDataLCDv+0x3a>
     8d4:	27 c1       	rjmp	.+590    	; 0xb24 <_Z12printDataLCDv+0x288>
     8d6:	80 ea       	ldi	r24, 0xA0	; 160
     8d8:	93 e0       	ldi	r25, 0x03	; 3
     8da:	71 d2       	rcall	.+1250   	; 0xdbe <_ZN14HardwareSerial4readEv>
     8dc:	8f 3f       	cpi	r24, 0xFF	; 255
     8de:	91 05       	cpc	r25, r1
     8e0:	09 f0       	breq	.+2      	; 0x8e4 <_Z12printDataLCDv+0x48>
			servoID = Serial1.read(); // servo ID
     8e2:	20 c1       	rjmp	.+576    	; 0xb24 <_Z12printDataLCDv+0x288>
     8e4:	80 ea       	ldi	r24, 0xA0	; 160
     8e6:	93 e0       	ldi	r25, 0x03	; 3
     8e8:	6a d2       	rcall	.+1236   	; 0xdbe <_ZN14HardwareSerial4readEv>
			msgLength = Serial1.read(); // msg Length
     8ea:	7c 01       	movw	r14, r24
     8ec:	80 ea       	ldi	r24, 0xA0	; 160
     8ee:	93 e0       	ldi	r25, 0x03	; 3
     8f0:	66 d2       	rcall	.+1228   	; 0xdbe <_ZN14HardwareSerial4readEv>
			error_byte = Serial1.read();
     8f2:	d8 2f       	mov	r29, r24
     8f4:	80 ea       	ldi	r24, 0xA0	; 160
     8f6:	93 e0       	ldi	r25, 0x03	; 3
     8f8:	62 d2       	rcall	.+1220   	; 0xdbe <_ZN14HardwareSerial4readEv>
     8fa:	c8 2f       	mov	r28, r24
			error_byte_old = error_byte ? error_byte : error_byte_old;
     8fc:	81 11       	cpse	r24, r1
     8fe:	03 c0       	rjmp	.+6      	; 0x906 <_Z12printDataLCDv+0x6a>
     900:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <error_byte_old>
     904:	01 c0       	rjmp	.+2      	; 0x908 <_Z12printDataLCDv+0x6c>
     906:	8c 2f       	mov	r24, r28
     908:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <error_byte_old>
			
			lcd.setCursor(7,0);
     90c:	40 e0       	ldi	r20, 0x00	; 0
     90e:	67 e0       	ldi	r22, 0x07	; 7
     910:	88 ee       	ldi	r24, 0xE8	; 232
     912:	92 e0       	ldi	r25, 0x02	; 2
     914:	0e 94 be 0c 	call	0x197c	; 0x197c <_ZN17LiquidCrystal_I2C9setCursorEhh>
     918:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <error_counter>
     91c:	90 91 f7 02 	lds	r25, 0x02F7	; 0x8002f7 <error_counter+0x1>
			if (error_byte || error_counter) {	
     920:	c1 11       	cpse	r28, r1
     922:	02 c0       	rjmp	.+4      	; 0x928 <_Z12printDataLCDv+0x8c>
     924:	00 97       	sbiw	r24, 0x00	; 0
     926:	d1 f0       	breq	.+52     	; 0x95c <_Z12printDataLCDv+0xc0>
				error_counter = error_counter > 10 ? 0 : error_counter + 1;
     928:	8b 30       	cpi	r24, 0x0B	; 11
     92a:	91 05       	cpc	r25, r1
     92c:	14 f4       	brge	.+4      	; 0x932 <_Z12printDataLCDv+0x96>
     92e:	01 96       	adiw	r24, 0x01	; 1
     930:	02 c0       	rjmp	.+4      	; 0x936 <_Z12printDataLCDv+0x9a>
     932:	80 e0       	ldi	r24, 0x00	; 0
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	90 93 f7 02 	sts	0x02F7, r25	; 0x8002f7 <error_counter+0x1>
     93a:	80 93 f6 02 	sts	0x02F6, r24	; 0x8002f6 <error_counter>
				lcd.print("ERROR:");
     93e:	66 e9       	ldi	r22, 0x96	; 150
     940:	72 e0       	ldi	r23, 0x02	; 2
     942:	88 ee       	ldi	r24, 0xE8	; 232
     944:	92 e0       	ldi	r25, 0x02	; 2
				//char buff[7];
				//sprintf(buff, "BYTE_TO_BINARY_PATTERN", BYTE_TO_BINARY(error_byte));
				lcd.print(error_byte_old);
     946:	05 d5       	rcall	.+2570   	; 0x1352 <_ZN5Print5printEPKc>
     948:	4a e0       	ldi	r20, 0x0A	; 10
     94a:	50 e0       	ldi	r21, 0x00	; 0
     94c:	60 91 f8 02 	lds	r22, 0x02F8	; 0x8002f8 <error_byte_old>
     950:	88 ee       	ldi	r24, 0xE8	; 232
     952:	92 e0       	ldi	r25, 0x02	; 2
				lcd.print("   ");
     954:	6c d5       	rcall	.+2776   	; 0x142e <_ZN5Print5printEhi>
     956:	64 ea       	ldi	r22, 0xA4	; 164
     958:	72 e0       	ldi	r23, 0x02	; 2
			} else {
				lcd.print("          ");
     95a:	02 c0       	rjmp	.+4      	; 0x960 <_Z12printDataLCDv+0xc4>
     95c:	6d e9       	ldi	r22, 0x9D	; 157
     95e:	72 e0       	ldi	r23, 0x02	; 2
     960:	88 ee       	ldi	r24, 0xE8	; 232
     962:	92 e0       	ldi	r25, 0x02	; 2
			}
			
			if (msgLength > 2) {
     964:	f6 d4       	rcall	.+2540   	; 0x1352 <_ZN5Print5printEPKc>
     966:	d3 30       	cpi	r29, 0x03	; 3
     968:	08 f4       	brcc	.+2      	; 0x96c <_Z12printDataLCDv+0xd0>
				position = Serial1.read();
     96a:	ae c0       	rjmp	.+348    	; 0xac8 <_Z12printDataLCDv+0x22c>
     96c:	80 ea       	ldi	r24, 0xA0	; 160
     96e:	93 e0       	ldi	r25, 0x03	; 3
     970:	26 d2       	rcall	.+1100   	; 0xdbe <_ZN14HardwareSerial4readEv>
     972:	ec 01       	movw	r28, r24
				position = (Serial1.read() * 255) + position;
     974:	80 ea       	ldi	r24, 0xA0	; 160
     976:	93 e0       	ldi	r25, 0x03	; 3
     978:	22 d2       	rcall	.+1092   	; 0xdbe <_ZN14HardwareSerial4readEv>
     97a:	2f ef       	ldi	r18, 0xFF	; 255
     97c:	ac 01       	movw	r20, r24
     97e:	24 9f       	mul	r18, r20
     980:	c0 01       	movw	r24, r0
     982:	25 9f       	mul	r18, r21
     984:	90 0d       	add	r25, r0
     986:	11 24       	eor	r1, r1
     988:	6c 01       	movw	r12, r24
     98a:	cc 0e       	add	r12, r28
     98c:	dd 1e       	adc	r13, r29
     98e:	20 91 fd 02 	lds	r18, 0x02FD	; 0x8002fd <position_old>
				rotations = position_old > position ? rotations + 1 : rotations;
     992:	30 91 fe 02 	lds	r19, 0x02FE	; 0x8002fe <position_old+0x1>
     996:	80 91 fb 02 	lds	r24, 0x02FB	; 0x8002fb <rotations>
     99a:	90 91 fc 02 	lds	r25, 0x02FC	; 0x8002fc <rotations+0x1>
     99e:	c2 16       	cp	r12, r18
     9a0:	d3 06       	cpc	r13, r19
     9a2:	0c f4       	brge	.+2      	; 0x9a6 <_Z12printDataLCDv+0x10a>
     9a4:	01 96       	adiw	r24, 0x01	; 1
     9a6:	90 93 fc 02 	sts	0x02FC, r25	; 0x8002fc <rotations+0x1>
     9aa:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <rotations>
				position_old = position;
     9ae:	d0 92 fe 02 	sts	0x02FE, r13	; 0x8002fe <position_old+0x1>
     9b2:	c0 92 fd 02 	sts	0x02FD, r12	; 0x8002fd <position_old>
				
				//Serial.println(position);
				speed = Serial1.read();
     9b6:	80 ea       	ldi	r24, 0xA0	; 160
     9b8:	93 e0       	ldi	r25, 0x03	; 3
     9ba:	01 d2       	rcall	.+1026   	; 0xdbe <_ZN14HardwareSerial4readEv>
     9bc:	8c 01       	movw	r16, r24
				speed = (Serial1.read() * 255) + speed;
     9be:	80 ea       	ldi	r24, 0xA0	; 160
     9c0:	93 e0       	ldi	r25, 0x03	; 3
     9c2:	fd d1       	rcall	.+1018   	; 0xdbe <_ZN14HardwareSerial4readEv>
     9c4:	df ef       	ldi	r29, 0xFF	; 255
     9c6:	9c 01       	movw	r18, r24
     9c8:	d2 9f       	mul	r29, r18
     9ca:	c0 01       	movw	r24, r0
     9cc:	d3 9f       	mul	r29, r19
     9ce:	90 0d       	add	r25, r0
     9d0:	11 24       	eor	r1, r1
     9d2:	08 0f       	add	r16, r24
				//Serial.println(speed);
				load = Serial1.read();
     9d4:	19 1f       	adc	r17, r25
     9d6:	80 ea       	ldi	r24, 0xA0	; 160
     9d8:	93 e0       	ldi	r25, 0x03	; 3
     9da:	f1 d1       	rcall	.+994    	; 0xdbe <_ZN14HardwareSerial4readEv>
				load = (Serial1.read() * 255) + load;
     9dc:	5c 01       	movw	r10, r24
     9de:	80 ea       	ldi	r24, 0xA0	; 160
     9e0:	93 e0       	ldi	r25, 0x03	; 3
     9e2:	ed d1       	rcall	.+986    	; 0xdbe <_ZN14HardwareSerial4readEv>
     9e4:	ac 01       	movw	r20, r24
     9e6:	d4 9f       	mul	r29, r20
     9e8:	c0 01       	movw	r24, r0
     9ea:	d5 9f       	mul	r29, r21
     9ec:	90 0d       	add	r25, r0
     9ee:	11 24       	eor	r1, r1
				voltage = Serial1.read();
     9f0:	ec 01       	movw	r28, r24
     9f2:	ca 0d       	add	r28, r10
     9f4:	db 1d       	adc	r29, r11
				temperature = Serial1.read();
     9f6:	80 ea       	ldi	r24, 0xA0	; 160
     9f8:	93 e0       	ldi	r25, 0x03	; 3
     9fa:	e1 d1       	rcall	.+962    	; 0xdbe <_ZN14HardwareSerial4readEv>
				registered = Serial1.read();
     9fc:	80 ea       	ldi	r24, 0xA0	; 160
     9fe:	93 e0       	ldi	r25, 0x03	; 3
     a00:	de d1       	rcall	.+956    	; 0xdbe <_ZN14HardwareSerial4readEv>
				moving = Serial1.read();
     a02:	80 ea       	ldi	r24, 0xA0	; 160
     a04:	93 e0       	ldi	r25, 0x03	; 3
     a06:	db d1       	rcall	.+950    	; 0xdbe <_ZN14HardwareSerial4readEv>
     a08:	80 ea       	ldi	r24, 0xA0	; 160
				lock = Serial1.read();
     a0a:	93 e0       	ldi	r25, 0x03	; 3
     a0c:	d8 d1       	rcall	.+944    	; 0xdbe <_ZN14HardwareSerial4readEv>
     a0e:	80 ea       	ldi	r24, 0xA0	; 160
     a10:	93 e0       	ldi	r25, 0x03	; 3
				punch = Serial1.read();		
     a12:	d5 d1       	rcall	.+938    	; 0xdbe <_ZN14HardwareSerial4readEv>
     a14:	80 ea       	ldi	r24, 0xA0	; 160
     a16:	93 e0       	ldi	r25, 0x03	; 3
     a18:	d2 d1       	rcall	.+932    	; 0xdbe <_ZN14HardwareSerial4readEv>
				punch = (Serial1.read() * 255) + punch;
     a1a:	80 ea       	ldi	r24, 0xA0	; 160
     a1c:	93 e0       	ldi	r25, 0x03	; 3
     a1e:	cf d1       	rcall	.+926    	; 0xdbe <_ZN14HardwareSerial4readEv>
     a20:	80 ea       	ldi	r24, 0xA0	; 160
				current = Serial1.read();
     a22:	93 e0       	ldi	r25, 0x03	; 3
     a24:	cc d1       	rcall	.+920    	; 0xdbe <_ZN14HardwareSerial4readEv>
     a26:	80 ea       	ldi	r24, 0xA0	; 160
     a28:	93 e0       	ldi	r25, 0x03	; 3
				current = (Serial1.read() * 255) + current;
     a2a:	c9 d1       	rcall	.+914    	; 0xdbe <_ZN14HardwareSerial4readEv>
     a2c:	01 15       	cp	r16, r1
     a2e:	54 e0       	ldi	r21, 0x04	; 4
				//Serial.println(load);
				if (speed > 0x3FF) {
     a30:	15 07       	cpc	r17, r21
     a32:	24 f0       	brlt	.+8      	; 0xa3c <_Z12printDataLCDv+0x1a0>
     a34:	14 50       	subi	r17, 0x04	; 4
					speedDirection = CW;
					speed = speed - 0x400;
     a36:	aa 24       	eor	r10, r10
				punch = (Serial1.read() * 255) + punch;
				current = Serial1.read();
				current = (Serial1.read() * 255) + current;
				//Serial.println(load);
				if (speed > 0x3FF) {
					speedDirection = CW;
     a38:	a3 94       	inc	r10
     a3a:	01 c0       	rjmp	.+2      	; 0xa3e <_Z12printDataLCDv+0x1a2>
     a3c:	a1 2c       	mov	r10, r1
					speed = speed - 0x400;
					} else {
					speedDirection = CCW;
				}
				if (load > 0x3FF) {
     a3e:	c1 15       	cp	r28, r1
     a40:	84 e0       	ldi	r24, 0x04	; 4
     a42:	d8 07       	cpc	r29, r24
					loadDirection = CW;
					load = load - 0x400;
     a44:	24 f0       	brlt	.+8      	; 0xa4e <_Z12printDataLCDv+0x1b2>
					speed = speed - 0x400;
					} else {
					speedDirection = CCW;
				}
				if (load > 0x3FF) {
					loadDirection = CW;
     a46:	d4 50       	subi	r29, 0x04	; 4
     a48:	bb 24       	eor	r11, r11
					load = load - 0x400;
					} else {
					loadDirection = CCW;
     a4a:	b3 94       	inc	r11

				//Serial.println("================");
				//lcd.clear();
				//char buffer[16];
				//sprintf(buffer, "Servo ID: %d", servoID);
				printLCD(LCD_COL1, 0, servoID, 1);
     a4c:	01 c0       	rjmp	.+2      	; 0xa50 <_Z12printDataLCDv+0x1b4>
     a4e:	b1 2c       	mov	r11, r1
     a50:	a7 01       	movw	r20, r14
     a52:	55 27       	eor	r21, r21
     a54:	21 e0       	ldi	r18, 0x01	; 1
     a56:	60 e0       	ldi	r22, 0x00	; 0
				printLCD(LCD_COL1, 1, position * MX_PRESENT_POSITION_DEGREE, 3);
     a58:	84 e0       	ldi	r24, 0x04	; 4
     a5a:	16 dc       	rcall	.-2004   	; 0x288 <_Z8printLCDhhih>
     a5c:	b6 01       	movw	r22, r12
     a5e:	dd 0c       	add	r13, r13
     a60:	88 0b       	sbc	r24, r24
     a62:	99 0b       	sbc	r25, r25
     a64:	a3 d0       	rcall	.+326    	; 0xbac <__floatsisf>
     a66:	28 e5       	ldi	r18, 0x58	; 88
     a68:	39 e3       	ldi	r19, 0x39	; 57
     a6a:	44 eb       	ldi	r20, 0xB4	; 180
     a6c:	5d e3       	ldi	r21, 0x3D	; 61
     a6e:	02 d1       	rcall	.+516    	; 0xc74 <__mulsf3>
     a70:	6a d0       	rcall	.+212    	; 0xb46 <__fixsfsi>
     a72:	23 e0       	ldi	r18, 0x03	; 3
     a74:	ab 01       	movw	r20, r22
     a76:	61 e0       	ldi	r22, 0x01	; 1
     a78:	84 e0       	ldi	r24, 0x04	; 4
				lcd.print((char)CH_DEG);
     a7a:	06 dc       	rcall	.-2036   	; 0x288 <_Z8printLCDhhih>
     a7c:	6f ed       	ldi	r22, 0xDF	; 223
     a7e:	88 ee       	ldi	r24, 0xE8	; 232
     a80:	92 e0       	ldi	r25, 0x02	; 2
     a82:	68 d4       	rcall	.+2256   	; 0x1354 <_ZN5Print5printEc>
				printLCD(LCD_COL2, 1, currPos, 4);
     a84:	40 91 f9 02 	lds	r20, 0x02F9	; 0x8002f9 <currPos>
     a88:	50 91 fa 02 	lds	r21, 0x02FA	; 0x8002fa <currPos+0x1>
     a8c:	24 e0       	ldi	r18, 0x04	; 4
     a8e:	61 e0       	ldi	r22, 0x01	; 1
     a90:	8a e0       	ldi	r24, 0x0A	; 10
				// 			lcd.setCursor(LCD_COL2 ,1);
				// 			lcd.print((int)(currPos));
				//lcd.setCursor(10,1);
				//lcd.print(rotations);
				printLCD(LCD_COL1, 2, speed, 3);
     a92:	fa db       	rcall	.-2060   	; 0x288 <_Z8printLCDhhih>
     a94:	23 e0       	ldi	r18, 0x03	; 3
     a96:	a8 01       	movw	r20, r16
     a98:	62 e0       	ldi	r22, 0x02	; 2
     a9a:	84 e0       	ldi	r24, 0x04	; 4
				lcd.print(speedDirection ? (char)CH_ARR : (char)CH_ARL);
     a9c:	f5 db       	rcall	.-2070   	; 0x288 <_Z8printLCDhhih>
     a9e:	a1 10       	cpse	r10, r1
     aa0:	02 c0       	rjmp	.+4      	; 0xaa6 <_Z12printDataLCDv+0x20a>
     aa2:	6f e7       	ldi	r22, 0x7F	; 127
     aa4:	01 c0       	rjmp	.+2      	; 0xaa8 <_Z12printDataLCDv+0x20c>
     aa6:	6e e7       	ldi	r22, 0x7E	; 126
     aa8:	88 ee       	ldi	r24, 0xE8	; 232
     aaa:	92 e0       	ldi	r25, 0x02	; 2
				printLCD(LCD_COL1, 3, load, 3);
     aac:	53 d4       	rcall	.+2214   	; 0x1354 <_ZN5Print5printEc>
     aae:	23 e0       	ldi	r18, 0x03	; 3
     ab0:	ae 01       	movw	r20, r28
     ab2:	63 e0       	ldi	r22, 0x03	; 3
     ab4:	84 e0       	ldi	r24, 0x04	; 4
     ab6:	e8 db       	rcall	.-2096   	; 0x288 <_Z8printLCDhhih>
				//lcd.setCursor(LCD_COL1, 3);
				//lcd.print(load);
				lcd.print(loadDirection ? (char)CH_ARR : (char)CH_ARL);
     ab8:	b1 10       	cpse	r11, r1
     aba:	02 c0       	rjmp	.+4      	; 0xac0 <_Z12printDataLCDv+0x224>
     abc:	6f e7       	ldi	r22, 0x7F	; 127
     abe:	01 c0       	rjmp	.+2      	; 0xac2 <_Z12printDataLCDv+0x226>
     ac0:	6e e7       	ldi	r22, 0x7E	; 126
     ac2:	88 ee       	ldi	r24, 0xE8	; 232
     ac4:	92 e0       	ldi	r25, 0x02	; 2
     ac6:	46 d4       	rcall	.+2188   	; 0x1354 <_ZN5Print5printEc>
     ac8:	80 ea       	ldi	r24, 0xA0	; 160
				//printLCD3(LCD_COL2, 3, (45*(current-2048)));
			}
			while(Serial1.available() > 0) {
     aca:	93 e0       	ldi	r25, 0x03	; 3
     acc:	5e d1       	rcall	.+700    	; 0xd8a <_ZN14HardwareSerial9availableEv>
     ace:	18 16       	cp	r1, r24
     ad0:	19 06       	cpc	r1, r25
     ad2:	24 f4       	brge	.+8      	; 0xadc <_Z12printDataLCDv+0x240>
     ad4:	80 ea       	ldi	r24, 0xA0	; 160
     ad6:	93 e0       	ldi	r25, 0x03	; 3
				//Serial.println(Serial1.read());
				Serial1.read();
     ad8:	72 d1       	rcall	.+740    	; 0xdbe <_ZN14HardwareSerial4readEv>
     ada:	f6 cf       	rjmp	.-20     	; 0xac8 <_Z12printDataLCDv+0x22c>
     adc:	61 e0       	ldi	r22, 0x01	; 1
     ade:	70 e0       	ldi	r23, 0x00	; 0
			}
			
			delay(1);
     ae0:	80 e0       	ldi	r24, 0x00	; 0
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	80 d5       	rcall	.+2816   	; 0x15e6 <delay>
     ae6:	40 91 f4 02 	lds	r20, 0x02F4	; 0x8002f4 <cycle_counter>
     aea:	50 91 f5 02 	lds	r21, 0x02F5	; 0x8002f5 <cycle_counter+0x1>
			cycle_counter = cycle_counter > 9999 ? 0 : cycle_counter + 1;
     aee:	40 31       	cpi	r20, 0x10	; 16
     af0:	27 e2       	ldi	r18, 0x27	; 39
     af2:	52 07       	cpc	r21, r18
     af4:	1c f4       	brge	.+6      	; 0xafc <_Z12printDataLCDv+0x260>
     af6:	4f 5f       	subi	r20, 0xFF	; 255
     af8:	5f 4f       	sbci	r21, 0xFF	; 255
     afa:	02 c0       	rjmp	.+4      	; 0xb00 <_Z12printDataLCDv+0x264>
     afc:	40 e0       	ldi	r20, 0x00	; 0
     afe:	50 e0       	ldi	r21, 0x00	; 0
     b00:	50 93 f5 02 	sts	0x02F5, r21	; 0x8002f5 <cycle_counter+0x1>
     b04:	40 93 f4 02 	sts	0x02F4, r20	; 0x8002f4 <cycle_counter>
     b08:	24 e0       	ldi	r18, 0x04	; 4
     b0a:	60 e0       	ldi	r22, 0x00	; 0
     b0c:	80 e1       	ldi	r24, 0x10	; 16
			printLCD(16, 0, cycle_counter, 4);
     b0e:	df 91       	pop	r29
     b10:	cf 91       	pop	r28
     b12:	1f 91       	pop	r17
		}
	}
}
     b14:	0f 91       	pop	r16
     b16:	ff 90       	pop	r15
     b18:	ef 90       	pop	r14
     b1a:	df 90       	pop	r13
     b1c:	cf 90       	pop	r12
     b1e:	bf 90       	pop	r11
     b20:	af 90       	pop	r10
     b22:	b2 cb       	rjmp	.-2204   	; 0x288 <_Z8printLCDhhih>
     b24:	df 91       	pop	r29
     b26:	cf 91       	pop	r28
				Serial1.read();
			}
			
			delay(1);
			cycle_counter = cycle_counter > 9999 ? 0 : cycle_counter + 1;
			printLCD(16, 0, cycle_counter, 4);
     b28:	1f 91       	pop	r17
     b2a:	0f 91       	pop	r16
		}
	}
}
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	df 90       	pop	r13
     b32:	cf 90       	pop	r12
     b34:	bf 90       	pop	r11
     b36:	af 90       	pop	r10
     b38:	08 95       	ret

00000b3a <loop>:
     b3a:	42 e2       	ldi	r20, 0x22	; 34
     b3c:	64 e2       	ldi	r22, 0x24	; 36
     b3e:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <id>
/************************************************************************/
/* LOOP                                                                 */
/************************************************************************/
void loop() {

	readServo(id, 0x24, 34);
     b42:	bf dd       	rcall	.-1154   	; 0x6c2 <_Z9readServohhh>
	printDataLCD();
     b44:	ab ce       	rjmp	.-682    	; 0x89c <_Z12printDataLCDv>

00000b46 <__fixsfsi>:
     b46:	04 d0       	rcall	.+8      	; 0xb50 <__fixunssfsi>
     b48:	68 94       	set
     b4a:	b1 11       	cpse	r27, r1
     b4c:	8d c0       	rjmp	.+282    	; 0xc68 <__fp_szero>
     b4e:	08 95       	ret

00000b50 <__fixunssfsi>:
     b50:	70 d0       	rcall	.+224    	; 0xc32 <__fp_splitA>
     b52:	88 f0       	brcs	.+34     	; 0xb76 <__fixunssfsi+0x26>
     b54:	9f 57       	subi	r25, 0x7F	; 127
     b56:	90 f0       	brcs	.+36     	; 0xb7c <__fixunssfsi+0x2c>
     b58:	b9 2f       	mov	r27, r25
     b5a:	99 27       	eor	r25, r25
     b5c:	b7 51       	subi	r27, 0x17	; 23
     b5e:	a0 f0       	brcs	.+40     	; 0xb88 <__fixunssfsi+0x38>
     b60:	d1 f0       	breq	.+52     	; 0xb96 <__fixunssfsi+0x46>
     b62:	66 0f       	add	r22, r22
     b64:	77 1f       	adc	r23, r23
     b66:	88 1f       	adc	r24, r24
     b68:	99 1f       	adc	r25, r25
     b6a:	1a f0       	brmi	.+6      	; 0xb72 <__fixunssfsi+0x22>
     b6c:	ba 95       	dec	r27
     b6e:	c9 f7       	brne	.-14     	; 0xb62 <__fixunssfsi+0x12>
     b70:	12 c0       	rjmp	.+36     	; 0xb96 <__fixunssfsi+0x46>
     b72:	b1 30       	cpi	r27, 0x01	; 1
     b74:	81 f0       	breq	.+32     	; 0xb96 <__fixunssfsi+0x46>
     b76:	77 d0       	rcall	.+238    	; 0xc66 <__fp_zero>
     b78:	b1 e0       	ldi	r27, 0x01	; 1
     b7a:	08 95       	ret
     b7c:	74 c0       	rjmp	.+232    	; 0xc66 <__fp_zero>
     b7e:	67 2f       	mov	r22, r23
     b80:	78 2f       	mov	r23, r24
     b82:	88 27       	eor	r24, r24
     b84:	b8 5f       	subi	r27, 0xF8	; 248
     b86:	39 f0       	breq	.+14     	; 0xb96 <__fixunssfsi+0x46>
     b88:	b9 3f       	cpi	r27, 0xF9	; 249
     b8a:	cc f3       	brlt	.-14     	; 0xb7e <__fixunssfsi+0x2e>
     b8c:	86 95       	lsr	r24
     b8e:	77 95       	ror	r23
     b90:	67 95       	ror	r22
     b92:	b3 95       	inc	r27
     b94:	d9 f7       	brne	.-10     	; 0xb8c <__fixunssfsi+0x3c>
     b96:	3e f4       	brtc	.+14     	; 0xba6 <__fixunssfsi+0x56>
     b98:	90 95       	com	r25
     b9a:	80 95       	com	r24
     b9c:	70 95       	com	r23
     b9e:	61 95       	neg	r22
     ba0:	7f 4f       	sbci	r23, 0xFF	; 255
     ba2:	8f 4f       	sbci	r24, 0xFF	; 255
     ba4:	9f 4f       	sbci	r25, 0xFF	; 255
     ba6:	08 95       	ret

00000ba8 <__floatunsisf>:
     ba8:	e8 94       	clt
     baa:	09 c0       	rjmp	.+18     	; 0xbbe <__floatsisf+0x12>

00000bac <__floatsisf>:
     bac:	97 fb       	bst	r25, 7
     bae:	3e f4       	brtc	.+14     	; 0xbbe <__floatsisf+0x12>
     bb0:	90 95       	com	r25
     bb2:	80 95       	com	r24
     bb4:	70 95       	com	r23
     bb6:	61 95       	neg	r22
     bb8:	7f 4f       	sbci	r23, 0xFF	; 255
     bba:	8f 4f       	sbci	r24, 0xFF	; 255
     bbc:	9f 4f       	sbci	r25, 0xFF	; 255
     bbe:	99 23       	and	r25, r25
     bc0:	a9 f0       	breq	.+42     	; 0xbec <__floatsisf+0x40>
     bc2:	f9 2f       	mov	r31, r25
     bc4:	96 e9       	ldi	r25, 0x96	; 150
     bc6:	bb 27       	eor	r27, r27
     bc8:	93 95       	inc	r25
     bca:	f6 95       	lsr	r31
     bcc:	87 95       	ror	r24
     bce:	77 95       	ror	r23
     bd0:	67 95       	ror	r22
     bd2:	b7 95       	ror	r27
     bd4:	f1 11       	cpse	r31, r1
     bd6:	f8 cf       	rjmp	.-16     	; 0xbc8 <__floatsisf+0x1c>
     bd8:	fa f4       	brpl	.+62     	; 0xc18 <__floatsisf+0x6c>
     bda:	bb 0f       	add	r27, r27
     bdc:	11 f4       	brne	.+4      	; 0xbe2 <__floatsisf+0x36>
     bde:	60 ff       	sbrs	r22, 0
     be0:	1b c0       	rjmp	.+54     	; 0xc18 <__floatsisf+0x6c>
     be2:	6f 5f       	subi	r22, 0xFF	; 255
     be4:	7f 4f       	sbci	r23, 0xFF	; 255
     be6:	8f 4f       	sbci	r24, 0xFF	; 255
     be8:	9f 4f       	sbci	r25, 0xFF	; 255
     bea:	16 c0       	rjmp	.+44     	; 0xc18 <__floatsisf+0x6c>
     bec:	88 23       	and	r24, r24
     bee:	11 f0       	breq	.+4      	; 0xbf4 <__floatsisf+0x48>
     bf0:	96 e9       	ldi	r25, 0x96	; 150
     bf2:	11 c0       	rjmp	.+34     	; 0xc16 <__floatsisf+0x6a>
     bf4:	77 23       	and	r23, r23
     bf6:	21 f0       	breq	.+8      	; 0xc00 <__floatsisf+0x54>
     bf8:	9e e8       	ldi	r25, 0x8E	; 142
     bfa:	87 2f       	mov	r24, r23
     bfc:	76 2f       	mov	r23, r22
     bfe:	05 c0       	rjmp	.+10     	; 0xc0a <__floatsisf+0x5e>
     c00:	66 23       	and	r22, r22
     c02:	71 f0       	breq	.+28     	; 0xc20 <__floatsisf+0x74>
     c04:	96 e8       	ldi	r25, 0x86	; 134
     c06:	86 2f       	mov	r24, r22
     c08:	70 e0       	ldi	r23, 0x00	; 0
     c0a:	60 e0       	ldi	r22, 0x00	; 0
     c0c:	2a f0       	brmi	.+10     	; 0xc18 <__floatsisf+0x6c>
     c0e:	9a 95       	dec	r25
     c10:	66 0f       	add	r22, r22
     c12:	77 1f       	adc	r23, r23
     c14:	88 1f       	adc	r24, r24
     c16:	da f7       	brpl	.-10     	; 0xc0e <__floatsisf+0x62>
     c18:	88 0f       	add	r24, r24
     c1a:	96 95       	lsr	r25
     c1c:	87 95       	ror	r24
     c1e:	97 f9       	bld	r25, 7
     c20:	08 95       	ret

00000c22 <__fp_split3>:
     c22:	57 fd       	sbrc	r21, 7
     c24:	90 58       	subi	r25, 0x80	; 128
     c26:	44 0f       	add	r20, r20
     c28:	55 1f       	adc	r21, r21
     c2a:	59 f0       	breq	.+22     	; 0xc42 <__fp_splitA+0x10>
     c2c:	5f 3f       	cpi	r21, 0xFF	; 255
     c2e:	71 f0       	breq	.+28     	; 0xc4c <__fp_splitA+0x1a>
     c30:	47 95       	ror	r20

00000c32 <__fp_splitA>:
     c32:	88 0f       	add	r24, r24
     c34:	97 fb       	bst	r25, 7
     c36:	99 1f       	adc	r25, r25
     c38:	61 f0       	breq	.+24     	; 0xc52 <__fp_splitA+0x20>
     c3a:	9f 3f       	cpi	r25, 0xFF	; 255
     c3c:	79 f0       	breq	.+30     	; 0xc5c <__fp_splitA+0x2a>
     c3e:	87 95       	ror	r24
     c40:	08 95       	ret
     c42:	12 16       	cp	r1, r18
     c44:	13 06       	cpc	r1, r19
     c46:	14 06       	cpc	r1, r20
     c48:	55 1f       	adc	r21, r21
     c4a:	f2 cf       	rjmp	.-28     	; 0xc30 <__fp_split3+0xe>
     c4c:	46 95       	lsr	r20
     c4e:	f1 df       	rcall	.-30     	; 0xc32 <__fp_splitA>
     c50:	08 c0       	rjmp	.+16     	; 0xc62 <__fp_splitA+0x30>
     c52:	16 16       	cp	r1, r22
     c54:	17 06       	cpc	r1, r23
     c56:	18 06       	cpc	r1, r24
     c58:	99 1f       	adc	r25, r25
     c5a:	f1 cf       	rjmp	.-30     	; 0xc3e <__fp_splitA+0xc>
     c5c:	86 95       	lsr	r24
     c5e:	71 05       	cpc	r23, r1
     c60:	61 05       	cpc	r22, r1
     c62:	08 94       	sec
     c64:	08 95       	ret

00000c66 <__fp_zero>:
     c66:	e8 94       	clt

00000c68 <__fp_szero>:
     c68:	bb 27       	eor	r27, r27
     c6a:	66 27       	eor	r22, r22
     c6c:	77 27       	eor	r23, r23
     c6e:	cb 01       	movw	r24, r22
     c70:	97 f9       	bld	r25, 7
     c72:	08 95       	ret

00000c74 <__mulsf3>:
     c74:	0b d0       	rcall	.+22     	; 0xc8c <__mulsf3x>
     c76:	78 c0       	rjmp	.+240    	; 0xd68 <__fp_round>
     c78:	69 d0       	rcall	.+210    	; 0xd4c <__fp_pscA>
     c7a:	28 f0       	brcs	.+10     	; 0xc86 <__mulsf3+0x12>
     c7c:	6e d0       	rcall	.+220    	; 0xd5a <__fp_pscB>
     c7e:	18 f0       	brcs	.+6      	; 0xc86 <__mulsf3+0x12>
     c80:	95 23       	and	r25, r21
     c82:	09 f0       	breq	.+2      	; 0xc86 <__mulsf3+0x12>
     c84:	5a c0       	rjmp	.+180    	; 0xd3a <__fp_inf>
     c86:	5f c0       	rjmp	.+190    	; 0xd46 <__fp_nan>
     c88:	11 24       	eor	r1, r1
     c8a:	ee cf       	rjmp	.-36     	; 0xc68 <__fp_szero>

00000c8c <__mulsf3x>:
     c8c:	ca df       	rcall	.-108    	; 0xc22 <__fp_split3>
     c8e:	a0 f3       	brcs	.-24     	; 0xc78 <__mulsf3+0x4>

00000c90 <__mulsf3_pse>:
     c90:	95 9f       	mul	r25, r21
     c92:	d1 f3       	breq	.-12     	; 0xc88 <__mulsf3+0x14>
     c94:	95 0f       	add	r25, r21
     c96:	50 e0       	ldi	r21, 0x00	; 0
     c98:	55 1f       	adc	r21, r21
     c9a:	62 9f       	mul	r22, r18
     c9c:	f0 01       	movw	r30, r0
     c9e:	72 9f       	mul	r23, r18
     ca0:	bb 27       	eor	r27, r27
     ca2:	f0 0d       	add	r31, r0
     ca4:	b1 1d       	adc	r27, r1
     ca6:	63 9f       	mul	r22, r19
     ca8:	aa 27       	eor	r26, r26
     caa:	f0 0d       	add	r31, r0
     cac:	b1 1d       	adc	r27, r1
     cae:	aa 1f       	adc	r26, r26
     cb0:	64 9f       	mul	r22, r20
     cb2:	66 27       	eor	r22, r22
     cb4:	b0 0d       	add	r27, r0
     cb6:	a1 1d       	adc	r26, r1
     cb8:	66 1f       	adc	r22, r22
     cba:	82 9f       	mul	r24, r18
     cbc:	22 27       	eor	r18, r18
     cbe:	b0 0d       	add	r27, r0
     cc0:	a1 1d       	adc	r26, r1
     cc2:	62 1f       	adc	r22, r18
     cc4:	73 9f       	mul	r23, r19
     cc6:	b0 0d       	add	r27, r0
     cc8:	a1 1d       	adc	r26, r1
     cca:	62 1f       	adc	r22, r18
     ccc:	83 9f       	mul	r24, r19
     cce:	a0 0d       	add	r26, r0
     cd0:	61 1d       	adc	r22, r1
     cd2:	22 1f       	adc	r18, r18
     cd4:	74 9f       	mul	r23, r20
     cd6:	33 27       	eor	r19, r19
     cd8:	a0 0d       	add	r26, r0
     cda:	61 1d       	adc	r22, r1
     cdc:	23 1f       	adc	r18, r19
     cde:	84 9f       	mul	r24, r20
     ce0:	60 0d       	add	r22, r0
     ce2:	21 1d       	adc	r18, r1
     ce4:	82 2f       	mov	r24, r18
     ce6:	76 2f       	mov	r23, r22
     ce8:	6a 2f       	mov	r22, r26
     cea:	11 24       	eor	r1, r1
     cec:	9f 57       	subi	r25, 0x7F	; 127
     cee:	50 40       	sbci	r21, 0x00	; 0
     cf0:	8a f0       	brmi	.+34     	; 0xd14 <__mulsf3_pse+0x84>
     cf2:	e1 f0       	breq	.+56     	; 0xd2c <__mulsf3_pse+0x9c>
     cf4:	88 23       	and	r24, r24
     cf6:	4a f0       	brmi	.+18     	; 0xd0a <__mulsf3_pse+0x7a>
     cf8:	ee 0f       	add	r30, r30
     cfa:	ff 1f       	adc	r31, r31
     cfc:	bb 1f       	adc	r27, r27
     cfe:	66 1f       	adc	r22, r22
     d00:	77 1f       	adc	r23, r23
     d02:	88 1f       	adc	r24, r24
     d04:	91 50       	subi	r25, 0x01	; 1
     d06:	50 40       	sbci	r21, 0x00	; 0
     d08:	a9 f7       	brne	.-22     	; 0xcf4 <__mulsf3_pse+0x64>
     d0a:	9e 3f       	cpi	r25, 0xFE	; 254
     d0c:	51 05       	cpc	r21, r1
     d0e:	70 f0       	brcs	.+28     	; 0xd2c <__mulsf3_pse+0x9c>
     d10:	14 c0       	rjmp	.+40     	; 0xd3a <__fp_inf>
     d12:	aa cf       	rjmp	.-172    	; 0xc68 <__fp_szero>
     d14:	5f 3f       	cpi	r21, 0xFF	; 255
     d16:	ec f3       	brlt	.-6      	; 0xd12 <__mulsf3_pse+0x82>
     d18:	98 3e       	cpi	r25, 0xE8	; 232
     d1a:	dc f3       	brlt	.-10     	; 0xd12 <__mulsf3_pse+0x82>
     d1c:	86 95       	lsr	r24
     d1e:	77 95       	ror	r23
     d20:	67 95       	ror	r22
     d22:	b7 95       	ror	r27
     d24:	f7 95       	ror	r31
     d26:	e7 95       	ror	r30
     d28:	9f 5f       	subi	r25, 0xFF	; 255
     d2a:	c1 f7       	brne	.-16     	; 0xd1c <__mulsf3_pse+0x8c>
     d2c:	fe 2b       	or	r31, r30
     d2e:	88 0f       	add	r24, r24
     d30:	91 1d       	adc	r25, r1
     d32:	96 95       	lsr	r25
     d34:	87 95       	ror	r24
     d36:	97 f9       	bld	r25, 7
     d38:	08 95       	ret

00000d3a <__fp_inf>:
     d3a:	97 f9       	bld	r25, 7
     d3c:	9f 67       	ori	r25, 0x7F	; 127
     d3e:	80 e8       	ldi	r24, 0x80	; 128
     d40:	70 e0       	ldi	r23, 0x00	; 0
     d42:	60 e0       	ldi	r22, 0x00	; 0
     d44:	08 95       	ret

00000d46 <__fp_nan>:
     d46:	9f ef       	ldi	r25, 0xFF	; 255
     d48:	80 ec       	ldi	r24, 0xC0	; 192
     d4a:	08 95       	ret

00000d4c <__fp_pscA>:
     d4c:	00 24       	eor	r0, r0
     d4e:	0a 94       	dec	r0
     d50:	16 16       	cp	r1, r22
     d52:	17 06       	cpc	r1, r23
     d54:	18 06       	cpc	r1, r24
     d56:	09 06       	cpc	r0, r25
     d58:	08 95       	ret

00000d5a <__fp_pscB>:
     d5a:	00 24       	eor	r0, r0
     d5c:	0a 94       	dec	r0
     d5e:	12 16       	cp	r1, r18
     d60:	13 06       	cpc	r1, r19
     d62:	14 06       	cpc	r1, r20
     d64:	05 06       	cpc	r0, r21
     d66:	08 95       	ret

00000d68 <__fp_round>:
     d68:	09 2e       	mov	r0, r25
     d6a:	03 94       	inc	r0
     d6c:	00 0c       	add	r0, r0
     d6e:	11 f4       	brne	.+4      	; 0xd74 <__fp_round+0xc>
     d70:	88 23       	and	r24, r24
     d72:	52 f0       	brmi	.+20     	; 0xd88 <__fp_round+0x20>
     d74:	bb 0f       	add	r27, r27
     d76:	40 f4       	brcc	.+16     	; 0xd88 <__fp_round+0x20>
     d78:	bf 2b       	or	r27, r31
     d7a:	11 f4       	brne	.+4      	; 0xd80 <__fp_round+0x18>
     d7c:	60 ff       	sbrs	r22, 0
     d7e:	04 c0       	rjmp	.+8      	; 0xd88 <__fp_round+0x20>
     d80:	6f 5f       	subi	r22, 0xFF	; 255
     d82:	7f 4f       	sbci	r23, 0xFF	; 255
     d84:	8f 4f       	sbci	r24, 0xFF	; 255
     d86:	9f 4f       	sbci	r25, 0xFF	; 255
     d88:	08 95       	ret

00000d8a <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
     d8a:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
     d8c:	91 8d       	ldd	r25, Z+25	; 0x19
     d8e:	22 8d       	ldd	r18, Z+26	; 0x1a
     d90:	89 2f       	mov	r24, r25
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	80 5c       	subi	r24, 0xC0	; 192
     d96:	9f 4f       	sbci	r25, 0xFF	; 255
     d98:	82 1b       	sub	r24, r18
     d9a:	91 09       	sbc	r25, r1
}
     d9c:	8f 73       	andi	r24, 0x3F	; 63
     d9e:	99 27       	eor	r25, r25
     da0:	08 95       	ret

00000da2 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
     da2:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
     da4:	91 8d       	ldd	r25, Z+25	; 0x19
     da6:	82 8d       	ldd	r24, Z+26	; 0x1a
     da8:	98 17       	cp	r25, r24
     daa:	31 f0       	breq	.+12     	; 0xdb8 <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
     dac:	82 8d       	ldd	r24, Z+26	; 0x1a
     dae:	e8 0f       	add	r30, r24
     db0:	f1 1d       	adc	r31, r1
     db2:	85 8d       	ldd	r24, Z+29	; 0x1d
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     db8:	8f ef       	ldi	r24, 0xFF	; 255
     dba:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
     dbc:	08 95       	ret

00000dbe <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
     dbe:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
     dc0:	91 8d       	ldd	r25, Z+25	; 0x19
     dc2:	82 8d       	ldd	r24, Z+26	; 0x1a
     dc4:	98 17       	cp	r25, r24
     dc6:	61 f0       	breq	.+24     	; 0xde0 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
     dc8:	82 8d       	ldd	r24, Z+26	; 0x1a
     dca:	df 01       	movw	r26, r30
     dcc:	a8 0f       	add	r26, r24
     dce:	b1 1d       	adc	r27, r1
     dd0:	5d 96       	adiw	r26, 0x1d	; 29
     dd2:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
     dd4:	92 8d       	ldd	r25, Z+26	; 0x1a
     dd6:	9f 5f       	subi	r25, 0xFF	; 255
     dd8:	9f 73       	andi	r25, 0x3F	; 63
     dda:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     de0:	8f ef       	ldi	r24, 0xFF	; 255
     de2:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
     de4:	08 95       	ret

00000de6 <_ZN14HardwareSerial17availableForWriteEv>:
{
  tx_buffer_index_t head;
  tx_buffer_index_t tail;

  TX_BUFFER_ATOMIC {
    head = _tx_buffer_head;
     de6:	fc 01       	movw	r30, r24
     de8:	53 8d       	ldd	r21, Z+27	; 0x1b
    tail = _tx_buffer_tail;
     dea:	44 8d       	ldd	r20, Z+28	; 0x1c
     dec:	25 2f       	mov	r18, r21
     dee:	30 e0       	ldi	r19, 0x00	; 0
     df0:	84 2f       	mov	r24, r20
     df2:	90 e0       	ldi	r25, 0x00	; 0
  }
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
     df4:	82 1b       	sub	r24, r18
     df6:	93 0b       	sbc	r25, r19
     df8:	54 17       	cp	r21, r20
     dfa:	10 f0       	brcs	.+4      	; 0xe00 <_ZN14HardwareSerial17availableForWriteEv+0x1a>
     dfc:	cf 96       	adiw	r24, 0x3f	; 63
     dfe:	08 95       	ret
  return tail - head - 1;
     e00:	01 97       	sbiw	r24, 0x01	; 1
}
     e02:	08 95       	ret

00000e04 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     e04:	84 e9       	ldi	r24, 0x94	; 148
     e06:	98 e0       	ldi	r25, 0x08	; 8
     e08:	89 2b       	or	r24, r25
     e0a:	39 f0       	breq	.+14     	; 0xe1a <_Z14serialEventRunv+0x16>
     e0c:	80 e0       	ldi	r24, 0x00	; 0
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	89 2b       	or	r24, r25
     e12:	19 f0       	breq	.+6      	; 0xe1a <_Z14serialEventRunv+0x16>
     e14:	89 d1       	rcall	.+786    	; 0x1128 <_Z17Serial0_availablev>
     e16:	81 11       	cpse	r24, r1
     e18:	24 c0       	rjmp	.+72     	; 0xe62 <_Z14serialEventRunv+0x5e>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
     e1a:	89 e2       	ldi	r24, 0x29	; 41
     e1c:	99 e0       	ldi	r25, 0x09	; 9
     e1e:	89 2b       	or	r24, r25
     e20:	39 f0       	breq	.+14     	; 0xe30 <_Z14serialEventRunv+0x2c>
     e22:	80 e0       	ldi	r24, 0x00	; 0
     e24:	90 e0       	ldi	r25, 0x00	; 0
     e26:	89 2b       	or	r24, r25
     e28:	19 f0       	breq	.+6      	; 0xe30 <_Z14serialEventRunv+0x2c>
     e2a:	13 d2       	rcall	.+1062   	; 0x1252 <_Z17Serial1_availablev>
     e2c:	81 11       	cpse	r24, r1
     e2e:	1c c0       	rjmp	.+56     	; 0xe68 <_Z14serialEventRunv+0x64>
#endif
#if defined(HAVE_HWSERIAL2)
  if (Serial2_available && serialEvent2 && Serial2_available()) serialEvent2();
     e30:	80 e0       	ldi	r24, 0x00	; 0
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	89 2b       	or	r24, r25
     e36:	41 f0       	breq	.+16     	; 0xe48 <_Z14serialEventRunv+0x44>
     e38:	80 e0       	ldi	r24, 0x00	; 0
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	89 2b       	or	r24, r25
     e3e:	21 f0       	breq	.+8      	; 0xe48 <_Z14serialEventRunv+0x44>
     e40:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     e44:	81 11       	cpse	r24, r1
     e46:	13 c0       	rjmp	.+38     	; 0xe6e <_Z14serialEventRunv+0x6a>
#endif
#if defined(HAVE_HWSERIAL3)
  if (Serial3_available && serialEvent3 && Serial3_available()) serialEvent3();
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	89 2b       	or	r24, r25
     e4e:	a1 f0       	breq	.+40     	; 0xe78 <_Z14serialEventRunv+0x74>
     e50:	80 e0       	ldi	r24, 0x00	; 0
     e52:	90 e0       	ldi	r25, 0x00	; 0
     e54:	89 2b       	or	r24, r25
     e56:	81 f0       	breq	.+32     	; 0xe78 <_Z14serialEventRunv+0x74>
     e58:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     e5c:	81 11       	cpse	r24, r1
     e5e:	0a c0       	rjmp	.+20     	; 0xe74 <_Z14serialEventRunv+0x70>
     e60:	08 95       	ret
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     e62:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     e66:	d9 cf       	rjmp	.-78     	; 0xe1a <_Z14serialEventRunv+0x16>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
     e68:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     e6c:	e1 cf       	rjmp	.-62     	; 0xe30 <_Z14serialEventRunv+0x2c>
#endif
#if defined(HAVE_HWSERIAL2)
  if (Serial2_available && serialEvent2 && Serial2_available()) serialEvent2();
     e6e:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     e72:	ea cf       	rjmp	.-44     	; 0xe48 <_Z14serialEventRunv+0x44>
#endif
#if defined(HAVE_HWSERIAL3)
  if (Serial3_available && serialEvent3 && Serial3_available()) serialEvent3();
     e74:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
     e78:	08 95       	ret

00000e7a <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
#endif

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
     e7a:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
     e7c:	84 8d       	ldd	r24, Z+28	; 0x1c
     e7e:	df 01       	movw	r26, r30
     e80:	a8 0f       	add	r26, r24
     e82:	b1 1d       	adc	r27, r1
     e84:	a3 5a       	subi	r26, 0xA3	; 163
     e86:	bf 4f       	sbci	r27, 0xFF	; 255
     e88:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
     e8a:	84 8d       	ldd	r24, Z+28	; 0x1c
     e8c:	90 e0       	ldi	r25, 0x00	; 0
     e8e:	01 96       	adiw	r24, 0x01	; 1
     e90:	8f 73       	andi	r24, 0x3F	; 63
     e92:	99 27       	eor	r25, r25
     e94:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
     e96:	a6 89       	ldd	r26, Z+22	; 0x16
     e98:	b7 89       	ldd	r27, Z+23	; 0x17
     e9a:	2c 93       	st	X, r18
  // location". This makes sure flush() won't return until the bytes
  // actually got written. Other r/w bits are preserved, and zeroes
  // written to the rest.

#ifdef MPCM0
  *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << MPCM0))) | (1 << TXC0);
     e9c:	a0 89       	ldd	r26, Z+16	; 0x10
     e9e:	b1 89       	ldd	r27, Z+17	; 0x11
     ea0:	8c 91       	ld	r24, X
     ea2:	83 70       	andi	r24, 0x03	; 3
     ea4:	80 64       	ori	r24, 0x40	; 64
     ea6:	8c 93       	st	X, r24
#else
  *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << TXC0)));
#endif

  if (_tx_buffer_head == _tx_buffer_tail) {
     ea8:	93 8d       	ldd	r25, Z+27	; 0x1b
     eaa:	84 8d       	ldd	r24, Z+28	; 0x1c
     eac:	98 13       	cpse	r25, r24
     eae:	06 c0       	rjmp	.+12     	; 0xebc <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x42>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
     eb0:	02 88       	ldd	r0, Z+18	; 0x12
     eb2:	f3 89       	ldd	r31, Z+19	; 0x13
     eb4:	e0 2d       	mov	r30, r0
     eb6:	80 81       	ld	r24, Z
     eb8:	8f 7d       	andi	r24, 0xDF	; 223
     eba:	80 83       	st	Z, r24
     ebc:	08 95       	ret

00000ebe <_ZN14HardwareSerial5writeEh>:
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}

size_t HardwareSerial::write(uint8_t c)
{
     ebe:	ef 92       	push	r14
     ec0:	ff 92       	push	r15
     ec2:	0f 93       	push	r16
     ec4:	1f 93       	push	r17
     ec6:	cf 93       	push	r28
     ec8:	df 93       	push	r29
     eca:	ec 01       	movw	r28, r24
  _written = true;
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
     ed0:	9b 8d       	ldd	r25, Y+27	; 0x1b
     ed2:	8c 8d       	ldd	r24, Y+28	; 0x1c
     ed4:	98 13       	cpse	r25, r24
     ed6:	05 c0       	rjmp	.+10     	; 0xee2 <_ZN14HardwareSerial5writeEh+0x24>
     ed8:	e8 89       	ldd	r30, Y+16	; 0x10
     eda:	f9 89       	ldd	r31, Y+17	; 0x11
     edc:	80 81       	ld	r24, Z
     ede:	85 fd       	sbrc	r24, 5
     ee0:	25 c0       	rjmp	.+74     	; 0xf2c <_ZN14HardwareSerial5writeEh+0x6e>
     ee2:	f6 2e       	mov	r15, r22
      *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << TXC0)));
#endif
    }
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
     ee4:	0b 8d       	ldd	r16, Y+27	; 0x1b
     ee6:	10 e0       	ldi	r17, 0x00	; 0
     ee8:	0f 5f       	subi	r16, 0xFF	; 255
     eea:	1f 4f       	sbci	r17, 0xFF	; 255
     eec:	0f 73       	andi	r16, 0x3F	; 63
     eee:	11 27       	eor	r17, r17
     ef0:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     ef2:	8c 8d       	ldd	r24, Y+28	; 0x1c
     ef4:	e8 12       	cpse	r14, r24
     ef6:	0b c0       	rjmp	.+22     	; 0xf0e <_ZN14HardwareSerial5writeEh+0x50>
    if (bit_is_clear(SREG, SREG_I)) {
     ef8:	0f b6       	in	r0, 0x3f	; 63
     efa:	07 fc       	sbrc	r0, 7
     efc:	fa cf       	rjmp	.-12     	; 0xef2 <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
     efe:	e8 89       	ldd	r30, Y+16	; 0x10
     f00:	f9 89       	ldd	r31, Y+17	; 0x11
     f02:	80 81       	ld	r24, Z
     f04:	85 ff       	sbrs	r24, 5
     f06:	f5 cf       	rjmp	.-22     	; 0xef2 <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
     f08:	ce 01       	movw	r24, r28
     f0a:	b7 df       	rcall	.-146    	; 0xe7a <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
     f0c:	f2 cf       	rjmp	.-28     	; 0xef2 <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
     f0e:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f10:	fe 01       	movw	r30, r28
     f12:	e8 0f       	add	r30, r24
     f14:	f1 1d       	adc	r31, r1
     f16:	e3 5a       	subi	r30, 0xA3	; 163
     f18:	ff 4f       	sbci	r31, 0xFF	; 255
     f1a:	f0 82       	st	Z, r15

  // make atomic to prevent execution of ISR between setting the
  // head pointer and setting the interrupt flag resulting in buffer
  // retransmission
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     f1c:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f1e:	f8 94       	cli
    _tx_buffer_head = i;
     f20:	0b 8f       	std	Y+27, r16	; 0x1b
    sbi(*_ucsrb, UDRIE0);
     f22:	ea 89       	ldd	r30, Y+18	; 0x12
     f24:	fb 89       	ldd	r31, Y+19	; 0x13
     f26:	80 81       	ld	r24, Z
     f28:	80 62       	ori	r24, 0x20	; 32
     f2a:	0a c0       	rjmp	.+20     	; 0xf40 <_ZN14HardwareSerial5writeEh+0x82>
    // So writing UDR must happen first.
    // Writing UDR and clearing TC must be done atomically, otherwise
    // interrupts might delay the TXC clear so the byte written to UDR
    // is transmitted (setting TXC) before clearing TXC. Then TXC will
    // be cleared when no bytes are left, causing flush() to hang
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     f2c:	9f b7       	in	r25, 0x3f	; 63
     f2e:	f8 94       	cli
      *_udr = c;
     f30:	ee 89       	ldd	r30, Y+22	; 0x16
     f32:	ff 89       	ldd	r31, Y+23	; 0x17
     f34:	60 83       	st	Z, r22
#ifdef MPCM0
      *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << MPCM0))) | (1 << TXC0);
     f36:	e8 89       	ldd	r30, Y+16	; 0x10
     f38:	f9 89       	ldd	r31, Y+17	; 0x11
     f3a:	80 81       	ld	r24, Z
     f3c:	83 70       	andi	r24, 0x03	; 3
     f3e:	80 64       	ori	r24, 0x40	; 64
     f40:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f42:	9f bf       	out	0x3f, r25	; 63
    _tx_buffer_head = i;
    sbi(*_ucsrb, UDRIE0);
  }
  
  return 1;
}
     f44:	81 e0       	ldi	r24, 0x01	; 1
     f46:	90 e0       	ldi	r25, 0x00	; 0
     f48:	df 91       	pop	r29
     f4a:	cf 91       	pop	r28
     f4c:	1f 91       	pop	r17
     f4e:	0f 91       	pop	r16
     f50:	ff 90       	pop	r15
     f52:	ef 90       	pop	r14
     f54:	08 95       	ret

00000f56 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
     f56:	cf 93       	push	r28
     f58:	df 93       	push	r29
     f5a:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
     f5c:	88 8d       	ldd	r24, Y+24	; 0x18
     f5e:	88 23       	and	r24, r24
     f60:	c1 f0       	breq	.+48     	; 0xf92 <_ZN14HardwareSerial5flushEv+0x3c>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
     f62:	ea 89       	ldd	r30, Y+18	; 0x12
     f64:	fb 89       	ldd	r31, Y+19	; 0x13
     f66:	80 81       	ld	r24, Z
     f68:	85 fd       	sbrc	r24, 5
     f6a:	05 c0       	rjmp	.+10     	; 0xf76 <_ZN14HardwareSerial5flushEv+0x20>
     f6c:	a8 89       	ldd	r26, Y+16	; 0x10
     f6e:	b9 89       	ldd	r27, Y+17	; 0x11
     f70:	8c 91       	ld	r24, X
     f72:	86 fd       	sbrc	r24, 6
     f74:	0e c0       	rjmp	.+28     	; 0xf92 <_ZN14HardwareSerial5flushEv+0x3c>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
     f76:	0f b6       	in	r0, 0x3f	; 63
     f78:	07 fc       	sbrc	r0, 7
     f7a:	f5 cf       	rjmp	.-22     	; 0xf66 <_ZN14HardwareSerial5flushEv+0x10>
     f7c:	80 81       	ld	r24, Z
     f7e:	85 ff       	sbrs	r24, 5
     f80:	f2 cf       	rjmp	.-28     	; 0xf66 <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
     f82:	a8 89       	ldd	r26, Y+16	; 0x10
     f84:	b9 89       	ldd	r27, Y+17	; 0x11
     f86:	8c 91       	ld	r24, X
     f88:	85 ff       	sbrs	r24, 5
     f8a:	ed cf       	rjmp	.-38     	; 0xf66 <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
     f8c:	ce 01       	movw	r24, r28
     f8e:	75 df       	rcall	.-278    	; 0xe7a <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
     f90:	e8 cf       	rjmp	.-48     	; 0xf62 <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
     f92:	df 91       	pop	r29
     f94:	cf 91       	pop	r28
     f96:	08 95       	ret

00000f98 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
     f98:	cf 92       	push	r12
     f9a:	df 92       	push	r13
     f9c:	ef 92       	push	r14
     f9e:	ff 92       	push	r15
     fa0:	1f 93       	push	r17
     fa2:	cf 93       	push	r28
     fa4:	df 93       	push	r29
     fa6:	ec 01       	movw	r28, r24
     fa8:	6a 01       	movw	r12, r20
     faa:	7b 01       	movw	r14, r22
     fac:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
     fae:	e8 89       	ldd	r30, Y+16	; 0x10
     fb0:	f9 89       	ldd	r31, Y+17	; 0x11
     fb2:	82 e0       	ldi	r24, 0x02	; 2
     fb4:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     fb6:	41 15       	cp	r20, r1
     fb8:	51 4e       	sbci	r21, 0xE1	; 225
     fba:	61 05       	cpc	r22, r1
     fbc:	71 05       	cpc	r23, r1
     fbe:	b1 f0       	breq	.+44     	; 0xfec <_ZN14HardwareSerial5beginEmh+0x54>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
     fc0:	60 e0       	ldi	r22, 0x00	; 0
     fc2:	79 e0       	ldi	r23, 0x09	; 9
     fc4:	8d e3       	ldi	r24, 0x3D	; 61
     fc6:	90 e0       	ldi	r25, 0x00	; 0
     fc8:	a7 01       	movw	r20, r14
     fca:	96 01       	movw	r18, r12
     fcc:	0e 94 2a 10 	call	0x2054	; 0x2054 <__udivmodsi4>
     fd0:	da 01       	movw	r26, r20
     fd2:	c9 01       	movw	r24, r18
     fd4:	01 97       	sbiw	r24, 0x01	; 1
     fd6:	a1 09       	sbc	r26, r1
     fd8:	b1 09       	sbc	r27, r1
     fda:	b6 95       	lsr	r27
     fdc:	a7 95       	ror	r26
     fde:	97 95       	ror	r25
     fe0:	87 95       	ror	r24
     fe2:	9c 01       	movw	r18, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     fe4:	21 15       	cp	r18, r1
     fe6:	80 e1       	ldi	r24, 0x10	; 16
     fe8:	38 07       	cpc	r19, r24
     fea:	a8 f0       	brcs	.+42     	; 0x1016 <_ZN14HardwareSerial5beginEmh+0x7e>
  {
    *_ucsra = 0;
     fec:	e8 89       	ldd	r30, Y+16	; 0x10
     fee:	f9 89       	ldd	r31, Y+17	; 0x11
     ff0:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
     ff2:	60 e8       	ldi	r22, 0x80	; 128
     ff4:	74 e8       	ldi	r23, 0x84	; 132
     ff6:	8e e1       	ldi	r24, 0x1E	; 30
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	a7 01       	movw	r20, r14
     ffc:	96 01       	movw	r18, r12
     ffe:	0e 94 2a 10 	call	0x2054	; 0x2054 <__udivmodsi4>
    1002:	da 01       	movw	r26, r20
    1004:	c9 01       	movw	r24, r18
    1006:	01 97       	sbiw	r24, 0x01	; 1
    1008:	a1 09       	sbc	r26, r1
    100a:	b1 09       	sbc	r27, r1
    100c:	b6 95       	lsr	r27
    100e:	a7 95       	ror	r26
    1010:	97 95       	ror	r25
    1012:	87 95       	ror	r24
    1014:	9c 01       	movw	r18, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    1016:	ec 85       	ldd	r30, Y+12	; 0x0c
    1018:	fd 85       	ldd	r31, Y+13	; 0x0d
    101a:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    101c:	ee 85       	ldd	r30, Y+14	; 0x0e
    101e:	ff 85       	ldd	r31, Y+15	; 0x0f
    1020:	20 83       	st	Z, r18

  _written = false;
    1022:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
    1024:	ec 89       	ldd	r30, Y+20	; 0x14
    1026:	fd 89       	ldd	r31, Y+21	; 0x15
    1028:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
    102a:	ea 89       	ldd	r30, Y+18	; 0x12
    102c:	fb 89       	ldd	r31, Y+19	; 0x13
    102e:	80 81       	ld	r24, Z
    1030:	80 61       	ori	r24, 0x10	; 16
    1032:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
    1034:	ea 89       	ldd	r30, Y+18	; 0x12
    1036:	fb 89       	ldd	r31, Y+19	; 0x13
    1038:	80 81       	ld	r24, Z
    103a:	88 60       	ori	r24, 0x08	; 8
    103c:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
    103e:	ea 89       	ldd	r30, Y+18	; 0x12
    1040:	fb 89       	ldd	r31, Y+19	; 0x13
    1042:	80 81       	ld	r24, Z
    1044:	80 68       	ori	r24, 0x80	; 128
    1046:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
    1048:	ea 89       	ldd	r30, Y+18	; 0x12
    104a:	fb 89       	ldd	r31, Y+19	; 0x13
    104c:	80 81       	ld	r24, Z
    104e:	8f 7d       	andi	r24, 0xDF	; 223
    1050:	80 83       	st	Z, r24
}
    1052:	df 91       	pop	r29
    1054:	cf 91       	pop	r28
    1056:	1f 91       	pop	r17
    1058:	ff 90       	pop	r15
    105a:	ef 90       	pop	r14
    105c:	df 90       	pop	r13
    105e:	cf 90       	pop	r12
    1060:	08 95       	ret

00001062 <_ZN5Print17availableForWriteEv>:
      return write((const uint8_t *)buffer, size);
    }

    // default to zero, meaning "a single write may block"
    // should be overriden by subclasses with buffering
    virtual int availableForWrite() { return 0; }
    1062:	80 e0       	ldi	r24, 0x00	; 0
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	08 95       	ret

00001068 <_ZN5Print5flushEv>:
    size_t println(unsigned long, int = DEC);
    size_t println(double, int = 2);
    size_t println(const Printable&);
    size_t println(void);

    virtual void flush() { /* Empty implementation for backward compatibility */ }
    1068:	08 95       	ret

0000106a <__vector_25>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
    106a:	1f 92       	push	r1
    106c:	0f 92       	push	r0
    106e:	0f b6       	in	r0, 0x3f	; 63
    1070:	0f 92       	push	r0
    1072:	11 24       	eor	r1, r1
    1074:	0b b6       	in	r0, 0x3b	; 59
    1076:	0f 92       	push	r0
    1078:	2f 93       	push	r18
    107a:	8f 93       	push	r24
    107c:	9f 93       	push	r25
    107e:	ef 93       	push	r30
    1080:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
    1082:	e0 91 13 03 	lds	r30, 0x0313	; 0x800313 <Serial+0x10>
    1086:	f0 91 14 03 	lds	r31, 0x0314	; 0x800314 <Serial+0x11>
    108a:	80 81       	ld	r24, Z
    108c:	e0 91 19 03 	lds	r30, 0x0319	; 0x800319 <Serial+0x16>
    1090:	f0 91 1a 03 	lds	r31, 0x031A	; 0x80031a <Serial+0x17>
    1094:	82 fd       	sbrc	r24, 2
    1096:	12 c0       	rjmp	.+36     	; 0x10bc <__vector_25+0x52>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
    1098:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
    109a:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <Serial+0x19>
    109e:	8f 5f       	subi	r24, 0xFF	; 255
    10a0:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
    10a2:	20 91 1d 03 	lds	r18, 0x031D	; 0x80031d <Serial+0x1a>
    10a6:	82 17       	cp	r24, r18
    10a8:	51 f0       	breq	.+20     	; 0x10be <__vector_25+0x54>
      _rx_buffer[_rx_buffer_head] = c;
    10aa:	e0 91 1c 03 	lds	r30, 0x031C	; 0x80031c <Serial+0x19>
    10ae:	f0 e0       	ldi	r31, 0x00	; 0
    10b0:	ed 5f       	subi	r30, 0xFD	; 253
    10b2:	fc 4f       	sbci	r31, 0xFC	; 252
    10b4:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
    10b6:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <Serial+0x19>
    10ba:	01 c0       	rjmp	.+2      	; 0x10be <__vector_25+0x54>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
    10bc:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
    10be:	ff 91       	pop	r31
    10c0:	ef 91       	pop	r30
    10c2:	9f 91       	pop	r25
    10c4:	8f 91       	pop	r24
    10c6:	2f 91       	pop	r18
    10c8:	0f 90       	pop	r0
    10ca:	0b be       	out	0x3b, r0	; 59
    10cc:	0f 90       	pop	r0
    10ce:	0f be       	out	0x3f, r0	; 63
    10d0:	0f 90       	pop	r0
    10d2:	1f 90       	pop	r1
    10d4:	18 95       	reti

000010d6 <__vector_26>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
    10d6:	1f 92       	push	r1
    10d8:	0f 92       	push	r0
    10da:	0f b6       	in	r0, 0x3f	; 63
    10dc:	0f 92       	push	r0
    10de:	11 24       	eor	r1, r1
    10e0:	0b b6       	in	r0, 0x3b	; 59
    10e2:	0f 92       	push	r0
    10e4:	2f 93       	push	r18
    10e6:	3f 93       	push	r19
    10e8:	4f 93       	push	r20
    10ea:	5f 93       	push	r21
    10ec:	6f 93       	push	r22
    10ee:	7f 93       	push	r23
    10f0:	8f 93       	push	r24
    10f2:	9f 93       	push	r25
    10f4:	af 93       	push	r26
    10f6:	bf 93       	push	r27
    10f8:	ef 93       	push	r30
    10fa:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
    10fc:	83 e0       	ldi	r24, 0x03	; 3
    10fe:	93 e0       	ldi	r25, 0x03	; 3
    1100:	bc de       	rcall	.-648    	; 0xe7a <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
    1102:	ff 91       	pop	r31
    1104:	ef 91       	pop	r30
    1106:	bf 91       	pop	r27
    1108:	af 91       	pop	r26
    110a:	9f 91       	pop	r25
    110c:	8f 91       	pop	r24
    110e:	7f 91       	pop	r23
    1110:	6f 91       	pop	r22
    1112:	5f 91       	pop	r21
    1114:	4f 91       	pop	r20
    1116:	3f 91       	pop	r19
    1118:	2f 91       	pop	r18
    111a:	0f 90       	pop	r0
    111c:	0b be       	out	0x3b, r0	; 59
    111e:	0f 90       	pop	r0
    1120:	0f be       	out	0x3f, r0	; 63
    1122:	0f 90       	pop	r0
    1124:	1f 90       	pop	r1
    1126:	18 95       	reti

00001128 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
    1128:	83 e0       	ldi	r24, 0x03	; 3
    112a:	93 e0       	ldi	r25, 0x03	; 3
    112c:	2e de       	rcall	.-932    	; 0xd8a <_ZN14HardwareSerial9availableEv>
    112e:	21 e0       	ldi	r18, 0x01	; 1
    1130:	89 2b       	or	r24, r25
    1132:	09 f4       	brne	.+2      	; 0x1136 <_Z17Serial0_availablev+0xe>
    1134:	20 e0       	ldi	r18, 0x00	; 0
}
    1136:	82 2f       	mov	r24, r18
    1138:	08 95       	ret

0000113a <_GLOBAL__sub_I___vector_25>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    113a:	e3 e0       	ldi	r30, 0x03	; 3
    113c:	f3 e0       	ldi	r31, 0x03	; 3
    113e:	13 82       	std	Z+3, r1	; 0x03
    1140:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
    1142:	88 ee       	ldi	r24, 0xE8	; 232
    1144:	93 e0       	ldi	r25, 0x03	; 3
    1146:	a0 e0       	ldi	r26, 0x00	; 0
    1148:	b0 e0       	ldi	r27, 0x00	; 0
    114a:	84 83       	std	Z+4, r24	; 0x04
    114c:	95 83       	std	Z+5, r25	; 0x05
    114e:	a6 83       	std	Z+6, r26	; 0x06
    1150:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
    1152:	8c ea       	ldi	r24, 0xAC	; 172
    1154:	92 e0       	ldi	r25, 0x02	; 2
    1156:	91 83       	std	Z+1, r25	; 0x01
    1158:	80 83       	st	Z, r24
    115a:	85 ec       	ldi	r24, 0xC5	; 197
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	95 87       	std	Z+13, r25	; 0x0d
    1160:	84 87       	std	Z+12, r24	; 0x0c
    1162:	84 ec       	ldi	r24, 0xC4	; 196
    1164:	90 e0       	ldi	r25, 0x00	; 0
    1166:	97 87       	std	Z+15, r25	; 0x0f
    1168:	86 87       	std	Z+14, r24	; 0x0e
    116a:	80 ec       	ldi	r24, 0xC0	; 192
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	91 8b       	std	Z+17, r25	; 0x11
    1170:	80 8b       	std	Z+16, r24	; 0x10
    1172:	81 ec       	ldi	r24, 0xC1	; 193
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	93 8b       	std	Z+19, r25	; 0x13
    1178:	82 8b       	std	Z+18, r24	; 0x12
    117a:	82 ec       	ldi	r24, 0xC2	; 194
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	95 8b       	std	Z+21, r25	; 0x15
    1180:	84 8b       	std	Z+20, r24	; 0x14
    1182:	86 ec       	ldi	r24, 0xC6	; 198
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	97 8b       	std	Z+23, r25	; 0x17
    1188:	86 8b       	std	Z+22, r24	; 0x16
    118a:	11 8e       	std	Z+25, r1	; 0x19
    118c:	12 8e       	std	Z+26, r1	; 0x1a
    118e:	13 8e       	std	Z+27, r1	; 0x1b
    1190:	14 8e       	std	Z+28, r1	; 0x1c
    1192:	08 95       	ret

00001194 <__vector_36>:
#elif defined(USART1_RX_vect)
ISR(USART1_RX_vect)
#else
#error "Don't know what the Data Register Empty vector is called for Serial1"
#endif
{
    1194:	1f 92       	push	r1
    1196:	0f 92       	push	r0
    1198:	0f b6       	in	r0, 0x3f	; 63
    119a:	0f 92       	push	r0
    119c:	11 24       	eor	r1, r1
    119e:	0b b6       	in	r0, 0x3b	; 59
    11a0:	0f 92       	push	r0
    11a2:	2f 93       	push	r18
    11a4:	8f 93       	push	r24
    11a6:	9f 93       	push	r25
    11a8:	ef 93       	push	r30
    11aa:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
    11ac:	e0 91 b0 03 	lds	r30, 0x03B0	; 0x8003b0 <Serial1+0x10>
    11b0:	f0 91 b1 03 	lds	r31, 0x03B1	; 0x8003b1 <Serial1+0x11>
    11b4:	80 81       	ld	r24, Z
    11b6:	e0 91 b6 03 	lds	r30, 0x03B6	; 0x8003b6 <Serial1+0x16>
    11ba:	f0 91 b7 03 	lds	r31, 0x03B7	; 0x8003b7 <Serial1+0x17>
    11be:	82 fd       	sbrc	r24, 2
    11c0:	12 c0       	rjmp	.+36     	; 0x11e6 <__vector_36+0x52>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
    11c2:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
    11c4:	80 91 b9 03 	lds	r24, 0x03B9	; 0x8003b9 <Serial1+0x19>
    11c8:	8f 5f       	subi	r24, 0xFF	; 255
    11ca:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
    11cc:	20 91 ba 03 	lds	r18, 0x03BA	; 0x8003ba <Serial1+0x1a>
    11d0:	82 17       	cp	r24, r18
    11d2:	51 f0       	breq	.+20     	; 0x11e8 <__vector_36+0x54>
      _rx_buffer[_rx_buffer_head] = c;
    11d4:	e0 91 b9 03 	lds	r30, 0x03B9	; 0x8003b9 <Serial1+0x19>
    11d8:	f0 e0       	ldi	r31, 0x00	; 0
    11da:	e0 56       	subi	r30, 0x60	; 96
    11dc:	fc 4f       	sbci	r31, 0xFC	; 252
    11de:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
    11e0:	80 93 b9 03 	sts	0x03B9, r24	; 0x8003b9 <Serial1+0x19>
    11e4:	01 c0       	rjmp	.+2      	; 0x11e8 <__vector_36+0x54>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
    11e6:	80 81       	ld	r24, Z
  Serial1._rx_complete_irq();
}
    11e8:	ff 91       	pop	r31
    11ea:	ef 91       	pop	r30
    11ec:	9f 91       	pop	r25
    11ee:	8f 91       	pop	r24
    11f0:	2f 91       	pop	r18
    11f2:	0f 90       	pop	r0
    11f4:	0b be       	out	0x3b, r0	; 59
    11f6:	0f 90       	pop	r0
    11f8:	0f be       	out	0x3f, r0	; 63
    11fa:	0f 90       	pop	r0
    11fc:	1f 90       	pop	r1
    11fe:	18 95       	reti

00001200 <__vector_37>:
#elif defined(USART1_UDRE_vect)
ISR(USART1_UDRE_vect)
#else
#error "Don't know what the Data Register Empty vector is called for Serial1"
#endif
{
    1200:	1f 92       	push	r1
    1202:	0f 92       	push	r0
    1204:	0f b6       	in	r0, 0x3f	; 63
    1206:	0f 92       	push	r0
    1208:	11 24       	eor	r1, r1
    120a:	0b b6       	in	r0, 0x3b	; 59
    120c:	0f 92       	push	r0
    120e:	2f 93       	push	r18
    1210:	3f 93       	push	r19
    1212:	4f 93       	push	r20
    1214:	5f 93       	push	r21
    1216:	6f 93       	push	r22
    1218:	7f 93       	push	r23
    121a:	8f 93       	push	r24
    121c:	9f 93       	push	r25
    121e:	af 93       	push	r26
    1220:	bf 93       	push	r27
    1222:	ef 93       	push	r30
    1224:	ff 93       	push	r31
  Serial1._tx_udr_empty_irq();
    1226:	80 ea       	ldi	r24, 0xA0	; 160
    1228:	93 e0       	ldi	r25, 0x03	; 3
    122a:	27 de       	rcall	.-946    	; 0xe7a <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
    122c:	ff 91       	pop	r31
    122e:	ef 91       	pop	r30
    1230:	bf 91       	pop	r27
    1232:	af 91       	pop	r26
    1234:	9f 91       	pop	r25
    1236:	8f 91       	pop	r24
    1238:	7f 91       	pop	r23
    123a:	6f 91       	pop	r22
    123c:	5f 91       	pop	r21
    123e:	4f 91       	pop	r20
    1240:	3f 91       	pop	r19
    1242:	2f 91       	pop	r18
    1244:	0f 90       	pop	r0
    1246:	0b be       	out	0x3b, r0	; 59
    1248:	0f 90       	pop	r0
    124a:	0f be       	out	0x3f, r0	; 63
    124c:	0f 90       	pop	r0
    124e:	1f 90       	pop	r1
    1250:	18 95       	reti

00001252 <_Z17Serial1_availablev>:
HardwareSerial Serial1(&UBRR1H, &UBRR1L, &UCSR1A, &UCSR1B, &UCSR1C, &UDR1);

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial1_available() {
  return Serial1.available();
    1252:	80 ea       	ldi	r24, 0xA0	; 160
    1254:	93 e0       	ldi	r25, 0x03	; 3
    1256:	99 dd       	rcall	.-1230   	; 0xd8a <_ZN14HardwareSerial9availableEv>
    1258:	21 e0       	ldi	r18, 0x01	; 1
    125a:	89 2b       	or	r24, r25
    125c:	09 f4       	brne	.+2      	; 0x1260 <_Z17Serial1_availablev+0xe>
    125e:	20 e0       	ldi	r18, 0x00	; 0
}
    1260:	82 2f       	mov	r24, r18
    1262:	08 95       	ret

00001264 <_GLOBAL__sub_I___vector_36>:
    1264:	e0 ea       	ldi	r30, 0xA0	; 160
    1266:	f3 e0       	ldi	r31, 0x03	; 3
    1268:	13 82       	std	Z+3, r1	; 0x03
    126a:	12 82       	std	Z+2, r1	; 0x02
    126c:	88 ee       	ldi	r24, 0xE8	; 232
    126e:	93 e0       	ldi	r25, 0x03	; 3
    1270:	a0 e0       	ldi	r26, 0x00	; 0
    1272:	b0 e0       	ldi	r27, 0x00	; 0
    1274:	84 83       	std	Z+4, r24	; 0x04
    1276:	95 83       	std	Z+5, r25	; 0x05
    1278:	a6 83       	std	Z+6, r26	; 0x06
    127a:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
    127c:	8c ea       	ldi	r24, 0xAC	; 172
    127e:	92 e0       	ldi	r25, 0x02	; 2
    1280:	91 83       	std	Z+1, r25	; 0x01
    1282:	80 83       	st	Z, r24
    1284:	8d ec       	ldi	r24, 0xCD	; 205
    1286:	90 e0       	ldi	r25, 0x00	; 0
    1288:	95 87       	std	Z+13, r25	; 0x0d
    128a:	84 87       	std	Z+12, r24	; 0x0c
    128c:	8c ec       	ldi	r24, 0xCC	; 204
    128e:	90 e0       	ldi	r25, 0x00	; 0
    1290:	97 87       	std	Z+15, r25	; 0x0f
    1292:	86 87       	std	Z+14, r24	; 0x0e
    1294:	88 ec       	ldi	r24, 0xC8	; 200
    1296:	90 e0       	ldi	r25, 0x00	; 0
    1298:	91 8b       	std	Z+17, r25	; 0x11
    129a:	80 8b       	std	Z+16, r24	; 0x10
    129c:	89 ec       	ldi	r24, 0xC9	; 201
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	93 8b       	std	Z+19, r25	; 0x13
    12a2:	82 8b       	std	Z+18, r24	; 0x12
    12a4:	8a ec       	ldi	r24, 0xCA	; 202
    12a6:	90 e0       	ldi	r25, 0x00	; 0
    12a8:	95 8b       	std	Z+21, r25	; 0x15
    12aa:	84 8b       	std	Z+20, r24	; 0x14
    12ac:	8e ec       	ldi	r24, 0xCE	; 206
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	97 8b       	std	Z+23, r25	; 0x17
    12b2:	86 8b       	std	Z+22, r24	; 0x16
    12b4:	11 8e       	std	Z+25, r1	; 0x19
    12b6:	12 8e       	std	Z+26, r1	; 0x1a
    12b8:	13 8e       	std	Z+27, r1	; 0x1b
    12ba:	14 8e       	std	Z+28, r1	; 0x1c
    12bc:	08 95       	ret

000012be <initVariant>:
    12be:	08 95       	ret

000012c0 <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
    12c0:	d6 d1       	rcall	.+940    	; 0x166e <init>

	initVariant();
    12c2:	fd df       	rcall	.-6      	; 0x12be <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    12c4:	87 da       	rcall	.-2802   	; 0x7d4 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    12c6:	c2 e0       	ldi	r28, 0x02	; 2
    12c8:	d7 e0       	ldi	r29, 0x07	; 7
#endif
	
	setup();
    
	for (;;) {
		loop();
    12ca:	37 dc       	rcall	.-1938   	; 0xb3a <loop>
		if (serialEventRun) serialEventRun();
    12cc:	20 97       	sbiw	r28, 0x00	; 0
    12ce:	e9 f3       	breq	.-6      	; 0x12ca <main+0xa>
    12d0:	99 dd       	rcall	.-1230   	; 0xe04 <_Z14serialEventRunv>
    12d2:	fb cf       	rjmp	.-10     	; 0x12ca <main+0xa>

000012d4 <_ZN5Print5writeEPKhj>:
    12d4:	cf 92       	push	r12
size_t Print::println(unsigned long num, int base)
{
  size_t n = print(num, base);
  n += println();
  return n;
}
    12d6:	df 92       	push	r13
    12d8:	ef 92       	push	r14
    12da:	ff 92       	push	r15
    12dc:	0f 93       	push	r16
    12de:	1f 93       	push	r17
    12e0:	cf 93       	push	r28
    12e2:	df 93       	push	r29
    12e4:	6c 01       	movw	r12, r24
    12e6:	7a 01       	movw	r14, r20
    12e8:	8b 01       	movw	r16, r22
    12ea:	c0 e0       	ldi	r28, 0x00	; 0
    12ec:	d0 e0       	ldi	r29, 0x00	; 0
    12ee:	ce 15       	cp	r28, r14
    12f0:	df 05       	cpc	r29, r15
    12f2:	81 f0       	breq	.+32     	; 0x1314 <_ZN5Print5writeEPKhj+0x40>
    12f4:	d8 01       	movw	r26, r16
    12f6:	6d 91       	ld	r22, X+
    12f8:	8d 01       	movw	r16, r26
    12fa:	d6 01       	movw	r26, r12
    12fc:	ed 91       	ld	r30, X+
    12fe:	fc 91       	ld	r31, X
    1300:	01 90       	ld	r0, Z+
    1302:	f0 81       	ld	r31, Z
    1304:	e0 2d       	mov	r30, r0
    1306:	c6 01       	movw	r24, r12
    1308:	19 95       	eicall
    130a:	89 2b       	or	r24, r25
    130c:	11 f0       	breq	.+4      	; 0x1312 <_ZN5Print5writeEPKhj+0x3e>
    130e:	21 96       	adiw	r28, 0x01	; 1
    1310:	ee cf       	rjmp	.-36     	; 0x12ee <_ZN5Print5writeEPKhj+0x1a>
    1312:	7e 01       	movw	r14, r28
    1314:	c7 01       	movw	r24, r14
    1316:	df 91       	pop	r29
    1318:	cf 91       	pop	r28
    131a:	1f 91       	pop	r17
    131c:	0f 91       	pop	r16
    131e:	ff 90       	pop	r15
    1320:	ef 90       	pop	r14
    1322:	df 90       	pop	r13
    1324:	cf 90       	pop	r12
    1326:	08 95       	ret

00001328 <_ZN5Print5writeEPKc>:
    1328:	61 15       	cp	r22, r1
    132a:	71 05       	cpc	r23, r1
    132c:	79 f0       	breq	.+30     	; 0x134c <_ZN5Print5writeEPKc+0x24>
    132e:	fb 01       	movw	r30, r22
    1330:	01 90       	ld	r0, Z+
    1332:	00 20       	and	r0, r0
    1334:	e9 f7       	brne	.-6      	; 0x1330 <_ZN5Print5writeEPKc+0x8>
    1336:	31 97       	sbiw	r30, 0x01	; 1
    1338:	af 01       	movw	r20, r30
    133a:	46 1b       	sub	r20, r22
    133c:	57 0b       	sbc	r21, r23
    133e:	dc 01       	movw	r26, r24
    1340:	ed 91       	ld	r30, X+
    1342:	fc 91       	ld	r31, X
    1344:	02 80       	ldd	r0, Z+2	; 0x02
    1346:	f3 81       	ldd	r31, Z+3	; 0x03
    1348:	e0 2d       	mov	r30, r0
    134a:	19 94       	eijmp
    134c:	80 e0       	ldi	r24, 0x00	; 0
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	08 95       	ret

00001352 <_ZN5Print5printEPKc>:
    1352:	ea cf       	rjmp	.-44     	; 0x1328 <_ZN5Print5writeEPKc>

00001354 <_ZN5Print5printEc>:
    1354:	dc 01       	movw	r26, r24
    1356:	ed 91       	ld	r30, X+
    1358:	fc 91       	ld	r31, X
    135a:	01 90       	ld	r0, Z+
    135c:	f0 81       	ld	r31, Z
    135e:	e0 2d       	mov	r30, r0
    1360:	19 94       	eijmp

00001362 <_ZN5Print7printlnEv>:
    1362:	6a eb       	ldi	r22, 0xBA	; 186
    1364:	72 e0       	ldi	r23, 0x02	; 2
    1366:	e0 cf       	rjmp	.-64     	; 0x1328 <_ZN5Print5writeEPKc>

00001368 <_ZN5Print7printlnEPKc>:
    1368:	0f 93       	push	r16
    136a:	1f 93       	push	r17
    136c:	cf 93       	push	r28
    136e:	df 93       	push	r29
    1370:	ec 01       	movw	r28, r24
    1372:	da df       	rcall	.-76     	; 0x1328 <_ZN5Print5writeEPKc>
    1374:	8c 01       	movw	r16, r24
    1376:	ce 01       	movw	r24, r28
    1378:	f4 df       	rcall	.-24     	; 0x1362 <_ZN5Print7printlnEv>
    137a:	80 0f       	add	r24, r16
    137c:	91 1f       	adc	r25, r17
    137e:	df 91       	pop	r29
    1380:	cf 91       	pop	r28
    1382:	1f 91       	pop	r17
    1384:	0f 91       	pop	r16
    1386:	08 95       	ret

00001388 <_ZN5Print11printNumberEmh>:
    1388:	8f 92       	push	r8
    138a:	9f 92       	push	r9
    138c:	af 92       	push	r10
    138e:	bf 92       	push	r11
    1390:	ef 92       	push	r14
    1392:	ff 92       	push	r15
    1394:	0f 93       	push	r16
    1396:	1f 93       	push	r17
    1398:	cf 93       	push	r28
    139a:	df 93       	push	r29
    139c:	cd b7       	in	r28, 0x3d	; 61
    139e:	de b7       	in	r29, 0x3e	; 62
    13a0:	a1 97       	sbiw	r28, 0x21	; 33
    13a2:	0f b6       	in	r0, 0x3f	; 63
    13a4:	f8 94       	cli
    13a6:	de bf       	out	0x3e, r29	; 62
    13a8:	0f be       	out	0x3f, r0	; 63
    13aa:	cd bf       	out	0x3d, r28	; 61
    13ac:	7c 01       	movw	r14, r24
    13ae:	fa 01       	movw	r30, r20
    13b0:	cb 01       	movw	r24, r22
    13b2:	19 a2       	std	Y+33, r1	; 0x21
    13b4:	22 30       	cpi	r18, 0x02	; 2
    13b6:	08 f4       	brcc	.+2      	; 0x13ba <_ZN5Print11printNumberEmh+0x32>
    13b8:	2a e0       	ldi	r18, 0x0A	; 10
    13ba:	8e 01       	movw	r16, r28
    13bc:	0f 5d       	subi	r16, 0xDF	; 223
    13be:	1f 4f       	sbci	r17, 0xFF	; 255
    13c0:	82 2e       	mov	r8, r18
    13c2:	91 2c       	mov	r9, r1
    13c4:	a1 2c       	mov	r10, r1
    13c6:	b1 2c       	mov	r11, r1
    13c8:	bf 01       	movw	r22, r30
    13ca:	a5 01       	movw	r20, r10
    13cc:	94 01       	movw	r18, r8
    13ce:	42 d6       	rcall	.+3204   	; 0x2054 <__udivmodsi4>
    13d0:	f9 01       	movw	r30, r18
    13d2:	ca 01       	movw	r24, r20
    13d4:	01 50       	subi	r16, 0x01	; 1
    13d6:	11 09       	sbc	r17, r1
    13d8:	6a 30       	cpi	r22, 0x0A	; 10
    13da:	10 f4       	brcc	.+4      	; 0x13e0 <_ZN5Print11printNumberEmh+0x58>
    13dc:	60 5d       	subi	r22, 0xD0	; 208
    13de:	01 c0       	rjmp	.+2      	; 0x13e2 <_ZN5Print11printNumberEmh+0x5a>
    13e0:	69 5c       	subi	r22, 0xC9	; 201
    13e2:	d8 01       	movw	r26, r16
    13e4:	6c 93       	st	X, r22
    13e6:	23 2b       	or	r18, r19
    13e8:	24 2b       	or	r18, r20
    13ea:	25 2b       	or	r18, r21
    13ec:	69 f7       	brne	.-38     	; 0x13c8 <_ZN5Print11printNumberEmh+0x40>
    13ee:	b8 01       	movw	r22, r16
    13f0:	c7 01       	movw	r24, r14
    13f2:	9a df       	rcall	.-204    	; 0x1328 <_ZN5Print5writeEPKc>
    13f4:	a1 96       	adiw	r28, 0x21	; 33
    13f6:	0f b6       	in	r0, 0x3f	; 63
    13f8:	f8 94       	cli
    13fa:	de bf       	out	0x3e, r29	; 62
    13fc:	0f be       	out	0x3f, r0	; 63
    13fe:	cd bf       	out	0x3d, r28	; 61
    1400:	df 91       	pop	r29
    1402:	cf 91       	pop	r28
    1404:	1f 91       	pop	r17
    1406:	0f 91       	pop	r16
    1408:	ff 90       	pop	r15
    140a:	ef 90       	pop	r14
    140c:	bf 90       	pop	r11
    140e:	af 90       	pop	r10
    1410:	9f 90       	pop	r9
    1412:	8f 90       	pop	r8
    1414:	08 95       	ret

00001416 <_ZN5Print5printEmi>:
    1416:	21 15       	cp	r18, r1
    1418:	31 05       	cpc	r19, r1
    141a:	41 f4       	brne	.+16     	; 0x142c <_ZN5Print5printEmi+0x16>
    141c:	dc 01       	movw	r26, r24
    141e:	ed 91       	ld	r30, X+
    1420:	fc 91       	ld	r31, X
    1422:	01 90       	ld	r0, Z+
    1424:	f0 81       	ld	r31, Z
    1426:	e0 2d       	mov	r30, r0
    1428:	64 2f       	mov	r22, r20
    142a:	19 94       	eijmp
    142c:	ad cf       	rjmp	.-166    	; 0x1388 <_ZN5Print11printNumberEmh>

0000142e <_ZN5Print5printEhi>:
    142e:	9a 01       	movw	r18, r20
    1430:	46 2f       	mov	r20, r22
    1432:	50 e0       	ldi	r21, 0x00	; 0
    1434:	60 e0       	ldi	r22, 0x00	; 0
    1436:	70 e0       	ldi	r23, 0x00	; 0
    1438:	ee cf       	rjmp	.-36     	; 0x1416 <_ZN5Print5printEmi>

0000143a <_ZN5Print5printEli>:
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
{
    143a:	cf 92       	push	r12
    143c:	df 92       	push	r13
    143e:	ef 92       	push	r14
    1440:	ff 92       	push	r15
    1442:	0f 93       	push	r16
    1444:	1f 93       	push	r17
    1446:	cf 93       	push	r28
    1448:	df 93       	push	r29
  if (base == 0) {
    144a:	21 15       	cp	r18, r1
    144c:	31 05       	cpc	r19, r1
    144e:	81 f4       	brne	.+32     	; 0x1470 <_ZN5Print5printEli+0x36>
    return write(n);
    1450:	dc 01       	movw	r26, r24
    1452:	ed 91       	ld	r30, X+
    1454:	fc 91       	ld	r31, X
    1456:	01 90       	ld	r0, Z+
    1458:	f0 81       	ld	r31, Z
    145a:	e0 2d       	mov	r30, r0
    145c:	64 2f       	mov	r22, r20
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
  }
}
    145e:	df 91       	pop	r29
    1460:	cf 91       	pop	r28
    1462:	1f 91       	pop	r17
    1464:	0f 91       	pop	r16
    1466:	ff 90       	pop	r15
    1468:	ef 90       	pop	r14
    146a:	df 90       	pop	r13
    146c:	cf 90       	pop	r12
}

size_t Print::print(long n, int base)
{
  if (base == 0) {
    return write(n);
    146e:	19 94       	eijmp
  } else if (base == 10) {
    1470:	2a 30       	cpi	r18, 0x0A	; 10
    1472:	31 05       	cpc	r19, r1
    1474:	f1 f4       	brne	.+60     	; 0x14b2 <_ZN5Print5printEli+0x78>
    if (n < 0) {
    1476:	77 ff       	sbrs	r23, 7
    1478:	1b c0       	rjmp	.+54     	; 0x14b0 <_ZN5Print5printEli+0x76>
    147a:	6a 01       	movw	r12, r20
    147c:	7b 01       	movw	r14, r22
    147e:	ec 01       	movw	r28, r24
      int t = print('-');
    1480:	6d e2       	ldi	r22, 0x2D	; 45
    1482:	68 df       	rcall	.-304    	; 0x1354 <_ZN5Print5printEc>
    1484:	8c 01       	movw	r16, r24
      n = -n;
      return printNumber(n, 10) + t;
    1486:	44 27       	eor	r20, r20
    1488:	55 27       	eor	r21, r21
    148a:	ba 01       	movw	r22, r20
    148c:	4c 19       	sub	r20, r12
    148e:	5d 09       	sbc	r21, r13
    1490:	6e 09       	sbc	r22, r14
    1492:	7f 09       	sbc	r23, r15
    1494:	2a e0       	ldi	r18, 0x0A	; 10
    1496:	ce 01       	movw	r24, r28
    1498:	77 df       	rcall	.-274    	; 0x1388 <_ZN5Print11printNumberEmh>
    149a:	80 0f       	add	r24, r16
    149c:	91 1f       	adc	r25, r17
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
  }
}
    149e:	df 91       	pop	r29
    14a0:	cf 91       	pop	r28
    14a2:	1f 91       	pop	r17
    14a4:	0f 91       	pop	r16
    14a6:	ff 90       	pop	r15
    14a8:	ef 90       	pop	r14
    14aa:	df 90       	pop	r13
    14ac:	cf 90       	pop	r12
    14ae:	08 95       	ret
    if (n < 0) {
      int t = print('-');
      n = -n;
      return printNumber(n, 10) + t;
    }
    return printNumber(n, 10);
    14b0:	2a e0       	ldi	r18, 0x0A	; 10
  } else {
    return printNumber(n, base);
  }
}
    14b2:	df 91       	pop	r29
    14b4:	cf 91       	pop	r28
    14b6:	1f 91       	pop	r17
    14b8:	0f 91       	pop	r16
    14ba:	ff 90       	pop	r15
    14bc:	ef 90       	pop	r14
    14be:	df 90       	pop	r13
      n = -n;
      return printNumber(n, 10) + t;
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
    14c0:	cf 90       	pop	r12
    14c2:	62 cf       	rjmp	.-316    	; 0x1388 <_ZN5Print11printNumberEmh>

000014c4 <_ZN5Print5printEii>:
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
{
    14c4:	9a 01       	movw	r18, r20
  return print((long) n, base);
    14c6:	ab 01       	movw	r20, r22
    14c8:	77 0f       	add	r23, r23
    14ca:	66 0b       	sbc	r22, r22
    14cc:	77 0b       	sbc	r23, r23
    14ce:	b5 cf       	rjmp	.-150    	; 0x143a <_ZN5Print5printEli>

000014d0 <_ZN5Print7printlnEii>:
  n += println();
  return n;
}

size_t Print::println(int num, int base)
{
    14d0:	0f 93       	push	r16
    14d2:	1f 93       	push	r17
    14d4:	cf 93       	push	r28
    14d6:	df 93       	push	r29
    14d8:	ec 01       	movw	r28, r24
  size_t n = print(num, base);
    14da:	f4 df       	rcall	.-24     	; 0x14c4 <_ZN5Print5printEii>
    14dc:	8c 01       	movw	r16, r24
  n += println();
    14de:	ce 01       	movw	r24, r28
    14e0:	40 df       	rcall	.-384    	; 0x1362 <_ZN5Print7printlnEv>
  return n;
}
    14e2:	80 0f       	add	r24, r16
    14e4:	91 1f       	adc	r25, r17
    14e6:	df 91       	pop	r29
    14e8:	cf 91       	pop	r28
    14ea:	1f 91       	pop	r17
    14ec:	0f 91       	pop	r16
    14ee:	08 95       	ret

000014f0 <__vector_23>:
#if defined(TIM0_OVF_vect)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    14f0:	1f 92       	push	r1
    14f2:	0f 92       	push	r0
    14f4:	0f b6       	in	r0, 0x3f	; 63
    14f6:	0f 92       	push	r0
    14f8:	11 24       	eor	r1, r1
    14fa:	2f 93       	push	r18
    14fc:	3f 93       	push	r19
    14fe:	8f 93       	push	r24
    1500:	9f 93       	push	r25
    1502:	af 93       	push	r26
    1504:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    1506:	80 91 3e 04 	lds	r24, 0x043E	; 0x80043e <timer0_millis>
    150a:	90 91 3f 04 	lds	r25, 0x043F	; 0x80043f <timer0_millis+0x1>
    150e:	a0 91 40 04 	lds	r26, 0x0440	; 0x800440 <timer0_millis+0x2>
    1512:	b0 91 41 04 	lds	r27, 0x0441	; 0x800441 <timer0_millis+0x3>
	unsigned char f = timer0_fract;
    1516:	30 91 3d 04 	lds	r19, 0x043D	; 0x80043d <timer0_fract>

	m += MILLIS_INC;
	f += FRACT_INC;
    151a:	23 e0       	ldi	r18, 0x03	; 3
    151c:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
    151e:	2d 37       	cpi	r18, 0x7D	; 125
    1520:	20 f4       	brcc	.+8      	; 0x152a <__vector_23+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
    1522:	01 96       	adiw	r24, 0x01	; 1
    1524:	a1 1d       	adc	r26, r1
    1526:	b1 1d       	adc	r27, r1
    1528:	05 c0       	rjmp	.+10     	; 0x1534 <__vector_23+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
    152a:	26 e8       	ldi	r18, 0x86	; 134
    152c:	23 0f       	add	r18, r19
		m += 1;
    152e:	02 96       	adiw	r24, 0x02	; 2
    1530:	a1 1d       	adc	r26, r1
    1532:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    1534:	20 93 3d 04 	sts	0x043D, r18	; 0x80043d <timer0_fract>
	timer0_millis = m;
    1538:	80 93 3e 04 	sts	0x043E, r24	; 0x80043e <timer0_millis>
    153c:	90 93 3f 04 	sts	0x043F, r25	; 0x80043f <timer0_millis+0x1>
    1540:	a0 93 40 04 	sts	0x0440, r26	; 0x800440 <timer0_millis+0x2>
    1544:	b0 93 41 04 	sts	0x0441, r27	; 0x800441 <timer0_millis+0x3>
	timer0_overflow_count++;
    1548:	80 91 42 04 	lds	r24, 0x0442	; 0x800442 <timer0_overflow_count>
    154c:	90 91 43 04 	lds	r25, 0x0443	; 0x800443 <timer0_overflow_count+0x1>
    1550:	a0 91 44 04 	lds	r26, 0x0444	; 0x800444 <timer0_overflow_count+0x2>
    1554:	b0 91 45 04 	lds	r27, 0x0445	; 0x800445 <timer0_overflow_count+0x3>
    1558:	01 96       	adiw	r24, 0x01	; 1
    155a:	a1 1d       	adc	r26, r1
    155c:	b1 1d       	adc	r27, r1
    155e:	80 93 42 04 	sts	0x0442, r24	; 0x800442 <timer0_overflow_count>
    1562:	90 93 43 04 	sts	0x0443, r25	; 0x800443 <timer0_overflow_count+0x1>
    1566:	a0 93 44 04 	sts	0x0444, r26	; 0x800444 <timer0_overflow_count+0x2>
    156a:	b0 93 45 04 	sts	0x0445, r27	; 0x800445 <timer0_overflow_count+0x3>
}
    156e:	bf 91       	pop	r27
    1570:	af 91       	pop	r26
    1572:	9f 91       	pop	r25
    1574:	8f 91       	pop	r24
    1576:	3f 91       	pop	r19
    1578:	2f 91       	pop	r18
    157a:	0f 90       	pop	r0
    157c:	0f be       	out	0x3f, r0	; 63
    157e:	0f 90       	pop	r0
    1580:	1f 90       	pop	r1
    1582:	18 95       	reti

00001584 <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    1584:	2f b7       	in	r18, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    1586:	f8 94       	cli
	m = timer0_millis;
    1588:	60 91 3e 04 	lds	r22, 0x043E	; 0x80043e <timer0_millis>
    158c:	70 91 3f 04 	lds	r23, 0x043F	; 0x80043f <timer0_millis+0x1>
    1590:	80 91 40 04 	lds	r24, 0x0440	; 0x800440 <timer0_millis+0x2>
    1594:	90 91 41 04 	lds	r25, 0x0441	; 0x800441 <timer0_millis+0x3>
	SREG = oldSREG;
    1598:	2f bf       	out	0x3f, r18	; 63

	return m;
}
    159a:	08 95       	ret

0000159c <micros>:

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    159c:	3f b7       	in	r19, 0x3f	; 63
	
	cli();
    159e:	f8 94       	cli
	m = timer0_overflow_count;
    15a0:	80 91 42 04 	lds	r24, 0x0442	; 0x800442 <timer0_overflow_count>
    15a4:	90 91 43 04 	lds	r25, 0x0443	; 0x800443 <timer0_overflow_count+0x1>
    15a8:	a0 91 44 04 	lds	r26, 0x0444	; 0x800444 <timer0_overflow_count+0x2>
    15ac:	b0 91 45 04 	lds	r27, 0x0445	; 0x800445 <timer0_overflow_count+0x3>
#if defined(TCNT0)
	t = TCNT0;
    15b0:	26 b5       	in	r18, 0x26	; 38
#else
	#error TIMER 0 not defined
#endif

#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    15b2:	a8 9b       	sbis	0x15, 0	; 21
    15b4:	05 c0       	rjmp	.+10     	; 0x15c0 <micros+0x24>
    15b6:	2f 3f       	cpi	r18, 0xFF	; 255
    15b8:	19 f0       	breq	.+6      	; 0x15c0 <micros+0x24>
		m++;
    15ba:	01 96       	adiw	r24, 0x01	; 1
    15bc:	a1 1d       	adc	r26, r1
    15be:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    15c0:	3f bf       	out	0x3f, r19	; 63
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
    15c2:	ba 2f       	mov	r27, r26
    15c4:	a9 2f       	mov	r26, r25
    15c6:	98 2f       	mov	r25, r24
    15c8:	88 27       	eor	r24, r24
    15ca:	82 0f       	add	r24, r18
    15cc:	91 1d       	adc	r25, r1
    15ce:	a1 1d       	adc	r26, r1
    15d0:	b1 1d       	adc	r27, r1
    15d2:	bc 01       	movw	r22, r24
    15d4:	cd 01       	movw	r24, r26
    15d6:	42 e0       	ldi	r20, 0x02	; 2
    15d8:	66 0f       	add	r22, r22
    15da:	77 1f       	adc	r23, r23
    15dc:	88 1f       	adc	r24, r24
    15de:	99 1f       	adc	r25, r25
    15e0:	4a 95       	dec	r20
    15e2:	d1 f7       	brne	.-12     	; 0x15d8 <micros+0x3c>
}
    15e4:	08 95       	ret

000015e6 <delay>:

void delay(unsigned long ms)
{
    15e6:	8f 92       	push	r8
    15e8:	9f 92       	push	r9
    15ea:	af 92       	push	r10
    15ec:	bf 92       	push	r11
    15ee:	cf 92       	push	r12
    15f0:	df 92       	push	r13
    15f2:	ef 92       	push	r14
    15f4:	ff 92       	push	r15
    15f6:	6b 01       	movw	r12, r22
    15f8:	7c 01       	movw	r14, r24
	uint32_t start = micros();
    15fa:	d0 df       	rcall	.-96     	; 0x159c <micros>
    15fc:	4b 01       	movw	r8, r22
    15fe:	5c 01       	movw	r10, r24

	while (ms > 0) {
    1600:	c1 14       	cp	r12, r1
    1602:	d1 04       	cpc	r13, r1
    1604:	e1 04       	cpc	r14, r1
    1606:	f1 04       	cpc	r15, r1
		yield();
    1608:	f1 f0       	breq	.+60     	; 0x1646 <delay+0x60>
		while ( ms > 0 && (micros() - start) >= 1000) {
    160a:	41 d3       	rcall	.+1666   	; 0x1c8e <yield>
    160c:	c7 df       	rcall	.-114    	; 0x159c <micros>
    160e:	dc 01       	movw	r26, r24
    1610:	cb 01       	movw	r24, r22
    1612:	88 19       	sub	r24, r8
    1614:	99 09       	sbc	r25, r9
    1616:	aa 09       	sbc	r26, r10
    1618:	bb 09       	sbc	r27, r11
    161a:	88 3e       	cpi	r24, 0xE8	; 232
    161c:	93 40       	sbci	r25, 0x03	; 3
    161e:	a1 05       	cpc	r26, r1
    1620:	b1 05       	cpc	r27, r1
    1622:	70 f3       	brcs	.-36     	; 0x1600 <delay+0x1a>
			ms--;
    1624:	21 e0       	ldi	r18, 0x01	; 1
    1626:	c2 1a       	sub	r12, r18
    1628:	d1 08       	sbc	r13, r1
    162a:	e1 08       	sbc	r14, r1
    162c:	f1 08       	sbc	r15, r1
			start += 1000;
    162e:	88 ee       	ldi	r24, 0xE8	; 232
    1630:	88 0e       	add	r8, r24
    1632:	83 e0       	ldi	r24, 0x03	; 3
    1634:	98 1e       	adc	r9, r24
    1636:	a1 1c       	adc	r10, r1
    1638:	b1 1c       	adc	r11, r1
{
	uint32_t start = micros();

	while (ms > 0) {
		yield();
		while ( ms > 0 && (micros() - start) >= 1000) {
    163a:	c1 14       	cp	r12, r1
    163c:	d1 04       	cpc	r13, r1
    163e:	e1 04       	cpc	r14, r1
    1640:	f1 04       	cpc	r15, r1
    1642:	21 f7       	brne	.-56     	; 0x160c <delay+0x26>
    1644:	dd cf       	rjmp	.-70     	; 0x1600 <delay+0x1a>
			ms--;
			start += 1000;
		}
	}
}
    1646:	ff 90       	pop	r15
    1648:	ef 90       	pop	r14
    164a:	df 90       	pop	r13
    164c:	cf 90       	pop	r12
    164e:	bf 90       	pop	r11
    1650:	af 90       	pop	r10
    1652:	9f 90       	pop	r9
    1654:	8f 90       	pop	r8
    1656:	08 95       	ret

00001658 <delayMicroseconds>:
#elif F_CPU >= 16000000L
	// for the 16 MHz clock on most Arduino boards

	// for a one-microsecond delay, simply return.  the overhead
	// of the function call takes 14 (16) cycles, which is 1us
	if (us <= 1) return; //  = 3 cycles, (4 when true)
    1658:	82 30       	cpi	r24, 0x02	; 2
    165a:	91 05       	cpc	r25, r1
    165c:	38 f0       	brcs	.+14     	; 0x166c <delayMicroseconds+0x14>

	// the following loop takes 1/4 of a microsecond (4 cycles)
	// per iteration, so execute it four times for each microsecond of
	// delay requested.
	us <<= 2; // x4 us, = 4 cycles
    165e:	88 0f       	add	r24, r24
    1660:	99 1f       	adc	r25, r25
    1662:	88 0f       	add	r24, r24
    1664:	99 1f       	adc	r25, r25

	// account for the time taken in the preceeding commands.
	// we just burned 19 (21) cycles above, remove 5, (5*4=20)
	// us is at least 8 so we can substract 5
	us -= 5; // = 2 cycles,
    1666:	05 97       	sbiw	r24, 0x05	; 5
	

#endif

	// busy wait
	__asm__ __volatile__ (
    1668:	01 97       	sbiw	r24, 0x01	; 1
    166a:	f1 f7       	brne	.-4      	; 0x1668 <delayMicroseconds+0x10>
    166c:	08 95       	ret

0000166e <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    166e:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    1670:	84 b5       	in	r24, 0x24	; 36
    1672:	82 60       	ori	r24, 0x02	; 2
    1674:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    1676:	84 b5       	in	r24, 0x24	; 36
    1678:	81 60       	ori	r24, 0x01	; 1
    167a:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    167c:	85 b5       	in	r24, 0x25	; 37
    167e:	82 60       	ori	r24, 0x02	; 2
    1680:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    1682:	85 b5       	in	r24, 0x25	; 37
    1684:	81 60       	ori	r24, 0x01	; 1
    1686:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    1688:	ee e6       	ldi	r30, 0x6E	; 110
    168a:	f0 e0       	ldi	r31, 0x00	; 0
    168c:	80 81       	ld	r24, Z
    168e:	81 60       	ori	r24, 0x01	; 1
    1690:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    1692:	e1 e8       	ldi	r30, 0x81	; 129
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    1698:	80 81       	ld	r24, Z
    169a:	82 60       	ori	r24, 0x02	; 2
    169c:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    169e:	80 81       	ld	r24, Z
    16a0:	81 60       	ori	r24, 0x01	; 1
    16a2:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    16a4:	e0 e8       	ldi	r30, 0x80	; 128
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	80 81       	ld	r24, Z
    16aa:	81 60       	ori	r24, 0x01	; 1
    16ac:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    16ae:	e1 eb       	ldi	r30, 0xB1	; 177
    16b0:	f0 e0       	ldi	r31, 0x00	; 0
    16b2:	80 81       	ld	r24, Z
    16b4:	84 60       	ori	r24, 0x04	; 4
    16b6:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    16b8:	e0 eb       	ldi	r30, 0xB0	; 176
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	80 81       	ld	r24, Z
    16be:	81 60       	ori	r24, 0x01	; 1
    16c0:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
    16c2:	e1 e9       	ldi	r30, 0x91	; 145
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	80 81       	ld	r24, Z
    16c8:	82 60       	ori	r24, 0x02	; 2
    16ca:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
    16cc:	80 81       	ld	r24, Z
    16ce:	81 60       	ori	r24, 0x01	; 1
    16d0:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    16d2:	e0 e9       	ldi	r30, 0x90	; 144
    16d4:	f0 e0       	ldi	r31, 0x00	; 0
    16d6:	80 81       	ld	r24, Z
    16d8:	81 60       	ori	r24, 0x01	; 1
    16da:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
    16dc:	e1 ea       	ldi	r30, 0xA1	; 161
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	80 81       	ld	r24, Z
    16e2:	82 60       	ori	r24, 0x02	; 2
    16e4:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
    16e6:	80 81       	ld	r24, Z
    16e8:	81 60       	ori	r24, 0x01	; 1
    16ea:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    16ec:	e0 ea       	ldi	r30, 0xA0	; 160
    16ee:	f0 e0       	ldi	r31, 0x00	; 0
    16f0:	80 81       	ld	r24, Z
    16f2:	81 60       	ori	r24, 0x01	; 1
    16f4:	80 83       	st	Z, r24
#endif
#endif /* end timer4 block for ATMEGA1280/2560 and similar */	

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
    16f6:	e1 e2       	ldi	r30, 0x21	; 33
    16f8:	f1 e0       	ldi	r31, 0x01	; 1
    16fa:	80 81       	ld	r24, Z
    16fc:	82 60       	ori	r24, 0x02	; 2
    16fe:	80 83       	st	Z, r24
	sbi(TCCR5B, CS50);
    1700:	80 81       	ld	r24, Z
    1702:	81 60       	ori	r24, 0x01	; 1
    1704:	80 83       	st	Z, r24
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
    1706:	e0 e2       	ldi	r30, 0x20	; 32
    1708:	f1 e0       	ldi	r31, 0x01	; 1
    170a:	80 81       	ld	r24, Z
    170c:	81 60       	ori	r24, 0x01	; 1
    170e:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
    1710:	ea e7       	ldi	r30, 0x7A	; 122
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	80 81       	ld	r24, Z
    1716:	84 60       	ori	r24, 0x04	; 4
    1718:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
    171a:	80 81       	ld	r24, Z
    171c:	82 60       	ori	r24, 0x02	; 2
    171e:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
    1720:	80 81       	ld	r24, Z
    1722:	81 60       	ori	r24, 0x01	; 1
    1724:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    1726:	80 81       	ld	r24, Z
    1728:	80 68       	ori	r24, 0x80	; 128
    172a:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    172c:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
    1730:	08 95       	ret

00001732 <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    1732:	90 e0       	ldi	r25, 0x00	; 0
    1734:	fc 01       	movw	r30, r24
    1736:	31 97       	sbiw	r30, 0x01	; 1
    1738:	e2 31       	cpi	r30, 0x12	; 18
    173a:	f1 05       	cpc	r31, r1
    173c:	08 f0       	brcs	.+2      	; 0x1740 <turnOffPWM+0xe>
    173e:	4d c0       	rjmp	.+154    	; 0x17da <turnOffPWM+0xa8>
    1740:	88 27       	eor	r24, r24
    1742:	ee 58       	subi	r30, 0x8E	; 142
    1744:	ff 4f       	sbci	r31, 0xFF	; 255
    1746:	8f 4f       	sbci	r24, 0xFF	; 255
    1748:	a7 c4       	rjmp	.+2382   	; 0x2098 <__tablejump2__>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    174a:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    174e:	8f 77       	andi	r24, 0x7F	; 127
    1750:	03 c0       	rjmp	.+6      	; 0x1758 <turnOffPWM+0x26>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    1752:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    1756:	8f 7d       	andi	r24, 0xDF	; 223
    1758:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    175c:	08 95       	ret
		#endif
		#if defined(TCCR1A) && defined(COM1C1)
		case TIMER1C:   cbi(TCCR1A, COM1C1);    break;
    175e:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    1762:	87 7f       	andi	r24, 0xF7	; 247
    1764:	f9 cf       	rjmp	.-14     	; 0x1758 <turnOffPWM+0x26>
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    1766:	84 b5       	in	r24, 0x24	; 36
    1768:	8f 77       	andi	r24, 0x7F	; 127
    176a:	02 c0       	rjmp	.+4      	; 0x1770 <turnOffPWM+0x3e>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    176c:	84 b5       	in	r24, 0x24	; 36
    176e:	8f 7d       	andi	r24, 0xDF	; 223
    1770:	84 bd       	out	0x24, r24	; 36
    1772:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    1774:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
    1778:	8f 77       	andi	r24, 0x7F	; 127
    177a:	03 c0       	rjmp	.+6      	; 0x1782 <turnOffPWM+0x50>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    177c:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
    1780:	8f 7d       	andi	r24, 0xDF	; 223
    1782:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
    1786:	08 95       	ret
		#endif
		
		#if defined(TCCR3A) && defined(COM3A1)
		case  TIMER3A:  cbi(TCCR3A, COM3A1);    break;
    1788:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
    178c:	8f 77       	andi	r24, 0x7F	; 127
    178e:	07 c0       	rjmp	.+14     	; 0x179e <turnOffPWM+0x6c>
		#endif
		#if defined(TCCR3A) && defined(COM3B1)
		case  TIMER3B:  cbi(TCCR3A, COM3B1);    break;
    1790:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
    1794:	8f 7d       	andi	r24, 0xDF	; 223
    1796:	03 c0       	rjmp	.+6      	; 0x179e <turnOffPWM+0x6c>
		#endif
		#if defined(TCCR3A) && defined(COM3C1)
		case  TIMER3C:  cbi(TCCR3A, COM3C1);    break;
    1798:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
    179c:	87 7f       	andi	r24, 0xF7	; 247
    179e:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
    17a2:	08 95       	ret
		#endif

		#if defined(TCCR4A) && defined(COM4A1)
		case  TIMER4A:  cbi(TCCR4A, COM4A1);    break;
    17a4:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
    17a8:	8f 77       	andi	r24, 0x7F	; 127
    17aa:	07 c0       	rjmp	.+14     	; 0x17ba <turnOffPWM+0x88>
		#endif					
		#if defined(TCCR4A) && defined(COM4B1)
		case  TIMER4B:  cbi(TCCR4A, COM4B1);    break;
    17ac:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
    17b0:	8f 7d       	andi	r24, 0xDF	; 223
    17b2:	03 c0       	rjmp	.+6      	; 0x17ba <turnOffPWM+0x88>
		#endif
		#if defined(TCCR4A) && defined(COM4C1)
		case  TIMER4C:  cbi(TCCR4A, COM4C1);    break;
    17b4:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
    17b8:	87 7f       	andi	r24, 0xF7	; 247
    17ba:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
    17be:	08 95       	ret
		#if defined(TCCR4C) && defined(COM4D1)
		case TIMER4D:	cbi(TCCR4C, COM4D1);	break;
		#endif			
			
		#if defined(TCCR5A)
		case  TIMER5A:  cbi(TCCR5A, COM5A1);    break;
    17c0:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    17c4:	8f 77       	andi	r24, 0x7F	; 127
    17c6:	07 c0       	rjmp	.+14     	; 0x17d6 <turnOffPWM+0xa4>
		case  TIMER5B:  cbi(TCCR5A, COM5B1);    break;
    17c8:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    17cc:	8f 7d       	andi	r24, 0xDF	; 223
    17ce:	03 c0       	rjmp	.+6      	; 0x17d6 <turnOffPWM+0xa4>
		case  TIMER5C:  cbi(TCCR5A, COM5C1);    break;
    17d0:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    17d4:	87 7f       	andi	r24, 0xF7	; 247
    17d6:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    17da:	08 95       	ret

000017dc <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    17dc:	cf 93       	push	r28
    17de:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    17e0:	90 e0       	ldi	r25, 0x00	; 0
    17e2:	fc 01       	movw	r30, r24
    17e4:	e2 5b       	subi	r30, 0xB2	; 178
    17e6:	fe 4f       	sbci	r31, 0xFE	; 254
    17e8:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
    17ea:	fc 01       	movw	r30, r24
    17ec:	ec 56       	subi	r30, 0x6C	; 108
    17ee:	fe 4f       	sbci	r31, 0xFE	; 254
    17f0:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    17f2:	88 23       	and	r24, r24
    17f4:	61 f1       	breq	.+88     	; 0x184e <pinMode+0x72>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	88 0f       	add	r24, r24
    17fa:	99 1f       	adc	r25, r25
    17fc:	fc 01       	movw	r30, r24
    17fe:	ec 50       	subi	r30, 0x0C	; 12
    1800:	fe 4f       	sbci	r31, 0xFE	; 254
    1802:	c5 91       	lpm	r28, Z+
    1804:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
    1806:	fc 01       	movw	r30, r24
    1808:	e6 52       	subi	r30, 0x26	; 38
    180a:	fe 4f       	sbci	r31, 0xFE	; 254
    180c:	a5 91       	lpm	r26, Z+
    180e:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
    1810:	61 11       	cpse	r22, r1
    1812:	09 c0       	rjmp	.+18     	; 0x1826 <pinMode+0x4a>
		uint8_t oldSREG = SREG;
    1814:	9f b7       	in	r25, 0x3f	; 63
                cli();
    1816:	f8 94       	cli
		*reg &= ~bit;
    1818:	88 81       	ld	r24, Y
    181a:	20 95       	com	r18
    181c:	82 23       	and	r24, r18
    181e:	88 83       	st	Y, r24
		*out &= ~bit;
    1820:	ec 91       	ld	r30, X
    1822:	2e 23       	and	r18, r30
    1824:	0b c0       	rjmp	.+22     	; 0x183c <pinMode+0x60>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    1826:	62 30       	cpi	r22, 0x02	; 2
    1828:	61 f4       	brne	.+24     	; 0x1842 <pinMode+0x66>
		uint8_t oldSREG = SREG;
    182a:	9f b7       	in	r25, 0x3f	; 63
                cli();
    182c:	f8 94       	cli
		*reg &= ~bit;
    182e:	88 81       	ld	r24, Y
    1830:	32 2f       	mov	r19, r18
    1832:	30 95       	com	r19
    1834:	83 23       	and	r24, r19
    1836:	88 83       	st	Y, r24
		*out |= bit;
    1838:	ec 91       	ld	r30, X
    183a:	2e 2b       	or	r18, r30
    183c:	2c 93       	st	X, r18
		SREG = oldSREG;
    183e:	9f bf       	out	0x3f, r25	; 63
    1840:	06 c0       	rjmp	.+12     	; 0x184e <pinMode+0x72>
	} else {
		uint8_t oldSREG = SREG;
    1842:	8f b7       	in	r24, 0x3f	; 63
                cli();
    1844:	f8 94       	cli
		*reg |= bit;
    1846:	e8 81       	ld	r30, Y
    1848:	2e 2b       	or	r18, r30
    184a:	28 83       	st	Y, r18
		SREG = oldSREG;
    184c:	8f bf       	out	0x3f, r24	; 63
	}
}
    184e:	df 91       	pop	r29
    1850:	cf 91       	pop	r28
    1852:	08 95       	ret

00001854 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    1854:	1f 93       	push	r17
    1856:	cf 93       	push	r28
    1858:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    185a:	28 2f       	mov	r18, r24
    185c:	30 e0       	ldi	r19, 0x00	; 0
    185e:	f9 01       	movw	r30, r18
    1860:	e8 5f       	subi	r30, 0xF8	; 248
    1862:	fe 4f       	sbci	r31, 0xFE	; 254
    1864:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    1866:	f9 01       	movw	r30, r18
    1868:	e2 5b       	subi	r30, 0xB2	; 178
    186a:	fe 4f       	sbci	r31, 0xFE	; 254
    186c:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    186e:	f9 01       	movw	r30, r18
    1870:	ec 56       	subi	r30, 0x6C	; 108
    1872:	fe 4f       	sbci	r31, 0xFE	; 254
    1874:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    1876:	cc 23       	and	r28, r28
    1878:	b9 f0       	breq	.+46     	; 0x18a8 <digitalWrite+0x54>
    187a:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    187c:	81 11       	cpse	r24, r1
    187e:	59 df       	rcall	.-334    	; 0x1732 <turnOffPWM>

	out = portOutputRegister(port);
    1880:	ec 2f       	mov	r30, r28
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	ee 0f       	add	r30, r30
    1886:	ff 1f       	adc	r31, r31
    1888:	e6 52       	subi	r30, 0x26	; 38
    188a:	fe 4f       	sbci	r31, 0xFE	; 254
    188c:	a5 91       	lpm	r26, Z+
    188e:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
    1890:	9f b7       	in	r25, 0x3f	; 63
	cli();
    1892:	f8 94       	cli

	if (val == LOW) {
    1894:	11 11       	cpse	r17, r1
    1896:	04 c0       	rjmp	.+8      	; 0x18a0 <digitalWrite+0x4c>
		*out &= ~bit;
    1898:	8c 91       	ld	r24, X
    189a:	d0 95       	com	r29
    189c:	d8 23       	and	r29, r24
    189e:	02 c0       	rjmp	.+4      	; 0x18a4 <digitalWrite+0x50>
	} else {
		*out |= bit;
    18a0:	ec 91       	ld	r30, X
    18a2:	de 2b       	or	r29, r30
    18a4:	dc 93       	st	X, r29
	}

	SREG = oldSREG;
    18a6:	9f bf       	out	0x3f, r25	; 63
}
    18a8:	df 91       	pop	r29
    18aa:	cf 91       	pop	r28
    18ac:	1f 91       	pop	r17
    18ae:	08 95       	ret

000018b0 <_ZN17LiquidCrystal_I2CC1Ehhh>:
void LiquidCrystal_I2C::blink_off(){
	noBlink();
}

void LiquidCrystal_I2C::load_custom_character(uint8_t char_num, uint8_t *rows){
		createChar(char_num, rows);
    18b0:	fc 01       	movw	r30, r24
    18b2:	13 82       	std	Z+3, r1	; 0x03
    18b4:	12 82       	std	Z+2, r1	; 0x02
    18b6:	8d ec       	ldi	r24, 0xCD	; 205
    18b8:	92 e0       	ldi	r25, 0x02	; 2
    18ba:	91 83       	std	Z+1, r25	; 0x01
    18bc:	80 83       	st	Z, r24
    18be:	64 83       	std	Z+4, r22	; 0x04
    18c0:	41 87       	std	Z+9, r20	; 0x09
    18c2:	22 87       	std	Z+10, r18	; 0x0a
    18c4:	13 86       	std	Z+11, r1	; 0x0b
    18c6:	08 95       	ret

000018c8 <_ZN17LiquidCrystal_I2C13expanderWriteEh>:
    18c8:	1f 93       	push	r17
    18ca:	cf 93       	push	r28
    18cc:	df 93       	push	r29
    18ce:	ec 01       	movw	r28, r24
    18d0:	16 2f       	mov	r17, r22
    18d2:	6c 81       	ldd	r22, Y+4	; 0x04
    18d4:	86 e4       	ldi	r24, 0x46	; 70
    18d6:	94 e0       	ldi	r25, 0x04	; 4
    18d8:	b9 d1       	rcall	.+882    	; 0x1c4c <_ZN7TwoWire17beginTransmissionEh>
    18da:	6b 85       	ldd	r22, Y+11	; 0x0b
    18dc:	61 2b       	or	r22, r17
    18de:	86 e4       	ldi	r24, 0x46	; 70
    18e0:	94 e0       	ldi	r25, 0x04	; 4
    18e2:	67 d1       	rcall	.+718    	; 0x1bb2 <_ZN7TwoWire5writeEh>
    18e4:	86 e4       	ldi	r24, 0x46	; 70
    18e6:	94 e0       	ldi	r25, 0x04	; 4
    18e8:	df 91       	pop	r29
    18ea:	cf 91       	pop	r28
    18ec:	1f 91       	pop	r17
    18ee:	ca c1       	rjmp	.+916    	; 0x1c84 <_ZN7TwoWire15endTransmissionEv>

000018f0 <_ZN17LiquidCrystal_I2C9backlightEv>:
    18f0:	28 e0       	ldi	r18, 0x08	; 8
    18f2:	fc 01       	movw	r30, r24
    18f4:	23 87       	std	Z+11, r18	; 0x0b
    18f6:	60 e0       	ldi	r22, 0x00	; 0
    18f8:	e7 cf       	rjmp	.-50     	; 0x18c8 <_ZN17LiquidCrystal_I2C13expanderWriteEh>

000018fa <_ZN17LiquidCrystal_I2C11pulseEnableEh>:
    18fa:	0f 93       	push	r16
    18fc:	1f 93       	push	r17
    18fe:	cf 93       	push	r28
    1900:	8c 01       	movw	r16, r24
    1902:	c6 2f       	mov	r28, r22
    1904:	64 60       	ori	r22, 0x04	; 4
    1906:	e0 df       	rcall	.-64     	; 0x18c8 <_ZN17LiquidCrystal_I2C13expanderWriteEh>
    1908:	81 e0       	ldi	r24, 0x01	; 1
    190a:	90 e0       	ldi	r25, 0x00	; 0
    190c:	a5 de       	rcall	.-694    	; 0x1658 <delayMicroseconds>
    190e:	6c 2f       	mov	r22, r28
    1910:	6b 7f       	andi	r22, 0xFB	; 251
    1912:	c8 01       	movw	r24, r16
    1914:	d9 df       	rcall	.-78     	; 0x18c8 <_ZN17LiquidCrystal_I2C13expanderWriteEh>
    1916:	82 e3       	ldi	r24, 0x32	; 50
    1918:	90 e0       	ldi	r25, 0x00	; 0
    191a:	cf 91       	pop	r28
    191c:	1f 91       	pop	r17
    191e:	0f 91       	pop	r16
    1920:	9b ce       	rjmp	.-714    	; 0x1658 <delayMicroseconds>

00001922 <_ZN17LiquidCrystal_I2C10write4bitsEh>:
    1922:	1f 93       	push	r17
    1924:	cf 93       	push	r28
    1926:	df 93       	push	r29
    1928:	ec 01       	movw	r28, r24
    192a:	16 2f       	mov	r17, r22
    192c:	cd df       	rcall	.-102    	; 0x18c8 <_ZN17LiquidCrystal_I2C13expanderWriteEh>
    192e:	61 2f       	mov	r22, r17
    1930:	ce 01       	movw	r24, r28
    1932:	df 91       	pop	r29
    1934:	cf 91       	pop	r28
    1936:	1f 91       	pop	r17
    1938:	e0 cf       	rjmp	.-64     	; 0x18fa <_ZN17LiquidCrystal_I2C11pulseEnableEh>

0000193a <_ZN17LiquidCrystal_I2C4sendEhh>:
    193a:	0f 93       	push	r16
    193c:	1f 93       	push	r17
    193e:	cf 93       	push	r28
    1940:	df 93       	push	r29
    1942:	8c 01       	movw	r16, r24
    1944:	c6 2f       	mov	r28, r22
    1946:	d4 2f       	mov	r29, r20
    1948:	60 7f       	andi	r22, 0xF0	; 240
    194a:	64 2b       	or	r22, r20
    194c:	ea df       	rcall	.-44     	; 0x1922 <_ZN17LiquidCrystal_I2C10write4bitsEh>
    194e:	80 e1       	ldi	r24, 0x10	; 16
    1950:	c8 9f       	mul	r28, r24
    1952:	b0 01       	movw	r22, r0
    1954:	11 24       	eor	r1, r1
    1956:	6d 2b       	or	r22, r29
    1958:	c8 01       	movw	r24, r16
    195a:	df 91       	pop	r29
    195c:	cf 91       	pop	r28
    195e:	1f 91       	pop	r17
    1960:	0f 91       	pop	r16
    1962:	df cf       	rjmp	.-66     	; 0x1922 <_ZN17LiquidCrystal_I2C10write4bitsEh>

00001964 <_ZN17LiquidCrystal_I2C7commandEh>:
    1964:	40 e0       	ldi	r20, 0x00	; 0
    1966:	e9 cf       	rjmp	.-46     	; 0x193a <_ZN17LiquidCrystal_I2C4sendEhh>

00001968 <_ZN17LiquidCrystal_I2C5clearEv>:
    1968:	61 e0       	ldi	r22, 0x01	; 1
    196a:	fc df       	rcall	.-8      	; 0x1964 <_ZN17LiquidCrystal_I2C7commandEh>
    196c:	80 ed       	ldi	r24, 0xD0	; 208
    196e:	97 e0       	ldi	r25, 0x07	; 7
    1970:	73 ce       	rjmp	.-794    	; 0x1658 <delayMicroseconds>

00001972 <_ZN17LiquidCrystal_I2C4homeEv>:
    1972:	62 e0       	ldi	r22, 0x02	; 2
    1974:	f7 df       	rcall	.-18     	; 0x1964 <_ZN17LiquidCrystal_I2C7commandEh>
    1976:	80 ed       	ldi	r24, 0xD0	; 208
    1978:	97 e0       	ldi	r25, 0x07	; 7
    197a:	6e ce       	rjmp	.-804    	; 0x1658 <delayMicroseconds>

0000197c <_ZN17LiquidCrystal_I2C9setCursorEhh>:
    197c:	cf 93       	push	r28
    197e:	df 93       	push	r29
    1980:	cd b7       	in	r28, 0x3d	; 61
    1982:	de b7       	in	r29, 0x3e	; 62
    1984:	28 97       	sbiw	r28, 0x08	; 8
    1986:	0f b6       	in	r0, 0x3f	; 63
    1988:	f8 94       	cli
    198a:	de bf       	out	0x3e, r29	; 62
    198c:	0f be       	out	0x3f, r0	; 63
    198e:	cd bf       	out	0x3d, r28	; 61
    1990:	9c 01       	movw	r18, r24
    1992:	88 e0       	ldi	r24, 0x08	; 8
    1994:	e3 e0       	ldi	r30, 0x03	; 3
    1996:	f2 e0       	ldi	r31, 0x02	; 2
    1998:	de 01       	movw	r26, r28
    199a:	11 96       	adiw	r26, 0x01	; 1
    199c:	01 90       	ld	r0, Z+
    199e:	0d 92       	st	X+, r0
    19a0:	8a 95       	dec	r24
    19a2:	e1 f7       	brne	.-8      	; 0x199c <_ZN17LiquidCrystal_I2C9setCursorEhh+0x20>
    19a4:	f9 01       	movw	r30, r18
    19a6:	80 85       	ldd	r24, Z+8	; 0x08
    19a8:	84 17       	cp	r24, r20
    19aa:	10 f4       	brcc	.+4      	; 0x19b0 <_ZN17LiquidCrystal_I2C9setCursorEhh+0x34>
    19ac:	4f ef       	ldi	r20, 0xFF	; 255
    19ae:	48 0f       	add	r20, r24
    19b0:	fe 01       	movw	r30, r28
    19b2:	31 96       	adiw	r30, 0x01	; 1
    19b4:	e4 0f       	add	r30, r20
    19b6:	f1 1d       	adc	r31, r1
    19b8:	e4 0f       	add	r30, r20
    19ba:	f1 1d       	adc	r31, r1
    19bc:	90 81       	ld	r25, Z
    19be:	69 0f       	add	r22, r25
    19c0:	60 68       	ori	r22, 0x80	; 128
    19c2:	c9 01       	movw	r24, r18
    19c4:	28 96       	adiw	r28, 0x08	; 8
    19c6:	0f b6       	in	r0, 0x3f	; 63
    19c8:	f8 94       	cli
    19ca:	de bf       	out	0x3e, r29	; 62
    19cc:	0f be       	out	0x3f, r0	; 63
    19ce:	cd bf       	out	0x3d, r28	; 61
    19d0:	df 91       	pop	r29
    19d2:	cf 91       	pop	r28
    19d4:	c7 cf       	rjmp	.-114    	; 0x1964 <_ZN17LiquidCrystal_I2C7commandEh>

000019d6 <_ZN17LiquidCrystal_I2C7displayEv>:
    19d6:	fc 01       	movw	r30, r24
    19d8:	66 81       	ldd	r22, Z+6	; 0x06
    19da:	26 2f       	mov	r18, r22
    19dc:	24 60       	ori	r18, 0x04	; 4
    19de:	26 83       	std	Z+6, r18	; 0x06
    19e0:	6c 60       	ori	r22, 0x0C	; 12
    19e2:	c0 cf       	rjmp	.-128    	; 0x1964 <_ZN17LiquidCrystal_I2C7commandEh>

000019e4 <_ZN17LiquidCrystal_I2C5writeEh>:

#include "Arduino.h"

#define printIIC(args)	Wire.write(args)
inline size_t LiquidCrystal_I2C::write(uint8_t value) {
	send(value, Rs);
    19e4:	41 e0       	ldi	r20, 0x01	; 1
    19e6:	a9 df       	rcall	.-174    	; 0x193a <_ZN17LiquidCrystal_I2C4sendEhh>
	return 1;
}
    19e8:	81 e0       	ldi	r24, 0x01	; 1
    19ea:	90 e0       	ldi	r25, 0x00	; 0
    19ec:	08 95       	ret

000019ee <_ZN17LiquidCrystal_I2C5beginEhhh>:
	Wire.begin();
	_displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
	begin(_cols, _rows);  
}

void LiquidCrystal_I2C::begin(uint8_t cols, uint8_t lines, uint8_t dotsize) {
    19ee:	cf 93       	push	r28
    19f0:	df 93       	push	r29
    19f2:	ec 01       	movw	r28, r24
	if (lines > 1) {
    19f4:	42 30       	cpi	r20, 0x02	; 2
    19f6:	18 f0       	brcs	.+6      	; 0x19fe <_ZN17LiquidCrystal_I2C5beginEhhh+0x10>
		_displayfunction |= LCD_2LINE;
    19f8:	8d 81       	ldd	r24, Y+5	; 0x05
    19fa:	88 60       	ori	r24, 0x08	; 8
    19fc:	8d 83       	std	Y+5, r24	; 0x05
	}
	_numlines = lines;
    19fe:	48 87       	std	Y+8, r20	; 0x08

	// for some 1 line displays you can select a 10 pixel high font
	if ((dotsize != 0) && (lines == 1)) {
    1a00:	22 23       	and	r18, r18
    1a02:	29 f0       	breq	.+10     	; 0x1a0e <_ZN17LiquidCrystal_I2C5beginEhhh+0x20>
    1a04:	41 30       	cpi	r20, 0x01	; 1
    1a06:	19 f4       	brne	.+6      	; 0x1a0e <_ZN17LiquidCrystal_I2C5beginEhhh+0x20>
		_displayfunction |= LCD_5x10DOTS;
    1a08:	8d 81       	ldd	r24, Y+5	; 0x05
    1a0a:	84 60       	ori	r24, 0x04	; 4
    1a0c:	8d 83       	std	Y+5, r24	; 0x05
	}

	// SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
	// according to datasheet, we need at least 40ms after power rises above 2.7V
	// before sending commands. Arduino can turn on way befer 4.5V so we'll wait 50
	delay(50); 
    1a0e:	62 e3       	ldi	r22, 0x32	; 50
    1a10:	70 e0       	ldi	r23, 0x00	; 0
    1a12:	80 e0       	ldi	r24, 0x00	; 0
    1a14:	90 e0       	ldi	r25, 0x00	; 0
    1a16:	e7 dd       	rcall	.-1074   	; 0x15e6 <delay>
  
	// Now we pull both RS and R/W low to begin commands
	expanderWrite(_backlightval);	// reset expanderand turn backlight off (Bit 8 =1)
    1a18:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a1a:	ce 01       	movw	r24, r28
    1a1c:	55 df       	rcall	.-342    	; 0x18c8 <_ZN17LiquidCrystal_I2C13expanderWriteEh>
	delay(1000);
    1a1e:	68 ee       	ldi	r22, 0xE8	; 232
    1a20:	73 e0       	ldi	r23, 0x03	; 3
    1a22:	80 e0       	ldi	r24, 0x00	; 0
    1a24:	90 e0       	ldi	r25, 0x00	; 0
    1a26:	df dd       	rcall	.-1090   	; 0x15e6 <delay>
  	//put the LCD into 4 bit mode
	// this is according to the hitachi HD44780 datasheet
	// figure 24, pg 46
	
	  // we start in 8bit mode, try to set 4 bit mode
   write4bits(0x03 << 4);
    1a28:	60 e3       	ldi	r22, 0x30	; 48
    1a2a:	ce 01       	movw	r24, r28
    1a2c:	7a df       	rcall	.-268    	; 0x1922 <_ZN17LiquidCrystal_I2C10write4bitsEh>
   delayMicroseconds(4500); // wait min 4.1ms
    1a2e:	84 e9       	ldi	r24, 0x94	; 148
    1a30:	91 e1       	ldi	r25, 0x11	; 17
    1a32:	12 de       	rcall	.-988    	; 0x1658 <delayMicroseconds>
   
   // second try
   write4bits(0x03 << 4);
    1a34:	60 e3       	ldi	r22, 0x30	; 48
    1a36:	ce 01       	movw	r24, r28
    1a38:	74 df       	rcall	.-280    	; 0x1922 <_ZN17LiquidCrystal_I2C10write4bitsEh>
   delayMicroseconds(4500); // wait min 4.1ms
    1a3a:	84 e9       	ldi	r24, 0x94	; 148
    1a3c:	91 e1       	ldi	r25, 0x11	; 17
    1a3e:	0c de       	rcall	.-1000   	; 0x1658 <delayMicroseconds>
   
   // third go!
   write4bits(0x03 << 4); 
    1a40:	60 e3       	ldi	r22, 0x30	; 48
    1a42:	ce 01       	movw	r24, r28
    1a44:	6e df       	rcall	.-292    	; 0x1922 <_ZN17LiquidCrystal_I2C10write4bitsEh>
   delayMicroseconds(150);
    1a46:	86 e9       	ldi	r24, 0x96	; 150
    1a48:	90 e0       	ldi	r25, 0x00	; 0
    1a4a:	06 de       	rcall	.-1012   	; 0x1658 <delayMicroseconds>
   
   // finally, set to 4-bit interface
   write4bits(0x02 << 4); 
    1a4c:	60 e2       	ldi	r22, 0x20	; 32
    1a4e:	ce 01       	movw	r24, r28
    1a50:	68 df       	rcall	.-304    	; 0x1922 <_ZN17LiquidCrystal_I2C10write4bitsEh>


	// set # lines, font size, etc.
	command(LCD_FUNCTIONSET | _displayfunction);  
    1a52:	6d 81       	ldd	r22, Y+5	; 0x05
    1a54:	60 62       	ori	r22, 0x20	; 32
    1a56:	ce 01       	movw	r24, r28
    1a58:	85 df       	rcall	.-246    	; 0x1964 <_ZN17LiquidCrystal_I2C7commandEh>
	
	// turn the display on with no cursor or blinking default
	_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
    1a5a:	84 e0       	ldi	r24, 0x04	; 4
    1a5c:	8e 83       	std	Y+6, r24	; 0x06
	display();
    1a5e:	ce 01       	movw	r24, r28
    1a60:	ba df       	rcall	.-140    	; 0x19d6 <_ZN17LiquidCrystal_I2C7displayEv>
	
	// clear it off
	clear();
    1a62:	ce 01       	movw	r24, r28
    1a64:	81 df       	rcall	.-254    	; 0x1968 <_ZN17LiquidCrystal_I2C5clearEv>
    1a66:	82 e0       	ldi	r24, 0x02	; 2
	
	// Initialize to default text direction (for roman languages)
	_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
    1a68:	8f 83       	std	Y+7, r24	; 0x07
    1a6a:	66 e0       	ldi	r22, 0x06	; 6
	
	// set the entry mode
	command(LCD_ENTRYMODESET | _displaymode);
    1a6c:	ce 01       	movw	r24, r28
    1a6e:	7a df       	rcall	.-268    	; 0x1964 <_ZN17LiquidCrystal_I2C7commandEh>
    1a70:	ce 01       	movw	r24, r28
    1a72:	df 91       	pop	r29
	
	home();
    1a74:	cf 91       	pop	r28
  
}
    1a76:	7d cf       	rjmp	.-262    	; 0x1972 <_ZN17LiquidCrystal_I2C4homeEv>

00001a78 <_ZN17LiquidCrystal_I2C9init_privEv>:
    1a78:	cf 93       	push	r28
	_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
	
	// set the entry mode
	command(LCD_ENTRYMODESET | _displaymode);
	
	home();
    1a7a:	df 93       	push	r29
    1a7c:	ec 01       	movw	r28, r24
	init_priv();
}

void LiquidCrystal_I2C::init_priv()
{
	Wire.begin();
    1a7e:	86 e4       	ldi	r24, 0x46	; 70
    1a80:	94 e0       	ldi	r25, 0x04	; 4
    1a82:	d5 d0       	rcall	.+426    	; 0x1c2e <_ZN7TwoWire5beginEv>
	_displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
    1a84:	1d 82       	std	Y+5, r1	; 0x05
	begin(_cols, _rows);  
    1a86:	20 e0       	ldi	r18, 0x00	; 0
    1a88:	4a 85       	ldd	r20, Y+10	; 0x0a
    1a8a:	69 85       	ldd	r22, Y+9	; 0x09
    1a8c:	ce 01       	movw	r24, r28
}
    1a8e:	df 91       	pop	r29

void LiquidCrystal_I2C::init_priv()
{
	Wire.begin();
	_displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
	begin(_cols, _rows);  
    1a90:	cf 91       	pop	r28
    1a92:	ad cf       	rjmp	.-166    	; 0x19ee <_ZN17LiquidCrystal_I2C5beginEhhh>

00001a94 <_ZN17LiquidCrystal_I2C4initEv>:
  _rows = lcd_rows;
  _backlightval = LCD_NOBACKLIGHT;
}

void LiquidCrystal_I2C::init(){
	init_priv();
    1a94:	f1 cf       	rjmp	.-30     	; 0x1a78 <_ZN17LiquidCrystal_I2C9init_privEv>

00001a96 <_ZN7TwoWire9availableEv>:
}

// sets function called on slave read
void TwoWire::onRequest( void (*function)(void) )
{
  user_onRequest = function;
    1a96:	80 91 7a 04 	lds	r24, 0x047A	; 0x80047a <_ZN7TwoWire14rxBufferLengthE>
    1a9a:	90 e0       	ldi	r25, 0x00	; 0
    1a9c:	20 91 7b 04 	lds	r18, 0x047B	; 0x80047b <_ZN7TwoWire13rxBufferIndexE>
    1aa0:	82 1b       	sub	r24, r18
    1aa2:	91 09       	sbc	r25, r1
    1aa4:	08 95       	ret

00001aa6 <_ZN7TwoWire4readEv>:
    1aa6:	90 91 7b 04 	lds	r25, 0x047B	; 0x80047b <_ZN7TwoWire13rxBufferIndexE>
    1aaa:	80 91 7a 04 	lds	r24, 0x047A	; 0x80047a <_ZN7TwoWire14rxBufferLengthE>
    1aae:	98 17       	cp	r25, r24
    1ab0:	50 f4       	brcc	.+20     	; 0x1ac6 <_ZN7TwoWire4readEv+0x20>
    1ab2:	e9 2f       	mov	r30, r25
    1ab4:	f0 e0       	ldi	r31, 0x00	; 0
    1ab6:	e4 58       	subi	r30, 0x84	; 132
    1ab8:	fb 4f       	sbci	r31, 0xFB	; 251
    1aba:	20 81       	ld	r18, Z
    1abc:	30 e0       	ldi	r19, 0x00	; 0
    1abe:	9f 5f       	subi	r25, 0xFF	; 255
    1ac0:	90 93 7b 04 	sts	0x047B, r25	; 0x80047b <_ZN7TwoWire13rxBufferIndexE>
    1ac4:	02 c0       	rjmp	.+4      	; 0x1aca <_ZN7TwoWire4readEv+0x24>
    1ac6:	2f ef       	ldi	r18, 0xFF	; 255
    1ac8:	3f ef       	ldi	r19, 0xFF	; 255
    1aca:	c9 01       	movw	r24, r18
    1acc:	08 95       	ret

00001ace <_ZN7TwoWire4peekEv>:
    1ace:	e0 91 7b 04 	lds	r30, 0x047B	; 0x80047b <_ZN7TwoWire13rxBufferIndexE>
    1ad2:	80 91 7a 04 	lds	r24, 0x047A	; 0x80047a <_ZN7TwoWire14rxBufferLengthE>
    1ad6:	e8 17       	cp	r30, r24
    1ad8:	30 f4       	brcc	.+12     	; 0x1ae6 <_ZN7TwoWire4peekEv+0x18>
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	e4 58       	subi	r30, 0x84	; 132
    1ade:	fb 4f       	sbci	r31, 0xFB	; 251
    1ae0:	80 81       	ld	r24, Z
    1ae2:	90 e0       	ldi	r25, 0x00	; 0
    1ae4:	08 95       	ret
    1ae6:	8f ef       	ldi	r24, 0xFF	; 255
    1ae8:	9f ef       	ldi	r25, 0xFF	; 255
    1aea:	08 95       	ret

00001aec <_ZN7TwoWire5flushEv>:
    1aec:	08 95       	ret

00001aee <_ZN7TwoWire16onReceiveServiceEPhi>:
    1aee:	cf 93       	push	r28
    1af0:	df 93       	push	r29
    1af2:	ec 01       	movw	r28, r24
    1af4:	e0 91 52 04 	lds	r30, 0x0452	; 0x800452 <_ZN7TwoWire14user_onReceiveE>
    1af8:	f0 91 53 04 	lds	r31, 0x0453	; 0x800453 <_ZN7TwoWire14user_onReceiveE+0x1>
    1afc:	30 97       	sbiw	r30, 0x00	; 0
    1afe:	f1 f0       	breq	.+60     	; 0x1b3c <_ZN7TwoWire16onReceiveServiceEPhi+0x4e>
    1b00:	90 91 7b 04 	lds	r25, 0x047B	; 0x80047b <_ZN7TwoWire13rxBufferIndexE>
    1b04:	80 91 7a 04 	lds	r24, 0x047A	; 0x80047a <_ZN7TwoWire14rxBufferLengthE>
    1b08:	98 17       	cp	r25, r24
    1b0a:	c0 f0       	brcs	.+48     	; 0x1b3c <_ZN7TwoWire16onReceiveServiceEPhi+0x4e>
    1b0c:	90 e0       	ldi	r25, 0x00	; 0
    1b0e:	29 2f       	mov	r18, r25
    1b10:	30 e0       	ldi	r19, 0x00	; 0
    1b12:	26 17       	cp	r18, r22
    1b14:	37 07       	cpc	r19, r23
    1b16:	54 f4       	brge	.+20     	; 0x1b2c <_ZN7TwoWire16onReceiveServiceEPhi+0x3e>
    1b18:	de 01       	movw	r26, r28
    1b1a:	a2 0f       	add	r26, r18
    1b1c:	b3 1f       	adc	r27, r19
    1b1e:	4c 91       	ld	r20, X
    1b20:	d9 01       	movw	r26, r18
    1b22:	a4 58       	subi	r26, 0x84	; 132
    1b24:	bb 4f       	sbci	r27, 0xFB	; 251
    1b26:	4c 93       	st	X, r20
    1b28:	9f 5f       	subi	r25, 0xFF	; 255
    1b2a:	f1 cf       	rjmp	.-30     	; 0x1b0e <_ZN7TwoWire16onReceiveServiceEPhi+0x20>
    1b2c:	10 92 7b 04 	sts	0x047B, r1	; 0x80047b <_ZN7TwoWire13rxBufferIndexE>
    1b30:	60 93 7a 04 	sts	0x047A, r22	; 0x80047a <_ZN7TwoWire14rxBufferLengthE>
    1b34:	cb 01       	movw	r24, r22
    1b36:	df 91       	pop	r29
    1b38:	cf 91       	pop	r28
    1b3a:	19 94       	eijmp
    1b3c:	df 91       	pop	r29
    1b3e:	cf 91       	pop	r28
    1b40:	08 95       	ret

00001b42 <_ZN7TwoWire16onRequestServiceEv>:
    1b42:	e0 91 54 04 	lds	r30, 0x0454	; 0x800454 <_ZN7TwoWire14user_onRequestE>
    1b46:	f0 91 55 04 	lds	r31, 0x0455	; 0x800455 <_ZN7TwoWire14user_onRequestE+0x1>
    1b4a:	30 97       	sbiw	r30, 0x00	; 0
    1b4c:	29 f0       	breq	.+10     	; 0x1b58 <_ZN7TwoWire16onRequestServiceEv+0x16>
    1b4e:	10 92 58 04 	sts	0x0458, r1	; 0x800458 <_ZN7TwoWire13txBufferIndexE>
    1b52:	10 92 57 04 	sts	0x0457, r1	; 0x800457 <_ZN7TwoWire14txBufferLengthE>
    1b56:	19 94       	eijmp
    1b58:	08 95       	ret

00001b5a <_ZN7TwoWire5writeEPKhj>:
    1b5a:	cf 92       	push	r12
    1b5c:	df 92       	push	r13
    1b5e:	ef 92       	push	r14
    1b60:	ff 92       	push	r15
    1b62:	0f 93       	push	r16
    1b64:	1f 93       	push	r17
    1b66:	cf 93       	push	r28
    1b68:	df 93       	push	r29
    1b6a:	7c 01       	movw	r14, r24
    1b6c:	cb 01       	movw	r24, r22
    1b6e:	8a 01       	movw	r16, r20
    1b70:	20 91 56 04 	lds	r18, 0x0456	; 0x800456 <_ZN7TwoWire12transmittingE>
    1b74:	22 23       	and	r18, r18
    1b76:	89 f0       	breq	.+34     	; 0x1b9a <_ZN7TwoWire5writeEPKhj+0x40>
    1b78:	eb 01       	movw	r28, r22
    1b7a:	6b 01       	movw	r12, r22
    1b7c:	c4 0e       	add	r12, r20
    1b7e:	d5 1e       	adc	r13, r21
    1b80:	cc 15       	cp	r28, r12
    1b82:	dd 05       	cpc	r29, r13
    1b84:	61 f0       	breq	.+24     	; 0x1b9e <_ZN7TwoWire5writeEPKhj+0x44>
    1b86:	69 91       	ld	r22, Y+
    1b88:	d7 01       	movw	r26, r14
    1b8a:	ed 91       	ld	r30, X+
    1b8c:	fc 91       	ld	r31, X
    1b8e:	01 90       	ld	r0, Z+
    1b90:	f0 81       	ld	r31, Z
    1b92:	e0 2d       	mov	r30, r0
    1b94:	c7 01       	movw	r24, r14
    1b96:	19 95       	eicall
    1b98:	f3 cf       	rjmp	.-26     	; 0x1b80 <_ZN7TwoWire5writeEPKhj+0x26>
    1b9a:	64 2f       	mov	r22, r20
    1b9c:	eb d0       	rcall	.+470    	; 0x1d74 <twi_transmit>
    1b9e:	c8 01       	movw	r24, r16
    1ba0:	df 91       	pop	r29
    1ba2:	cf 91       	pop	r28
    1ba4:	1f 91       	pop	r17
    1ba6:	0f 91       	pop	r16
    1ba8:	ff 90       	pop	r15
    1baa:	ef 90       	pop	r14
    1bac:	df 90       	pop	r13
    1bae:	cf 90       	pop	r12
    1bb0:	08 95       	ret

00001bb2 <_ZN7TwoWire5writeEh>:
    1bb2:	cf 93       	push	r28
    1bb4:	df 93       	push	r29
    1bb6:	1f 92       	push	r1
    1bb8:	cd b7       	in	r28, 0x3d	; 61
    1bba:	de b7       	in	r29, 0x3e	; 62
    1bbc:	69 83       	std	Y+1, r22	; 0x01
    1bbe:	20 91 56 04 	lds	r18, 0x0456	; 0x800456 <_ZN7TwoWire12transmittingE>
    1bc2:	22 23       	and	r18, r18
    1bc4:	d1 f0       	breq	.+52     	; 0x1bfa <_ZN7TwoWire5writeEh+0x48>
    1bc6:	20 91 57 04 	lds	r18, 0x0457	; 0x800457 <_ZN7TwoWire14txBufferLengthE>
    1bca:	20 32       	cpi	r18, 0x20	; 32
    1bcc:	40 f0       	brcs	.+16     	; 0x1bde <_ZN7TwoWire5writeEh+0x2c>
    1bce:	21 e0       	ldi	r18, 0x01	; 1
    1bd0:	30 e0       	ldi	r19, 0x00	; 0
    1bd2:	fc 01       	movw	r30, r24
    1bd4:	33 83       	std	Z+3, r19	; 0x03
    1bd6:	22 83       	std	Z+2, r18	; 0x02
    1bd8:	80 e0       	ldi	r24, 0x00	; 0
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	14 c0       	rjmp	.+40     	; 0x1c06 <_ZN7TwoWire5writeEh+0x54>
    1bde:	80 91 58 04 	lds	r24, 0x0458	; 0x800458 <_ZN7TwoWire13txBufferIndexE>
    1be2:	e8 2f       	mov	r30, r24
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	e7 5a       	subi	r30, 0xA7	; 167
    1be8:	fb 4f       	sbci	r31, 0xFB	; 251
    1bea:	99 81       	ldd	r25, Y+1	; 0x01
    1bec:	90 83       	st	Z, r25
    1bee:	8f 5f       	subi	r24, 0xFF	; 255
    1bf0:	80 93 58 04 	sts	0x0458, r24	; 0x800458 <_ZN7TwoWire13txBufferIndexE>
    1bf4:	80 93 57 04 	sts	0x0457, r24	; 0x800457 <_ZN7TwoWire14txBufferLengthE>
    1bf8:	04 c0       	rjmp	.+8      	; 0x1c02 <_ZN7TwoWire5writeEh+0x50>
    1bfa:	61 e0       	ldi	r22, 0x01	; 1
    1bfc:	ce 01       	movw	r24, r28
    1bfe:	01 96       	adiw	r24, 0x01	; 1
    1c00:	b9 d0       	rcall	.+370    	; 0x1d74 <twi_transmit>
    1c02:	81 e0       	ldi	r24, 0x01	; 1
    1c04:	90 e0       	ldi	r25, 0x00	; 0
    1c06:	0f 90       	pop	r0
    1c08:	df 91       	pop	r29
    1c0a:	cf 91       	pop	r28
    1c0c:	08 95       	ret

00001c0e <_ZN7TwoWireC1Ev>:
    1c0e:	fc 01       	movw	r30, r24
    1c10:	13 82       	std	Z+3, r1	; 0x03
    1c12:	12 82       	std	Z+2, r1	; 0x02
    1c14:	88 ee       	ldi	r24, 0xE8	; 232
    1c16:	93 e0       	ldi	r25, 0x03	; 3
    1c18:	a0 e0       	ldi	r26, 0x00	; 0
    1c1a:	b0 e0       	ldi	r27, 0x00	; 0
    1c1c:	84 83       	std	Z+4, r24	; 0x04
    1c1e:	95 83       	std	Z+5, r25	; 0x05
    1c20:	a6 83       	std	Z+6, r26	; 0x06
    1c22:	b7 83       	std	Z+7, r27	; 0x07
    1c24:	89 ed       	ldi	r24, 0xD9	; 217
    1c26:	92 e0       	ldi	r25, 0x02	; 2
    1c28:	91 83       	std	Z+1, r25	; 0x01
    1c2a:	80 83       	st	Z, r24
    1c2c:	08 95       	ret

00001c2e <_ZN7TwoWire5beginEv>:
    1c2e:	10 92 7b 04 	sts	0x047B, r1	; 0x80047b <_ZN7TwoWire13rxBufferIndexE>
    1c32:	10 92 7a 04 	sts	0x047A, r1	; 0x80047a <_ZN7TwoWire14rxBufferLengthE>
    1c36:	10 92 58 04 	sts	0x0458, r1	; 0x800458 <_ZN7TwoWire13txBufferIndexE>
    1c3a:	10 92 57 04 	sts	0x0457, r1	; 0x800457 <_ZN7TwoWire14txBufferLengthE>
    1c3e:	28 d0       	rcall	.+80     	; 0x1c90 <twi_init>
    1c40:	81 ea       	ldi	r24, 0xA1	; 161
    1c42:	9d e0       	ldi	r25, 0x0D	; 13
    1c44:	c4 d0       	rcall	.+392    	; 0x1dce <twi_attachSlaveTxEvent>
    1c46:	87 e7       	ldi	r24, 0x77	; 119
    1c48:	9d e0       	ldi	r25, 0x0D	; 13
    1c4a:	bc c0       	rjmp	.+376    	; 0x1dc4 <twi_attachSlaveRxEvent>

00001c4c <_ZN7TwoWire17beginTransmissionEh>:
    1c4c:	81 e0       	ldi	r24, 0x01	; 1
    1c4e:	80 93 56 04 	sts	0x0456, r24	; 0x800456 <_ZN7TwoWire12transmittingE>
    1c52:	60 93 79 04 	sts	0x0479, r22	; 0x800479 <_ZN7TwoWire9txAddressE>
    1c56:	10 92 58 04 	sts	0x0458, r1	; 0x800458 <_ZN7TwoWire13txBufferIndexE>
    1c5a:	10 92 57 04 	sts	0x0457, r1	; 0x800457 <_ZN7TwoWire14txBufferLengthE>
    1c5e:	08 95       	ret

00001c60 <_ZN7TwoWire15endTransmissionEh>:
    1c60:	0f 93       	push	r16
    1c62:	06 2f       	mov	r16, r22
    1c64:	21 e0       	ldi	r18, 0x01	; 1
    1c66:	40 91 57 04 	lds	r20, 0x0457	; 0x800457 <_ZN7TwoWire14txBufferLengthE>
    1c6a:	69 e5       	ldi	r22, 0x59	; 89
    1c6c:	74 e0       	ldi	r23, 0x04	; 4
    1c6e:	80 91 79 04 	lds	r24, 0x0479	; 0x800479 <_ZN7TwoWire9txAddressE>
    1c72:	2a d0       	rcall	.+84     	; 0x1cc8 <twi_writeTo>
    1c74:	10 92 58 04 	sts	0x0458, r1	; 0x800458 <_ZN7TwoWire13txBufferIndexE>
    1c78:	10 92 57 04 	sts	0x0457, r1	; 0x800457 <_ZN7TwoWire14txBufferLengthE>
    1c7c:	10 92 56 04 	sts	0x0456, r1	; 0x800456 <_ZN7TwoWire12transmittingE>
    1c80:	0f 91       	pop	r16
    1c82:	08 95       	ret

00001c84 <_ZN7TwoWire15endTransmissionEv>:
    1c84:	61 e0       	ldi	r22, 0x01	; 1
    1c86:	ec cf       	rjmp	.-40     	; 0x1c60 <_ZN7TwoWire15endTransmissionEh>

00001c88 <_GLOBAL__sub_I__ZN7TwoWire8rxBufferE>:
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
    1c88:	86 e4       	ldi	r24, 0x46	; 70
    1c8a:	94 e0       	ldi	r25, 0x04	; 4
    1c8c:	c0 cf       	rjmp	.-128    	; 0x1c0e <_ZN7TwoWireC1Ev>

00001c8e <yield>:
 * libraries or sketches that supports cooperative threads.
 *
 * Its defined as a weak symbol and it can be redefined to implement a
 * real cooperative scheduler.
 */
static void __empty() {
    1c8e:	08 95       	ret

00001c90 <twi_init>:
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    1c90:	10 92 09 05 	sts	0x0509, r1	; 0x800509 <twi_state>
    1c94:	81 e0       	ldi	r24, 0x01	; 1
    1c96:	80 93 07 05 	sts	0x0507, r24	; 0x800507 <twi_sendStop>
    1c9a:	10 92 06 05 	sts	0x0506, r1	; 0x800506 <twi_inRepStart>
    1c9e:	61 e0       	ldi	r22, 0x01	; 1
    1ca0:	84 e1       	ldi	r24, 0x14	; 20
    1ca2:	d8 dd       	rcall	.-1104   	; 0x1854 <digitalWrite>
    1ca4:	61 e0       	ldi	r22, 0x01	; 1
    1ca6:	85 e1       	ldi	r24, 0x15	; 21
    1ca8:	d5 dd       	rcall	.-1110   	; 0x1854 <digitalWrite>
    1caa:	e9 eb       	ldi	r30, 0xB9	; 185
    1cac:	f0 e0       	ldi	r31, 0x00	; 0
    1cae:	80 81       	ld	r24, Z
    1cb0:	8e 7f       	andi	r24, 0xFE	; 254
    1cb2:	80 83       	st	Z, r24
    1cb4:	80 81       	ld	r24, Z
    1cb6:	8d 7f       	andi	r24, 0xFD	; 253
    1cb8:	80 83       	st	Z, r24
    1cba:	88 e4       	ldi	r24, 0x48	; 72
    1cbc:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
    1cc0:	85 e4       	ldi	r24, 0x45	; 69
    1cc2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1cc6:	08 95       	ret

00001cc8 <twi_writeTo>:
    1cc8:	0f 93       	push	r16
    1cca:	41 32       	cpi	r20, 0x21	; 33
    1ccc:	08 f0       	brcs	.+2      	; 0x1cd0 <twi_writeTo+0x8>
    1cce:	4a c0       	rjmp	.+148    	; 0x1d64 <twi_writeTo+0x9c>
    1cd0:	90 91 09 05 	lds	r25, 0x0509	; 0x800509 <twi_state>
    1cd4:	91 11       	cpse	r25, r1
    1cd6:	fc cf       	rjmp	.-8      	; 0x1cd0 <twi_writeTo+0x8>
    1cd8:	32 e0       	ldi	r19, 0x02	; 2
    1cda:	30 93 09 05 	sts	0x0509, r19	; 0x800509 <twi_state>
    1cde:	00 93 07 05 	sts	0x0507, r16	; 0x800507 <twi_sendStop>
    1ce2:	3f ef       	ldi	r19, 0xFF	; 255
    1ce4:	30 93 9c 04 	sts	0x049C, r19	; 0x80049c <twi_error>
    1ce8:	10 92 e1 04 	sts	0x04E1, r1	; 0x8004e1 <twi_masterBufferIndex>
    1cec:	40 93 e0 04 	sts	0x04E0, r20	; 0x8004e0 <twi_masterBufferLength>
    1cf0:	56 2f       	mov	r21, r22
    1cf2:	a2 ee       	ldi	r26, 0xE2	; 226
    1cf4:	b4 e0       	ldi	r27, 0x04	; 4
    1cf6:	fb 01       	movw	r30, r22
    1cf8:	3e 2f       	mov	r19, r30
    1cfa:	35 1b       	sub	r19, r21
    1cfc:	34 17       	cp	r19, r20
    1cfe:	18 f4       	brcc	.+6      	; 0x1d06 <twi_writeTo+0x3e>
    1d00:	31 91       	ld	r19, Z+
    1d02:	3d 93       	st	X+, r19
    1d04:	f9 cf       	rjmp	.-14     	; 0x1cf8 <twi_writeTo+0x30>
    1d06:	10 92 08 05 	sts	0x0508, r1	; 0x800508 <twi_slarw>
    1d0a:	30 91 08 05 	lds	r19, 0x0508	; 0x800508 <twi_slarw>
    1d0e:	88 0f       	add	r24, r24
    1d10:	83 2b       	or	r24, r19
    1d12:	80 93 08 05 	sts	0x0508, r24	; 0x800508 <twi_slarw>
    1d16:	80 91 06 05 	lds	r24, 0x0506	; 0x800506 <twi_inRepStart>
    1d1a:	81 30       	cpi	r24, 0x01	; 1
    1d1c:	61 f4       	brne	.+24     	; 0x1d36 <twi_writeTo+0x6e>
    1d1e:	10 92 06 05 	sts	0x0506, r1	; 0x800506 <twi_inRepStart>
    1d22:	80 91 08 05 	lds	r24, 0x0508	; 0x800508 <twi_slarw>
    1d26:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1d2a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1d2e:	83 fd       	sbrc	r24, 3
    1d30:	f8 cf       	rjmp	.-16     	; 0x1d22 <twi_writeTo+0x5a>
    1d32:	85 ec       	ldi	r24, 0xC5	; 197
    1d34:	01 c0       	rjmp	.+2      	; 0x1d38 <twi_writeTo+0x70>
    1d36:	85 ee       	ldi	r24, 0xE5	; 229
    1d38:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1d3c:	22 23       	and	r18, r18
    1d3e:	21 f0       	breq	.+8      	; 0x1d48 <twi_writeTo+0x80>
    1d40:	80 91 09 05 	lds	r24, 0x0509	; 0x800509 <twi_state>
    1d44:	82 30       	cpi	r24, 0x02	; 2
    1d46:	d1 f3       	breq	.-12     	; 0x1d3c <twi_writeTo+0x74>
    1d48:	80 91 9c 04 	lds	r24, 0x049C	; 0x80049c <twi_error>
    1d4c:	8f 3f       	cpi	r24, 0xFF	; 255
    1d4e:	79 f0       	breq	.+30     	; 0x1d6e <twi_writeTo+0xa6>
    1d50:	80 91 9c 04 	lds	r24, 0x049C	; 0x80049c <twi_error>
    1d54:	80 32       	cpi	r24, 0x20	; 32
    1d56:	41 f0       	breq	.+16     	; 0x1d68 <twi_writeTo+0xa0>
    1d58:	80 91 9c 04 	lds	r24, 0x049C	; 0x80049c <twi_error>
    1d5c:	80 33       	cpi	r24, 0x30	; 48
    1d5e:	31 f0       	breq	.+12     	; 0x1d6c <twi_writeTo+0xa4>
    1d60:	94 e0       	ldi	r25, 0x04	; 4
    1d62:	05 c0       	rjmp	.+10     	; 0x1d6e <twi_writeTo+0xa6>
    1d64:	91 e0       	ldi	r25, 0x01	; 1
    1d66:	03 c0       	rjmp	.+6      	; 0x1d6e <twi_writeTo+0xa6>
    1d68:	92 e0       	ldi	r25, 0x02	; 2
    1d6a:	01 c0       	rjmp	.+2      	; 0x1d6e <twi_writeTo+0xa6>
    1d6c:	93 e0       	ldi	r25, 0x03	; 3
    1d6e:	89 2f       	mov	r24, r25
    1d70:	0f 91       	pop	r16
    1d72:	08 95       	ret

00001d74 <twi_transmit>:
    1d74:	40 91 be 04 	lds	r20, 0x04BE	; 0x8004be <twi_txBufferLength>
    1d78:	26 2f       	mov	r18, r22
    1d7a:	30 e0       	ldi	r19, 0x00	; 0
    1d7c:	24 0f       	add	r18, r20
    1d7e:	31 1d       	adc	r19, r1
    1d80:	21 32       	cpi	r18, 0x21	; 33
    1d82:	31 05       	cpc	r19, r1
    1d84:	dc f4       	brge	.+54     	; 0x1dbc <twi_transmit+0x48>
    1d86:	20 91 09 05 	lds	r18, 0x0509	; 0x800509 <twi_state>
    1d8a:	24 30       	cpi	r18, 0x04	; 4
    1d8c:	c9 f4       	brne	.+50     	; 0x1dc0 <twi_transmit+0x4c>
    1d8e:	fc 01       	movw	r30, r24
    1d90:	80 e0       	ldi	r24, 0x00	; 0
    1d92:	90 e0       	ldi	r25, 0x00	; 0
    1d94:	86 17       	cp	r24, r22
    1d96:	58 f4       	brcc	.+22     	; 0x1dae <twi_transmit+0x3a>
    1d98:	30 91 be 04 	lds	r19, 0x04BE	; 0x8004be <twi_txBufferLength>
    1d9c:	21 91       	ld	r18, Z+
    1d9e:	dc 01       	movw	r26, r24
    1da0:	a0 54       	subi	r26, 0x40	; 64
    1da2:	bb 4f       	sbci	r27, 0xFB	; 251
    1da4:	a3 0f       	add	r26, r19
    1da6:	b1 1d       	adc	r27, r1
    1da8:	2c 93       	st	X, r18
    1daa:	01 96       	adiw	r24, 0x01	; 1
    1dac:	f3 cf       	rjmp	.-26     	; 0x1d94 <twi_transmit+0x20>
    1dae:	80 91 be 04 	lds	r24, 0x04BE	; 0x8004be <twi_txBufferLength>
    1db2:	68 0f       	add	r22, r24
    1db4:	60 93 be 04 	sts	0x04BE, r22	; 0x8004be <twi_txBufferLength>
    1db8:	80 e0       	ldi	r24, 0x00	; 0
    1dba:	08 95       	ret
    1dbc:	81 e0       	ldi	r24, 0x01	; 1
    1dbe:	08 95       	ret
    1dc0:	82 e0       	ldi	r24, 0x02	; 2
    1dc2:	08 95       	ret

00001dc4 <twi_attachSlaveRxEvent>:
    1dc4:	90 93 03 05 	sts	0x0503, r25	; 0x800503 <twi_onSlaveReceive+0x1>
    1dc8:	80 93 02 05 	sts	0x0502, r24	; 0x800502 <twi_onSlaveReceive>
    1dcc:	08 95       	ret

00001dce <twi_attachSlaveTxEvent>:
    1dce:	90 93 05 05 	sts	0x0505, r25	; 0x800505 <twi_onSlaveTransmit+0x1>
    1dd2:	80 93 04 05 	sts	0x0504, r24	; 0x800504 <twi_onSlaveTransmit>
    1dd6:	08 95       	ret

00001dd8 <twi_stop>:
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    1dd8:	85 ed       	ldi	r24, 0xD5	; 213
    1dda:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    1dde:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1de2:	84 fd       	sbrc	r24, 4
    1de4:	fc cf       	rjmp	.-8      	; 0x1dde <twi_stop+0x6>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    1de6:	10 92 09 05 	sts	0x0509, r1	; 0x800509 <twi_state>
    1dea:	08 95       	ret

00001dec <twi_releaseBus>:
 * Output   none
 */
void twi_releaseBus(void)
{
  // release bus
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT);
    1dec:	85 ec       	ldi	r24, 0xC5	; 197
    1dee:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>

  // update twi state
  twi_state = TWI_READY;
    1df2:	10 92 09 05 	sts	0x0509, r1	; 0x800509 <twi_state>
    1df6:	08 95       	ret

00001df8 <__vector_39>:
}

ISR(TWI_vect)
{
    1df8:	1f 92       	push	r1
    1dfa:	0f 92       	push	r0
    1dfc:	0f b6       	in	r0, 0x3f	; 63
    1dfe:	0f 92       	push	r0
    1e00:	11 24       	eor	r1, r1
    1e02:	0b b6       	in	r0, 0x3b	; 59
    1e04:	0f 92       	push	r0
    1e06:	2f 93       	push	r18
    1e08:	3f 93       	push	r19
    1e0a:	4f 93       	push	r20
    1e0c:	5f 93       	push	r21
    1e0e:	6f 93       	push	r22
    1e10:	7f 93       	push	r23
    1e12:	8f 93       	push	r24
    1e14:	9f 93       	push	r25
    1e16:	af 93       	push	r26
    1e18:	bf 93       	push	r27
    1e1a:	ef 93       	push	r30
    1e1c:	ff 93       	push	r31
  switch(TW_STATUS){
    1e1e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
    1e22:	88 7f       	andi	r24, 0xF8	; 248
    1e24:	80 36       	cpi	r24, 0x60	; 96
    1e26:	09 f4       	brne	.+2      	; 0x1e2a <__vector_39+0x32>
    1e28:	9d c0       	rjmp	.+314    	; 0x1f64 <__vector_39+0x16c>
    1e2a:	70 f5       	brcc	.+92     	; 0x1e88 <__vector_39+0x90>
    1e2c:	88 32       	cpi	r24, 0x28	; 40
    1e2e:	09 f4       	brne	.+2      	; 0x1e32 <__vector_39+0x3a>
    1e30:	5c c0       	rjmp	.+184    	; 0x1eea <__vector_39+0xf2>
    1e32:	90 f4       	brcc	.+36     	; 0x1e58 <__vector_39+0x60>
    1e34:	80 31       	cpi	r24, 0x10	; 16
    1e36:	09 f4       	brne	.+2      	; 0x1e3a <__vector_39+0x42>
    1e38:	55 c0       	rjmp	.+170    	; 0x1ee4 <__vector_39+0xec>
    1e3a:	38 f4       	brcc	.+14     	; 0x1e4a <__vector_39+0x52>
    1e3c:	88 23       	and	r24, r24
    1e3e:	09 f4       	brne	.+2      	; 0x1e42 <__vector_39+0x4a>
    1e40:	f3 c0       	rjmp	.+486    	; 0x2028 <__vector_39+0x230>
    1e42:	88 30       	cpi	r24, 0x08	; 8
    1e44:	09 f4       	brne	.+2      	; 0x1e48 <__vector_39+0x50>
    1e46:	4e c0       	rjmp	.+156    	; 0x1ee4 <__vector_39+0xec>
    1e48:	f2 c0       	rjmp	.+484    	; 0x202e <__vector_39+0x236>
    1e4a:	88 31       	cpi	r24, 0x18	; 24
    1e4c:	09 f4       	brne	.+2      	; 0x1e50 <__vector_39+0x58>
    1e4e:	4d c0       	rjmp	.+154    	; 0x1eea <__vector_39+0xf2>
    1e50:	80 32       	cpi	r24, 0x20	; 32
    1e52:	09 f4       	brne	.+2      	; 0x1e56 <__vector_39+0x5e>
    1e54:	5e c0       	rjmp	.+188    	; 0x1f12 <__vector_39+0x11a>
    1e56:	eb c0       	rjmp	.+470    	; 0x202e <__vector_39+0x236>
    1e58:	80 34       	cpi	r24, 0x40	; 64
    1e5a:	09 f4       	brne	.+2      	; 0x1e5e <__vector_39+0x66>
    1e5c:	69 c0       	rjmp	.+210    	; 0x1f30 <__vector_39+0x138>
    1e5e:	50 f4       	brcc	.+20     	; 0x1e74 <__vector_39+0x7c>
    1e60:	80 33       	cpi	r24, 0x30	; 48
    1e62:	09 f4       	brne	.+2      	; 0x1e66 <__vector_39+0x6e>
    1e64:	56 c0       	rjmp	.+172    	; 0x1f12 <__vector_39+0x11a>
    1e66:	88 33       	cpi	r24, 0x38	; 56
    1e68:	09 f0       	breq	.+2      	; 0x1e6c <__vector_39+0x74>
    1e6a:	e1 c0       	rjmp	.+450    	; 0x202e <__vector_39+0x236>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
    1e6c:	80 93 9c 04 	sts	0x049C, r24	; 0x80049c <twi_error>
      twi_releaseBus();
    1e70:	bd df       	rcall	.-134    	; 0x1dec <twi_releaseBus>
      break;
    1e72:	dd c0       	rjmp	.+442    	; 0x202e <__vector_39+0x236>
  twi_state = TWI_READY;
}

ISR(TWI_vect)
{
  switch(TW_STATUS){
    1e74:	80 35       	cpi	r24, 0x50	; 80
    1e76:	09 f4       	brne	.+2      	; 0x1e7a <__vector_39+0x82>
    1e78:	4f c0       	rjmp	.+158    	; 0x1f18 <__vector_39+0x120>
    1e7a:	88 35       	cpi	r24, 0x58	; 88
    1e7c:	09 f4       	brne	.+2      	; 0x1e80 <__vector_39+0x88>
    1e7e:	5d c0       	rjmp	.+186    	; 0x1f3a <__vector_39+0x142>
    1e80:	88 34       	cpi	r24, 0x48	; 72
    1e82:	09 f0       	breq	.+2      	; 0x1e86 <__vector_39+0x8e>
    1e84:	d4 c0       	rjmp	.+424    	; 0x202e <__vector_39+0x236>
    1e86:	d2 c0       	rjmp	.+420    	; 0x202c <__vector_39+0x234>
    1e88:	88 39       	cpi	r24, 0x98	; 152
    1e8a:	09 f4       	brne	.+2      	; 0x1e8e <__vector_39+0x96>
    1e8c:	c3 c0       	rjmp	.+390    	; 0x2014 <__vector_39+0x21c>
    1e8e:	a8 f4       	brcc	.+42     	; 0x1eba <__vector_39+0xc2>
    1e90:	88 37       	cpi	r24, 0x78	; 120
    1e92:	09 f4       	brne	.+2      	; 0x1e96 <__vector_39+0x9e>
    1e94:	67 c0       	rjmp	.+206    	; 0x1f64 <__vector_39+0x16c>
    1e96:	38 f4       	brcc	.+14     	; 0x1ea6 <__vector_39+0xae>
    1e98:	88 36       	cpi	r24, 0x68	; 104
    1e9a:	09 f4       	brne	.+2      	; 0x1e9e <__vector_39+0xa6>
    1e9c:	63 c0       	rjmp	.+198    	; 0x1f64 <__vector_39+0x16c>
    1e9e:	80 37       	cpi	r24, 0x70	; 112
    1ea0:	09 f4       	brne	.+2      	; 0x1ea4 <__vector_39+0xac>
    1ea2:	60 c0       	rjmp	.+192    	; 0x1f64 <__vector_39+0x16c>
    1ea4:	c4 c0       	rjmp	.+392    	; 0x202e <__vector_39+0x236>
    1ea6:	88 38       	cpi	r24, 0x88	; 136
    1ea8:	09 f4       	brne	.+2      	; 0x1eac <__vector_39+0xb4>
    1eaa:	b4 c0       	rjmp	.+360    	; 0x2014 <__vector_39+0x21c>
    1eac:	80 39       	cpi	r24, 0x90	; 144
    1eae:	09 f4       	brne	.+2      	; 0x1eb2 <__vector_39+0xba>
    1eb0:	5f c0       	rjmp	.+190    	; 0x1f70 <__vector_39+0x178>
    1eb2:	80 38       	cpi	r24, 0x80	; 128
    1eb4:	09 f0       	breq	.+2      	; 0x1eb8 <__vector_39+0xc0>
    1eb6:	bb c0       	rjmp	.+374    	; 0x202e <__vector_39+0x236>
    1eb8:	5b c0       	rjmp	.+182    	; 0x1f70 <__vector_39+0x178>
    1eba:	80 3b       	cpi	r24, 0xB0	; 176
    1ebc:	09 f4       	brne	.+2      	; 0x1ec0 <__vector_39+0xc8>
    1ebe:	82 c0       	rjmp	.+260    	; 0x1fc4 <__vector_39+0x1cc>
    1ec0:	38 f4       	brcc	.+14     	; 0x1ed0 <__vector_39+0xd8>
    1ec2:	80 3a       	cpi	r24, 0xA0	; 160
    1ec4:	09 f4       	brne	.+2      	; 0x1ec8 <__vector_39+0xd0>
    1ec6:	66 c0       	rjmp	.+204    	; 0x1f94 <__vector_39+0x19c>
    1ec8:	88 3a       	cpi	r24, 0xA8	; 168
    1eca:	09 f4       	brne	.+2      	; 0x1ece <__vector_39+0xd6>
    1ecc:	7b c0       	rjmp	.+246    	; 0x1fc4 <__vector_39+0x1cc>
    1ece:	af c0       	rjmp	.+350    	; 0x202e <__vector_39+0x236>
    1ed0:	80 3c       	cpi	r24, 0xC0	; 192
    1ed2:	09 f4       	brne	.+2      	; 0x1ed6 <__vector_39+0xde>
    1ed4:	a3 c0       	rjmp	.+326    	; 0x201c <__vector_39+0x224>
    1ed6:	88 3c       	cpi	r24, 0xC8	; 200
    1ed8:	09 f4       	brne	.+2      	; 0x1edc <__vector_39+0xe4>
    1eda:	a0 c0       	rjmp	.+320    	; 0x201c <__vector_39+0x224>
    1edc:	88 3b       	cpi	r24, 0xB8	; 184
    1ede:	09 f4       	brne	.+2      	; 0x1ee2 <__vector_39+0xea>
    1ee0:	86 c0       	rjmp	.+268    	; 0x1fee <__vector_39+0x1f6>
    1ee2:	a5 c0       	rjmp	.+330    	; 0x202e <__vector_39+0x236>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
    1ee4:	80 91 08 05 	lds	r24, 0x0508	; 0x800508 <twi_slarw>
    1ee8:	10 c0       	rjmp	.+32     	; 0x1f0a <__vector_39+0x112>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
    1eea:	90 91 e1 04 	lds	r25, 0x04E1	; 0x8004e1 <twi_masterBufferIndex>
    1eee:	80 91 e0 04 	lds	r24, 0x04E0	; 0x8004e0 <twi_masterBufferLength>
    1ef2:	98 17       	cp	r25, r24
    1ef4:	70 f5       	brcc	.+92     	; 0x1f52 <__vector_39+0x15a>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
    1ef6:	e0 91 e1 04 	lds	r30, 0x04E1	; 0x8004e1 <twi_masterBufferIndex>
    1efa:	81 e0       	ldi	r24, 0x01	; 1
    1efc:	8e 0f       	add	r24, r30
    1efe:	80 93 e1 04 	sts	0x04E1, r24	; 0x8004e1 <twi_masterBufferIndex>
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	ee 51       	subi	r30, 0x1E	; 30
    1f06:	fb 4f       	sbci	r31, 0xFB	; 251
    1f08:	80 81       	ld	r24, Z
    1f0a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    1f0e:	85 ec       	ldi	r24, 0xC5	; 197
    1f10:	82 c0       	rjmp	.+260    	; 0x2016 <__vector_39+0x21e>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
    1f12:	80 93 9c 04 	sts	0x049C, r24	; 0x80049c <twi_error>
    1f16:	8a c0       	rjmp	.+276    	; 0x202c <__vector_39+0x234>
      break;

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    1f18:	e0 91 e1 04 	lds	r30, 0x04E1	; 0x8004e1 <twi_masterBufferIndex>
    1f1c:	81 e0       	ldi	r24, 0x01	; 1
    1f1e:	8e 0f       	add	r24, r30
    1f20:	80 93 e1 04 	sts	0x04E1, r24	; 0x8004e1 <twi_masterBufferIndex>
    1f24:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	ee 51       	subi	r30, 0x1E	; 30
    1f2c:	fb 4f       	sbci	r31, 0xFB	; 251
    1f2e:	80 83       	st	Z, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
    1f30:	90 91 e1 04 	lds	r25, 0x04E1	; 0x8004e1 <twi_masterBufferIndex>
    1f34:	80 91 e0 04 	lds	r24, 0x04E0	; 0x8004e0 <twi_masterBufferLength>
    1f38:	6a c0       	rjmp	.+212    	; 0x200e <__vector_39+0x216>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    1f3a:	e0 91 e1 04 	lds	r30, 0x04E1	; 0x8004e1 <twi_masterBufferIndex>
    1f3e:	81 e0       	ldi	r24, 0x01	; 1
    1f40:	8e 0f       	add	r24, r30
    1f42:	80 93 e1 04 	sts	0x04E1, r24	; 0x8004e1 <twi_masterBufferIndex>
    1f46:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	ee 51       	subi	r30, 0x1E	; 30
    1f4e:	fb 4f       	sbci	r31, 0xFB	; 251
    1f50:	80 83       	st	Z, r24
	if (twi_sendStop)
    1f52:	80 91 07 05 	lds	r24, 0x0507	; 0x800507 <twi_sendStop>
    1f56:	81 11       	cpse	r24, r1
    1f58:	69 c0       	rjmp	.+210    	; 0x202c <__vector_39+0x234>
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
    1f5a:	81 e0       	ldi	r24, 0x01	; 1
    1f5c:	80 93 06 05 	sts	0x0506, r24	; 0x800506 <twi_inRepStart>
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
    1f60:	84 ea       	ldi	r24, 0xA4	; 164
    1f62:	5d c0       	rjmp	.+186    	; 0x201e <__vector_39+0x226>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
    1f64:	83 e0       	ldi	r24, 0x03	; 3
    1f66:	80 93 09 05 	sts	0x0509, r24	; 0x800509 <twi_state>
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
    1f6a:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <twi_rxBufferIndex>
    1f6e:	cf cf       	rjmp	.-98     	; 0x1f0e <__vector_39+0x116>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    1f70:	80 91 9d 04 	lds	r24, 0x049D	; 0x80049d <twi_rxBufferIndex>
    1f74:	80 32       	cpi	r24, 0x20	; 32
    1f76:	08 f0       	brcs	.+2      	; 0x1f7a <__vector_39+0x182>
    1f78:	4d c0       	rjmp	.+154    	; 0x2014 <__vector_39+0x21c>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
    1f7a:	e0 91 9d 04 	lds	r30, 0x049D	; 0x80049d <twi_rxBufferIndex>
    1f7e:	81 e0       	ldi	r24, 0x01	; 1
    1f80:	8e 0f       	add	r24, r30
    1f82:	80 93 9d 04 	sts	0x049D, r24	; 0x80049d <twi_rxBufferIndex>
    1f86:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1f8a:	f0 e0       	ldi	r31, 0x00	; 0
    1f8c:	e2 56       	subi	r30, 0x62	; 98
    1f8e:	fb 4f       	sbci	r31, 0xFB	; 251
    1f90:	80 83       	st	Z, r24
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // ack future responses and leave slave receiver state
      twi_releaseBus();
    1f92:	bd cf       	rjmp	.-134    	; 0x1f0e <__vector_39+0x116>
    1f94:	2b df       	rcall	.-426    	; 0x1dec <twi_releaseBus>
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    1f96:	80 91 9d 04 	lds	r24, 0x049D	; 0x80049d <twi_rxBufferIndex>
    1f9a:	80 32       	cpi	r24, 0x20	; 32
    1f9c:	30 f4       	brcc	.+12     	; 0x1faa <__vector_39+0x1b2>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
    1f9e:	e0 91 9d 04 	lds	r30, 0x049D	; 0x80049d <twi_rxBufferIndex>
    1fa2:	f0 e0       	ldi	r31, 0x00	; 0
    1fa4:	e2 56       	subi	r30, 0x62	; 98
    1fa6:	fb 4f       	sbci	r31, 0xFB	; 251
    1fa8:	10 82       	st	Z, r1
      }
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
    1faa:	60 91 9d 04 	lds	r22, 0x049D	; 0x80049d <twi_rxBufferIndex>
    1fae:	70 e0       	ldi	r23, 0x00	; 0
    1fb0:	e0 91 02 05 	lds	r30, 0x0502	; 0x800502 <twi_onSlaveReceive>
    1fb4:	f0 91 03 05 	lds	r31, 0x0503	; 0x800503 <twi_onSlaveReceive+0x1>
    1fb8:	8e e9       	ldi	r24, 0x9E	; 158
    1fba:	94 e0       	ldi	r25, 0x04	; 4
    1fbc:	19 95       	eicall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
    1fbe:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <twi_rxBufferIndex>
      break;
    1fc2:	35 c0       	rjmp	.+106    	; 0x202e <__vector_39+0x236>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
    1fc4:	84 e0       	ldi	r24, 0x04	; 4
    1fc6:	80 93 09 05 	sts	0x0509, r24	; 0x800509 <twi_state>
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
    1fca:	10 92 bf 04 	sts	0x04BF, r1	; 0x8004bf <twi_txBufferIndex>
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
    1fce:	10 92 be 04 	sts	0x04BE, r1	; 0x8004be <twi_txBufferLength>
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
    1fd2:	e0 91 04 05 	lds	r30, 0x0504	; 0x800504 <twi_onSlaveTransmit>
    1fd6:	f0 91 05 05 	lds	r31, 0x0505	; 0x800505 <twi_onSlaveTransmit+0x1>
    1fda:	19 95       	eicall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
    1fdc:	80 91 be 04 	lds	r24, 0x04BE	; 0x8004be <twi_txBufferLength>
    1fe0:	81 11       	cpse	r24, r1
    1fe2:	05 c0       	rjmp	.+10     	; 0x1fee <__vector_39+0x1f6>
        twi_txBufferLength = 1;
    1fe4:	81 e0       	ldi	r24, 0x01	; 1
    1fe6:	80 93 be 04 	sts	0x04BE, r24	; 0x8004be <twi_txBufferLength>
        twi_txBuffer[0] = 0x00;
    1fea:	10 92 c0 04 	sts	0x04C0, r1	; 0x8004c0 <twi_txBuffer>
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
    1fee:	e0 91 bf 04 	lds	r30, 0x04BF	; 0x8004bf <twi_txBufferIndex>
    1ff2:	81 e0       	ldi	r24, 0x01	; 1
    1ff4:	8e 0f       	add	r24, r30
    1ff6:	80 93 bf 04 	sts	0x04BF, r24	; 0x8004bf <twi_txBufferIndex>
    1ffa:	f0 e0       	ldi	r31, 0x00	; 0
    1ffc:	e0 54       	subi	r30, 0x40	; 64
    1ffe:	fb 4f       	sbci	r31, 0xFB	; 251
    2000:	80 81       	ld	r24, Z
    2002:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
    2006:	90 91 bf 04 	lds	r25, 0x04BF	; 0x8004bf <twi_txBufferIndex>
    200a:	80 91 be 04 	lds	r24, 0x04BE	; 0x8004be <twi_txBufferLength>
    200e:	98 17       	cp	r25, r24
    2010:	08 f4       	brcc	.+2      	; 0x2014 <__vector_39+0x21c>
    2012:	7d cf       	rjmp	.-262    	; 0x1f0e <__vector_39+0x116>
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    2014:	85 e8       	ldi	r24, 0x85	; 133
    2016:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    201a:	09 c0       	rjmp	.+18     	; 0x202e <__vector_39+0x236>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    201c:	85 ec       	ldi	r24, 0xC5	; 197
    201e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    case TW_ST_DATA_NACK: // received nack, we are done 
    case TW_ST_LAST_DATA: // received ack, but we are done already!
      // ack future responses
      twi_reply(1);
      // leave slave receiver state
      twi_state = TWI_READY;
    2022:	10 92 09 05 	sts	0x0509, r1	; 0x800509 <twi_state>
      break;
    2026:	03 c0       	rjmp	.+6      	; 0x202e <__vector_39+0x236>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
    2028:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <twi_error>
      twi_stop();
    202c:	d5 de       	rcall	.-598    	; 0x1dd8 <twi_stop>
      break;
  }
}
    202e:	ff 91       	pop	r31
    2030:	ef 91       	pop	r30
    2032:	bf 91       	pop	r27
    2034:	af 91       	pop	r26
    2036:	9f 91       	pop	r25
    2038:	8f 91       	pop	r24
    203a:	7f 91       	pop	r23
    203c:	6f 91       	pop	r22
    203e:	5f 91       	pop	r21
    2040:	4f 91       	pop	r20
    2042:	3f 91       	pop	r19
    2044:	2f 91       	pop	r18
    2046:	0f 90       	pop	r0
    2048:	0b be       	out	0x3b, r0	; 59
    204a:	0f 90       	pop	r0
    204c:	0f be       	out	0x3f, r0	; 63
    204e:	0f 90       	pop	r0
    2050:	1f 90       	pop	r1
    2052:	18 95       	reti

00002054 <__udivmodsi4>:
    2054:	a1 e2       	ldi	r26, 0x21	; 33
    2056:	1a 2e       	mov	r1, r26
    2058:	aa 1b       	sub	r26, r26
    205a:	bb 1b       	sub	r27, r27
    205c:	fd 01       	movw	r30, r26
    205e:	0d c0       	rjmp	.+26     	; 0x207a <__udivmodsi4_ep>

00002060 <__udivmodsi4_loop>:
    2060:	aa 1f       	adc	r26, r26
    2062:	bb 1f       	adc	r27, r27
    2064:	ee 1f       	adc	r30, r30
    2066:	ff 1f       	adc	r31, r31
    2068:	a2 17       	cp	r26, r18
    206a:	b3 07       	cpc	r27, r19
    206c:	e4 07       	cpc	r30, r20
    206e:	f5 07       	cpc	r31, r21
    2070:	20 f0       	brcs	.+8      	; 0x207a <__udivmodsi4_ep>
    2072:	a2 1b       	sub	r26, r18
    2074:	b3 0b       	sbc	r27, r19
    2076:	e4 0b       	sbc	r30, r20
    2078:	f5 0b       	sbc	r31, r21

0000207a <__udivmodsi4_ep>:
    207a:	66 1f       	adc	r22, r22
    207c:	77 1f       	adc	r23, r23
    207e:	88 1f       	adc	r24, r24
    2080:	99 1f       	adc	r25, r25
    2082:	1a 94       	dec	r1
    2084:	69 f7       	brne	.-38     	; 0x2060 <__udivmodsi4_loop>
    2086:	60 95       	com	r22
    2088:	70 95       	com	r23
    208a:	80 95       	com	r24
    208c:	90 95       	com	r25
    208e:	9b 01       	movw	r18, r22
    2090:	ac 01       	movw	r20, r24
    2092:	bd 01       	movw	r22, r26
    2094:	cf 01       	movw	r24, r30
    2096:	08 95       	ret

00002098 <__tablejump2__>:
    2098:	ee 0f       	add	r30, r30
    209a:	ff 1f       	adc	r31, r31
    209c:	88 1f       	adc	r24, r24
    209e:	8b bf       	out	0x3b, r24	; 59
    20a0:	07 90       	elpm	r0, Z+
    20a2:	f6 91       	elpm	r31, Z
    20a4:	e0 2d       	mov	r30, r0
    20a6:	19 94       	eijmp

000020a8 <sprintf>:
    20a8:	0f 93       	push	r16
    20aa:	1f 93       	push	r17
    20ac:	cf 93       	push	r28
    20ae:	df 93       	push	r29
    20b0:	cd b7       	in	r28, 0x3d	; 61
    20b2:	de b7       	in	r29, 0x3e	; 62
    20b4:	2e 97       	sbiw	r28, 0x0e	; 14
    20b6:	0f b6       	in	r0, 0x3f	; 63
    20b8:	f8 94       	cli
    20ba:	de bf       	out	0x3e, r29	; 62
    20bc:	0f be       	out	0x3f, r0	; 63
    20be:	cd bf       	out	0x3d, r28	; 61
    20c0:	0e 89       	ldd	r16, Y+22	; 0x16
    20c2:	1f 89       	ldd	r17, Y+23	; 0x17
    20c4:	86 e0       	ldi	r24, 0x06	; 6
    20c6:	8c 83       	std	Y+4, r24	; 0x04
    20c8:	1a 83       	std	Y+2, r17	; 0x02
    20ca:	09 83       	std	Y+1, r16	; 0x01
    20cc:	8f ef       	ldi	r24, 0xFF	; 255
    20ce:	9f e7       	ldi	r25, 0x7F	; 127
    20d0:	9e 83       	std	Y+6, r25	; 0x06
    20d2:	8d 83       	std	Y+5, r24	; 0x05
    20d4:	ae 01       	movw	r20, r28
    20d6:	46 5e       	subi	r20, 0xE6	; 230
    20d8:	5f 4f       	sbci	r21, 0xFF	; 255
    20da:	68 8d       	ldd	r22, Y+24	; 0x18
    20dc:	79 8d       	ldd	r23, Y+25	; 0x19
    20de:	ce 01       	movw	r24, r28
    20e0:	01 96       	adiw	r24, 0x01	; 1
    20e2:	10 d0       	rcall	.+32     	; 0x2104 <vfprintf>
    20e4:	ef 81       	ldd	r30, Y+7	; 0x07
    20e6:	f8 85       	ldd	r31, Y+8	; 0x08
    20e8:	e0 0f       	add	r30, r16
    20ea:	f1 1f       	adc	r31, r17
    20ec:	10 82       	st	Z, r1
    20ee:	2e 96       	adiw	r28, 0x0e	; 14
    20f0:	0f b6       	in	r0, 0x3f	; 63
    20f2:	f8 94       	cli
    20f4:	de bf       	out	0x3e, r29	; 62
    20f6:	0f be       	out	0x3f, r0	; 63
    20f8:	cd bf       	out	0x3d, r28	; 61
    20fa:	df 91       	pop	r29
    20fc:	cf 91       	pop	r28
    20fe:	1f 91       	pop	r17
    2100:	0f 91       	pop	r16
    2102:	08 95       	ret

00002104 <vfprintf>:
    2104:	2f 92       	push	r2
    2106:	3f 92       	push	r3
    2108:	4f 92       	push	r4
    210a:	5f 92       	push	r5
    210c:	6f 92       	push	r6
    210e:	7f 92       	push	r7
    2110:	8f 92       	push	r8
    2112:	9f 92       	push	r9
    2114:	af 92       	push	r10
    2116:	bf 92       	push	r11
    2118:	cf 92       	push	r12
    211a:	df 92       	push	r13
    211c:	ef 92       	push	r14
    211e:	ff 92       	push	r15
    2120:	0f 93       	push	r16
    2122:	1f 93       	push	r17
    2124:	cf 93       	push	r28
    2126:	df 93       	push	r29
    2128:	cd b7       	in	r28, 0x3d	; 61
    212a:	de b7       	in	r29, 0x3e	; 62
    212c:	2b 97       	sbiw	r28, 0x0b	; 11
    212e:	0f b6       	in	r0, 0x3f	; 63
    2130:	f8 94       	cli
    2132:	de bf       	out	0x3e, r29	; 62
    2134:	0f be       	out	0x3f, r0	; 63
    2136:	cd bf       	out	0x3d, r28	; 61
    2138:	6c 01       	movw	r12, r24
    213a:	7b 01       	movw	r14, r22
    213c:	8a 01       	movw	r16, r20
    213e:	fc 01       	movw	r30, r24
    2140:	17 82       	std	Z+7, r1	; 0x07
    2142:	16 82       	std	Z+6, r1	; 0x06
    2144:	83 81       	ldd	r24, Z+3	; 0x03
    2146:	81 ff       	sbrs	r24, 1
    2148:	bf c1       	rjmp	.+894    	; 0x24c8 <__stack+0x2c9>
    214a:	ce 01       	movw	r24, r28
    214c:	01 96       	adiw	r24, 0x01	; 1
    214e:	3c 01       	movw	r6, r24
    2150:	f6 01       	movw	r30, r12
    2152:	93 81       	ldd	r25, Z+3	; 0x03
    2154:	f7 01       	movw	r30, r14
    2156:	93 fd       	sbrc	r25, 3
    2158:	85 91       	lpm	r24, Z+
    215a:	93 ff       	sbrs	r25, 3
    215c:	81 91       	ld	r24, Z+
    215e:	7f 01       	movw	r14, r30
    2160:	88 23       	and	r24, r24
    2162:	09 f4       	brne	.+2      	; 0x2166 <vfprintf+0x62>
    2164:	ad c1       	rjmp	.+858    	; 0x24c0 <__stack+0x2c1>
    2166:	85 32       	cpi	r24, 0x25	; 37
    2168:	39 f4       	brne	.+14     	; 0x2178 <vfprintf+0x74>
    216a:	93 fd       	sbrc	r25, 3
    216c:	85 91       	lpm	r24, Z+
    216e:	93 ff       	sbrs	r25, 3
    2170:	81 91       	ld	r24, Z+
    2172:	7f 01       	movw	r14, r30
    2174:	85 32       	cpi	r24, 0x25	; 37
    2176:	21 f4       	brne	.+8      	; 0x2180 <vfprintf+0x7c>
    2178:	b6 01       	movw	r22, r12
    217a:	90 e0       	ldi	r25, 0x00	; 0
    217c:	d6 d1       	rcall	.+940    	; 0x252a <fputc>
    217e:	e8 cf       	rjmp	.-48     	; 0x2150 <vfprintf+0x4c>
    2180:	91 2c       	mov	r9, r1
    2182:	21 2c       	mov	r2, r1
    2184:	31 2c       	mov	r3, r1
    2186:	ff e1       	ldi	r31, 0x1F	; 31
    2188:	f3 15       	cp	r31, r3
    218a:	d8 f0       	brcs	.+54     	; 0x21c2 <vfprintf+0xbe>
    218c:	8b 32       	cpi	r24, 0x2B	; 43
    218e:	79 f0       	breq	.+30     	; 0x21ae <vfprintf+0xaa>
    2190:	38 f4       	brcc	.+14     	; 0x21a0 <vfprintf+0x9c>
    2192:	80 32       	cpi	r24, 0x20	; 32
    2194:	79 f0       	breq	.+30     	; 0x21b4 <vfprintf+0xb0>
    2196:	83 32       	cpi	r24, 0x23	; 35
    2198:	a1 f4       	brne	.+40     	; 0x21c2 <vfprintf+0xbe>
    219a:	23 2d       	mov	r18, r3
    219c:	20 61       	ori	r18, 0x10	; 16
    219e:	1d c0       	rjmp	.+58     	; 0x21da <vfprintf+0xd6>
    21a0:	8d 32       	cpi	r24, 0x2D	; 45
    21a2:	61 f0       	breq	.+24     	; 0x21bc <vfprintf+0xb8>
    21a4:	80 33       	cpi	r24, 0x30	; 48
    21a6:	69 f4       	brne	.+26     	; 0x21c2 <vfprintf+0xbe>
    21a8:	23 2d       	mov	r18, r3
    21aa:	21 60       	ori	r18, 0x01	; 1
    21ac:	16 c0       	rjmp	.+44     	; 0x21da <vfprintf+0xd6>
    21ae:	83 2d       	mov	r24, r3
    21b0:	82 60       	ori	r24, 0x02	; 2
    21b2:	38 2e       	mov	r3, r24
    21b4:	e3 2d       	mov	r30, r3
    21b6:	e4 60       	ori	r30, 0x04	; 4
    21b8:	3e 2e       	mov	r3, r30
    21ba:	2a c0       	rjmp	.+84     	; 0x2210 <__stack+0x11>
    21bc:	f3 2d       	mov	r31, r3
    21be:	f8 60       	ori	r31, 0x08	; 8
    21c0:	1d c0       	rjmp	.+58     	; 0x21fc <vfprintf+0xf8>
    21c2:	37 fc       	sbrc	r3, 7
    21c4:	2d c0       	rjmp	.+90     	; 0x2220 <__stack+0x21>
    21c6:	20 ed       	ldi	r18, 0xD0	; 208
    21c8:	28 0f       	add	r18, r24
    21ca:	2a 30       	cpi	r18, 0x0A	; 10
    21cc:	40 f0       	brcs	.+16     	; 0x21de <vfprintf+0xda>
    21ce:	8e 32       	cpi	r24, 0x2E	; 46
    21d0:	b9 f4       	brne	.+46     	; 0x2200 <__stack+0x1>
    21d2:	36 fc       	sbrc	r3, 6
    21d4:	75 c1       	rjmp	.+746    	; 0x24c0 <__stack+0x2c1>
    21d6:	23 2d       	mov	r18, r3
    21d8:	20 64       	ori	r18, 0x40	; 64
    21da:	32 2e       	mov	r3, r18
    21dc:	19 c0       	rjmp	.+50     	; 0x2210 <__stack+0x11>
    21de:	36 fe       	sbrs	r3, 6
    21e0:	06 c0       	rjmp	.+12     	; 0x21ee <vfprintf+0xea>
    21e2:	8a e0       	ldi	r24, 0x0A	; 10
    21e4:	98 9e       	mul	r9, r24
    21e6:	20 0d       	add	r18, r0
    21e8:	11 24       	eor	r1, r1
    21ea:	92 2e       	mov	r9, r18
    21ec:	11 c0       	rjmp	.+34     	; 0x2210 <__stack+0x11>
    21ee:	ea e0       	ldi	r30, 0x0A	; 10
    21f0:	2e 9e       	mul	r2, r30
    21f2:	20 0d       	add	r18, r0
    21f4:	11 24       	eor	r1, r1
    21f6:	22 2e       	mov	r2, r18
    21f8:	f3 2d       	mov	r31, r3
    21fa:	f0 62       	ori	r31, 0x20	; 32
    21fc:	3f 2e       	mov	r3, r31
    21fe:	08 c0       	rjmp	.+16     	; 0x2210 <__stack+0x11>
    2200:	8c 36       	cpi	r24, 0x6C	; 108
    2202:	21 f4       	brne	.+8      	; 0x220c <__stack+0xd>
    2204:	83 2d       	mov	r24, r3
    2206:	80 68       	ori	r24, 0x80	; 128
    2208:	38 2e       	mov	r3, r24
    220a:	02 c0       	rjmp	.+4      	; 0x2210 <__stack+0x11>
    220c:	88 36       	cpi	r24, 0x68	; 104
    220e:	41 f4       	brne	.+16     	; 0x2220 <__stack+0x21>
    2210:	f7 01       	movw	r30, r14
    2212:	93 fd       	sbrc	r25, 3
    2214:	85 91       	lpm	r24, Z+
    2216:	93 ff       	sbrs	r25, 3
    2218:	81 91       	ld	r24, Z+
    221a:	7f 01       	movw	r14, r30
    221c:	81 11       	cpse	r24, r1
    221e:	b3 cf       	rjmp	.-154    	; 0x2186 <vfprintf+0x82>
    2220:	98 2f       	mov	r25, r24
    2222:	9f 7d       	andi	r25, 0xDF	; 223
    2224:	95 54       	subi	r25, 0x45	; 69
    2226:	93 30       	cpi	r25, 0x03	; 3
    2228:	28 f4       	brcc	.+10     	; 0x2234 <__stack+0x35>
    222a:	0c 5f       	subi	r16, 0xFC	; 252
    222c:	1f 4f       	sbci	r17, 0xFF	; 255
    222e:	9f e3       	ldi	r25, 0x3F	; 63
    2230:	99 83       	std	Y+1, r25	; 0x01
    2232:	0d c0       	rjmp	.+26     	; 0x224e <__stack+0x4f>
    2234:	83 36       	cpi	r24, 0x63	; 99
    2236:	31 f0       	breq	.+12     	; 0x2244 <__stack+0x45>
    2238:	83 37       	cpi	r24, 0x73	; 115
    223a:	71 f0       	breq	.+28     	; 0x2258 <__stack+0x59>
    223c:	83 35       	cpi	r24, 0x53	; 83
    223e:	09 f0       	breq	.+2      	; 0x2242 <__stack+0x43>
    2240:	55 c0       	rjmp	.+170    	; 0x22ec <__stack+0xed>
    2242:	20 c0       	rjmp	.+64     	; 0x2284 <__stack+0x85>
    2244:	f8 01       	movw	r30, r16
    2246:	80 81       	ld	r24, Z
    2248:	89 83       	std	Y+1, r24	; 0x01
    224a:	0e 5f       	subi	r16, 0xFE	; 254
    224c:	1f 4f       	sbci	r17, 0xFF	; 255
    224e:	88 24       	eor	r8, r8
    2250:	83 94       	inc	r8
    2252:	91 2c       	mov	r9, r1
    2254:	53 01       	movw	r10, r6
    2256:	12 c0       	rjmp	.+36     	; 0x227c <__stack+0x7d>
    2258:	28 01       	movw	r4, r16
    225a:	f2 e0       	ldi	r31, 0x02	; 2
    225c:	4f 0e       	add	r4, r31
    225e:	51 1c       	adc	r5, r1
    2260:	f8 01       	movw	r30, r16
    2262:	a0 80       	ld	r10, Z
    2264:	b1 80       	ldd	r11, Z+1	; 0x01
    2266:	36 fe       	sbrs	r3, 6
    2268:	03 c0       	rjmp	.+6      	; 0x2270 <__stack+0x71>
    226a:	69 2d       	mov	r22, r9
    226c:	70 e0       	ldi	r23, 0x00	; 0
    226e:	02 c0       	rjmp	.+4      	; 0x2274 <__stack+0x75>
    2270:	6f ef       	ldi	r22, 0xFF	; 255
    2272:	7f ef       	ldi	r23, 0xFF	; 255
    2274:	c5 01       	movw	r24, r10
    2276:	4e d1       	rcall	.+668    	; 0x2514 <strnlen>
    2278:	4c 01       	movw	r8, r24
    227a:	82 01       	movw	r16, r4
    227c:	f3 2d       	mov	r31, r3
    227e:	ff 77       	andi	r31, 0x7F	; 127
    2280:	3f 2e       	mov	r3, r31
    2282:	15 c0       	rjmp	.+42     	; 0x22ae <__stack+0xaf>
    2284:	28 01       	movw	r4, r16
    2286:	22 e0       	ldi	r18, 0x02	; 2
    2288:	42 0e       	add	r4, r18
    228a:	51 1c       	adc	r5, r1
    228c:	f8 01       	movw	r30, r16
    228e:	a0 80       	ld	r10, Z
    2290:	b1 80       	ldd	r11, Z+1	; 0x01
    2292:	36 fe       	sbrs	r3, 6
    2294:	03 c0       	rjmp	.+6      	; 0x229c <__stack+0x9d>
    2296:	69 2d       	mov	r22, r9
    2298:	70 e0       	ldi	r23, 0x00	; 0
    229a:	02 c0       	rjmp	.+4      	; 0x22a0 <__stack+0xa1>
    229c:	6f ef       	ldi	r22, 0xFF	; 255
    229e:	7f ef       	ldi	r23, 0xFF	; 255
    22a0:	c5 01       	movw	r24, r10
    22a2:	2d d1       	rcall	.+602    	; 0x24fe <strnlen_P>
    22a4:	4c 01       	movw	r8, r24
    22a6:	f3 2d       	mov	r31, r3
    22a8:	f0 68       	ori	r31, 0x80	; 128
    22aa:	3f 2e       	mov	r3, r31
    22ac:	82 01       	movw	r16, r4
    22ae:	33 fc       	sbrc	r3, 3
    22b0:	19 c0       	rjmp	.+50     	; 0x22e4 <__stack+0xe5>
    22b2:	82 2d       	mov	r24, r2
    22b4:	90 e0       	ldi	r25, 0x00	; 0
    22b6:	88 16       	cp	r8, r24
    22b8:	99 06       	cpc	r9, r25
    22ba:	a0 f4       	brcc	.+40     	; 0x22e4 <__stack+0xe5>
    22bc:	b6 01       	movw	r22, r12
    22be:	80 e2       	ldi	r24, 0x20	; 32
    22c0:	90 e0       	ldi	r25, 0x00	; 0
    22c2:	33 d1       	rcall	.+614    	; 0x252a <fputc>
    22c4:	2a 94       	dec	r2
    22c6:	f5 cf       	rjmp	.-22     	; 0x22b2 <__stack+0xb3>
    22c8:	f5 01       	movw	r30, r10
    22ca:	37 fc       	sbrc	r3, 7
    22cc:	85 91       	lpm	r24, Z+
    22ce:	37 fe       	sbrs	r3, 7
    22d0:	81 91       	ld	r24, Z+
    22d2:	5f 01       	movw	r10, r30
    22d4:	b6 01       	movw	r22, r12
    22d6:	90 e0       	ldi	r25, 0x00	; 0
    22d8:	28 d1       	rcall	.+592    	; 0x252a <fputc>
    22da:	21 10       	cpse	r2, r1
    22dc:	2a 94       	dec	r2
    22de:	21 e0       	ldi	r18, 0x01	; 1
    22e0:	82 1a       	sub	r8, r18
    22e2:	91 08       	sbc	r9, r1
    22e4:	81 14       	cp	r8, r1
    22e6:	91 04       	cpc	r9, r1
    22e8:	79 f7       	brne	.-34     	; 0x22c8 <__stack+0xc9>
    22ea:	e1 c0       	rjmp	.+450    	; 0x24ae <__stack+0x2af>
    22ec:	84 36       	cpi	r24, 0x64	; 100
    22ee:	11 f0       	breq	.+4      	; 0x22f4 <__stack+0xf5>
    22f0:	89 36       	cpi	r24, 0x69	; 105
    22f2:	39 f5       	brne	.+78     	; 0x2342 <__stack+0x143>
    22f4:	f8 01       	movw	r30, r16
    22f6:	37 fe       	sbrs	r3, 7
    22f8:	07 c0       	rjmp	.+14     	; 0x2308 <__stack+0x109>
    22fa:	60 81       	ld	r22, Z
    22fc:	71 81       	ldd	r23, Z+1	; 0x01
    22fe:	82 81       	ldd	r24, Z+2	; 0x02
    2300:	93 81       	ldd	r25, Z+3	; 0x03
    2302:	0c 5f       	subi	r16, 0xFC	; 252
    2304:	1f 4f       	sbci	r17, 0xFF	; 255
    2306:	08 c0       	rjmp	.+16     	; 0x2318 <__stack+0x119>
    2308:	60 81       	ld	r22, Z
    230a:	71 81       	ldd	r23, Z+1	; 0x01
    230c:	07 2e       	mov	r0, r23
    230e:	00 0c       	add	r0, r0
    2310:	88 0b       	sbc	r24, r24
    2312:	99 0b       	sbc	r25, r25
    2314:	0e 5f       	subi	r16, 0xFE	; 254
    2316:	1f 4f       	sbci	r17, 0xFF	; 255
    2318:	f3 2d       	mov	r31, r3
    231a:	ff 76       	andi	r31, 0x6F	; 111
    231c:	3f 2e       	mov	r3, r31
    231e:	97 ff       	sbrs	r25, 7
    2320:	09 c0       	rjmp	.+18     	; 0x2334 <__stack+0x135>
    2322:	90 95       	com	r25
    2324:	80 95       	com	r24
    2326:	70 95       	com	r23
    2328:	61 95       	neg	r22
    232a:	7f 4f       	sbci	r23, 0xFF	; 255
    232c:	8f 4f       	sbci	r24, 0xFF	; 255
    232e:	9f 4f       	sbci	r25, 0xFF	; 255
    2330:	f0 68       	ori	r31, 0x80	; 128
    2332:	3f 2e       	mov	r3, r31
    2334:	2a e0       	ldi	r18, 0x0A	; 10
    2336:	30 e0       	ldi	r19, 0x00	; 0
    2338:	a3 01       	movw	r20, r6
    233a:	33 d1       	rcall	.+614    	; 0x25a2 <__ultoa_invert>
    233c:	88 2e       	mov	r8, r24
    233e:	86 18       	sub	r8, r6
    2340:	44 c0       	rjmp	.+136    	; 0x23ca <__stack+0x1cb>
    2342:	85 37       	cpi	r24, 0x75	; 117
    2344:	31 f4       	brne	.+12     	; 0x2352 <__stack+0x153>
    2346:	23 2d       	mov	r18, r3
    2348:	2f 7e       	andi	r18, 0xEF	; 239
    234a:	b2 2e       	mov	r11, r18
    234c:	2a e0       	ldi	r18, 0x0A	; 10
    234e:	30 e0       	ldi	r19, 0x00	; 0
    2350:	25 c0       	rjmp	.+74     	; 0x239c <__stack+0x19d>
    2352:	93 2d       	mov	r25, r3
    2354:	99 7f       	andi	r25, 0xF9	; 249
    2356:	b9 2e       	mov	r11, r25
    2358:	8f 36       	cpi	r24, 0x6F	; 111
    235a:	c1 f0       	breq	.+48     	; 0x238c <__stack+0x18d>
    235c:	18 f4       	brcc	.+6      	; 0x2364 <__stack+0x165>
    235e:	88 35       	cpi	r24, 0x58	; 88
    2360:	79 f0       	breq	.+30     	; 0x2380 <__stack+0x181>
    2362:	ae c0       	rjmp	.+348    	; 0x24c0 <__stack+0x2c1>
    2364:	80 37       	cpi	r24, 0x70	; 112
    2366:	19 f0       	breq	.+6      	; 0x236e <__stack+0x16f>
    2368:	88 37       	cpi	r24, 0x78	; 120
    236a:	21 f0       	breq	.+8      	; 0x2374 <__stack+0x175>
    236c:	a9 c0       	rjmp	.+338    	; 0x24c0 <__stack+0x2c1>
    236e:	e9 2f       	mov	r30, r25
    2370:	e0 61       	ori	r30, 0x10	; 16
    2372:	be 2e       	mov	r11, r30
    2374:	b4 fe       	sbrs	r11, 4
    2376:	0d c0       	rjmp	.+26     	; 0x2392 <__stack+0x193>
    2378:	fb 2d       	mov	r31, r11
    237a:	f4 60       	ori	r31, 0x04	; 4
    237c:	bf 2e       	mov	r11, r31
    237e:	09 c0       	rjmp	.+18     	; 0x2392 <__stack+0x193>
    2380:	34 fe       	sbrs	r3, 4
    2382:	0a c0       	rjmp	.+20     	; 0x2398 <__stack+0x199>
    2384:	29 2f       	mov	r18, r25
    2386:	26 60       	ori	r18, 0x06	; 6
    2388:	b2 2e       	mov	r11, r18
    238a:	06 c0       	rjmp	.+12     	; 0x2398 <__stack+0x199>
    238c:	28 e0       	ldi	r18, 0x08	; 8
    238e:	30 e0       	ldi	r19, 0x00	; 0
    2390:	05 c0       	rjmp	.+10     	; 0x239c <__stack+0x19d>
    2392:	20 e1       	ldi	r18, 0x10	; 16
    2394:	30 e0       	ldi	r19, 0x00	; 0
    2396:	02 c0       	rjmp	.+4      	; 0x239c <__stack+0x19d>
    2398:	20 e1       	ldi	r18, 0x10	; 16
    239a:	32 e0       	ldi	r19, 0x02	; 2
    239c:	f8 01       	movw	r30, r16
    239e:	b7 fe       	sbrs	r11, 7
    23a0:	07 c0       	rjmp	.+14     	; 0x23b0 <__stack+0x1b1>
    23a2:	60 81       	ld	r22, Z
    23a4:	71 81       	ldd	r23, Z+1	; 0x01
    23a6:	82 81       	ldd	r24, Z+2	; 0x02
    23a8:	93 81       	ldd	r25, Z+3	; 0x03
    23aa:	0c 5f       	subi	r16, 0xFC	; 252
    23ac:	1f 4f       	sbci	r17, 0xFF	; 255
    23ae:	06 c0       	rjmp	.+12     	; 0x23bc <__stack+0x1bd>
    23b0:	60 81       	ld	r22, Z
    23b2:	71 81       	ldd	r23, Z+1	; 0x01
    23b4:	80 e0       	ldi	r24, 0x00	; 0
    23b6:	90 e0       	ldi	r25, 0x00	; 0
    23b8:	0e 5f       	subi	r16, 0xFE	; 254
    23ba:	1f 4f       	sbci	r17, 0xFF	; 255
    23bc:	a3 01       	movw	r20, r6
    23be:	f1 d0       	rcall	.+482    	; 0x25a2 <__ultoa_invert>
    23c0:	88 2e       	mov	r8, r24
    23c2:	86 18       	sub	r8, r6
    23c4:	fb 2d       	mov	r31, r11
    23c6:	ff 77       	andi	r31, 0x7F	; 127
    23c8:	3f 2e       	mov	r3, r31
    23ca:	36 fe       	sbrs	r3, 6
    23cc:	0d c0       	rjmp	.+26     	; 0x23e8 <__stack+0x1e9>
    23ce:	23 2d       	mov	r18, r3
    23d0:	2e 7f       	andi	r18, 0xFE	; 254
    23d2:	a2 2e       	mov	r10, r18
    23d4:	89 14       	cp	r8, r9
    23d6:	58 f4       	brcc	.+22     	; 0x23ee <__stack+0x1ef>
    23d8:	34 fe       	sbrs	r3, 4
    23da:	0b c0       	rjmp	.+22     	; 0x23f2 <__stack+0x1f3>
    23dc:	32 fc       	sbrc	r3, 2
    23de:	09 c0       	rjmp	.+18     	; 0x23f2 <__stack+0x1f3>
    23e0:	83 2d       	mov	r24, r3
    23e2:	8e 7e       	andi	r24, 0xEE	; 238
    23e4:	a8 2e       	mov	r10, r24
    23e6:	05 c0       	rjmp	.+10     	; 0x23f2 <__stack+0x1f3>
    23e8:	b8 2c       	mov	r11, r8
    23ea:	a3 2c       	mov	r10, r3
    23ec:	03 c0       	rjmp	.+6      	; 0x23f4 <__stack+0x1f5>
    23ee:	b8 2c       	mov	r11, r8
    23f0:	01 c0       	rjmp	.+2      	; 0x23f4 <__stack+0x1f5>
    23f2:	b9 2c       	mov	r11, r9
    23f4:	a4 fe       	sbrs	r10, 4
    23f6:	0f c0       	rjmp	.+30     	; 0x2416 <__stack+0x217>
    23f8:	fe 01       	movw	r30, r28
    23fa:	e8 0d       	add	r30, r8
    23fc:	f1 1d       	adc	r31, r1
    23fe:	80 81       	ld	r24, Z
    2400:	80 33       	cpi	r24, 0x30	; 48
    2402:	21 f4       	brne	.+8      	; 0x240c <__stack+0x20d>
    2404:	9a 2d       	mov	r25, r10
    2406:	99 7e       	andi	r25, 0xE9	; 233
    2408:	a9 2e       	mov	r10, r25
    240a:	09 c0       	rjmp	.+18     	; 0x241e <__stack+0x21f>
    240c:	a2 fe       	sbrs	r10, 2
    240e:	06 c0       	rjmp	.+12     	; 0x241c <__stack+0x21d>
    2410:	b3 94       	inc	r11
    2412:	b3 94       	inc	r11
    2414:	04 c0       	rjmp	.+8      	; 0x241e <__stack+0x21f>
    2416:	8a 2d       	mov	r24, r10
    2418:	86 78       	andi	r24, 0x86	; 134
    241a:	09 f0       	breq	.+2      	; 0x241e <__stack+0x21f>
    241c:	b3 94       	inc	r11
    241e:	a3 fc       	sbrc	r10, 3
    2420:	10 c0       	rjmp	.+32     	; 0x2442 <__stack+0x243>
    2422:	a0 fe       	sbrs	r10, 0
    2424:	06 c0       	rjmp	.+12     	; 0x2432 <__stack+0x233>
    2426:	b2 14       	cp	r11, r2
    2428:	80 f4       	brcc	.+32     	; 0x244a <__stack+0x24b>
    242a:	28 0c       	add	r2, r8
    242c:	92 2c       	mov	r9, r2
    242e:	9b 18       	sub	r9, r11
    2430:	0d c0       	rjmp	.+26     	; 0x244c <__stack+0x24d>
    2432:	b2 14       	cp	r11, r2
    2434:	58 f4       	brcc	.+22     	; 0x244c <__stack+0x24d>
    2436:	b6 01       	movw	r22, r12
    2438:	80 e2       	ldi	r24, 0x20	; 32
    243a:	90 e0       	ldi	r25, 0x00	; 0
    243c:	76 d0       	rcall	.+236    	; 0x252a <fputc>
    243e:	b3 94       	inc	r11
    2440:	f8 cf       	rjmp	.-16     	; 0x2432 <__stack+0x233>
    2442:	b2 14       	cp	r11, r2
    2444:	18 f4       	brcc	.+6      	; 0x244c <__stack+0x24d>
    2446:	2b 18       	sub	r2, r11
    2448:	02 c0       	rjmp	.+4      	; 0x244e <__stack+0x24f>
    244a:	98 2c       	mov	r9, r8
    244c:	21 2c       	mov	r2, r1
    244e:	a4 fe       	sbrs	r10, 4
    2450:	0f c0       	rjmp	.+30     	; 0x2470 <__stack+0x271>
    2452:	b6 01       	movw	r22, r12
    2454:	80 e3       	ldi	r24, 0x30	; 48
    2456:	90 e0       	ldi	r25, 0x00	; 0
    2458:	68 d0       	rcall	.+208    	; 0x252a <fputc>
    245a:	a2 fe       	sbrs	r10, 2
    245c:	16 c0       	rjmp	.+44     	; 0x248a <__stack+0x28b>
    245e:	a1 fc       	sbrc	r10, 1
    2460:	03 c0       	rjmp	.+6      	; 0x2468 <__stack+0x269>
    2462:	88 e7       	ldi	r24, 0x78	; 120
    2464:	90 e0       	ldi	r25, 0x00	; 0
    2466:	02 c0       	rjmp	.+4      	; 0x246c <__stack+0x26d>
    2468:	88 e5       	ldi	r24, 0x58	; 88
    246a:	90 e0       	ldi	r25, 0x00	; 0
    246c:	b6 01       	movw	r22, r12
    246e:	0c c0       	rjmp	.+24     	; 0x2488 <__stack+0x289>
    2470:	8a 2d       	mov	r24, r10
    2472:	86 78       	andi	r24, 0x86	; 134
    2474:	51 f0       	breq	.+20     	; 0x248a <__stack+0x28b>
    2476:	a1 fe       	sbrs	r10, 1
    2478:	02 c0       	rjmp	.+4      	; 0x247e <__stack+0x27f>
    247a:	8b e2       	ldi	r24, 0x2B	; 43
    247c:	01 c0       	rjmp	.+2      	; 0x2480 <__stack+0x281>
    247e:	80 e2       	ldi	r24, 0x20	; 32
    2480:	a7 fc       	sbrc	r10, 7
    2482:	8d e2       	ldi	r24, 0x2D	; 45
    2484:	b6 01       	movw	r22, r12
    2486:	90 e0       	ldi	r25, 0x00	; 0
    2488:	50 d0       	rcall	.+160    	; 0x252a <fputc>
    248a:	89 14       	cp	r8, r9
    248c:	30 f4       	brcc	.+12     	; 0x249a <__stack+0x29b>
    248e:	b6 01       	movw	r22, r12
    2490:	80 e3       	ldi	r24, 0x30	; 48
    2492:	90 e0       	ldi	r25, 0x00	; 0
    2494:	4a d0       	rcall	.+148    	; 0x252a <fputc>
    2496:	9a 94       	dec	r9
    2498:	f8 cf       	rjmp	.-16     	; 0x248a <__stack+0x28b>
    249a:	8a 94       	dec	r8
    249c:	f3 01       	movw	r30, r6
    249e:	e8 0d       	add	r30, r8
    24a0:	f1 1d       	adc	r31, r1
    24a2:	80 81       	ld	r24, Z
    24a4:	b6 01       	movw	r22, r12
    24a6:	90 e0       	ldi	r25, 0x00	; 0
    24a8:	40 d0       	rcall	.+128    	; 0x252a <fputc>
    24aa:	81 10       	cpse	r8, r1
    24ac:	f6 cf       	rjmp	.-20     	; 0x249a <__stack+0x29b>
    24ae:	22 20       	and	r2, r2
    24b0:	09 f4       	brne	.+2      	; 0x24b4 <__stack+0x2b5>
    24b2:	4e ce       	rjmp	.-868    	; 0x2150 <vfprintf+0x4c>
    24b4:	b6 01       	movw	r22, r12
    24b6:	80 e2       	ldi	r24, 0x20	; 32
    24b8:	90 e0       	ldi	r25, 0x00	; 0
    24ba:	37 d0       	rcall	.+110    	; 0x252a <fputc>
    24bc:	2a 94       	dec	r2
    24be:	f7 cf       	rjmp	.-18     	; 0x24ae <__stack+0x2af>
    24c0:	f6 01       	movw	r30, r12
    24c2:	86 81       	ldd	r24, Z+6	; 0x06
    24c4:	97 81       	ldd	r25, Z+7	; 0x07
    24c6:	02 c0       	rjmp	.+4      	; 0x24cc <__stack+0x2cd>
    24c8:	8f ef       	ldi	r24, 0xFF	; 255
    24ca:	9f ef       	ldi	r25, 0xFF	; 255
    24cc:	2b 96       	adiw	r28, 0x0b	; 11
    24ce:	0f b6       	in	r0, 0x3f	; 63
    24d0:	f8 94       	cli
    24d2:	de bf       	out	0x3e, r29	; 62
    24d4:	0f be       	out	0x3f, r0	; 63
    24d6:	cd bf       	out	0x3d, r28	; 61
    24d8:	df 91       	pop	r29
    24da:	cf 91       	pop	r28
    24dc:	1f 91       	pop	r17
    24de:	0f 91       	pop	r16
    24e0:	ff 90       	pop	r15
    24e2:	ef 90       	pop	r14
    24e4:	df 90       	pop	r13
    24e6:	cf 90       	pop	r12
    24e8:	bf 90       	pop	r11
    24ea:	af 90       	pop	r10
    24ec:	9f 90       	pop	r9
    24ee:	8f 90       	pop	r8
    24f0:	7f 90       	pop	r7
    24f2:	6f 90       	pop	r6
    24f4:	5f 90       	pop	r5
    24f6:	4f 90       	pop	r4
    24f8:	3f 90       	pop	r3
    24fa:	2f 90       	pop	r2
    24fc:	08 95       	ret

000024fe <strnlen_P>:
    24fe:	fc 01       	movw	r30, r24
    2500:	05 90       	lpm	r0, Z+
    2502:	61 50       	subi	r22, 0x01	; 1
    2504:	70 40       	sbci	r23, 0x00	; 0
    2506:	01 10       	cpse	r0, r1
    2508:	d8 f7       	brcc	.-10     	; 0x2500 <strnlen_P+0x2>
    250a:	80 95       	com	r24
    250c:	90 95       	com	r25
    250e:	8e 0f       	add	r24, r30
    2510:	9f 1f       	adc	r25, r31
    2512:	08 95       	ret

00002514 <strnlen>:
    2514:	fc 01       	movw	r30, r24
    2516:	61 50       	subi	r22, 0x01	; 1
    2518:	70 40       	sbci	r23, 0x00	; 0
    251a:	01 90       	ld	r0, Z+
    251c:	01 10       	cpse	r0, r1
    251e:	d8 f7       	brcc	.-10     	; 0x2516 <strnlen+0x2>
    2520:	80 95       	com	r24
    2522:	90 95       	com	r25
    2524:	8e 0f       	add	r24, r30
    2526:	9f 1f       	adc	r25, r31
    2528:	08 95       	ret

0000252a <fputc>:
    252a:	0f 93       	push	r16
    252c:	1f 93       	push	r17
    252e:	cf 93       	push	r28
    2530:	df 93       	push	r29
    2532:	fb 01       	movw	r30, r22
    2534:	23 81       	ldd	r18, Z+3	; 0x03
    2536:	21 fd       	sbrc	r18, 1
    2538:	03 c0       	rjmp	.+6      	; 0x2540 <fputc+0x16>
    253a:	8f ef       	ldi	r24, 0xFF	; 255
    253c:	9f ef       	ldi	r25, 0xFF	; 255
    253e:	2c c0       	rjmp	.+88     	; 0x2598 <fputc+0x6e>
    2540:	22 ff       	sbrs	r18, 2
    2542:	16 c0       	rjmp	.+44     	; 0x2570 <fputc+0x46>
    2544:	46 81       	ldd	r20, Z+6	; 0x06
    2546:	57 81       	ldd	r21, Z+7	; 0x07
    2548:	24 81       	ldd	r18, Z+4	; 0x04
    254a:	35 81       	ldd	r19, Z+5	; 0x05
    254c:	42 17       	cp	r20, r18
    254e:	53 07       	cpc	r21, r19
    2550:	44 f4       	brge	.+16     	; 0x2562 <fputc+0x38>
    2552:	a0 81       	ld	r26, Z
    2554:	b1 81       	ldd	r27, Z+1	; 0x01
    2556:	9d 01       	movw	r18, r26
    2558:	2f 5f       	subi	r18, 0xFF	; 255
    255a:	3f 4f       	sbci	r19, 0xFF	; 255
    255c:	31 83       	std	Z+1, r19	; 0x01
    255e:	20 83       	st	Z, r18
    2560:	8c 93       	st	X, r24
    2562:	26 81       	ldd	r18, Z+6	; 0x06
    2564:	37 81       	ldd	r19, Z+7	; 0x07
    2566:	2f 5f       	subi	r18, 0xFF	; 255
    2568:	3f 4f       	sbci	r19, 0xFF	; 255
    256a:	37 83       	std	Z+7, r19	; 0x07
    256c:	26 83       	std	Z+6, r18	; 0x06
    256e:	14 c0       	rjmp	.+40     	; 0x2598 <fputc+0x6e>
    2570:	8b 01       	movw	r16, r22
    2572:	ec 01       	movw	r28, r24
    2574:	fb 01       	movw	r30, r22
    2576:	00 84       	ldd	r0, Z+8	; 0x08
    2578:	f1 85       	ldd	r31, Z+9	; 0x09
    257a:	e0 2d       	mov	r30, r0
    257c:	19 95       	eicall
    257e:	89 2b       	or	r24, r25
    2580:	e1 f6       	brne	.-72     	; 0x253a <fputc+0x10>
    2582:	d8 01       	movw	r26, r16
    2584:	16 96       	adiw	r26, 0x06	; 6
    2586:	8d 91       	ld	r24, X+
    2588:	9c 91       	ld	r25, X
    258a:	17 97       	sbiw	r26, 0x07	; 7
    258c:	01 96       	adiw	r24, 0x01	; 1
    258e:	17 96       	adiw	r26, 0x07	; 7
    2590:	9c 93       	st	X, r25
    2592:	8e 93       	st	-X, r24
    2594:	16 97       	sbiw	r26, 0x06	; 6
    2596:	ce 01       	movw	r24, r28
    2598:	df 91       	pop	r29
    259a:	cf 91       	pop	r28
    259c:	1f 91       	pop	r17
    259e:	0f 91       	pop	r16
    25a0:	08 95       	ret

000025a2 <__ultoa_invert>:
    25a2:	fa 01       	movw	r30, r20
    25a4:	aa 27       	eor	r26, r26
    25a6:	28 30       	cpi	r18, 0x08	; 8
    25a8:	51 f1       	breq	.+84     	; 0x25fe <__ultoa_invert+0x5c>
    25aa:	20 31       	cpi	r18, 0x10	; 16
    25ac:	81 f1       	breq	.+96     	; 0x260e <__ultoa_invert+0x6c>
    25ae:	e8 94       	clt
    25b0:	6f 93       	push	r22
    25b2:	6e 7f       	andi	r22, 0xFE	; 254
    25b4:	6e 5f       	subi	r22, 0xFE	; 254
    25b6:	7f 4f       	sbci	r23, 0xFF	; 255
    25b8:	8f 4f       	sbci	r24, 0xFF	; 255
    25ba:	9f 4f       	sbci	r25, 0xFF	; 255
    25bc:	af 4f       	sbci	r26, 0xFF	; 255
    25be:	b1 e0       	ldi	r27, 0x01	; 1
    25c0:	3e d0       	rcall	.+124    	; 0x263e <__ultoa_invert+0x9c>
    25c2:	b4 e0       	ldi	r27, 0x04	; 4
    25c4:	3c d0       	rcall	.+120    	; 0x263e <__ultoa_invert+0x9c>
    25c6:	67 0f       	add	r22, r23
    25c8:	78 1f       	adc	r23, r24
    25ca:	89 1f       	adc	r24, r25
    25cc:	9a 1f       	adc	r25, r26
    25ce:	a1 1d       	adc	r26, r1
    25d0:	68 0f       	add	r22, r24
    25d2:	79 1f       	adc	r23, r25
    25d4:	8a 1f       	adc	r24, r26
    25d6:	91 1d       	adc	r25, r1
    25d8:	a1 1d       	adc	r26, r1
    25da:	6a 0f       	add	r22, r26
    25dc:	71 1d       	adc	r23, r1
    25de:	81 1d       	adc	r24, r1
    25e0:	91 1d       	adc	r25, r1
    25e2:	a1 1d       	adc	r26, r1
    25e4:	20 d0       	rcall	.+64     	; 0x2626 <__ultoa_invert+0x84>
    25e6:	09 f4       	brne	.+2      	; 0x25ea <__ultoa_invert+0x48>
    25e8:	68 94       	set
    25ea:	3f 91       	pop	r19
    25ec:	2a e0       	ldi	r18, 0x0A	; 10
    25ee:	26 9f       	mul	r18, r22
    25f0:	11 24       	eor	r1, r1
    25f2:	30 19       	sub	r19, r0
    25f4:	30 5d       	subi	r19, 0xD0	; 208
    25f6:	31 93       	st	Z+, r19
    25f8:	de f6       	brtc	.-74     	; 0x25b0 <__ultoa_invert+0xe>
    25fa:	cf 01       	movw	r24, r30
    25fc:	08 95       	ret
    25fe:	46 2f       	mov	r20, r22
    2600:	47 70       	andi	r20, 0x07	; 7
    2602:	40 5d       	subi	r20, 0xD0	; 208
    2604:	41 93       	st	Z+, r20
    2606:	b3 e0       	ldi	r27, 0x03	; 3
    2608:	0f d0       	rcall	.+30     	; 0x2628 <__ultoa_invert+0x86>
    260a:	c9 f7       	brne	.-14     	; 0x25fe <__ultoa_invert+0x5c>
    260c:	f6 cf       	rjmp	.-20     	; 0x25fa <__ultoa_invert+0x58>
    260e:	46 2f       	mov	r20, r22
    2610:	4f 70       	andi	r20, 0x0F	; 15
    2612:	40 5d       	subi	r20, 0xD0	; 208
    2614:	4a 33       	cpi	r20, 0x3A	; 58
    2616:	18 f0       	brcs	.+6      	; 0x261e <__ultoa_invert+0x7c>
    2618:	49 5d       	subi	r20, 0xD9	; 217
    261a:	31 fd       	sbrc	r19, 1
    261c:	40 52       	subi	r20, 0x20	; 32
    261e:	41 93       	st	Z+, r20
    2620:	02 d0       	rcall	.+4      	; 0x2626 <__ultoa_invert+0x84>
    2622:	a9 f7       	brne	.-22     	; 0x260e <__ultoa_invert+0x6c>
    2624:	ea cf       	rjmp	.-44     	; 0x25fa <__ultoa_invert+0x58>
    2626:	b4 e0       	ldi	r27, 0x04	; 4
    2628:	a6 95       	lsr	r26
    262a:	97 95       	ror	r25
    262c:	87 95       	ror	r24
    262e:	77 95       	ror	r23
    2630:	67 95       	ror	r22
    2632:	ba 95       	dec	r27
    2634:	c9 f7       	brne	.-14     	; 0x2628 <__ultoa_invert+0x86>
    2636:	00 97       	sbiw	r24, 0x00	; 0
    2638:	61 05       	cpc	r22, r1
    263a:	71 05       	cpc	r23, r1
    263c:	08 95       	ret
    263e:	9b 01       	movw	r18, r22
    2640:	ac 01       	movw	r20, r24
    2642:	0a 2e       	mov	r0, r26
    2644:	06 94       	lsr	r0
    2646:	57 95       	ror	r21
    2648:	47 95       	ror	r20
    264a:	37 95       	ror	r19
    264c:	27 95       	ror	r18
    264e:	ba 95       	dec	r27
    2650:	c9 f7       	brne	.-14     	; 0x2644 <__ultoa_invert+0xa2>
    2652:	62 0f       	add	r22, r18
    2654:	73 1f       	adc	r23, r19
    2656:	84 1f       	adc	r24, r20
    2658:	95 1f       	adc	r25, r21
    265a:	a0 1d       	adc	r26, r0
    265c:	08 95       	ret

0000265e <_exit>:
    265e:	f8 94       	cli

00002660 <__stop_program>:
    2660:	ff cf       	rjmp	.-2      	; 0x2660 <__stop_program>
