Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: devider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "devider.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "devider"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : devider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Home/Desktop/Lab/devider/devider.vhd" in Library work.
Entity <devider> compiled.
Entity <devider> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <devider> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <devider> in library <work> (Architecture <Behavioral>).
Entity <devider> analyzed. Unit <devider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <devider>.
    Related source file is "C:/Users/Home/Desktop/Lab/devider/devider.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit subtractor for signal <a$addsub0000> created at line 59.
    Found 10-bit subtractor for signal <a$addsub0001> created at line 59.
    Found 11-bit subtractor for signal <a$addsub0002> created at line 59.
    Found 12-bit subtractor for signal <a$addsub0003> created at line 59.
    Found 13-bit subtractor for signal <a$addsub0004> created at line 59.
    Found 14-bit subtractor for signal <a$addsub0005> created at line 59.
    Found 19-bit subtractor for signal <a$addsub0006> created at line 59.
    Found 20-bit subtractor for signal <a$addsub0007> created at line 59.
    Found 15-bit subtractor for signal <a$addsub0008> created at line 59.
    Found 21-bit subtractor for signal <a$addsub0009> created at line 59.
    Found 16-bit subtractor for signal <a$addsub0010> created at line 59.
    Found 22-bit subtractor for signal <a$addsub0011> created at line 59.
    Found 17-bit subtractor for signal <a$addsub0012> created at line 59.
    Found 23-bit subtractor for signal <a$addsub0013> created at line 59.
    Found 18-bit subtractor for signal <a$addsub0014> created at line 59.
    Found 23-bit comparator greatequal for signal <a$cmp_ge0000> created at line 58.
    Found 8-bit comparator greatequal for signal <a$cmp_ge0001> created at line 58.
    Found 9-bit comparator greatequal for signal <a$cmp_ge0002> created at line 58.
    Found 10-bit comparator greatequal for signal <a$cmp_ge0003> created at line 58.
    Found 11-bit comparator greatequal for signal <a$cmp_ge0004> created at line 58.
    Found 12-bit comparator greatequal for signal <a$cmp_ge0005> created at line 58.
    Found 13-bit comparator greatequal for signal <a$cmp_ge0006> created at line 58.
    Found 18-bit comparator greatequal for signal <a$cmp_ge0007> created at line 58.
    Found 19-bit comparator greatequal for signal <a$cmp_ge0008> created at line 58.
    Found 14-bit comparator greatequal for signal <a$cmp_ge0009> created at line 58.
    Found 20-bit comparator greatequal for signal <a$cmp_ge0010> created at line 58.
    Found 15-bit comparator greatequal for signal <a$cmp_ge0011> created at line 58.
    Found 21-bit comparator greatequal for signal <a$cmp_ge0012> created at line 58.
    Found 16-bit comparator greatequal for signal <a$cmp_ge0013> created at line 58.
    Found 22-bit comparator greatequal for signal <a$cmp_ge0014> created at line 58.
    Found 24-bit subtractor for signal <a$sub0000> created at line 59.
    Found 4-bit subtractor for signal <counter$addsub0000> created at line 60.
    Found 5-bit subtractor for signal <counter$addsub0001> created at line 60.
    Found 6-bit subtractor for signal <counter$addsub0002> created at line 60.
    Found 7-bit subtractor for signal <counter$addsub0003> created at line 60.
    Found 12-bit subtractor for signal <counter$addsub0004> created at line 60.
    Found 8-bit subtractor for signal <counter$addsub0005> created at line 60.
    Found 13-bit subtractor for signal <counter$addsub0006> created at line 60.
    Found 9-bit subtractor for signal <counter$addsub0007> created at line 60.
    Found 14-bit subtractor for signal <counter$addsub0008> created at line 60.
    Found 10-bit subtractor for signal <counter$addsub0009> created at line 60.
    Found 15-bit subtractor for signal <counter$addsub0010> created at line 60.
    Found 11-bit subtractor for signal <counter$addsub0011> created at line 60.
    Found 16-bit subtractor for signal <counter$addsub0012> created at line 60.
    Found 17-bit subtractor for signal <counter$addsub0013> created at line 60.
    Found 17-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 58.
    Found 18-bit subtractor for signal <counter$sub0000> created at line 60.
    Found 4-bit comparator greatequal for signal <overflow$cmp_ge0000> created at line 53.
    Summary:
	inferred  31 Adder/Subtractor(s).
	inferred  17 Comparator(s).
Unit <devider> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 31
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 14-bit subtractor                                     : 2
 15-bit subtractor                                     : 2
 16-bit subtractor                                     : 2
 17-bit subtractor                                     : 2
 18-bit subtractor                                     : 2
 19-bit subtractor                                     : 1
 20-bit subtractor                                     : 1
 21-bit subtractor                                     : 1
 22-bit subtractor                                     : 1
 23-bit subtractor                                     : 1
 24-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 2
# Latches                                              : 2
 4-bit latch                                           : 2
# Comparators                                          : 17
 10-bit comparator greatequal                          : 1
 11-bit comparator greatequal                          : 1
 12-bit comparator greatequal                          : 1
 13-bit comparator greatequal                          : 1
 14-bit comparator greatequal                          : 1
 15-bit comparator greatequal                          : 1
 16-bit comparator greatequal                          : 1
 17-bit comparator greatequal                          : 1
 18-bit comparator greatequal                          : 1
 19-bit comparator greatequal                          : 1
 20-bit comparator greatequal                          : 1
 21-bit comparator greatequal                          : 1
 22-bit comparator greatequal                          : 1
 23-bit comparator greatequal                          : 1
 4-bit comparator greatequal                           : 1
 8-bit comparator greatequal                           : 1
 9-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 31
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 14-bit subtractor                                     : 2
 15-bit subtractor                                     : 2
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 18-bit subtractor                                     : 1
 19-bit subtractor                                     : 1
 20-bit subtractor                                     : 1
 21-bit subtractor                                     : 1
 22-bit subtractor                                     : 1
 23-bit subtractor                                     : 1
 4-bit subtractor                                      : 5
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 2
# Latches                                              : 2
 4-bit latch                                           : 2
# Comparators                                          : 17
 10-bit comparator greatequal                          : 1
 11-bit comparator greatequal                          : 1
 12-bit comparator greatequal                          : 1
 13-bit comparator greatequal                          : 1
 14-bit comparator greatequal                          : 1
 15-bit comparator greatequal                          : 1
 16-bit comparator greatequal                          : 1
 17-bit comparator greatequal                          : 1
 18-bit comparator greatequal                          : 1
 19-bit comparator greatequal                          : 1
 20-bit comparator greatequal                          : 1
 21-bit comparator greatequal                          : 1
 22-bit comparator greatequal                          : 1
 23-bit comparator greatequal                          : 1
 4-bit comparator greatequal                           : 1
 8-bit comparator greatequal                           : 1
 9-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <devider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block devider, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : devider.ngr
Top Level Output File Name         : devider
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 1294
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 68
#      LUT3                        : 459
#      LUT4                        : 143
#      MUXCY                       : 361
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 252
# FlipFlops/Latches                : 8
#      LD                          : 8
# IO Buffers                       : 21
#      IBUF                        : 12
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                      367  out of   3584    10%  
 Number of 4 input LUTs:                674  out of   7168     9%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    141    14%  
    IOB Flip Flops:                       8

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
q_not0001(q_not000111:O)           | NONE(*)(r_0)           | 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 80.337ns
   Maximum output required time after clock: 6.141ns
   Maximum combinational path delay: 11.407ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'q_not0001'
  Total number of paths / destination ports: 2431942474106047700000000 / 8
-------------------------------------------------------------------------
Offset:              80.337ns (Levels of Logic = 161)
  Source:            s<0> (PAD)
  Destination:       q_1 (LATCH)
  Destination Clock: q_not0001 falling

  Data Path: s<0> to q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.715   1.760  s_0_IBUF (s_0_IBUF)
     LUT2:I1->O            1   0.479   0.000  Mcompar_a_cmp_ge0001_lut<0> (Mcompar_a_cmp_ge0001_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0001_cy<0> (Mcompar_a_cmp_ge0001_cy<0>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0001_cy<1> (Mcompar_a_cmp_ge0001_cy<1>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0001_cy<2> (Mcompar_a_cmp_ge0001_cy<2>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0001_cy<3> (Mcompar_a_cmp_ge0001_cy<3>)
     MUXCY:CI->O          28   0.265   1.851  Mcompar_a_cmp_ge0001_cy<4> (a_cmp_ge0001)
     LUT3:I0->O            3   0.479   1.066  a_mux0000<0>1 (a_mux0000<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0002_lut<0> (Mcompar_a_cmp_ge0002_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0002_cy<0> (Mcompar_a_cmp_ge0002_cy<0>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0002_cy<1> (Mcompar_a_cmp_ge0002_cy<1>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0002_cy<2> (Mcompar_a_cmp_ge0002_cy<2>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0002_cy<3> (Mcompar_a_cmp_ge0002_cy<3>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0002_cy<4> (Mcompar_a_cmp_ge0002_cy<4>)
     MUXCY:CI->O          25   0.265   1.836  Mcompar_a_cmp_ge0002_cy<5> (a_cmp_ge0002)
     LUT3:I0->O            3   0.479   1.066  a_mux0001<0>1 (a_mux0001<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0003_lut<0> (Mcompar_a_cmp_ge0003_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0003_cy<0> (Mcompar_a_cmp_ge0003_cy<0>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0003_cy<1> (Mcompar_a_cmp_ge0003_cy<1>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0003_cy<2> (Mcompar_a_cmp_ge0003_cy<2>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0003_cy<3> (Mcompar_a_cmp_ge0003_cy<3>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0003_cy<4> (Mcompar_a_cmp_ge0003_cy<4>)
     MUXCY:CI->O           1   0.055   0.000  Mcompar_a_cmp_ge0003_cy<5> (Mcompar_a_cmp_ge0003_cy<5>)
     MUXCY:CI->O          27   0.265   1.846  Mcompar_a_cmp_ge0003_cy<6> (a_cmp_ge0003)
     LUT3:I0->O            3   0.479   1.066  a_mux0002<0>1 (a_mux0002<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0004_lut<0> (Mcompar_a_cmp_ge0004_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0004_cy<0> (Mcompar_a_cmp_ge0004_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0004_cy<1> (Mcompar_a_cmp_ge0004_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0004_cy<2> (Mcompar_a_cmp_ge0004_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0004_cy<3> (Mcompar_a_cmp_ge0004_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0004_cy<4> (Mcompar_a_cmp_ge0004_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0004_cy<5> (Mcompar_a_cmp_ge0004_cy<5>)
     MUXCY:CI->O          30   0.264   1.860  Mcompar_a_cmp_ge0004_cy<6> (a_cmp_ge0004)
     LUT3:I0->O            3   0.479   1.066  a_mux0003<0>1 (a_mux0003<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0005_lut<0> (Mcompar_a_cmp_ge0005_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0005_cy<0> (Mcompar_a_cmp_ge0005_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0005_cy<1> (Mcompar_a_cmp_ge0005_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0005_cy<2> (Mcompar_a_cmp_ge0005_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0005_cy<3> (Mcompar_a_cmp_ge0005_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0005_cy<4> (Mcompar_a_cmp_ge0005_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0005_cy<5> (Mcompar_a_cmp_ge0005_cy<5>)
     MUXCY:CI->O          31   0.264   1.865  Mcompar_a_cmp_ge0005_cy<6> (a_cmp_ge0005)
     LUT3:I0->O            3   0.479   1.066  a_mux0004<0>1 (a_mux0004<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0006_lut<0> (Mcompar_a_cmp_ge0006_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0006_cy<0> (Mcompar_a_cmp_ge0006_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0006_cy<1> (Mcompar_a_cmp_ge0006_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0006_cy<2> (Mcompar_a_cmp_ge0006_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0006_cy<3> (Mcompar_a_cmp_ge0006_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0006_cy<4> (Mcompar_a_cmp_ge0006_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0006_cy<5> (Mcompar_a_cmp_ge0006_cy<5>)
     MUXCY:CI->O          38   0.264   1.899  Mcompar_a_cmp_ge0006_cy<6> (a_cmp_ge0006)
     LUT3:I0->O            3   0.479   1.066  a_mux0005<0>1 (a_mux0005<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0009_lut<0> (Mcompar_a_cmp_ge0009_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0009_cy<0> (Mcompar_a_cmp_ge0009_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0009_cy<1> (Mcompar_a_cmp_ge0009_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0009_cy<2> (Mcompar_a_cmp_ge0009_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0009_cy<3> (Mcompar_a_cmp_ge0009_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0009_cy<4> (Mcompar_a_cmp_ge0009_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0009_cy<5> (Mcompar_a_cmp_ge0009_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0009_cy<6> (Mcompar_a_cmp_ge0009_cy<6>)
     MUXCY:CI->O          39   0.264   1.904  Mcompar_a_cmp_ge0009_cy<7> (a_cmp_ge0009)
     LUT3:I0->O            3   0.479   1.066  a_mux0006<0>1 (a_mux0006<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0011_lut<0> (Mcompar_a_cmp_ge0011_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0011_cy<0> (Mcompar_a_cmp_ge0011_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0011_cy<1> (Mcompar_a_cmp_ge0011_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0011_cy<2> (Mcompar_a_cmp_ge0011_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0011_cy<3> (Mcompar_a_cmp_ge0011_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0011_cy<4> (Mcompar_a_cmp_ge0011_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0011_cy<5> (Mcompar_a_cmp_ge0011_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0011_cy<6> (Mcompar_a_cmp_ge0011_cy<6>)
     MUXCY:CI->O          42   0.264   1.919  Mcompar_a_cmp_ge0011_cy<7> (a_cmp_ge0011)
     LUT3:I0->O            3   0.479   1.066  a_mux0007<0>1 (a_mux0007<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0013_lut<0> (Mcompar_a_cmp_ge0013_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0013_cy<0> (Mcompar_a_cmp_ge0013_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0013_cy<1> (Mcompar_a_cmp_ge0013_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0013_cy<2> (Mcompar_a_cmp_ge0013_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0013_cy<3> (Mcompar_a_cmp_ge0013_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0013_cy<4> (Mcompar_a_cmp_ge0013_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0013_cy<5> (Mcompar_a_cmp_ge0013_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0013_cy<6> (Mcompar_a_cmp_ge0013_cy<6>)
     MUXCY:CI->O          43   0.264   1.924  Mcompar_a_cmp_ge0013_cy<7> (a_cmp_ge0013)
     LUT3:I0->O            3   0.479   1.066  a_mux0008<0>1 (a_mux0008<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_counter_cmp_ge0000_lut<0> (Mcompar_counter_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_counter_cmp_ge0000_cy<0> (Mcompar_counter_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_cmp_ge0000_cy<1> (Mcompar_counter_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_cmp_ge0000_cy<2> (Mcompar_counter_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_cmp_ge0000_cy<3> (Mcompar_counter_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_cmp_ge0000_cy<4> (Mcompar_counter_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_cmp_ge0000_cy<5> (Mcompar_counter_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_counter_cmp_ge0000_cy<6> (Mcompar_counter_cmp_ge0000_cy<6>)
     MUXCY:CI->O          47   0.264   1.943  Mcompar_counter_cmp_ge0000_cy<7> (counter_cmp_ge0000)
     LUT3:I0->O            3   0.479   1.066  a_mux0009<0>1 (a_mux0009<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0007_lut<0> (Mcompar_a_cmp_ge0007_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0007_cy<0> (Mcompar_a_cmp_ge0007_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0007_cy<1> (Mcompar_a_cmp_ge0007_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0007_cy<2> (Mcompar_a_cmp_ge0007_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0007_cy<3> (Mcompar_a_cmp_ge0007_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0007_cy<4> (Mcompar_a_cmp_ge0007_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0007_cy<5> (Mcompar_a_cmp_ge0007_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0007_cy<6> (Mcompar_a_cmp_ge0007_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0007_cy<7> (Mcompar_a_cmp_ge0007_cy<7>)
     MUXCY:CI->O          49   0.264   1.953  Mcompar_a_cmp_ge0007_cy<8> (a_cmp_ge0007)
     LUT3:I0->O            3   0.479   1.066  a_mux0010<0>1 (a_mux0010<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0008_lut<0> (Mcompar_a_cmp_ge0008_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0008_cy<0> (Mcompar_a_cmp_ge0008_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0008_cy<1> (Mcompar_a_cmp_ge0008_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0008_cy<2> (Mcompar_a_cmp_ge0008_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0008_cy<3> (Mcompar_a_cmp_ge0008_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0008_cy<4> (Mcompar_a_cmp_ge0008_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0008_cy<5> (Mcompar_a_cmp_ge0008_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0008_cy<6> (Mcompar_a_cmp_ge0008_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0008_cy<7> (Mcompar_a_cmp_ge0008_cy<7>)
     MUXCY:CI->O          51   0.264   1.963  Mcompar_a_cmp_ge0008_cy<8> (a_cmp_ge0008)
     LUT3:I0->O            3   0.479   1.066  a_mux0011<0>1 (a_mux0011<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0010_lut<0> (Mcompar_a_cmp_ge0010_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0010_cy<0> (Mcompar_a_cmp_ge0010_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0010_cy<1> (Mcompar_a_cmp_ge0010_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0010_cy<2> (Mcompar_a_cmp_ge0010_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0010_cy<3> (Mcompar_a_cmp_ge0010_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0010_cy<4> (Mcompar_a_cmp_ge0010_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0010_cy<5> (Mcompar_a_cmp_ge0010_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0010_cy<6> (Mcompar_a_cmp_ge0010_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0010_cy<7> (Mcompar_a_cmp_ge0010_cy<7>)
     MUXCY:CI->O          52   0.264   1.968  Mcompar_a_cmp_ge0010_cy<8> (a_cmp_ge0010)
     LUT3:I0->O            3   0.479   1.066  a_mux0012<0>1 (a_mux0012<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0012_lut<0> (Mcompar_a_cmp_ge0012_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0012_cy<0> (Mcompar_a_cmp_ge0012_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0012_cy<1> (Mcompar_a_cmp_ge0012_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0012_cy<2> (Mcompar_a_cmp_ge0012_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0012_cy<3> (Mcompar_a_cmp_ge0012_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0012_cy<4> (Mcompar_a_cmp_ge0012_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0012_cy<5> (Mcompar_a_cmp_ge0012_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0012_cy<6> (Mcompar_a_cmp_ge0012_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0012_cy<7> (Mcompar_a_cmp_ge0012_cy<7>)
     MUXCY:CI->O          52   0.264   1.968  Mcompar_a_cmp_ge0012_cy<8> (a_cmp_ge0012)
     LUT3:I0->O            4   0.479   1.074  a_mux0013<0>1 (a_mux0013<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0014_lut<0> (Mcompar_a_cmp_ge0014_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0014_cy<0> (Mcompar_a_cmp_ge0014_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0014_cy<1> (Mcompar_a_cmp_ge0014_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0014_cy<2> (Mcompar_a_cmp_ge0014_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0014_cy<3> (Mcompar_a_cmp_ge0014_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0014_cy<4> (Mcompar_a_cmp_ge0014_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0014_cy<5> (Mcompar_a_cmp_ge0014_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0014_cy<6> (Mcompar_a_cmp_ge0014_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0014_cy<7> (Mcompar_a_cmp_ge0014_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0014_cy<8> (Mcompar_a_cmp_ge0014_cy<8>)
     MUXCY:CI->O          32   0.265   1.870  Mcompar_a_cmp_ge0014_cy<9> (a_cmp_ge0014)
     LUT3:I0->O            3   0.479   1.066  a_mux0014<0>1 (a_mux0014<0>)
     LUT2:I0->O            1   0.479   0.000  Mcompar_a_cmp_ge0000_lut<0> (Mcompar_a_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_a_cmp_ge0000_cy<0> (Mcompar_a_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0000_cy<1> (Mcompar_a_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0000_cy<2> (Mcompar_a_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0000_cy<3> (Mcompar_a_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0000_cy<4> (Mcompar_a_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0000_cy<5> (Mcompar_a_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0000_cy<6> (Mcompar_a_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0000_cy<7> (Mcompar_a_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_a_cmp_ge0000_cy<8> (Mcompar_a_cmp_ge0000_cy<8>)
     MUXCY:CI->O           9   0.265   1.014  Mcompar_a_cmp_ge0000_cy<9> (a_cmp_ge0000)
     LUT4:I2->O            1   0.479   0.000  counter_mux0016<1>11 (counter_mux0016<1>1)
     MUXF5:I1->O           1   0.314   0.000  counter_mux0016<1>1_f5 (counter_mux0016<1>)
     LD:D                      0.176          q_1
    ----------------------------------------
    Total                     80.337ns (32.997ns logic, 47.340ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'q_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            q_3 (LATCH)
  Destination:       q<3> (PAD)
  Source Clock:      q_not0001 falling

  Data Path: q_3 to q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  q_3 (q_3)
     OBUF:I->O                 4.909          q_3_OBUF (q<3>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Delay:               11.407ns (Levels of Logic = 5)
  Source:            s<0> (PAD)
  Destination:       overflow (PAD)

  Data Path: s<0> to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.715   1.649  s_0_IBUF (s_0_IBUF)
     LUT4:I2->O            1   0.479   0.976  overflow21 (overflow_bdd2)
     LUT3:I0->O            2   0.479   1.040  overflow11 (overflow_bdd0)
     LUT3:I0->O            1   0.479   0.681  overflow1 (overflow_OBUF)
     OBUF:I->O                 4.909          overflow_OBUF (overflow)
    ----------------------------------------
    Total                     11.407ns (7.061ns logic, 4.346ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.07 secs
 
--> 

Total memory usage is 234936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

