<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ZAD10_XS3brojilo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="brojilo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="brojilo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="brojilo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="brojilo.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="brojilo.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="brojilo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="brojilo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="brojilo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="brojilo_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="brojilo_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="brojilo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="freqDivGen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="freqDivGen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="freqDivGen.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/brojilo_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/brojilo_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1656880352" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1656880352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656880352" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4377183434988079954" xil_pn:start_ts="1656880352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656880352" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8795366568311296289" xil_pn:start_ts="1656880352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656880352" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1656880352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656880352" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="552838998523437204" xil_pn:start_ts="1656880352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656880352" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1656880352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656880352" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4580902346973122155" xil_pn:start_ts="1656880352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656881042" xil_pn:in_ck="-6791958895205261252" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5258383239444164986" xil_pn:start_ts="1656881038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="brojilo.lso"/>
      <outfile xil_pn:name="brojilo.ngc"/>
      <outfile xil_pn:name="brojilo.ngr"/>
      <outfile xil_pn:name="brojilo.prj"/>
      <outfile xil_pn:name="brojilo.stx"/>
      <outfile xil_pn:name="brojilo.syr"/>
      <outfile xil_pn:name="brojilo.xst"/>
      <outfile xil_pn:name="brojilo_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1656881009" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5962610017529877065" xil_pn:start_ts="1656881009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656881010" xil_pn:in_ck="155546418653491767" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-8436969267413963522" xil_pn:start_ts="1656881009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/brojilo_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/brojilo_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
