{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 19:29:27 2012 " "Info: Processing started: Tue Feb 14 19:29:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info (12127): Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CF ALU.v(8) " "Warning (10036): Verilog HDL or VHDL warning at ALU.v(8): object \"CF\" assigned a value but never read" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable ALU.v(12) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(12): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(14) " "Warning (10270): Verilog HDL Case Statement warning at ALU.v(14): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(10) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[0\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[1\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[2\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[3\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[4\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[5\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[6\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[7\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[8\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[9\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[10\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[11\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[12\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[13\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[14\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[15\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[16\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ALU.v(10) " "Info (10041): Inferred latch for \"out\[17\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[0\]\$latch " "Warning (13012): Latch out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[1\]\$latch " "Warning (13012): Latch out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[2\]\$latch " "Warning (13012): Latch out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[3\]\$latch " "Warning (13012): Latch out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[4\]\$latch " "Warning (13012): Latch out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[5\]\$latch " "Warning (13012): Latch out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[6\]\$latch " "Warning (13012): Latch out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[7\]\$latch " "Warning (13012): Latch out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[8\]\$latch " "Warning (13012): Latch out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[9\]\$latch " "Warning (13012): Latch out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[10\]\$latch " "Warning (13012): Latch out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[11\]\$latch " "Warning (13012): Latch out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[12\]\$latch " "Warning (13012): Latch out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[13\]\$latch " "Warning (13012): Latch out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[14\]\$latch " "Warning (13012): Latch out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[15\]\$latch " "Warning (13012): Latch out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[16\]\$latch " "Warning (13012): Latch out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[17\]\$latch " "Warning (13012): Latch out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "E:/quartus_workspace/ALU/ALU.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Info (21057): Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Info (21058): Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info (21059): Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Info (21061): Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 19:29:30 2012 " "Info: Processing ended: Tue Feb 14 19:29:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
