<!DOCTYPE html>
<html><head><title>joekychen/linux » include › sound › cs46xx_dsp_scb_types.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>cs46xx_dsp_scb_types.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  The driver for the Cirrus Logic&#39;s Sound Fusion CS46XX based soundcards</span>
<span class="cm"> *  Copyright (c) by Jaroslav Kysela &lt;perex@perex.cz&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: comments are copy/paste from cwcemb80.lst </span>
<span class="cm"> * provided by Tom Woller at Cirrus (my only</span>
<span class="cm"> * documentation about the SP OS running inside</span>
<span class="cm"> * the DSP) </span>
<span class="cm"> */</span>

<span class="cp">#ifndef __CS46XX_DSP_SCB_TYPES_H__</span>
<span class="cp">#define __CS46XX_DSP_SCB_TYPES_H__</span>

<span class="cp">#include &lt;asm/byteorder.h&gt;</span>

<span class="cp">#ifndef ___DSP_DUAL_16BIT_ALLOC</span>
<span class="cp">#if   defined(__LITTLE_ENDIAN)</span>
<span class="cp">#define ___DSP_DUAL_16BIT_ALLOC(a,b) u16 a; u16 b;</span>
<span class="cp">#elif defined(__BIG_ENDIAN)</span>
<span class="cp">#define ___DSP_DUAL_16BIT_ALLOC(a,b) u16 b; u16 a;</span>
<span class="cp">#else</span>
<span class="cp">#error Not __LITTLE_ENDIAN and not __BIG_ENDIAN, then what ???</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cm">/* This structs are used internally by the SP */</span>

<span class="k">struct</span> <span class="n">dsp_basic_dma_req</span> <span class="p">{</span>
	<span class="cm">/* DMA Requestor Word 0 (DCW)  fields:</span>

<span class="cm">	   31 [30-28]27  [26:24] 23 22 21 20 [19:18] [17:16] 15 14 13  12  11 10 9 8 7 6  [5:0]</span>
<span class="cm">	   _______________________________________________________________________________________	</span>
<span class="cm">	   |S| SBT  |D|  DBT    |wb|wb|  |  |  LS  |  SS   |Opt|Do|SSG|DSG|  |  | | | | | Dword   |</span>
<span class="cm">	   |H|_____ |H|_________|S_|D |__|__|______|_______|___|ne|__ |__ |__|__|_|_|_|_|_Count -1|</span>
<span class="cm">	*/</span>
	<span class="n">u32</span> <span class="n">dcw</span><span class="p">;</span>                 <span class="cm">/* DMA Control Word */</span>
	<span class="n">u32</span> <span class="n">dmw</span><span class="p">;</span>                 <span class="cm">/* DMA Mode Word */</span>
	<span class="n">u32</span> <span class="n">saw</span><span class="p">;</span>                 <span class="cm">/* Source Address Word */</span>
	<span class="n">u32</span> <span class="n">daw</span><span class="p">;</span>                 <span class="cm">/* Destination Address Word  */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dsp_scatter_gather_ext</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">npaw</span><span class="p">;</span>                <span class="cm">/* Next-Page Address Word */</span>

	<span class="cm">/* DMA Requestor Word 5 (NPCW)  fields:</span>
<span class="cm">     </span>
<span class="cm">	   31-30 29 28          [27:16]              [15:12]             [11:3]                [2:0] 				</span>
<span class="cm">	   _________________________________________________________________________________________	</span>
<span class="cm">	   |SV  |LE|SE|   Sample-end byte offset   |         | Page-map entry offset for next  |    | </span>
<span class="cm">	   |page|__|__| ___________________________|_________|__page, if !sample-end___________|____|</span>
<span class="cm">	*/</span>
	<span class="n">u32</span> <span class="n">npcw</span><span class="p">;</span>                <span class="cm">/* Next-Page Control Word */</span>
	<span class="n">u32</span> <span class="n">lbaw</span><span class="p">;</span>                <span class="cm">/* Loop-Begin Address Word */</span>
	<span class="n">u32</span> <span class="n">nplbaw</span><span class="p">;</span>              <span class="cm">/* Next-Page after Loop-Begin Address Word */</span>
	<span class="n">u32</span> <span class="n">sgaw</span><span class="p">;</span>                <span class="cm">/* Scatter/Gather Address Word */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dsp_volume_control</span> <span class="p">{</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	   <span class="n">rightTarg</span><span class="p">,</span>  <span class="cm">/* Target volume for left &amp; right channels */</span>
	   <span class="n">leftTarg</span>
	<span class="p">)</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	   <span class="n">rightVol</span><span class="p">,</span>   <span class="cm">/* Current left &amp; right channel volumes */</span>
	   <span class="n">leftVol</span>
	<span class="p">)</span>
<span class="p">};</span>

<span class="cm">/* Generic stream control block (SCB) structure definition */</span>
<span class="k">struct</span> <span class="n">dsp_generic_scb</span> <span class="p">{</span>
	<span class="cm">/* For streaming I/O, the DSP should never alter any words in the DMA</span>
<span class="cm">	   requestor or the scatter/gather extension.  Only ad hoc DMA request</span>
<span class="cm">	   streams are free to alter the requestor (currently only occur in the</span>
<span class="cm">	   DOS-based MIDI controller and in debugger-inserted code).</span>
<span class="cm">    </span>
<span class="cm">	   If an SCB does not have any associated DMA requestor, these 9 ints</span>
<span class="cm">	   may be freed for use by other tasks, but the pointer to the SCB must</span>
<span class="cm">	   still be such that the insOrd:nextSCB appear at offset 9 from the</span>
<span class="cm">	   SCB pointer.</span>
<span class="cm">     </span>
<span class="cm">	   Basic (non scatter/gather) DMA requestor (4 ints)</span>
<span class="cm">	*/</span>
  
	<span class="cm">/* Initialized by the host, only modified by DMA </span>
<span class="cm">	   R/O for the DSP task */</span>
	<span class="k">struct</span> <span class="n">dsp_basic_dma_req</span>  <span class="n">basic_req</span><span class="p">;</span>  <span class="cm">/* Optional */</span>

	<span class="cm">/* Scatter/gather DMA requestor extension   (5 ints) </span>
<span class="cm">	   Initialized by the host, only modified by DMA</span>
<span class="cm">	   DSP task never needs to even read these.</span>
<span class="cm">	*/</span>
	<span class="k">struct</span> <span class="n">dsp_scatter_gather_ext</span> <span class="n">sg_ext</span><span class="p">;</span>  <span class="cm">/* Optional */</span>

	<span class="cm">/* Sublist pointer &amp; next stream control block (SCB) link.</span>
<span class="cm">	   Initialized &amp; modified by the host R/O for the DSP task</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">next_scb</span><span class="p">,</span>     <span class="cm">/* REQUIRED */</span>
	    <span class="n">sub_list_ptr</span>  <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>
  
	<span class="cm">/* Pointer to this tasks parameter block &amp; stream function pointer </span>
<span class="cm">	   Initialized by the host  R/O for the DSP task */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>  <span class="cm">/* REQUIRED */</span>
	    <span class="n">this_spb</span>      <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="cm">/* rsConfig register for stream buffer (rsDMA reg. </span>
<span class="cm">	   is loaded from basicReq.daw for incoming streams, or </span>
<span class="cm">	   basicReq.saw, for outgoing streams) </span>

<span class="cm">	   31 30 29  [28:24]     [23:16] 15 14 13 12 11 10 9 8 7 6  5      4      [3:0]</span>
<span class="cm">	   ______________________________________________________________________________</span>
<span class="cm">	   |DMA  |D|maxDMAsize| streamNum|dir|p|  |  |  |  | | |ds |shr 1|rev Cy | mod   |</span>
<span class="cm">	   |prio |_|__________|__________|___|_|__|__|__|__|_|_|___|_____|_______|_______|</span>
<span class="cm">	   31 30 29  [28:24]     [23:16] 15 14 13 12 11 10 9 8 7 6  5      4      [3:0]</span>


<span class="cm">	   Initialized by the host R/O for the DSP task</span>
<span class="cm">	*/</span>
	<span class="n">u32</span>  <span class="n">strm_rs_config</span><span class="p">;</span> <span class="cm">/* REQUIRED */</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div></td><td class="code"><div class="highlight"><pre>	<span class="cm">/* On mixer input streams: indicates mixer input stream configuration</span>
<span class="cm">	   On Tees, this is copied from the stream being snooped</span>

<span class="cm">	   Stream sample pointer &amp; MAC-unit mode for this stream </span>
<span class="cm">     </span>
<span class="cm">	   Initialized by the host Updated by the DSP task</span>
<span class="cm">	*/</span>
	<span class="n">u32</span>  <span class="n">strm_buf_ptr</span><span class="p">;</span> <span class="cm">/* REQUIRED  */</span>

	<span class="cm">/* On mixer input streams: points to next mixer input and is updated by the</span>
<span class="cm">                                   mixer subroutine in the &quot;parent&quot; DSP task</span>
<span class="cm">				   (least-significant 16 bits are preserved, unused)</span>
<span class="cm">    </span>
<span class="cm">           On Tees, the pointer is copied from the stream being snooped on</span>
<span class="cm">	   initialization, and, subsequently, it is copied into the</span>
<span class="cm">	   stream being snooped.</span>

<span class="cm">	   On wavetable/3D voices: the strmBufPtr will use all 32 bits to allow for</span>
<span class="cm">                                   fractional phase accumulation</span>

<span class="cm">	   Fractional increment per output sample in the input sample buffer</span>

<span class="cm">	   (Not used on mixer input streams &amp; redefined on Tees)</span>
<span class="cm">	   On wavetable/3D voices: this 32-bit word specifies the integer.fractional </span>
<span class="cm">	   increment per output sample.</span>
<span class="cm">	*/</span>
	<span class="n">u32</span>  <span class="n">strmPhiIncr</span><span class="p">;</span>


	<span class="cm">/* Standard stereo volume control</span>
<span class="cm">	   Initialized by the host (host updates target volumes) </span>

<span class="cm">	   Current volumes update by the DSP task</span>
<span class="cm">	   On mixer input streams: required &amp; updated by the mixer subroutine in the</span>
<span class="cm">                                   &quot;parent&quot; DSP task</span>

<span class="cm">	   On Tees, both current &amp; target volumes are copied up on initialization,</span>
<span class="cm">	   and, subsequently, the target volume is copied up while the current</span>
<span class="cm">	   volume is copied down.</span>
<span class="cm">     </span>
<span class="cm">	   These two 32-bit words are redefined for wavetable &amp; 3-D voices.    </span>
<span class="cm">	*/</span>
	<span class="k">struct</span> <span class="n">dsp_volume_control</span> <span class="n">vol_ctrl_t</span><span class="p">;</span>   <span class="cm">/* Optional */</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">dsp_spos_control_block</span> <span class="p">{</span>
	<span class="cm">/* WARNING: Certain items in this structure are modified by the host</span>
<span class="cm">	            Any dword that can be modified by the host, must not be</span>
<span class="cm">		    modified by the SP as the host can only do atomic dword</span>
<span class="cm">		    writes, and to do otherwise, even a read modify write, </span>
<span class="cm">		    may lead to corrupted data on the SP.</span>
<span class="cm">  </span>
<span class="cm">		    This rule does not apply to one off boot time initialisation prior to starting the SP</span>
<span class="cm">	*/</span>


	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span> 
	<span class="cm">/* First element on the Hyper forground task tree */</span>
	    <span class="n">hfg_tree_root_ptr</span><span class="p">,</span>  <span class="cm">/* HOST */</span>			    
	<span class="cm">/* First 3 dwords are written by the host and read-only on the DSP */</span>
	    <span class="n">hfg_stack_base</span>      <span class="cm">/* HOST */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	<span class="cm">/* Point to this data structure to enable easy access */</span>
	    <span class="n">spos_cb_ptr</span><span class="p">,</span>	 <span class="cm">/* SP */</span>
	    <span class="n">prev_task_tree_ptr</span>   <span class="cm">/* SP &amp;&amp; HOST */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	<span class="cm">/* Currently Unused */</span>
	    <span class="n">xxinterval_timer_period</span><span class="p">,</span>
	<span class="cm">/* Enable extension of SPOS data structure */</span>
	    <span class="n">HFGSPB_ptr</span>
	<span class="p">)</span>


	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">xxnum_HFG_ticks_thisInterval</span><span class="p">,</span>
	<span class="cm">/* Modified by the DSP */</span>
	    <span class="n">xxnum_tntervals</span>
	<span class="p">)</span>


	<span class="cm">/* Set by DSP upon encountering a trap (breakpoint) or a spurious</span>
<span class="cm">	   interrupt.  The host must clear this dword after reading it</span>
<span class="cm">	   upon receiving spInt1. */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">spurious_int_flag</span><span class="p">,</span>	 <span class="cm">/* (Host &amp; SP) Nature of the spurious interrupt */</span>
	    <span class="n">trap_flag</span>            <span class="cm">/* (Host &amp; SP) Nature of detected Trap */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">unused2</span><span class="p">,</span>					
	    <span class="n">invalid_IP_flag</span>        <span class="cm">/* (Host &amp; SP ) Indicate detection of invalid instruction pointer */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	<span class="cm">/* pointer to forground task tree header for use in next task search */</span>
	    <span class="n">fg_task_tree_hdr_ptr</span><span class="p">,</span>	  <span class="cm">/* HOST */</span>		
	<span class="cm">/* Data structure for controlling synchronous link update */</span>
	    <span class="n">hfg_sync_update_ptr</span>           <span class="cm">/* HOST */</span>
	<span class="p">)</span>
  
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	     <span class="n">begin_foreground_FCNT</span><span class="p">,</span>  <span class="cm">/* SP */</span>
	<span class="cm">/* Place holder for holding sleep timing */</span>
	     <span class="n">last_FCNT_before_sleep</span>  <span class="cm">/* SP */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">unused7</span><span class="p">,</span>           <span class="cm">/* SP */</span>
	    <span class="n">next_task_treePtr</span>  <span class="cm">/* SP */</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">unused5</span><span class="p">;</span>        

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">active_flags</span><span class="p">,</span>   <span class="cm">/* SP */</span>
	<span class="cm">/* State flags, used to assist control of execution of Hyper Forground */</span>
	    <span class="n">HFG_flags</span>       <span class="cm">/* SP */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">unused9</span><span class="p">,</span>
	    <span class="n">unused8</span>
	<span class="p">)</span>
                              
	<span class="cm">/* Space for saving enough context so that we can set up enough </span>
<span class="cm">	   to save some more context.</span>
<span class="cm">	*/</span>
	<span class="n">u32</span> <span class="n">rFE_save_for_invalid_IP</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r32_save_for_spurious_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r32_save_for_trap</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r32_save_for_HFG</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* SPB for MIX_TO_OSTREAM algorithm family */</span>
<span class="k">struct</span> <span class="n">dsp_mix2_ostream_spb</span>
<span class="p">{</span>
	<span class="cm">/* 16b.16b integer.frac approximation to the</span>
<span class="cm">	   number of 3 sample triplets to output each</span>
<span class="cm">	   frame. (approximation must be floor, to</span>
<span class="cm">	   insure that the fractional error is always</span>
<span class="cm">	   positive)</span>
<span class="cm">	*/</span>
	<span class="n">u32</span> <span class="n">outTripletsPerFrame</span><span class="p">;</span>

	<span class="cm">/* 16b.16b integer.frac accumulated number of</span>
<span class="cm">	   output triplets since the start of group </span>
<span class="cm">	*/</span>
	<span class="n">u32</span> <span class="n">accumOutTriplets</span><span class="p">;</span>  
<span class="p">};</span>

<span class="cm">/* SCB for Timing master algorithm */</span>
<span class="k">struct</span> <span class="n">dsp_timing_master_scb</span> <span class="p">{</span>
	<span class="cm">/* First 12 dwords from generic_scb_t */</span>
	<span class="k">struct</span> <span class="n">dsp_basic_dma_req</span>  <span class="n">basic_req</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="k">struct</span> <span class="n">dsp_scatter_gather_ext</span> <span class="n">sg_ext</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">next_scb</span><span class="p">,</span>     <span class="cm">/* REQUIRED */</span>
	    <span class="n">sub_list_ptr</span>  <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>  <span class="cm">/* REQUIRED */</span>
	    <span class="n">this_spb</span>      <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	<span class="cm">/* Initial values are 0000:xxxx */</span>
 	    <span class="n">reserved</span><span class="p">,</span>
	    <span class="n">extra_sample_accum</span>
	<span class="p">)</span>

  
	<span class="cm">/* Initial values are xxxx:0000</span>
<span class="cm">	   hi: Current CODEC output FIFO pointer</span>
<span class="cm">	       (0 to 0x0f)</span>
<span class="cm">           lo: Flag indicating that the CODEC</span>
<span class="cm">	       FIFO is sync&#39;d (host clears to</span>
<span class="cm">	       resynchronize the FIFO pointer</span>
<span class="cm">	       upon start/restart) </span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">codec_FIFO_syncd</span><span class="p">,</span> 
	    <span class="n">codec_FIFO_ptr</span>
	<span class="p">)</span>
  
	<span class="cm">/* Init. 8000:0005 for 44.1k</span>
<span class="cm">                 8000:0001 for 48k</span>
<span class="cm">	   hi: Fractional sample accumulator 0.16b</span>
<span class="cm">	   lo: Number of frames remaining to be</span>
<span class="cm">	       processed in the current group of</span>
<span class="cm">	       frames</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">frac_samp_accum_qm1</span><span class="p">,</span>
	    <span class="n">TM_frms_left_in_group</span>
	<span class="p">)</span> 

	<span class="cm">/* Init. 0001:0005 for 44.1k</span>
<span class="cm">                 0000:0001 for 48k</span>
<span class="cm">	   hi: Fractional sample correction factor 0.16b</span>
<span class="cm">	       to be added every frameGroupLength frames</span>
<span class="cm">	       to correct for truncation error in</span>
<span class="cm">	       nsamp_per_frm_q15</span>
<span class="cm">	   lo: Number of frames in the group</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">frac_samp_correction_qm1</span><span class="p">,</span>
	    <span class="n">TM_frm_group_length</span>  
	<span class="p">)</span>

	<span class="cm">/* Init. 44.1k*65536/8k = 0x00058333 for 44.1k</span>
<span class="cm">                 48k*65536/8k = 0x00060000 for 48k</span>
<span class="cm">	   16b.16b integer.frac approximation to the</span>
<span class="cm">	   number of samples to output each frame.</span>
<span class="cm">	   (approximation must be floor, to insure */</span>
	<span class="n">u32</span> <span class="n">nsamp_per_frm_q15</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* SCB for CODEC output algorithm */</span>
<span class="k">struct</span> <span class="n">dsp_codec_output_scb</span> <span class="p">{</span>
	<span class="cm">/* First 13 dwords from generic_scb_t */</span>
	<span class="k">struct</span> <span class="n">dsp_basic_dma_req</span>  <span class="n">basic_req</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="k">struct</span> <span class="n">dsp_scatter_gather_ext</span> <span class="n">sg_ext</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">next_scb</span><span class="p">,</span>       <span class="cm">/* REQUIRED */</span>
	    <span class="n">sub_list_ptr</span>    <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>    <span class="cm">/* REQUIRED */</span>
	    <span class="n">this_spb</span>        <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">strm_rs_config</span><span class="p">;</span> <span class="cm">/* REQUIRED */</span>

	<span class="n">u32</span> <span class="n">strm_buf_ptr</span><span class="p">;</span>   <span class="cm">/* REQUIRED */</span>

	<span class="cm">/* NOTE: The CODEC output task reads samples from the first task on its</span>
<span class="cm">                 sublist at the stream buffer pointer (init. to lag DMA destination</span>
<span class="cm">		 address word).  After the required number of samples is transferred,</span>
<span class="cm">		 the CODEC output task advances sub_list_ptr-&gt;strm_buf_ptr past the samples</span>
<span class="cm">		 consumed.</span>
<span class="cm">	*/</span>

	<span class="cm">/* Init. 0000:0010 for SDout</span>
<span class="cm">                 0060:0010 for SDout2</span>
<span class="cm">		 0080:0010 for SDout3</span>
<span class="cm">	   hi: Base IO address of FIFO to which</span>
<span class="cm">	       the left-channel samples are to</span>
<span class="cm">	       be written.</span>
<span class="cm">	   lo: Displacement for the base IO</span>
<span class="cm">	       address for left-channel to obtain</span>
<span class="cm">	       the base IO address for the FIFO</span>
<span class="cm">	       to which the right-channel samples</span>
<span class="cm">	       are to be written.</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">left_chan_base_IO_addr</span><span class="p">,</span>
	    <span class="n">right_chan_IO_disp</span>
	<span class="p">)</span>


	<span class="cm">/* Init: 0x0080:0004 for non-AC-97</span>
<span class="cm">	   Init: 0x0080:0000 for AC-97</span>
<span class="cm">	   hi: Exponential volume change rate</span>
<span class="cm">	       for input stream</span>
<span class="cm">	   lo: Positive shift count to shift the</span>
<span class="cm">	       16-bit input sample to obtain the</span>
<span class="cm">	       32-bit output word</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">CO_scale_shift_count</span><span class="p">,</span> 
	    <span class="n">CO_exp_vol_change_rate</span>
	<span class="p">)</span>

	<span class="cm">/* Pointer to SCB at end of input chain */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">reserved</span><span class="p">,</span>
	    <span class="n">last_sub_ptr</span>
	<span class="p">)</span>
<span class="p">};</span>

<span class="cm">/* SCB for CODEC input algorithm */</span>
<span class="k">struct</span> <span class="n">dsp_codec_input_scb</span> <span class="p">{</span>
	<span class="cm">/* First 13 dwords from generic_scb_t */</span>
	<span class="k">struct</span> <span class="n">dsp_basic_dma_req</span>  <span class="n">basic_req</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="k">struct</span> <span class="n">dsp_scatter_gather_ext</span> <span class="n">sg_ext</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">next_scb</span><span class="p">,</span>       <span class="cm">/* REQUIRED */</span>
	    <span class="n">sub_list_ptr</span>    <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>    <span class="cm">/* REQUIRED */</span>
	    <span class="n">this_spb</span>        <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">strm_rs_config</span><span class="p">;</span> <span class="cm">/* REQUIRED */</span>
	<span class="n">u32</span> <span class="n">strm_buf_ptr</span><span class="p">;</span>   <span class="cm">/* REQUIRED */</span>

	<span class="cm">/* NOTE: The CODEC input task reads samples from the hardware FIFO </span>
<span class="cm">                 sublist at the DMA source address word (sub_list_ptr-&gt;basic_req.saw).</span>
<span class="cm">                 After the required number of samples is transferred, the CODEC</span>
<span class="cm">                 output task advances sub_list_ptr-&gt;basic_req.saw past the samples</span>
<span class="cm">                 consumed.  SPuD must initialize the sub_list_ptr-&gt;basic_req.saw</span>
<span class="cm">                 to point half-way around from the initial sub_list_ptr-&gt;strm_nuf_ptr</span>
<span class="cm">                 to allow for lag/lead.</span>
<span class="cm">	*/</span>

	<span class="cm">/* Init. 0000:0010 for SDout</span>
<span class="cm">                 0060:0010 for SDout2</span>
<span class="cm">		 0080:0010 for SDout3</span>
<span class="cm">	   hi: Base IO address of FIFO to which</span>
<span class="cm">	       the left-channel samples are to</span>
<span class="cm">	       be written.</span>
<span class="cm">	   lo: Displacement for the base IO</span>
<span class="cm">	       address for left-channel to obtain</span>
<span class="cm">	       the base IO address for the FIFO</span>
<span class="cm">	       to which the right-channel samples</span>
<span class="cm">	       are to be written.</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">rightChanINdisp</span><span class="p">,</span> 
	    <span class="n">left_chan_base_IN_addr</span>
	<span class="p">)</span>
	<span class="cm">/* Init. ?:fffc</span>
<span class="cm">	   lo: Negative shift count to shift the</span>
<span class="cm">	       32-bit input dword to obtain the</span>
<span class="cm">	       16-bit sample msb-aligned (count</span>
<span class="cm">	       is negative to shift left)</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">scaleShiftCount</span><span class="p">,</span> 
	    <span class="n">reserver1</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">reserved2</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">dsp_pcm_serial_input_scb</span> <span class="p">{</span>
	<span class="cm">/* First 13 dwords from generic_scb_t */</span>
	<span class="k">struct</span> <span class="n">dsp_basic_dma_req</span>  <span class="n">basic_req</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="k">struct</span> <span class="n">dsp_scatter_gather_ext</span> <span class="n">sg_ext</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">next_scb</span><span class="p">,</span>       <span class="cm">/* REQUIRED */</span>
	    <span class="n">sub_list_ptr</span>    <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>    <span class="cm">/* REQUIRED */</span>
	    <span class="n">this_spb</span>        <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">strm_buf_ptr</span><span class="p">;</span>   <span class="cm">/* REQUIRED */</span>
	<span class="n">u32</span> <span class="n">strm_rs_config</span><span class="p">;</span> <span class="cm">/* REQUIRED */</span>
  
	<span class="cm">/* Init. Ptr to CODEC input SCB</span>
<span class="cm">	   hi: Pointer to the SCB containing the</span>
<span class="cm">	       input buffer to which CODEC input</span>
<span class="cm">	       samples are written</span>
<span class="cm">	   lo: Flag indicating the link to the CODEC</span>
<span class="cm">	       input task is to be initialized</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">init_codec_input_link</span><span class="p">,</span>
	    <span class="n">codec_input_buf_scb</span>
	<span class="p">)</span>

	<span class="cm">/* Initialized by the host (host updates target volumes) */</span>
	<span class="k">struct</span> <span class="n">dsp_volume_control</span> <span class="n">psi_vol_ctrl</span><span class="p">;</span>   
  
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dsp_src_task_scb</span> <span class="p">{</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">frames_left_in_gof</span><span class="p">,</span>
	    <span class="n">gofs_left_in_sec</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">const2_thirds</span><span class="p">,</span>
	    <span class="n">num_extra_tnput_samples</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">cor_per_gof</span><span class="p">,</span>
	    <span class="n">correction_per_sec</span> 
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">output_buf_producer_ptr</span><span class="p">,</span>  
	    <span class="n">junk_DMA_MID</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">gof_length</span><span class="p">,</span>  
	    <span class="n">gofs_per_sec</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">input_buf_strm_config</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">reserved_for_SRC_use</span><span class="p">,</span>
	    <span class="n">input_buf_consumer_ptr</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">accum_phi</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">exp_src_vol_change_rate</span><span class="p">,</span>
	    <span class="n">input_buf_producer_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">src_next_scb</span><span class="p">,</span>
	    <span class="n">src_sub_list_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">src_entry_point</span><span class="p">,</span>
	    <span class="n">src_this_sbp</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">src_strm_rs_config</span><span class="p">;</span>
	<span class="n">u32</span>  <span class="n">src_strm_buf_ptr</span><span class="p">;</span>
  
	<span class="n">u32</span>   <span class="n">phiIncr6int_26frac</span><span class="p">;</span>
  
	<span class="k">struct</span> <span class="n">dsp_volume_control</span> <span class="n">src_vol_ctrl</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dsp_decimate_by_pow2_scb</span> <span class="p">{</span>
	<span class="cm">/* decimationFactor = 2, 4, or 8 (larger factors waste too much memory</span>
<span class="cm">	                                  when compared to cascading decimators)</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">dec2_coef_base_ptr</span><span class="p">,</span>
	    <span class="n">dec2_coef_increment</span>
	<span class="p">)</span>

	<span class="cm">/* coefIncrement = 128 / decimationFactor (for our ROM filter)</span>
<span class="cm">	   coefBasePtr = 0x8000 (for our ROM filter)</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">dec2_in_samples_per_out_triplet</span><span class="p">,</span>
	    <span class="n">dec2_extra_in_samples</span>
	<span class="p">)</span>
	<span class="cm">/* extraInSamples: # of accumulated, unused input samples (init. to 0)</span>
<span class="cm">	   inSamplesPerOutTriplet = 3 * decimationFactor</span>
<span class="cm">	*/</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">dec2_const2_thirds</span><span class="p">,</span>
	    <span class="n">dec2_half_num_taps_mp5</span>
	<span class="p">)</span>
	<span class="cm">/* halfNumTapsM5: (1/2 number of taps in decimation filter) minus 5</span>
<span class="cm">	   const2thirds: constant 2/3 in 16Q0 format (sign.15)</span>
<span class="cm">	*/</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">dec2_output_buf_producer_ptr</span><span class="p">,</span>
	    <span class="n">dec2_junkdma_mid</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">dec2_reserved2</span><span class="p">;</span>

	<span class="n">u32</span>  <span class="n">dec2_input_nuf_strm_config</span><span class="p">;</span>
	<span class="cm">/* inputBufStrmConfig: rsConfig for the input buffer to the decimator</span>
<span class="cm">	   (buffer size = decimationFactor * 32 dwords)</span>
<span class="cm">	*/</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">dec2_phi_incr</span><span class="p">,</span>
	    <span class="n">dec2_input_buf_consumer_ptr</span>
	<span class="p">)</span>
	<span class="cm">/* inputBufConsumerPtr: Input buffer read pointer (into SRC filter)</span>
<span class="cm">	   phiIncr = decimationFactor * 4</span>
<span class="cm">	*/</span>

	<span class="n">u32</span> <span class="n">dec2_reserved3</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">dec2_exp_vol_change_rate</span><span class="p">,</span>
	    <span class="n">dec2_input_buf_producer_ptr</span>
	<span class="p">)</span>
	<span class="cm">/* inputBufProducerPtr: Input buffer write pointer</span>
<span class="cm">	   expVolChangeRate: Exponential volume change rate for possible</span>
<span class="cm">	                     future mixer on input streams</span>
<span class="cm">	*/</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">dec2_next_scb</span><span class="p">,</span>
	    <span class="n">dec2_sub_list_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">dec2_entry_point</span><span class="p">,</span>
	    <span class="n">dec2_this_spb</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">dec2_strm_rs_config</span><span class="p">;</span>
	<span class="n">u32</span>  <span class="n">dec2_strm_buf_ptr</span><span class="p">;</span>

	<span class="n">u32</span>  <span class="n">dec2_reserved4</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dsp_volume_control</span> <span class="n">dec2_vol_ctrl</span><span class="p">;</span> <span class="cm">/* Not used! */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dsp_vari_decimate_scb</span> <span class="p">{</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">vdec_frames_left_in_gof</span><span class="p">,</span>
	    <span class="n">vdec_gofs_left_in_sec</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">vdec_const2_thirds</span><span class="p">,</span>
	    <span class="n">vdec_extra_in_samples</span>
	<span class="p">)</span>
	<span class="cm">/* extraInSamples: # of accumulated, unused input samples (init. to 0)</span>
<span class="cm">	   const2thirds: constant 2/3 in 16Q0 format (sign.15) */</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">vdec_cor_per_gof</span><span class="p">,</span>
	    <span class="n">vdec_correction_per_sec</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">vdec_output_buf_producer_ptr</span><span class="p">,</span>
	    <span class="n">vdec_input_buf_consumer_ptr</span>
	<span class="p">)</span>
	<span class="cm">/* inputBufConsumerPtr: Input buffer read pointer (into SRC filter) */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">vdec_gof_length</span><span class="p">,</span>
	    <span class="n">vdec_gofs_per_sec</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">vdec_input_buf_strm_config</span><span class="p">;</span>
	<span class="cm">/* inputBufStrmConfig: rsConfig for the input buffer to the decimator</span>
<span class="cm">	   (buffer size = 64 dwords) */</span>
	<span class="n">u32</span>  <span class="n">vdec_coef_increment</span><span class="p">;</span>
	<span class="cm">/* coefIncrement = - 128.0 / decimationFactor (as a 32Q15 number) */</span>

	<span class="n">u32</span>  <span class="n">vdec_accumphi</span><span class="p">;</span>
	<span class="cm">/* accumPhi: accumulated fractional phase increment (6.26) */</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
 	    <span class="n">vdec_exp_vol_change_rate</span><span class="p">,</span>
	    <span class="n">vdec_input_buf_producer_ptr</span>
	<span class="p">)</span>
	<span class="cm">/* inputBufProducerPtr: Input buffer write pointer</span>
<span class="cm">	   expVolChangeRate: Exponential volume change rate for possible</span>
<span class="cm">	   future mixer on input streams */</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">vdec_next_scb</span><span class="p">,</span>
	    <span class="n">vdec_sub_list_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">vdec_entry_point</span><span class="p">,</span>
	    <span class="n">vdec_this_spb</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">vdec_strm_rs_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vdec_strm_buf_ptr</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">vdec_phi_incr_6int_26frac</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dsp_volume_control</span> <span class="n">vdec_vol_ctrl</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/* SCB for MIX_TO_OSTREAM algorithm family */</span>
<span class="k">struct</span> <span class="n">dsp_mix2_ostream_scb</span> <span class="p">{</span>
	<span class="cm">/* First 13 dwords from generic_scb_t */</span>
	<span class="k">struct</span> <span class="n">dsp_basic_dma_req</span>  <span class="n">basic_req</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="k">struct</span> <span class="n">dsp_scatter_gather_ext</span> <span class="n">sg_ext</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">next_scb</span><span class="p">,</span>       <span class="cm">/* REQUIRED */</span>
	    <span class="n">sub_list_ptr</span>    <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>    <span class="cm">/* REQUIRED */</span>
	    <span class="n">this_spb</span>        <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">strm_rs_config</span><span class="p">;</span> <span class="cm">/* REQUIRED */</span>
	<span class="n">u32</span> <span class="n">strm_buf_ptr</span><span class="p">;</span>   <span class="cm">/* REQUIRED */</span>


	<span class="cm">/* hi: Number of mixed-down input triplets</span>
<span class="cm">	       computed since start of group</span>
<span class="cm">	   lo: Number of frames remaining to be</span>
<span class="cm">	       processed in the current group of</span>
<span class="cm">	       frames</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">frames_left_in_group</span><span class="p">,</span>
	    <span class="n">accum_input_triplets</span>
	<span class="p">)</span>

	<span class="cm">/* hi: Exponential volume change rate</span>
<span class="cm">	       for mixer on input streams</span>
<span class="cm">	   lo: Number of frames in the group</span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">frame_group_length</span><span class="p">,</span>
	    <span class="n">exp_vol_change_rate</span>
	<span class="p">)</span>
  
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">const_FFFF</span><span class="p">,</span>
	    <span class="n">const_zero</span>
	<span class="p">)</span>
<span class="p">};</span>


<span class="cm">/* SCB for S16_MIX algorithm */</span>
<span class="k">struct</span> <span class="n">dsp_mix_only_scb</span> <span class="p">{</span>
	<span class="cm">/* First 13 dwords from generic_scb_t */</span>
	<span class="k">struct</span> <span class="n">dsp_basic_dma_req</span>  <span class="n">basic_req</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="k">struct</span> <span class="n">dsp_scatter_gather_ext</span> <span class="n">sg_ext</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">next_scb</span><span class="p">,</span>       <span class="cm">/* REQUIRED */</span>
	    <span class="n">sub_list_ptr</span>    <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>    <span class="cm">/* REQUIRED */</span>
	    <span class="n">this_spb</span>        <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">strm_rs_config</span><span class="p">;</span> <span class="cm">/* REQUIRED */</span>
	<span class="n">u32</span> <span class="n">strm_buf_ptr</span><span class="p">;</span>   <span class="cm">/* REQUIRED */</span>

	<span class="n">u32</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dsp_volume_control</span> <span class="n">vol_ctrl</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* SCB for the async. CODEC input algorithm */</span>
<span class="k">struct</span> <span class="n">dsp_async_codec_input_scb</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">io_free2</span><span class="p">;</span>     
  
	<span class="n">u32</span> <span class="n">io_current_total</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">io_previous_total</span><span class="p">;</span>
  
	<span class="n">u16</span> <span class="n">io_count</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">io_count_limit</span><span class="p">;</span>
  
	<span class="n">u16</span> <span class="n">o_fifo_base_addr</span><span class="p">;</span>            
	<span class="n">u16</span> <span class="n">ost_mo_format</span><span class="p">;</span>
	<span class="cm">/* 1 = stereo; 0 = mono </span>
<span class="cm">	   xxx for ASER 1 (not allowed); 118 for ASER2 */</span>

	<span class="n">u32</span>  <span class="n">ostrm_rs_config</span><span class="p">;</span>
	<span class="n">u32</span>  <span class="n">ostrm_buf_ptr</span><span class="p">;</span>
  
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">io_sclks_per_lr_clk</span><span class="p">,</span>
	    <span class="n">io_io_enable</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">io_free4</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>  
	    <span class="n">io_next_scb</span><span class="p">,</span>
	    <span class="n">io_sub_list_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">io_entry_point</span><span class="p">,</span>
	    <span class="n">io_this_spb</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">istrm_rs_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">istrm_buf_ptr</span><span class="p">;</span>

	<span class="cm">/* Init. 0000:8042: for ASER1</span>
<span class="cm">                 0000:8044: for ASER2  */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">io_stat_reg_addr</span><span class="p">,</span>
	    <span class="n">iofifo_pointer</span>
	<span class="p">)</span>

	<span class="cm">/* Init 1 stero:100 ASER1</span>
<span class="cm">	   Init 0 mono:110 ASER2 </span>
<span class="cm">	*/</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">ififo_base_addr</span><span class="p">,</span>            
	    <span class="n">ist_mo_format</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">i_free</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/* SCB for the SP/DIF CODEC input and output */</span>
<span class="k">struct</span> <span class="n">dsp_spdifiscb</span> <span class="p">{</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">status_ptr</span><span class="p">,</span>     
	    <span class="n">status_start_ptr</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">current_total</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">previous_total</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">count</span><span class="p">,</span>
	    <span class="n">count_limit</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">status_data</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>  
	    <span class="n">status</span><span class="p">,</span>
	    <span class="n">free4</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">free3</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>  
	    <span class="n">free2</span><span class="p">,</span>
	    <span class="n">bit_count</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">temp_status</span><span class="p">;</span>
  
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">next_SCB</span><span class="p">,</span>
	    <span class="n">sub_list_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>
	    <span class="n">this_spb</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">strm_rs_config</span><span class="p">;</span>
	<span class="n">u32</span>  <span class="n">strm_buf_ptr</span><span class="p">;</span>
  
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">stat_reg_addr</span><span class="p">,</span> 
	    <span class="n">fifo_pointer</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">fifo_base_addr</span><span class="p">,</span> 
	    <span class="n">st_mo_format</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">free1</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/* SCB for the SP/DIF CODEC input and output  */</span>
<span class="k">struct</span> <span class="n">dsp_spdifoscb</span> <span class="p">{</span>		 

	<span class="n">u32</span> <span class="n">free2</span><span class="p">;</span>     

	<span class="n">u32</span> <span class="n">free3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>             

	<span class="cm">/* Need to be here for compatibility with AsynchFGTxCode */</span>
	<span class="n">u32</span> <span class="n">strm_rs_config</span><span class="p">;</span>
                               
	<span class="n">u32</span> <span class="n">strm_buf_ptr</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>  
	    <span class="n">status</span><span class="p">,</span>
	    <span class="n">free5</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">free4</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>  
	    <span class="n">next_scb</span><span class="p">,</span>
	    <span class="n">sub_list_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>
	    <span class="n">this_spb</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">free6</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
  
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">stat_reg_addr</span><span class="p">,</span> 
	    <span class="n">fifo_pointer</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">fifo_base_addr</span><span class="p">,</span>
	    <span class="n">st_mo_format</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">free1</span><span class="p">;</span>                                         
<span class="p">};</span>


<span class="k">struct</span> <span class="n">dsp_asynch_fg_rx_scb</span> <span class="p">{</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">bot_buf_mask</span><span class="p">,</span>
	    <span class="n">buf_Mask</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">max</span><span class="p">,</span>
	    <span class="n">min</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">old_producer_pointer</span><span class="p">,</span>
	    <span class="n">hfg_scb_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">delta</span><span class="p">,</span>
	    <span class="n">adjust_count</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">unused2</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>  

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>  
	    <span class="n">sibling_ptr</span><span class="p">,</span>  
	    <span class="n">child_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">code_ptr</span><span class="p">,</span>
	    <span class="n">this_ptr</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">strm_rs_config</span><span class="p">;</span> 

	<span class="n">u32</span> <span class="n">strm_buf_ptr</span><span class="p">;</span>
  
	<span class="n">u32</span> <span class="n">unused_phi_incr</span><span class="p">;</span>
  
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">right_targ</span><span class="p">,</span>   
	    <span class="n">left_targ</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">right_vol</span><span class="p">,</span>
	    <span class="n">left_vol</span>
	<span class="p">)</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">dsp_asynch_fg_tx_scb</span> <span class="p">{</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">not_buf_mask</span><span class="p">,</span>
	    <span class="n">buf_mask</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">max</span><span class="p">,</span>
	    <span class="n">min</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">unused1</span><span class="p">,</span>
	    <span class="n">hfg_scb_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">delta</span><span class="p">,</span>
	    <span class="n">adjust_count</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">accum_phi</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">unused2</span><span class="p">,</span>
	    <span class="n">const_one_third</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">unused3</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">sibling_ptr</span><span class="p">,</span>
	    <span class="n">child_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">codePtr</span><span class="p">,</span>
	    <span class="n">this_ptr</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">strm_rs_config</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">strm_buf_ptr</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">phi_incr</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">unused_right_targ</span><span class="p">,</span>
	    <span class="n">unused_left_targ</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">unused_right_vol</span><span class="p">,</span>
	    <span class="n">unused_left_vol</span>
	<span class="p">)</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">dsp_output_snoop_scb</span> <span class="p">{</span>
	<span class="cm">/* First 13 dwords from generic_scb_t */</span>
	<span class="k">struct</span> <span class="n">dsp_basic_dma_req</span>  <span class="n">basic_req</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="k">struct</span> <span class="n">dsp_scatter_gather_ext</span> <span class="n">sg_ext</span><span class="p">;</span>  <span class="cm">/* Optional */</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">next_scb</span><span class="p">,</span>       <span class="cm">/* REQUIRED */</span>
	    <span class="n">sub_list_ptr</span>    <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>    <span class="cm">/* REQUIRED */</span>
	    <span class="n">this_spb</span>        <span class="cm">/* REQUIRED */</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">strm_rs_config</span><span class="p">;</span> <span class="cm">/* REQUIRED */</span>
	<span class="n">u32</span> <span class="n">strm_buf_ptr</span><span class="p">;</span>   <span class="cm">/* REQUIRED */</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">init_snoop_input_link</span><span class="p">,</span>
	    <span class="n">snoop_child_input_scb</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">snoop_input_buf_ptr</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">reserved</span><span class="p">,</span>
	    <span class="n">input_scb</span>
	<span class="p">)</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dsp_spio_write_scb</span> <span class="p">{</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">address1</span><span class="p">,</span>
	    <span class="n">address2</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">data1</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">data2</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">address3</span><span class="p">,</span>
	    <span class="n">address4</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">data3</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">data4</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">unused1</span><span class="p">,</span>
	    <span class="n">data_ptr</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">unused2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">sibling_ptr</span><span class="p">,</span>
	    <span class="n">child_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>
	    <span class="n">this_ptr</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">unused3</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dsp_magic_snoop_task</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">i0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i1</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">strm_buf_ptr1</span><span class="p">;</span>
  
	<span class="n">u16</span> <span class="n">i2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">snoop_scb</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">i3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i6</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">i7</span><span class="p">;</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">next_scb</span><span class="p">,</span>
	    <span class="n">sub_list_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	    <span class="n">entry_point</span><span class="p">,</span>
	    <span class="n">this_ptr</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">strm_buf_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">strm_buf_ptr2</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">i8</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dsp_volume_control</span> <span class="n">vdec_vol_ctrl</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">dsp_filter_scb</span> <span class="p">{</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	      <span class="n">a0_right</span><span class="p">,</span>          <span class="cm">/* 0x00 */</span>
	      <span class="n">a0_left</span>
	<span class="p">)</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	      <span class="n">a1_right</span><span class="p">,</span>          <span class="cm">/* 0x01 */</span>
	      <span class="n">a1_left</span>
	<span class="p">)</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	      <span class="n">a2_right</span><span class="p">,</span>          <span class="cm">/* 0x02 */</span>
	      <span class="n">a2_left</span>
	<span class="p">)</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	      <span class="n">output_buf_ptr</span><span class="p">,</span>    <span class="cm">/* 0x03 */</span>
	      <span class="n">init</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	      <span class="n">filter_unused3</span><span class="p">,</span>    <span class="cm">/* 0x04 */</span>
	      <span class="n">filter_unused2</span>
	<span class="p">)</span>

	<span class="n">u32</span> <span class="n">prev_sample_output1</span><span class="p">;</span> <span class="cm">/* 0x05 */</span>
	<span class="n">u32</span> <span class="n">prev_sample_output2</span><span class="p">;</span> <span class="cm">/* 0x06 */</span>
	<span class="n">u32</span> <span class="n">prev_sample_input1</span><span class="p">;</span>  <span class="cm">/* 0x07 */</span>
	<span class="n">u32</span> <span class="n">prev_sample_input2</span><span class="p">;</span>  <span class="cm">/* 0x08 */</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	      <span class="n">next_scb_ptr</span><span class="p">,</span>      <span class="cm">/* 0x09 */</span>
	      <span class="n">sub_list_ptr</span>
	<span class="p">)</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
	      <span class="n">entry_point</span><span class="p">,</span>       <span class="cm">/* 0x0A */</span>
	      <span class="n">spb_ptr</span>
	<span class="p">)</span>

	<span class="n">u32</span>  <span class="n">strm_rs_config</span><span class="p">;</span>     <span class="cm">/* 0x0B */</span>
	<span class="n">u32</span>  <span class="n">strm_buf_ptr</span><span class="p">;</span>       <span class="cm">/* 0x0C */</span>

	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
              <span class="n">b0_right</span><span class="p">,</span>          <span class="cm">/* 0x0D */</span>
	      <span class="n">b0_left</span>
	<span class="p">)</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
              <span class="n">b1_right</span><span class="p">,</span>          <span class="cm">/* 0x0E */</span>
	      <span class="n">b1_left</span>
	<span class="p">)</span>
	<span class="n">___DSP_DUAL_16BIT_ALLOC</span><span class="p">(</span>
              <span class="n">b2_right</span><span class="p">,</span>          <span class="cm">/* 0x0F */</span>
	      <span class="n">b2_left</span>
	<span class="p">)</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __DSP_SCB_TYPES_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
