m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/simulation/modelsim
vadder
Z1 !s110 1728144791
!i10b 1
!s100 a8FME_cYAzkZ>e^zo8mK;2
I=HjS[_gBH`Oc0V_CEMI^h2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1727709935
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/adder.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/adder.v
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1728144791.000000
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/adder.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work {+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline}
Z8 tCvgOpt 0
vALU
R1
!i10b 1
!s100 dcL6Z3>iPVlm`SfV:SKYd1
INCQb4JmEbkaEz7hIY4E:K2
R2
R0
w1728144706
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/ALU.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/ALU.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/ALU.v|
!i113 1
R6
R7
R8
n@a@l@u
vANDGate
R1
!i10b 1
!s100 gbVgUH3fao6d^>bjmd7J]3
IMG4FeiR[_ClZjl;34KmbX0
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/ANDGate.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/ANDGate.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/ANDGate.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/ANDGate.v|
!i113 1
R6
R7
R8
n@a@n@d@gate
vcontrolUnit
R1
!i10b 1
!s100 jFLF_dal5>Z6SS3UA3<Vo2
IJM;:7;4iDbMgH>RBKW<6j2
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/controlUnit.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/controlUnit.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/controlUnit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/controlUnit.v|
!i113 1
R6
R7
R8
ncontrol@unit
vdataMemory
R1
!i10b 1
!s100 X5DjdZSn6n9zo4B^WYWl60
IaC8ARn:IF;n7GmY31Mz9Z3
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/dataMemory.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/dataMemory.v
Z9 L0 40
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/dataMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/dataMemory.v|
!i113 1
R6
R7
R8
ndata@memory
vinstructionMemory
R1
!i10b 1
!s100 B?2953V4fPi1ZXCaKX1;C3
IW[o;>KY7F7EjB>L1PBMUB1
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/instructionMemory.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/instructionMemory.v
R9
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/instructionMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/instructionMemory.v|
!i113 1
R6
R7
R8
ninstruction@memory
vmux2x1
R1
!i10b 1
!s100 9@GI2f]Q]h88AIAPU@>>i3
INz>8UR@[]35<T7YRnUI9>0
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/mux2x1.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/mux2x1.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/mux2x1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/mux2x1.v|
!i113 1
R6
R7
R8
vprocessor
!s110 1728144790
!i10b 1
!s100 F`^`YclG=E]nUIbW51@VE3
INOoOdG]P6`S`4Ui9QG?OW3
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/processor.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/processor.v
L0 1
R4
r1
!s85 0
31
Z10 !s108 1728144790.000000
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/processor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/processor.v|
!i113 1
R6
R7
R8
vprogramCounter
R1
!i10b 1
!s100 l]3jm5?bS8=5KClKGDa;E3
IVJF1>=gCoX:8SM2^oCS243
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/programCounter.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/programCounter.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/programCounter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/programCounter.v|
!i113 1
R6
R7
R8
nprogram@counter
vregisterFile
R1
!i10b 1
!s100 D5SgR0F>4TALg7NE<gS]33
IIl^266FgiTcHdX6>W8Jb[0
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/registerFile.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/registerFile.v
L0 3
R4
r1
!s85 0
31
R10
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/registerFile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/registerFile.v|
!i113 1
R6
R7
R8
nregister@file
vSignExtender
R1
!i10b 1
!s100 @`aGSg91l4d870B>Q>l^;2
I53?H<V6M;A<9]IU7m@=f<0
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/signextender.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/signextender.v
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/signextender.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/signextender.v|
!i113 1
R6
R7
R8
n@sign@extender
vtestbench
R1
!i10b 1
!s100 D^WLHN0@_80lUW@IXkdoU0
Ic3imc[a[26z6EZmb2aRQR3
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/testbench.v
FC:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/testbench.v
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline|C:/Users/amr/Desktop/Quartus/phase 1 v2/josdc-main/SDC24_QP_SingleCycle_baseline/testbench.v|
!i113 1
R6
R7
R8
