{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475205070398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475205070404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 22:11:10 2016 " "Processing started: Thu Sep 29 22:11:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475205070404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475205070404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475205070404 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475205070764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LDREG LDReg registerFIle.sv(22) " "Verilog HDL Declaration information at registerFIle.sv(22): object \"LDREG\" differs only in case from object \"LDReg\" in the same scope" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475205079461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv 5 5 " "Found 5 design units, including 5 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR2MUX " "Found entity 1: ADDR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079464 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDR1MUX " "Found entity 2: ADDR1MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079464 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder " "Found entity 3: Adder" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079464 ""} { "Info" "ISGN_ENTITY_NAME" "4 SR2MUX " "Found entity 4: SR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079464 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BreakNZP " "Found entity 1: BreakNZP" {  } { { "../lab06_2/breakNZP.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/breakNZP.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079470 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079474 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475205079475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Test_Bench.sv(82) " "Verilog HDL Expression warning at Test_Bench.sv(82): truncated literal to match 16 bits" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1475205079477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475205079478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079480 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079480 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079480 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079480 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079480 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079480 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 0 0 " "Found 0 design units, including 0 entities, in source file registerfile.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079483 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079483 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079483 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079483 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079483 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079483 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475205079485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475205079485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ContinueIR slc3.sv(34) " "Verilog HDL Implicit Net warning at slc3.sv(34): created implicit net for \"ContinueIR\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205079486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475205079522 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1475205079524 "|slc3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MAR:MAR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MAR:MAR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testbench testbench:test " "Elaborating entity \"testbench\" for hierarchy \"testbench:test\"" {  } { { "slc3.sv" "test" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079550 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clk Test_Bench.sv(18) " "Verilog HDL warning at Test_Bench.sv(18): assignments to Clk create a combinational loop" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 18 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1475205079552 "|slc3|testbench:test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File testbench:test\|Register_File:testFile " "Elaborating entity \"Register_File\" for hierarchy \"testbench:test\|Register_File:testFile\"" {  } { { "Test_Bench.sv" "testFile" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475205079562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 registerFIle.sv(55) " "Verilog HDL assignment warning at registerFIle.sv(55): truncated value with size 16 to match size of target (8)" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475205079563 "|slc3|testbench:test|Register_File:testFile"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "registerFIle.sv(56) " "Verilog HDL Case Statement warning at registerFIle.sv(56): incomplete case statement has no default case item" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1475205079564 "|slc3|testbench:test|Register_File:testFile"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "registerFIle.sv(73) " "Verilog HDL Case Statement warning at registerFIle.sv(73): incomplete case statement has no default case item" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1475205079564 "|slc3|testbench:test|Register_File:testFile"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "registerFIle.sv(90) " "Verilog HDL Case Statement warning at registerFIle.sv(90): incomplete case statement has no default case item" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1475205079564 "|slc3|testbench:test|Register_File:testFile"}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[0\]~synth " "Node \"tristate:tr0\|Data\[0\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[1\]~synth " "Node \"tristate:tr0\|Data\[1\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[2\]~synth " "Node \"tristate:tr0\|Data\[2\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[3\]~synth " "Node \"tristate:tr0\|Data\[3\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[4\]~synth " "Node \"tristate:tr0\|Data\[4\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[5\]~synth " "Node \"tristate:tr0\|Data\[5\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[6\]~synth " "Node \"tristate:tr0\|Data\[6\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[7\]~synth " "Node \"tristate:tr0\|Data\[7\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[8\]~synth " "Node \"tristate:tr0\|Data\[8\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[9\]~synth " "Node \"tristate:tr0\|Data\[9\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[10\]~synth " "Node \"tristate:tr0\|Data\[10\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[11\]~synth " "Node \"tristate:tr0\|Data\[11\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[12\]~synth " "Node \"tristate:tr0\|Data\[12\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[13\]~synth " "Node \"tristate:tr0\|Data\[13\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[14\]~synth " "Node \"tristate:tr0\|Data\[14\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[15\]~synth " "Node \"tristate:tr0\|Data\[15\]~synth\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205080344 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1475205080344 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475205080347 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1475205080347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1475205080471 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1475205081021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1475205081557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1475205081827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081827 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475205081889 "|slc3|S[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1475205081889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1475205081890 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1475205081890 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1475205081890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1475205081890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1475205081890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475205081933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 22:11:21 2016 " "Processing ended: Thu Sep 29 22:11:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475205081933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475205081933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475205081933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475205081933 ""}
