<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p202" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_202{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_202{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_202{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_202{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_202{left:142px;bottom:998px;letter-spacing:-0.18px;}
#t6_202{left:189px;bottom:998px;letter-spacing:-0.13px;}
#t7_202{left:432px;bottom:998px;letter-spacing:-0.13px;}
#t8_202{left:525px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t9_202{left:81px;bottom:973px;letter-spacing:-0.16px;}
#ta_202{left:142px;bottom:973px;letter-spacing:-0.18px;}
#tb_202{left:189px;bottom:973px;letter-spacing:-0.15px;}
#tc_202{left:432px;bottom:973px;letter-spacing:-0.14px;}
#td_202{left:525px;bottom:973px;letter-spacing:-0.12px;word-spacing:0.03px;}
#te_202{left:81px;bottom:949px;letter-spacing:-0.16px;}
#tf_202{left:142px;bottom:949px;letter-spacing:-0.18px;}
#tg_202{left:189px;bottom:949px;letter-spacing:-0.15px;}
#th_202{left:432px;bottom:949px;letter-spacing:-0.13px;}
#ti_202{left:525px;bottom:949px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tj_202{left:81px;bottom:924px;letter-spacing:-0.16px;}
#tk_202{left:142px;bottom:924px;letter-spacing:-0.18px;}
#tl_202{left:189px;bottom:924px;letter-spacing:-0.14px;}
#tm_202{left:432px;bottom:924px;letter-spacing:-0.13px;}
#tn_202{left:525px;bottom:924px;letter-spacing:-0.11px;}
#to_202{left:525px;bottom:903px;letter-spacing:-0.11px;}
#tp_202{left:189px;bottom:878px;}
#tq_202{left:525px;bottom:878px;letter-spacing:-0.15px;}
#tr_202{left:189px;bottom:854px;}
#ts_202{left:525px;bottom:854px;letter-spacing:-0.14px;}
#tt_202{left:189px;bottom:830px;}
#tu_202{left:525px;bottom:830px;letter-spacing:-0.11px;}
#tv_202{left:189px;bottom:805px;}
#tw_202{left:525px;bottom:805px;letter-spacing:-0.15px;}
#tx_202{left:189px;bottom:781px;}
#ty_202{left:525px;bottom:781px;letter-spacing:-0.14px;}
#tz_202{left:189px;bottom:756px;}
#t10_202{left:525px;bottom:756px;letter-spacing:-0.15px;}
#t11_202{left:189px;bottom:732px;}
#t12_202{left:525px;bottom:732px;letter-spacing:-0.14px;}
#t13_202{left:189px;bottom:707px;}
#t14_202{left:525px;bottom:707px;letter-spacing:-0.15px;}
#t15_202{left:189px;bottom:683px;}
#t16_202{left:525px;bottom:683px;letter-spacing:-0.15px;}
#t17_202{left:189px;bottom:658px;letter-spacing:-0.13px;}
#t18_202{left:525px;bottom:658px;letter-spacing:-0.13px;}
#t19_202{left:81px;bottom:634px;letter-spacing:-0.14px;}
#t1a_202{left:142px;bottom:634px;letter-spacing:-0.17px;}
#t1b_202{left:189px;bottom:634px;letter-spacing:-0.16px;}
#t1c_202{left:432px;bottom:634px;letter-spacing:-0.13px;}
#t1d_202{left:525px;bottom:634px;letter-spacing:-0.12px;}
#t1e_202{left:525px;bottom:613px;letter-spacing:-0.11px;}
#t1f_202{left:525px;bottom:596px;letter-spacing:-0.11px;}
#t1g_202{left:525px;bottom:574px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1h_202{left:81px;bottom:550px;letter-spacing:-0.17px;}
#t1i_202{left:142px;bottom:550px;letter-spacing:-0.17px;}
#t1j_202{left:189px;bottom:550px;letter-spacing:-0.16px;}
#t1k_202{left:432px;bottom:550px;letter-spacing:-0.12px;}
#t1l_202{left:525px;bottom:550px;letter-spacing:-0.11px;}
#t1m_202{left:525px;bottom:529px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1n_202{left:189px;bottom:504px;}
#t1o_202{left:525px;bottom:504px;letter-spacing:-0.11px;}
#t1p_202{left:189px;bottom:480px;}
#t1q_202{left:525px;bottom:480px;letter-spacing:-0.14px;}
#t1r_202{left:189px;bottom:455px;letter-spacing:-0.11px;}
#t1s_202{left:525px;bottom:455px;letter-spacing:-0.13px;}
#t1t_202{left:189px;bottom:431px;}
#t1u_202{left:525px;bottom:431px;letter-spacing:-0.11px;}
#t1v_202{left:189px;bottom:406px;}
#t1w_202{left:525px;bottom:406px;letter-spacing:-0.12px;}
#t1x_202{left:189px;bottom:382px;}
#t1y_202{left:525px;bottom:382px;letter-spacing:-0.14px;}
#t1z_202{left:189px;bottom:357px;}
#t20_202{left:525px;bottom:357px;letter-spacing:-0.15px;}
#t21_202{left:189px;bottom:333px;letter-spacing:-0.12px;}
#t22_202{left:525px;bottom:333px;letter-spacing:-0.14px;}
#t23_202{left:189px;bottom:309px;letter-spacing:-0.14px;}
#t24_202{left:525px;bottom:309px;letter-spacing:-0.14px;}
#t25_202{left:189px;bottom:284px;letter-spacing:-0.14px;}
#t26_202{left:525px;bottom:284px;letter-spacing:-0.14px;}
#t27_202{left:189px;bottom:260px;letter-spacing:-0.14px;}
#t28_202{left:525px;bottom:260px;letter-spacing:-0.15px;}
#t29_202{left:189px;bottom:235px;letter-spacing:-0.14px;}
#t2a_202{left:525px;bottom:235px;letter-spacing:-0.14px;}
#t2b_202{left:189px;bottom:211px;letter-spacing:-0.14px;}
#t2c_202{left:525px;bottom:211px;letter-spacing:-0.12px;}
#t2d_202{left:80px;bottom:186px;letter-spacing:-0.15px;}
#t2e_202{left:142px;bottom:186px;letter-spacing:-0.17px;}
#t2f_202{left:189px;bottom:186px;letter-spacing:-0.15px;}
#t2g_202{left:432px;bottom:186px;letter-spacing:-0.12px;}
#t2h_202{left:525px;bottom:186px;letter-spacing:-0.11px;}
#t2i_202{left:525px;bottom:165px;letter-spacing:-0.11px;}
#t2j_202{left:525px;bottom:148px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t2k_202{left:525px;bottom:131px;letter-spacing:-0.12px;}
#t2l_202{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t2m_202{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t2n_202{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2o_202{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2p_202{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2q_202{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2r_202{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2s_202{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2t_202{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_202{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_202{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_202{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_202{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_202{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts202" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg202Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg202" style="-webkit-user-select: none;"><object width="935" height="1210" data="202/202.svg" type="image/svg+xml" id="pdf202" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_202" class="t s1_202">2-186 </span><span id="t2_202" class="t s1_202">Vol. 4 </span>
<span id="t3_202" class="t s2_202">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_202" class="t s3_202">1B0H </span><span id="t5_202" class="t s3_202">432 </span><span id="t6_202" class="t s3_202">IA32_ENERGY_PERF_BIAS </span><span id="t7_202" class="t s3_202">Package </span><span id="t8_202" class="t s3_202">See Table 2-2. </span>
<span id="t9_202" class="t s3_202">1B1H </span><span id="ta_202" class="t s3_202">433 </span><span id="tb_202" class="t s3_202">IA32_PACKAGE_THERM_STATUS </span><span id="tc_202" class="t s3_202">Package </span><span id="td_202" class="t s3_202">See Table 2-2. </span>
<span id="te_202" class="t s3_202">1B2H </span><span id="tf_202" class="t s3_202">434 </span><span id="tg_202" class="t s3_202">IA32_PACKAGE_THERM_INTERRUPT </span><span id="th_202" class="t s3_202">Package </span><span id="ti_202" class="t s3_202">See Table 2-2. </span>
<span id="tj_202" class="t s3_202">1C8H </span><span id="tk_202" class="t s3_202">456 </span><span id="tl_202" class="t s3_202">MSR_LBR_SELECT </span><span id="tm_202" class="t s3_202">Thread </span><span id="tn_202" class="t s3_202">Last Branch Record Filtering Select Register (R/W) </span>
<span id="to_202" class="t s3_202">See Section 18.9.2, “Filtering of Last Branch Records.” </span>
<span id="tp_202" class="t s3_202">0 </span><span id="tq_202" class="t s3_202">CPL_EQ_0 </span>
<span id="tr_202" class="t s3_202">1 </span><span id="ts_202" class="t s3_202">CPL_NEQ_0 </span>
<span id="tt_202" class="t s3_202">2 </span><span id="tu_202" class="t s3_202">JCC </span>
<span id="tv_202" class="t s3_202">3 </span><span id="tw_202" class="t s3_202">NEAR_REL_CALL </span>
<span id="tx_202" class="t s3_202">4 </span><span id="ty_202" class="t s3_202">NEAR_IND_CALL </span>
<span id="tz_202" class="t s3_202">5 </span><span id="t10_202" class="t s3_202">NEAR_RET </span>
<span id="t11_202" class="t s3_202">6 </span><span id="t12_202" class="t s3_202">NEAR_IND_JMP </span>
<span id="t13_202" class="t s3_202">7 </span><span id="t14_202" class="t s3_202">NEAR_REL_JMP </span>
<span id="t15_202" class="t s3_202">8 </span><span id="t16_202" class="t s3_202">FAR_BRANCH </span>
<span id="t17_202" class="t s3_202">63:9 </span><span id="t18_202" class="t s3_202">Reserved </span>
<span id="t19_202" class="t s3_202">1C9H </span><span id="t1a_202" class="t s3_202">457 </span><span id="t1b_202" class="t s3_202">MSR_LASTBRANCH_TOS </span><span id="t1c_202" class="t s3_202">Thread </span><span id="t1d_202" class="t s3_202">Last Branch Record Stack TOS (R/W) </span>
<span id="t1e_202" class="t s3_202">Contains an index (bits 0-3) that points to the MSR </span>
<span id="t1f_202" class="t s3_202">containing the most recent branch record. </span>
<span id="t1g_202" class="t s3_202">See MSR_LASTBRANCH_0_FROM_IP (at 680H). </span>
<span id="t1h_202" class="t s3_202">1D9H </span><span id="t1i_202" class="t s3_202">473 </span><span id="t1j_202" class="t s3_202">IA32_DEBUGCTL </span><span id="t1k_202" class="t s3_202">Thread </span><span id="t1l_202" class="t s3_202">Debug Control (R/W) </span>
<span id="t1m_202" class="t s3_202">See Table 2-2. </span>
<span id="t1n_202" class="t s3_202">0 </span><span id="t1o_202" class="t s3_202">LBR: Last Branch Record </span>
<span id="t1p_202" class="t s3_202">1 </span><span id="t1q_202" class="t s3_202">BTF </span>
<span id="t1r_202" class="t s3_202">5:2 </span><span id="t1s_202" class="t s3_202">Reserved </span>
<span id="t1t_202" class="t s3_202">6 </span><span id="t1u_202" class="t s3_202">TR: Branch Trace </span>
<span id="t1v_202" class="t s3_202">7 </span><span id="t1w_202" class="t s3_202">BTS: Log Branch Trace Message to BTS buffer </span>
<span id="t1x_202" class="t s3_202">8 </span><span id="t1y_202" class="t s3_202">BTINT </span>
<span id="t1z_202" class="t s3_202">9 </span><span id="t20_202" class="t s3_202">BTS_OFF_OS </span>
<span id="t21_202" class="t s3_202">10 </span><span id="t22_202" class="t s3_202">BTS_OFF_USER </span>
<span id="t23_202" class="t s3_202">11 </span><span id="t24_202" class="t s3_202">FREEZE_LBR_ON_PMI </span>
<span id="t25_202" class="t s3_202">12 </span><span id="t26_202" class="t s3_202">FREEZE_PERFMON_ON_PMI </span>
<span id="t27_202" class="t s3_202">13 </span><span id="t28_202" class="t s3_202">ENABLE_UNCORE_PMI </span>
<span id="t29_202" class="t s3_202">14 </span><span id="t2a_202" class="t s3_202">FREEZE_WHILE_SMM </span>
<span id="t2b_202" class="t s3_202">63:15 </span><span id="t2c_202" class="t s3_202">Reserved </span>
<span id="t2d_202" class="t s3_202">1DDH </span><span id="t2e_202" class="t s3_202">477 </span><span id="t2f_202" class="t s3_202">MSR_LER_FROM_LIP </span><span id="t2g_202" class="t s3_202">Thread </span><span id="t2h_202" class="t s3_202">Last Exception Record From Linear IP (R/W) </span>
<span id="t2i_202" class="t s3_202">Contains a pointer to the last branch instruction that </span>
<span id="t2j_202" class="t s3_202">the processor executed prior to the last exception that </span>
<span id="t2k_202" class="t s3_202">was generated or the last interrupt that was handled. </span>
<span id="t2l_202" class="t s4_202">Table 2-20. </span><span id="t2m_202" class="t s4_202">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t2n_202" class="t s5_202">Register </span>
<span id="t2o_202" class="t s5_202">Address </span><span id="t2p_202" class="t s5_202">Register Name / Bit Fields </span><span id="t2q_202" class="t s5_202">Scope </span><span id="t2r_202" class="t s5_202">Bit Description </span>
<span id="t2s_202" class="t s5_202">Hex </span><span id="t2t_202" class="t s5_202">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
