{
  "Top": "conv_acc1t",
  "RtlTop": "conv_acc1t",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv_acc1t_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top conv_acc1t -name conv_acc1t",
      "set_directive_top conv_acc1t -name conv_acc1t"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv_acc1t"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "163"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_acc1t",
    "Version": "1.0",
    "DisplayName": "Conv_acc1t",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv_acc1t_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/source\/conv_acc2t.cpp",
      "..\/..\/source\/conv_acc1t.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/conv_acc1t_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/conv_acc1t_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/conv_acc1t_in_0_0.vhd",
      "impl\/vhdl\/conv_acc1t_out_0_0.vhd",
      "impl\/vhdl\/conv_acc1t.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_acc1t_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/conv_acc1t_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/conv_acc1t_in_0_0.v",
      "impl\/verilog\/conv_acc1t_in_0_0_rom.dat",
      "impl\/verilog\/conv_acc1t_out_0_0.v",
      "impl\/verilog\/conv_acc1t.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv_acc1t_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/conv_acc1t_ap_fmul_1_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/conv_acc1t.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": [
      "\/home\/yobuwen\/hello-one\/HLS_Convolution\/conv_acc\/solution1\/.debug\/conv_acc2t.protoinst",
      "\/home\/yobuwen\/hello-one\/HLS_Convolution\/conv_acc\/solution1\/.debug\/conv_acc1t.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "conv_acc1t_ap_fadd_2_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_acc1t_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv_acc1t_ap_fmul_1_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_acc1t_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "conv_acc1t"},
    "Info": {"conv_acc1t": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"conv_acc1t": {
        "Latency": {
          "LatencyBest": "163",
          "LatencyAvg": "163",
          "LatencyWorst": "163",
          "PipelineII": "164",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.114"
        },
        "Loops": [{
            "Name": "Output_row",
            "TripCount": "14",
            "Latency": "161",
            "PipelineII": "1",
            "PipelineDepth": "149"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "4608",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "266",
          "FF": "626785",
          "AVAIL_FF": "460800",
          "UTIL_FF": "136",
          "LUT": "472837",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "205",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-02 17:53:06 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
