Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Reference
Name "a"
SID "1"
Ports [1, 1]
SourceBlock "simulink/Discrete/Tapped Delay"
MultithreadedSim "auto"
vinit "0.0"
samptime "-1"
NumDelays "1"
includeCurrent off
}
Block {
BlockType PermuteDimensions
Name "b"
SID "2"
}
Block {
BlockType Display
Name "c"
SID "3"
Ports [1]
Decimation "1"
}
Block {
BlockType Constant
Name "d"
SID "4"
Value "[221164772.157781]"
SampleTime "1"
}
Block {
BlockType SubSystem
Name "e"
SID "5"
Ports [2, 2]
RequestExecContextInheritance off
System {
Name "e"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "7"
}
Block {
BlockType Inport
Name "f"
SID "14"
Port "2"
}
Block {
BlockType Inport
Name "g"
SID "15"
Port "3"
}
Block {
BlockType Inport
Name "h"
SID "16"
Port "4"
}
Block {
BlockType Inport
Name "i"
SID "17"
Port "5"
}
Block {
BlockType Inport
Name "j"
SID "18"
Port "4"
}
Block {
BlockType Delay
Name "c"
SID "9"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Sqrt
Name "d"
SID "10"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Sum
Name "e"
SID "11"
Ports [1, 1]
IconShape "rectangular"
Inputs "+"
}
Block {
BlockType Constant
Name "f"
SID "12"
Value "[-677237779.990932]"
SampleTime "1"
}
Block {
BlockType Constant
Name "g"
SID "13"
Value "[539103168.586199]"
SampleTime "1"
}
Block {
BlockType Constant
Name "h"
SID "14"
Value "[461311671.497403]"
SampleTime "1"
}
Block {
BlockType Outport
Name "b"
SID "7"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "k"
SID "12"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "j"
SID "13"
Port "3"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "j"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "f"
SID "16"
Ports [2, 1]
RequestExecContextInheritance off
System {
Name "l"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "17"
}
Block {
BlockType Inport
Name "h"
SID "24"
Port "2"
}
Block {
BlockType Inport
Name "i"
SID "25"
Port "3"
}
Block {
BlockType Signum
Name "f"
SID "21"
}
Block {
BlockType Delay
Name "c"
SID "22"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "i"
SID "23"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "g"
SID "24"
Ports [2, 1]
InputPortMap "u0,p1"
DelayLengthSource "Input port"
SampleTime "1"
}
Block {
BlockType Sqrt
Name "h"
SID "25"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Sum
Name "i"
SID "26"
Ports [2, 1]
ShowName off
Inputs "|++"
}
Block {
BlockType Outport
Name "e"
SID "20"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
Branch {
DstBlock "e"
DstPort 1
}
Branch {
DstBlock "c"
DstPort 1
}
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "e"
DstPort 2
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "h"
DstPort 2
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "c"
DstPort 2
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "b"
DstPort 1
}
}
}
Block {
BlockType Delay
Name "j"
SID "25"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "k"
SID "26"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "l"
SID "27"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "i"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "a"
DstPort 2
}
}
}