Simulator report for pc
Tue Dec 03 20:06:58 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 136 nodes    ;
; Simulation Coverage         ;      66.43 % ;
; Total Number of Transitions ; 4793         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; pc.vwf     ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      66.43 % ;
; Total nodes checked                                 ; 136          ;
; Total output ports checked                          ; 143          ;
; Total output ports with complete 1/0-value coverage ; 95           ;
; Total output ports with no 1/0-value coverage       ; 41           ;
; Total output ports with no 1-value coverage         ; 41           ;
; Total output ports with no 0-value coverage         ; 48           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                               ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; Node Name                                                               ; Output Port Name                                                             ; Output Port Type ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; |pc|s[0]~0                                                              ; |pc|s[0]~0                                                                   ; out              ;
; |pc|c[5]~2                                                              ; |pc|c[5]~2                                                                   ; out              ;
; |pc|c[4]~3                                                              ; |pc|c[4]~3                                                                   ; out              ;
; |pc|c[3]~4                                                              ; |pc|c[3]~4                                                                   ; out              ;
; |pc|c[2]~5                                                              ; |pc|c[2]~5                                                                   ; out              ;
; |pc|c[1]~6                                                              ; |pc|c[1]~6                                                                   ; out              ;
; |pc|c[0]~7                                                              ; |pc|c[0]~7                                                                   ; out              ;
; |pc|s[7]~1                                                              ; |pc|s[7]~1                                                                   ; out              ;
; |pc|s[6]~2                                                              ; |pc|s[6]~2                                                                   ; out              ;
; |pc|s[5]~3                                                              ; |pc|s[5]~3                                                                   ; out              ;
; |pc|s[4]~4                                                              ; |pc|s[4]~4                                                                   ; out              ;
; |pc|s[3]~5                                                              ; |pc|s[3]~5                                                                   ; out              ;
; |pc|s[2]~6                                                              ; |pc|s[2]~6                                                                   ; out              ;
; |pc|s[1]~7                                                              ; |pc|s[1]~7                                                                   ; out              ;
; |pc|c[5]~reg0                                                           ; |pc|c[5]~reg0                                                                ; regout           ;
; |pc|c[4]~reg0                                                           ; |pc|c[4]~reg0                                                                ; regout           ;
; |pc|c[3]~reg0                                                           ; |pc|c[3]~reg0                                                                ; regout           ;
; |pc|c[2]~reg0                                                           ; |pc|c[2]~reg0                                                                ; regout           ;
; |pc|c[1]~reg0                                                           ; |pc|c[1]~reg0                                                                ; regout           ;
; |pc|s[0]                                                                ; |pc|s[0]                                                                     ; regout           ;
; |pc|s[1]                                                                ; |pc|s[1]                                                                     ; regout           ;
; |pc|s[2]                                                                ; |pc|s[2]                                                                     ; regout           ;
; |pc|s[3]                                                                ; |pc|s[3]                                                                     ; regout           ;
; |pc|s[4]                                                                ; |pc|s[4]                                                                     ; regout           ;
; |pc|s[5]                                                                ; |pc|s[5]                                                                     ; regout           ;
; |pc|c[0]~reg0                                                           ; |pc|c[0]~reg0                                                                ; regout           ;
; |pc|c[0]~8                                                              ; |pc|c[0]~8                                                                   ; out              ;
; |pc|c[1]~9                                                              ; |pc|c[1]~9                                                                   ; out              ;
; |pc|c[2]~10                                                             ; |pc|c[2]~10                                                                  ; out              ;
; |pc|c[3]~11                                                             ; |pc|c[3]~11                                                                  ; out              ;
; |pc|c[4]~12                                                             ; |pc|c[4]~12                                                                  ; out              ;
; |pc|c[5]~13                                                             ; |pc|c[5]~13                                                                  ; out              ;
; |pc|clk                                                                 ; |pc|clk                                                                      ; out              ;
; |pc|c[0]                                                                ; |pc|c[0]                                                                     ; pin_out          ;
; |pc|c[1]                                                                ; |pc|c[1]                                                                     ; pin_out          ;
; |pc|c[2]                                                                ; |pc|c[2]                                                                     ; pin_out          ;
; |pc|c[3]                                                                ; |pc|c[3]                                                                     ; pin_out          ;
; |pc|c[4]                                                                ; |pc|c[4]                                                                     ; pin_out          ;
; |pc|c[5]                                                                ; |pc|c[5]                                                                     ; pin_out          ;
; |pc|lpm_add_sub:Add0|result_node[0]                                     ; |pc|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |pc|lpm_add_sub:Add0|result_node[1]                                     ; |pc|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |pc|lpm_add_sub:Add0|result_node[2]                                     ; |pc|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |pc|lpm_add_sub:Add0|result_node[3]                                     ; |pc|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |pc|lpm_add_sub:Add0|result_node[4]                                     ; |pc|lpm_add_sub:Add0|result_node[4]                                          ; out0             ;
; |pc|lpm_add_sub:Add0|result_node[5]                                     ; |pc|lpm_add_sub:Add0|result_node[5]                                          ; out0             ;
; |pc|lpm_add_sub:Add0|result_node[6]                                     ; |pc|lpm_add_sub:Add0|result_node[6]                                          ; out0             ;
; |pc|lpm_add_sub:Add0|result_node[7]                                     ; |pc|lpm_add_sub:Add0|result_node[7]                                          ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |pc|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |pc|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                  ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~4                  ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~4                       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~5                  ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~5                       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~6                  ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~6                       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~7                  ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~7                       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                         ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                    ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                         ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                    ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                         ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                    ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                         ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~16                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~16                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~17                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~17                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~19                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~19                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~20                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~21                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~21                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~22                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~22                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~23                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~23                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~24                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~24                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~26                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~26                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~27                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~27                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~28                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~28                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~29                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~29                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~30                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~30                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~31                                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~31                                      ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; sout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ; cout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; sout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; sout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ; cout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; sout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ; cout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |pc|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |pc|process_0~0                                        ; |pc|process_0~0                                        ; out0             ;
; |pc|process_0~1                                        ; |pc|process_0~1                                        ; out0             ;
; |pc|c[7]~0                                             ; |pc|c[7]~0                                             ; out              ;
; |pc|c[7]~reg0                                          ; |pc|c[7]~reg0                                          ; regout           ;
; |pc|s[7]                                               ; |pc|s[7]                                               ; regout           ;
; |pc|c[7]~15                                            ; |pc|c[7]~15                                            ; out              ;
; |pc|inpc                                               ; |pc|inpc                                               ; out              ;
; |pc|ldpc                                               ; |pc|ldpc                                               ; out              ;
; |pc|reset                                              ; |pc|reset                                              ; out              ;
; |pc|a[0]                                               ; |pc|a[0]                                               ; out              ;
; |pc|a[1]                                               ; |pc|a[1]                                               ; out              ;
; |pc|a[2]                                               ; |pc|a[2]                                               ; out              ;
; |pc|a[3]                                               ; |pc|a[3]                                               ; out              ;
; |pc|a[4]                                               ; |pc|a[4]                                               ; out              ;
; |pc|a[5]                                               ; |pc|a[5]                                               ; out              ;
; |pc|a[6]                                               ; |pc|a[6]                                               ; out              ;
; |pc|a[7]                                               ; |pc|a[7]                                               ; out              ;
; |pc|c[7]                                               ; |pc|c[7]                                               ; pin_out          ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0     ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0     ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[0]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[0]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~1                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~1                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~2                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~2                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1     ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1     ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[7]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[7]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[6]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[6]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[5]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[5]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[4]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[4]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[3]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[3]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[2]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[2]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[1]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[1]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1 ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~4                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~4                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~5                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~5                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~6                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~6                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~7                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~7                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~8                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~8                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~9                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~9                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~10                ; |pc|lpm_add_sub:Add0|addcore:adder|_~10                ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~11                ; |pc|lpm_add_sub:Add0|addcore:adder|_~11                ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~18                ; |pc|lpm_add_sub:Add0|addcore:adder|_~18                ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~25                ; |pc|lpm_add_sub:Add0|addcore:adder|_~25                ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |pc|process_0~0                                        ; |pc|process_0~0                                        ; out0             ;
; |pc|process_0~1                                        ; |pc|process_0~1                                        ; out0             ;
; |pc|c[7]~0                                             ; |pc|c[7]~0                                             ; out              ;
; |pc|c[6]~1                                             ; |pc|c[6]~1                                             ; out              ;
; |pc|c[7]~reg0                                          ; |pc|c[7]~reg0                                          ; regout           ;
; |pc|c[6]~reg0                                          ; |pc|c[6]~reg0                                          ; regout           ;
; |pc|s[6]                                               ; |pc|s[6]                                               ; regout           ;
; |pc|s[7]                                               ; |pc|s[7]                                               ; regout           ;
; |pc|c[6]~14                                            ; |pc|c[6]~14                                            ; out              ;
; |pc|c[7]~15                                            ; |pc|c[7]~15                                            ; out              ;
; |pc|inpc                                               ; |pc|inpc                                               ; out              ;
; |pc|ldpc                                               ; |pc|ldpc                                               ; out              ;
; |pc|reset                                              ; |pc|reset                                              ; out              ;
; |pc|a[0]                                               ; |pc|a[0]                                               ; out              ;
; |pc|a[1]                                               ; |pc|a[1]                                               ; out              ;
; |pc|a[2]                                               ; |pc|a[2]                                               ; out              ;
; |pc|a[3]                                               ; |pc|a[3]                                               ; out              ;
; |pc|a[4]                                               ; |pc|a[4]                                               ; out              ;
; |pc|a[5]                                               ; |pc|a[5]                                               ; out              ;
; |pc|a[6]                                               ; |pc|a[6]                                               ; out              ;
; |pc|a[7]                                               ; |pc|a[7]                                               ; out              ;
; |pc|c[6]                                               ; |pc|c[6]                                               ; pin_out          ;
; |pc|c[7]                                               ; |pc|c[7]                                               ; pin_out          ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0     ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0     ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[0]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[0]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~1                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~1                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~2                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~2                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1     ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1     ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[7]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[7]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[6]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[6]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[5]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[5]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[4]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[4]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[3]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[3]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[2]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[2]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[1]       ; |pc|lpm_add_sub:Add0|addcore:adder|datab_node[1]       ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1 ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2 ; |pc|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~4                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~4                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~5                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~5                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~6                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~6                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~7                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~7                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~8                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~8                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~9                 ; |pc|lpm_add_sub:Add0|addcore:adder|_~9                 ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~10                ; |pc|lpm_add_sub:Add0|addcore:adder|_~10                ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~11                ; |pc|lpm_add_sub:Add0|addcore:adder|_~11                ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~12                ; |pc|lpm_add_sub:Add0|addcore:adder|_~12                ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~18                ; |pc|lpm_add_sub:Add0|addcore:adder|_~18                ; out0             ;
; |pc|lpm_add_sub:Add0|addcore:adder|_~25                ; |pc|lpm_add_sub:Add0|addcore:adder|_~25                ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 03 20:06:58 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off pc -c pc
Info: Using vector source file "c:/altera/90sp1/quartus/ex4/pc/pc.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      66.43 %
Info: Number of transitions in simulation is 4793
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Tue Dec 03 20:06:58 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


