
//------> ./myproject.v 
// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2023.1/1033555 Production Release
//  HLS Date:       Mon Feb 13 11:32:25 PST 2023
// 
//  Generated by:   gdg@kona-ubuntu
//  Generated date: Mon Mar 20 22:47:29 2023
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    myproject
// ------------------------------------------------------------------


module myproject (
  input_1, layer7_out, w2, b2, w5, b5
);
  input [95:0] input_1;
  output [1:0] layer7_out;
  input [3711:0] w2;
  input [231:0] b2;
  input [695:0] w5;
  input [11:0] b5;


  // Interconnect Declarations
  wire [7:0] Accum2_Accum2_acc_928_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_928_ncse_1;
  wire [7:0] Accum2_Accum2_acc_927_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_927_ncse_1;
  wire [7:0] Accum2_Accum2_acc_926_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_926_ncse_1;
  wire [7:0] Accum2_Accum2_acc_925_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_925_ncse_1;
  wire [7:0] Accum2_Accum2_acc_924_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_924_ncse_1;
  wire [7:0] Accum2_Accum2_acc_923_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_923_ncse_1;
  wire [7:0] Accum2_Accum2_acc_922_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_922_ncse_1;
  wire [7:0] Accum2_Accum2_acc_921_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_921_ncse_1;
  wire [7:0] Accum2_Accum2_acc_920_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_920_ncse_1;
  wire [7:0] Accum2_Accum2_acc_919_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_919_ncse_1;
  wire [7:0] Accum2_Accum2_acc_918_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_918_ncse_1;
  wire [7:0] Accum2_Accum2_acc_917_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_917_ncse_1;
  wire [7:0] Accum2_Accum2_acc_916_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_916_ncse_1;
  wire [7:0] Accum2_Accum2_acc_915_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_915_ncse_1;
  wire [7:0] Accum2_Accum2_acc_914_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_914_ncse_1;
  wire [7:0] Accum2_Accum2_acc_913_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_913_ncse_1;
  wire [7:0] Accum2_Accum2_acc_912_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_912_ncse_1;
  wire [7:0] Accum2_Accum2_acc_911_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_911_ncse_1;
  wire [7:0] Accum2_Accum2_acc_910_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_910_ncse_1;
  wire [7:0] Accum2_Accum2_acc_909_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_909_ncse_1;
  wire [7:0] Accum2_Accum2_acc_908_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_908_ncse_1;
  wire [7:0] Accum2_Accum2_acc_907_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_907_ncse_1;
  wire [7:0] Accum2_Accum2_acc_906_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_906_ncse_1;
  wire [7:0] Accum2_Accum2_acc_905_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_905_ncse_1;
  wire [7:0] Accum2_Accum2_acc_904_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_904_ncse_1;
  wire [7:0] Accum2_Accum2_acc_903_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_903_ncse_1;
  wire [7:0] Accum2_Accum2_acc_902_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_902_ncse_1;
  wire [7:0] Accum2_Accum2_acc_901_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_901_ncse_1;
  wire [7:0] Accum2_Accum2_acc_900_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_900_ncse_1;
  wire [7:0] Accum2_Accum2_acc_899_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_899_ncse_1;
  wire [7:0] Accum2_Accum2_acc_898_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_898_ncse_1;
  wire [7:0] Accum2_Accum2_acc_897_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_897_ncse_1;
  wire [7:0] Accum2_Accum2_acc_896_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_896_ncse_1;
  wire [7:0] Accum2_Accum2_acc_895_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_895_ncse_1;
  wire [7:0] Accum2_Accum2_acc_894_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_894_ncse_1;
  wire [7:0] Accum2_Accum2_acc_893_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_893_ncse_1;
  wire [7:0] Accum2_Accum2_acc_892_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_892_ncse_1;
  wire [7:0] Accum2_Accum2_acc_891_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_891_ncse_1;
  wire [7:0] Accum2_Accum2_acc_890_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_890_ncse_1;
  wire [7:0] Accum2_Accum2_acc_889_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_889_ncse_1;
  wire [7:0] Accum2_Accum2_acc_888_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_888_ncse_1;
  wire [7:0] Accum2_Accum2_acc_887_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_887_ncse_1;
  wire [7:0] Accum2_Accum2_acc_886_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_886_ncse_1;
  wire [7:0] Accum2_Accum2_acc_885_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_885_ncse_1;
  wire [7:0] Accum2_Accum2_acc_884_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_884_ncse_1;
  wire [7:0] Accum2_Accum2_acc_883_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_883_ncse_1;
  wire [7:0] Accum2_Accum2_acc_882_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_882_ncse_1;
  wire [7:0] Accum2_Accum2_acc_881_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_881_ncse_1;
  wire [7:0] Accum2_Accum2_acc_880_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_880_ncse_1;
  wire [7:0] Accum2_Accum2_acc_879_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_879_ncse_1;
  wire [7:0] Accum2_Accum2_acc_878_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_878_ncse_1;
  wire [7:0] Accum2_Accum2_acc_877_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_877_ncse_1;
  wire [7:0] Accum2_Accum2_acc_876_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_876_ncse_1;
  wire [7:0] Accum2_Accum2_acc_875_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_875_ncse_1;
  wire [7:0] Accum2_Accum2_acc_874_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_874_ncse_1;
  wire [7:0] Accum2_Accum2_acc_873_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_873_ncse_1;
  wire [7:0] Accum2_Accum2_acc_872_ncse_1;
  wire [11:0] nl_Accum2_Accum2_acc_872_ncse_1;
  wire [7:0] layer2_out_0_1;
  wire [11:0] nl_layer2_out_0_1;
  wire layer4_out_0_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_58;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_59;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_60;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_61;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_62;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_63;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_239_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_239_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_241_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_241_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_243_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_243_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_245_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_245_6_5;
  wire layer4_out_conc_4_7;
  wire [1:0] layer4_out_conc_4_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_247_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_247_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_249_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_249_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_251_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_251_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_253_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_253_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_255_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_255_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_257_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_257_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_259_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_259_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_261_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_261_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_6_5;
  wire [7:0] Accum2_1_slc_Accum2_1_Accum2_1_acc_174_8_1_itm;
  wire [4:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_itm_11_7_1;
  wire [7:0] Accum2_1_Accum2_1_acc_173_itm_8_1_1;
  wire [4:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_itm_11_7_1;
  wire [4:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_itm_11_7_1;
  wire [7:0] Accum2_1_acc_itm_8_1_1;
  wire argmax_acc_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_57_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_56_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_55_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_54_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_53_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_52_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_51_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_50_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_49_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_48_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_47_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_46_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_45_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_44_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_43_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_42_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_41_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_40_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_39_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_38_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_37_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_36_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_35_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_34_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_33_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_32_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_31_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_30_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_29_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_28_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_27_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_26_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_25_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_24_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_23_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_22_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_21_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_20_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_19_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_18_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_17_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_16_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_15_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_14_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_13_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_12_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_11_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_10_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_9_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_8_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_7_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_6_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_5_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_4_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_3_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_2_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_1_itm_8_1;
  wire operator_8_5_true_AC_TRN_AC_WRAP_acc_itm_8_1;
  wire argmax_aif_acc_itm_8_1;

  wire[1:0] argmax_if_mux_nl;
  wire and_3_nl;
  wire[8:0] argmax_else_aif_acc_nl;
  wire[9:0] nl_argmax_else_aif_acc_nl;
  wire[8:0] argmax_else_acc_nl;
  wire[9:0] nl_argmax_else_acc_nl;
  wire nor_nl;
  wire[7:0] Accum2_acc_856_nl;
  wire[8:0] nl_Accum2_acc_856_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl;
  wire[7:0] Accum2_acc_9_nl;
  wire[8:0] nl_Accum2_acc_9_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl;
  wire[7:0] Accum2_acc_16_nl;
  wire[8:0] nl_Accum2_acc_16_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl;
  wire[7:0] Accum2_acc_31_nl;
  wire[8:0] nl_Accum2_acc_31_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl;
  wire[7:0] Accum2_acc_46_nl;
  wire[8:0] nl_Accum2_acc_46_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl;
  wire[7:0] Accum2_acc_61_nl;
  wire[8:0] nl_Accum2_acc_61_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl;
  wire[7:0] Accum2_acc_76_nl;
  wire[8:0] nl_Accum2_acc_76_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl;
  wire[7:0] Accum2_acc_91_nl;
  wire[8:0] nl_Accum2_acc_91_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl;
  wire[7:0] Accum2_acc_106_nl;
  wire[8:0] nl_Accum2_acc_106_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl;
  wire[7:0] Accum2_acc_121_nl;
  wire[8:0] nl_Accum2_acc_121_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl;
  wire[7:0] Accum2_acc_136_nl;
  wire[8:0] nl_Accum2_acc_136_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl;
  wire[7:0] Accum2_acc_151_nl;
  wire[8:0] nl_Accum2_acc_151_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl;
  wire[7:0] Accum2_acc_166_nl;
  wire[8:0] nl_Accum2_acc_166_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl;
  wire[7:0] Accum2_acc_181_nl;
  wire[8:0] nl_Accum2_acc_181_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl;
  wire[7:0] Accum2_acc_196_nl;
  wire[8:0] nl_Accum2_acc_196_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl;
  wire[7:0] Accum2_acc_211_nl;
  wire[8:0] nl_Accum2_acc_211_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl;
  wire[7:0] Accum2_acc_226_nl;
  wire[8:0] nl_Accum2_acc_226_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl;
  wire[7:0] Accum2_acc_241_nl;
  wire[8:0] nl_Accum2_acc_241_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl;
  wire[7:0] Accum2_acc_256_nl;
  wire[8:0] nl_Accum2_acc_256_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl;
  wire[7:0] Accum2_acc_271_nl;
  wire[8:0] nl_Accum2_acc_271_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl;
  wire[7:0] Accum2_acc_286_nl;
  wire[8:0] nl_Accum2_acc_286_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl;
  wire[7:0] Accum2_acc_301_nl;
  wire[8:0] nl_Accum2_acc_301_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl;
  wire[7:0] Accum2_acc_316_nl;
  wire[8:0] nl_Accum2_acc_316_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl;
  wire[7:0] Accum2_acc_331_nl;
  wire[8:0] nl_Accum2_acc_331_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl;
  wire[7:0] Accum2_acc_346_nl;
  wire[8:0] nl_Accum2_acc_346_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl;
  wire[7:0] Accum2_acc_361_nl;
  wire[8:0] nl_Accum2_acc_361_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl;
  wire[7:0] Accum2_acc_376_nl;
  wire[8:0] nl_Accum2_acc_376_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl;
  wire[7:0] Accum2_acc_391_nl;
  wire[8:0] nl_Accum2_acc_391_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl;
  wire[7:0] Accum2_acc_406_nl;
  wire[8:0] nl_Accum2_acc_406_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl;
  wire[7:0] Accum2_acc_421_nl;
  wire[8:0] nl_Accum2_acc_421_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl;
  wire[7:0] Accum2_acc_436_nl;
  wire[8:0] nl_Accum2_acc_436_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl;
  wire[7:0] Accum2_acc_451_nl;
  wire[8:0] nl_Accum2_acc_451_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl;
  wire[7:0] Accum2_acc_466_nl;
  wire[8:0] nl_Accum2_acc_466_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl;
  wire[7:0] Accum2_acc_481_nl;
  wire[8:0] nl_Accum2_acc_481_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl;
  wire[7:0] Accum2_acc_496_nl;
  wire[8:0] nl_Accum2_acc_496_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl;
  wire[7:0] Accum2_acc_511_nl;
  wire[8:0] nl_Accum2_acc_511_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl;
  wire[7:0] Accum2_acc_526_nl;
  wire[8:0] nl_Accum2_acc_526_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl;
  wire[7:0] Accum2_acc_541_nl;
  wire[8:0] nl_Accum2_acc_541_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl;
  wire[7:0] Accum2_acc_556_nl;
  wire[8:0] nl_Accum2_acc_556_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl;
  wire[7:0] Accum2_acc_571_nl;
  wire[8:0] nl_Accum2_acc_571_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl;
  wire[7:0] Accum2_acc_586_nl;
  wire[8:0] nl_Accum2_acc_586_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl;
  wire[7:0] Accum2_acc_601_nl;
  wire[8:0] nl_Accum2_acc_601_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl;
  wire[7:0] Accum2_acc_616_nl;
  wire[8:0] nl_Accum2_acc_616_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl;
  wire[7:0] Accum2_acc_631_nl;
  wire[8:0] nl_Accum2_acc_631_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl;
  wire[7:0] Accum2_acc_646_nl;
  wire[8:0] nl_Accum2_acc_646_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl;
  wire[7:0] Accum2_acc_661_nl;
  wire[8:0] nl_Accum2_acc_661_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl;
  wire[7:0] Accum2_acc_676_nl;
  wire[8:0] nl_Accum2_acc_676_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl;
  wire[7:0] Accum2_acc_691_nl;
  wire[8:0] nl_Accum2_acc_691_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl;
  wire[7:0] Accum2_acc_706_nl;
  wire[8:0] nl_Accum2_acc_706_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl;
  wire[7:0] Accum2_acc_721_nl;
  wire[8:0] nl_Accum2_acc_721_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl;
  wire[7:0] Accum2_acc_736_nl;
  wire[8:0] nl_Accum2_acc_736_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl;
  wire[7:0] Accum2_acc_751_nl;
  wire[8:0] nl_Accum2_acc_751_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl;
  wire[7:0] Accum2_acc_766_nl;
  wire[8:0] nl_Accum2_acc_766_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl;
  wire[7:0] Accum2_acc_781_nl;
  wire[8:0] nl_Accum2_acc_781_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl;
  wire[7:0] Accum2_acc_796_nl;
  wire[8:0] nl_Accum2_acc_796_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl;
  wire[7:0] Accum2_acc_811_nl;
  wire[8:0] nl_Accum2_acc_811_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl;
  wire[7:0] Accum2_acc_826_nl;
  wire[8:0] nl_Accum2_acc_826_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl;
  wire[7:0] Accum2_acc_841_nl;
  wire[8:0] nl_Accum2_acc_841_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl;
  wire[7:0] operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl;
  wire signed [10:0] nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl;
  wire[8:0] Accum2_1_Accum2_1_acc_173_nl;
  wire[13:0] nl_Accum2_1_Accum2_1_acc_173_nl;
  wire[8:0] Accum2_1_acc_58_nl;
  wire[13:0] nl_Accum2_1_acc_58_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl;
  wire[4:0] Accum2_1_acc_174_nl;
  wire[5:0] nl_Accum2_1_acc_174_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl;
  wire[8:0] Accum2_1_acc_nl;
  wire[13:0] nl_Accum2_1_acc_nl;
  wire[8:0] Accum2_1_acc_172_nl;
  wire[13:0] nl_Accum2_1_acc_172_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl;
  wire[4:0] Accum2_1_acc_176_nl;
  wire[5:0] nl_Accum2_1_acc_176_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_43_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_67_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_51_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_55_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_1_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_21_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_97_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_81_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_23_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_93_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_113_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_31_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_83_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_5_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_69_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_75_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_109_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_15_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_95_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_45_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_57_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_107_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_25_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_9_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_49_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_7_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_59_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_13_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_65_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_111_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_29_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_35_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_47_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_89_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_99_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_61_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_105_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_115_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_63_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_73_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_103_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_53_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_3_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_19_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_33_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_79_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_11_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_91_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_101_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_27_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_39_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_85_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_87_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_77_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_71_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_17_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_41_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_37_nl;
  wire[8:0] Accum2_1_Accum2_1_acc_174_nl;
  wire[13:0] nl_Accum2_1_Accum2_1_acc_174_nl;
  wire[8:0] Accum2_1_acc_115_nl;
  wire[13:0] nl_Accum2_1_acc_115_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl;
  wire[4:0] Accum2_1_acc_175_nl;
  wire[5:0] nl_Accum2_1_acc_175_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl;
  wire[11:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl;
  wire[8:0] argmax_acc_nl;
  wire[9:0] nl_argmax_acc_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_57_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_57_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_56_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_56_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_55_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_55_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_54_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_54_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_53_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_53_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_52_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_52_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_51_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_51_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_50_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_50_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_49_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_49_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_48_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_48_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_47_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_47_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_46_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_46_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_45_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_45_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_44_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_44_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_43_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_43_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_42_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_42_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_41_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_41_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_40_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_40_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_39_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_39_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_38_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_38_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_37_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_37_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_36_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_36_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_35_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_35_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_34_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_34_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_33_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_33_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_32_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_32_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_31_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_31_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_30_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_30_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_29_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_29_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_28_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_28_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_27_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_27_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_26_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_26_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_25_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_25_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_24_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_24_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_23_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_23_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_22_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_22_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_21_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_21_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_20_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_20_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_19_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_19_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_18_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_18_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_17_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_17_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_16_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_16_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_15_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_15_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_14_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_14_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_13_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_13_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_12_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_12_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_11_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_11_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_10_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_10_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_9_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_9_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_8_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_8_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_7_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_7_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_6_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_6_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_5_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_5_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_4_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_4_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_3_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_3_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_2_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_2_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_1_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_1_nl;
  wire[8:0] operator_8_5_true_AC_TRN_AC_WRAP_acc_nl;
  wire[9:0] nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_nl;
  wire[8:0] argmax_aif_acc_nl;
  wire[9:0] nl_argmax_aif_acc_nl;

  // Interconnect Declarations for Component Instantiations 
  assign nl_argmax_else_aif_acc_nl = conv_s2u_8_9(Accum2_1_Accum2_1_acc_173_itm_8_1_1)
      - conv_s2u_8_9(Accum2_1_slc_Accum2_1_Accum2_1_acc_174_8_1_itm);
  assign argmax_else_aif_acc_nl = nl_argmax_else_aif_acc_nl[8:0];
  assign nl_argmax_else_acc_nl = conv_s2u_8_9(Accum2_1_Accum2_1_acc_173_itm_8_1_1)
      - conv_s2u_8_9(Accum2_1_acc_itm_8_1_1);
  assign argmax_else_acc_nl = nl_argmax_else_acc_nl[8:0];
  assign and_3_nl = (argmax_aif_acc_itm_8_1 | argmax_acc_itm_8_1) & ((readslicef_9_1_8(argmax_else_aif_acc_nl))
      | (readslicef_9_1_8(argmax_else_acc_nl)));
  assign argmax_if_mux_nl = MUX_v_2_2_2(2'b10, 2'b01, and_3_nl);
  assign nor_nl = ~(argmax_aif_acc_itm_8_1 | argmax_acc_itm_8_1);
  assign layer7_out = ~(MUX_v_2_2_2(argmax_if_mux_nl, 2'b11, nor_nl));
  assign layer4_out_0_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_58
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3483:3480]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl[7:0];
  assign nl_Accum2_acc_856_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl
      + conv_s2s_4_8(b2[3:0]);
  assign Accum2_acc_856_nl = nl_Accum2_acc_856_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[3:0]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[235:232]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[467:464]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[699:696]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[931:928]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1163:1160]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1395:1392]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2555:2552]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2787:2784]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3019:3016]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3251:3248]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1627:1624]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1859:1856]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2091:2088]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2323:2320]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl[7:0];
  assign nl_layer2_out_0_1 = Accum2_acc_856_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl;
  assign layer2_out_0_1 = nl_layer2_out_0_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_58 = (layer2_out_0_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_59
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_1_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3487:3484]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl[7:0];
  assign nl_Accum2_acc_9_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl
      + conv_s2s_4_8(b2[7:4]);
  assign Accum2_acc_9_nl = nl_Accum2_acc_9_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[7:4]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[239:236]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[471:468]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[703:700]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[935:932]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1167:1164]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1399:1396]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2559:2556]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2791:2788]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3023:3020]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3255:3252]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1631:1628]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1863:1860]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2095:2092]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2327:2324]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl[7:0];
  assign nl_Accum2_Accum2_acc_872_ncse_1 = Accum2_acc_9_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl;
  assign Accum2_Accum2_acc_872_ncse_1 = nl_Accum2_Accum2_acc_872_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_59 = (Accum2_Accum2_acc_872_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_60
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_2_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3491:3488]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl[7:0];
  assign nl_Accum2_acc_16_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl
      + conv_s2s_4_8(b2[11:8]);
  assign Accum2_acc_16_nl = nl_Accum2_acc_16_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[11:8]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[243:240]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[475:472]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[707:704]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[939:936]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1171:1168]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1403:1400]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2563:2560]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2795:2792]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3027:3024]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3259:3256]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1635:1632]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1867:1864]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2099:2096]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2331:2328]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl[7:0];
  assign nl_Accum2_Accum2_acc_873_ncse_1 = Accum2_acc_16_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl;
  assign Accum2_Accum2_acc_873_ncse_1 = nl_Accum2_Accum2_acc_873_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_60 = (Accum2_Accum2_acc_873_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_61
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_3_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3495:3492]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl[7:0];
  assign nl_Accum2_acc_31_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl
      + conv_s2s_4_8(b2[15:12]);
  assign Accum2_acc_31_nl = nl_Accum2_acc_31_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[15:12]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[247:244]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[479:476]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[711:708]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[943:940]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1175:1172]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1407:1404]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2567:2564]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2799:2796]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3031:3028]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3263:3260]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1639:1636]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1871:1868]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2103:2100]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2335:2332]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl[7:0];
  assign nl_Accum2_Accum2_acc_874_ncse_1 = Accum2_acc_31_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl;
  assign Accum2_Accum2_acc_874_ncse_1 = nl_Accum2_Accum2_acc_874_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_61 = (Accum2_Accum2_acc_874_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_62
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_4_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3499:3496]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl[7:0];
  assign nl_Accum2_acc_46_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl
      + conv_s2s_4_8(b2[19:16]);
  assign Accum2_acc_46_nl = nl_Accum2_acc_46_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[19:16]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[251:248]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[483:480]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[715:712]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[947:944]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1179:1176]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1411:1408]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2571:2568]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2803:2800]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3035:3032]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3267:3264]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1643:1640]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1875:1872]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2107:2104]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2339:2336]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl[7:0];
  assign nl_Accum2_Accum2_acc_875_ncse_1 = Accum2_acc_46_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl;
  assign Accum2_Accum2_acc_875_ncse_1 = nl_Accum2_Accum2_acc_875_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_62 = (Accum2_Accum2_acc_875_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_63
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_5_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3503:3500]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl[7:0];
  assign nl_Accum2_acc_61_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl
      + conv_s2s_4_8(b2[23:20]);
  assign Accum2_acc_61_nl = nl_Accum2_acc_61_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[23:20]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[255:252]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[487:484]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[719:716]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[951:948]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1183:1180]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1415:1412]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2575:2572]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2807:2804]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3039:3036]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3271:3268]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1647:1644]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1879:1876]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2111:2108]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2343:2340]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl[7:0];
  assign nl_Accum2_Accum2_acc_876_ncse_1 = Accum2_acc_61_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl;
  assign Accum2_Accum2_acc_876_ncse_1 = nl_Accum2_Accum2_acc_876_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_63 = (Accum2_Accum2_acc_876_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_6_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3507:3504]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl[7:0];
  assign nl_Accum2_acc_76_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl
      + conv_s2s_4_8(b2[27:24]);
  assign Accum2_acc_76_nl = nl_Accum2_acc_76_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[27:24]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[259:256]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[491:488]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[723:720]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[955:952]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1187:1184]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1419:1416]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2579:2576]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2811:2808]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3043:3040]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3275:3272]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1651:1648]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1883:1880]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2115:2112]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2347:2344]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl[7:0];
  assign nl_Accum2_Accum2_acc_877_ncse_1 = Accum2_acc_76_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl;
  assign Accum2_Accum2_acc_877_ncse_1 = nl_Accum2_Accum2_acc_877_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64 = (Accum2_Accum2_acc_877_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_7_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3511:3508]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl[7:0];
  assign nl_Accum2_acc_91_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl
      + conv_s2s_4_8(b2[31:28]);
  assign Accum2_acc_91_nl = nl_Accum2_acc_91_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[31:28]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[263:260]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[495:492]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[727:724]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[959:956]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1191:1188]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1423:1420]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2583:2580]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2815:2812]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3047:3044]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3279:3276]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1655:1652]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1887:1884]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2119:2116]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2351:2348]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl[7:0];
  assign nl_Accum2_Accum2_acc_878_ncse_1 = Accum2_acc_91_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl;
  assign Accum2_Accum2_acc_878_ncse_1 = nl_Accum2_Accum2_acc_878_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65 = (Accum2_Accum2_acc_878_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_8_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3515:3512]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl[7:0];
  assign nl_Accum2_acc_106_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl
      + conv_s2s_4_8(b2[35:32]);
  assign Accum2_acc_106_nl = nl_Accum2_acc_106_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[35:32]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[267:264]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[499:496]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[731:728]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[963:960]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1195:1192]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1427:1424]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2587:2584]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2819:2816]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3051:3048]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3283:3280]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1659:1656]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1891:1888]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2123:2120]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2355:2352]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl[7:0];
  assign nl_Accum2_Accum2_acc_879_ncse_1 = Accum2_acc_106_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl;
  assign Accum2_Accum2_acc_879_ncse_1 = nl_Accum2_Accum2_acc_879_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66 = (Accum2_Accum2_acc_879_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_9_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3519:3516]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl[7:0];
  assign nl_Accum2_acc_121_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl
      + conv_s2s_4_8(b2[39:36]);
  assign Accum2_acc_121_nl = nl_Accum2_acc_121_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[39:36]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[271:268]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[503:500]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[735:732]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[967:964]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1199:1196]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1431:1428]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2591:2588]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2823:2820]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3055:3052]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3287:3284]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1663:1660]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1895:1892]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2127:2124]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2359:2356]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl[7:0];
  assign nl_Accum2_Accum2_acc_880_ncse_1 = Accum2_acc_121_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl;
  assign Accum2_Accum2_acc_880_ncse_1 = nl_Accum2_Accum2_acc_880_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67 = (Accum2_Accum2_acc_880_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_10_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3523:3520]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl[7:0];
  assign nl_Accum2_acc_136_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl
      + conv_s2s_4_8(b2[43:40]);
  assign Accum2_acc_136_nl = nl_Accum2_acc_136_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[43:40]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[275:272]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[507:504]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[739:736]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[971:968]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1203:1200]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1435:1432]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2595:2592]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2827:2824]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3059:3056]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3291:3288]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1667:1664]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1899:1896]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2131:2128]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2363:2360]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl[7:0];
  assign nl_Accum2_Accum2_acc_881_ncse_1 = Accum2_acc_136_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl;
  assign Accum2_Accum2_acc_881_ncse_1 = nl_Accum2_Accum2_acc_881_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68 = (Accum2_Accum2_acc_881_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_11_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3527:3524]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl[7:0];
  assign nl_Accum2_acc_151_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl
      + conv_s2s_4_8(b2[47:44]);
  assign Accum2_acc_151_nl = nl_Accum2_acc_151_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[47:44]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[279:276]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[511:508]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[743:740]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[975:972]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1207:1204]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1439:1436]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2599:2596]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2831:2828]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3063:3060]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3295:3292]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1671:1668]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1903:1900]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2135:2132]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2367:2364]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl[7:0];
  assign nl_Accum2_Accum2_acc_882_ncse_1 = Accum2_acc_151_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl;
  assign Accum2_Accum2_acc_882_ncse_1 = nl_Accum2_Accum2_acc_882_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69 = (Accum2_Accum2_acc_882_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_12_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3531:3528]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl[7:0];
  assign nl_Accum2_acc_166_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl
      + conv_s2s_4_8(b2[51:48]);
  assign Accum2_acc_166_nl = nl_Accum2_acc_166_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[51:48]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[283:280]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[515:512]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[747:744]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[979:976]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1211:1208]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1443:1440]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2603:2600]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2835:2832]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3067:3064]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3299:3296]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1675:1672]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1907:1904]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2139:2136]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2371:2368]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl[7:0];
  assign nl_Accum2_Accum2_acc_883_ncse_1 = Accum2_acc_166_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl;
  assign Accum2_Accum2_acc_883_ncse_1 = nl_Accum2_Accum2_acc_883_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70 = (Accum2_Accum2_acc_883_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_13_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3535:3532]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl[7:0];
  assign nl_Accum2_acc_181_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl
      + conv_s2s_4_8(b2[55:52]);
  assign Accum2_acc_181_nl = nl_Accum2_acc_181_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[55:52]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[287:284]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[519:516]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[751:748]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[983:980]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1215:1212]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1447:1444]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2607:2604]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2839:2836]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3071:3068]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3303:3300]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1679:1676]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1911:1908]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2143:2140]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2375:2372]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl[7:0];
  assign nl_Accum2_Accum2_acc_884_ncse_1 = Accum2_acc_181_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl;
  assign Accum2_Accum2_acc_884_ncse_1 = nl_Accum2_Accum2_acc_884_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71 = (Accum2_Accum2_acc_884_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_14_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3539:3536]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl[7:0];
  assign nl_Accum2_acc_196_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl
      + conv_s2s_4_8(b2[59:56]);
  assign Accum2_acc_196_nl = nl_Accum2_acc_196_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[59:56]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[291:288]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[523:520]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[755:752]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[987:984]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1219:1216]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1451:1448]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2611:2608]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2843:2840]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3075:3072]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3307:3304]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1683:1680]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1915:1912]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2147:2144]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2379:2376]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl[7:0];
  assign nl_Accum2_Accum2_acc_885_ncse_1 = Accum2_acc_196_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl;
  assign Accum2_Accum2_acc_885_ncse_1 = nl_Accum2_Accum2_acc_885_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72 = (Accum2_Accum2_acc_885_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_15_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3543:3540]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl[7:0];
  assign nl_Accum2_acc_211_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl
      + conv_s2s_4_8(b2[63:60]);
  assign Accum2_acc_211_nl = nl_Accum2_acc_211_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[63:60]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[295:292]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[527:524]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[759:756]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[991:988]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1223:1220]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1455:1452]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2615:2612]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2847:2844]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3079:3076]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3311:3308]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1687:1684]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1919:1916]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2151:2148]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2383:2380]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl[7:0];
  assign nl_Accum2_Accum2_acc_886_ncse_1 = Accum2_acc_211_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl;
  assign Accum2_Accum2_acc_886_ncse_1 = nl_Accum2_Accum2_acc_886_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73 = (Accum2_Accum2_acc_886_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_16_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3547:3544]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl[7:0];
  assign nl_Accum2_acc_226_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl
      + conv_s2s_4_8(b2[67:64]);
  assign Accum2_acc_226_nl = nl_Accum2_acc_226_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[67:64]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[299:296]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[531:528]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[763:760]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[995:992]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1227:1224]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1459:1456]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2619:2616]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2851:2848]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3083:3080]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3315:3312]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1691:1688]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1923:1920]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2155:2152]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2387:2384]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl[7:0];
  assign nl_Accum2_Accum2_acc_887_ncse_1 = Accum2_acc_226_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl;
  assign Accum2_Accum2_acc_887_ncse_1 = nl_Accum2_Accum2_acc_887_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74 = (Accum2_Accum2_acc_887_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_17_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3551:3548]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl[7:0];
  assign nl_Accum2_acc_241_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl
      + conv_s2s_4_8(b2[71:68]);
  assign Accum2_acc_241_nl = nl_Accum2_acc_241_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[71:68]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[303:300]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[535:532]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[767:764]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[999:996]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1231:1228]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1463:1460]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2623:2620]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2855:2852]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3087:3084]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3319:3316]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1695:1692]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1927:1924]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2159:2156]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2391:2388]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl[7:0];
  assign nl_Accum2_Accum2_acc_888_ncse_1 = Accum2_acc_241_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl;
  assign Accum2_Accum2_acc_888_ncse_1 = nl_Accum2_Accum2_acc_888_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75 = (Accum2_Accum2_acc_888_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_18_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3555:3552]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl[7:0];
  assign nl_Accum2_acc_256_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl
      + conv_s2s_4_8(b2[75:72]);
  assign Accum2_acc_256_nl = nl_Accum2_acc_256_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[75:72]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[307:304]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[539:536]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[771:768]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1003:1000]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1235:1232]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1467:1464]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2627:2624]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2859:2856]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3091:3088]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3323:3320]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1699:1696]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1931:1928]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2163:2160]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2395:2392]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl[7:0];
  assign nl_Accum2_Accum2_acc_889_ncse_1 = Accum2_acc_256_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl;
  assign Accum2_Accum2_acc_889_ncse_1 = nl_Accum2_Accum2_acc_889_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76 = (Accum2_Accum2_acc_889_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_19_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3559:3556]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl[7:0];
  assign nl_Accum2_acc_271_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl
      + conv_s2s_4_8(b2[79:76]);
  assign Accum2_acc_271_nl = nl_Accum2_acc_271_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[79:76]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[311:308]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[543:540]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[775:772]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1007:1004]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1239:1236]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1471:1468]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2631:2628]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2863:2860]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3095:3092]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3327:3324]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1703:1700]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1935:1932]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2167:2164]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2399:2396]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl[7:0];
  assign nl_Accum2_Accum2_acc_890_ncse_1 = Accum2_acc_271_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl;
  assign Accum2_Accum2_acc_890_ncse_1 = nl_Accum2_Accum2_acc_890_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77 = (Accum2_Accum2_acc_890_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_20_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3563:3560]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl[7:0];
  assign nl_Accum2_acc_286_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl
      + conv_s2s_4_8(b2[83:80]);
  assign Accum2_acc_286_nl = nl_Accum2_acc_286_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[83:80]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[315:312]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[547:544]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[779:776]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1011:1008]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1243:1240]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1475:1472]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2635:2632]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2867:2864]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3099:3096]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3331:3328]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1707:1704]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1939:1936]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2171:2168]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2403:2400]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl[7:0];
  assign nl_Accum2_Accum2_acc_891_ncse_1 = Accum2_acc_286_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl;
  assign Accum2_Accum2_acc_891_ncse_1 = nl_Accum2_Accum2_acc_891_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78 = (Accum2_Accum2_acc_891_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_21_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3567:3564]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl[7:0];
  assign nl_Accum2_acc_301_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl
      + conv_s2s_4_8(b2[87:84]);
  assign Accum2_acc_301_nl = nl_Accum2_acc_301_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[87:84]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[319:316]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[551:548]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[783:780]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1015:1012]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1247:1244]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1479:1476]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2639:2636]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2871:2868]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3103:3100]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3335:3332]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1711:1708]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1943:1940]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2175:2172]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2407:2404]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl[7:0];
  assign nl_Accum2_Accum2_acc_892_ncse_1 = Accum2_acc_301_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl;
  assign Accum2_Accum2_acc_892_ncse_1 = nl_Accum2_Accum2_acc_892_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79 = (Accum2_Accum2_acc_892_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_22_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3571:3568]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl[7:0];
  assign nl_Accum2_acc_316_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl
      + conv_s2s_4_8(b2[91:88]);
  assign Accum2_acc_316_nl = nl_Accum2_acc_316_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[91:88]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[323:320]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[555:552]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[787:784]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1019:1016]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1251:1248]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1483:1480]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2643:2640]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2875:2872]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3107:3104]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3339:3336]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1715:1712]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1947:1944]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2179:2176]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2411:2408]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl[7:0];
  assign nl_Accum2_Accum2_acc_893_ncse_1 = Accum2_acc_316_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl;
  assign Accum2_Accum2_acc_893_ncse_1 = nl_Accum2_Accum2_acc_893_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80 = (Accum2_Accum2_acc_893_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_23_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3575:3572]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl[7:0];
  assign nl_Accum2_acc_331_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl
      + conv_s2s_4_8(b2[95:92]);
  assign Accum2_acc_331_nl = nl_Accum2_acc_331_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[95:92]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[327:324]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[559:556]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[791:788]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1023:1020]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1255:1252]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1487:1484]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2647:2644]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2879:2876]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3111:3108]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3343:3340]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1719:1716]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1951:1948]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2183:2180]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2415:2412]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl[7:0];
  assign nl_Accum2_Accum2_acc_894_ncse_1 = Accum2_acc_331_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl;
  assign Accum2_Accum2_acc_894_ncse_1 = nl_Accum2_Accum2_acc_894_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81 = (Accum2_Accum2_acc_894_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_24_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3579:3576]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl[7:0];
  assign nl_Accum2_acc_346_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl
      + conv_s2s_4_8(b2[99:96]);
  assign Accum2_acc_346_nl = nl_Accum2_acc_346_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[99:96]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[331:328]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[563:560]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[795:792]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1027:1024]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1259:1256]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1491:1488]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2651:2648]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2883:2880]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3115:3112]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3347:3344]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1723:1720]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1955:1952]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2187:2184]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2419:2416]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl[7:0];
  assign nl_Accum2_Accum2_acc_895_ncse_1 = Accum2_acc_346_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl;
  assign Accum2_Accum2_acc_895_ncse_1 = nl_Accum2_Accum2_acc_895_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82 = (Accum2_Accum2_acc_895_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_25_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3583:3580]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl[7:0];
  assign nl_Accum2_acc_361_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl
      + conv_s2s_4_8(b2[103:100]);
  assign Accum2_acc_361_nl = nl_Accum2_acc_361_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[103:100]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[335:332]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[567:564]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[799:796]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1031:1028]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1263:1260]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1495:1492]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2655:2652]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2887:2884]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3119:3116]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3351:3348]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1727:1724]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1959:1956]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2191:2188]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2423:2420]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl[7:0];
  assign nl_Accum2_Accum2_acc_896_ncse_1 = Accum2_acc_361_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl;
  assign Accum2_Accum2_acc_896_ncse_1 = nl_Accum2_Accum2_acc_896_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83 = (Accum2_Accum2_acc_896_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_26_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3587:3584]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl[7:0];
  assign nl_Accum2_acc_376_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl
      + conv_s2s_4_8(b2[107:104]);
  assign Accum2_acc_376_nl = nl_Accum2_acc_376_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[107:104]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[339:336]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[571:568]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[803:800]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1035:1032]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1267:1264]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1499:1496]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2659:2656]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2891:2888]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3123:3120]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3355:3352]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1731:1728]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1963:1960]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2195:2192]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2427:2424]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl[7:0];
  assign nl_Accum2_Accum2_acc_897_ncse_1 = Accum2_acc_376_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl;
  assign Accum2_Accum2_acc_897_ncse_1 = nl_Accum2_Accum2_acc_897_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84 = (Accum2_Accum2_acc_897_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_27_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3591:3588]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl[7:0];
  assign nl_Accum2_acc_391_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl
      + conv_s2s_4_8(b2[111:108]);
  assign Accum2_acc_391_nl = nl_Accum2_acc_391_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[111:108]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[343:340]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[575:572]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[807:804]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1039:1036]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1271:1268]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1503:1500]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2663:2660]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2895:2892]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3127:3124]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3359:3356]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1735:1732]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1967:1964]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2199:2196]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2431:2428]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl[7:0];
  assign nl_Accum2_Accum2_acc_898_ncse_1 = Accum2_acc_391_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl;
  assign Accum2_Accum2_acc_898_ncse_1 = nl_Accum2_Accum2_acc_898_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85 = (Accum2_Accum2_acc_898_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_28_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3595:3592]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl[7:0];
  assign nl_Accum2_acc_406_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl
      + conv_s2s_4_8(b2[115:112]);
  assign Accum2_acc_406_nl = nl_Accum2_acc_406_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[115:112]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[347:344]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[579:576]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[811:808]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1043:1040]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1275:1272]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1507:1504]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2667:2664]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2899:2896]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3131:3128]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3363:3360]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1739:1736]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1971:1968]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2203:2200]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2435:2432]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl[7:0];
  assign nl_Accum2_Accum2_acc_899_ncse_1 = Accum2_acc_406_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl;
  assign Accum2_Accum2_acc_899_ncse_1 = nl_Accum2_Accum2_acc_899_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86 = (Accum2_Accum2_acc_899_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_29_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3599:3596]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl[7:0];
  assign nl_Accum2_acc_421_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl
      + conv_s2s_4_8(b2[119:116]);
  assign Accum2_acc_421_nl = nl_Accum2_acc_421_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[119:116]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[351:348]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[583:580]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[815:812]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1047:1044]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1279:1276]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1511:1508]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2671:2668]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2903:2900]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3135:3132]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3367:3364]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1743:1740]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1975:1972]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2207:2204]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2439:2436]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl[7:0];
  assign nl_Accum2_Accum2_acc_900_ncse_1 = Accum2_acc_421_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl;
  assign Accum2_Accum2_acc_900_ncse_1 = nl_Accum2_Accum2_acc_900_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87 = (Accum2_Accum2_acc_900_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_30_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3603:3600]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl[7:0];
  assign nl_Accum2_acc_436_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl
      + conv_s2s_4_8(b2[123:120]);
  assign Accum2_acc_436_nl = nl_Accum2_acc_436_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[123:120]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[355:352]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[587:584]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[819:816]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1051:1048]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1283:1280]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1515:1512]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2675:2672]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2907:2904]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3139:3136]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3371:3368]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1747:1744]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1979:1976]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2211:2208]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2443:2440]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl[7:0];
  assign nl_Accum2_Accum2_acc_901_ncse_1 = Accum2_acc_436_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl;
  assign Accum2_Accum2_acc_901_ncse_1 = nl_Accum2_Accum2_acc_901_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88 = (Accum2_Accum2_acc_901_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_31_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3607:3604]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl[7:0];
  assign nl_Accum2_acc_451_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl
      + conv_s2s_4_8(b2[127:124]);
  assign Accum2_acc_451_nl = nl_Accum2_acc_451_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[127:124]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[359:356]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[591:588]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[823:820]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1055:1052]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1287:1284]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1519:1516]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2679:2676]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2911:2908]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3143:3140]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3375:3372]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1751:1748]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1983:1980]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2215:2212]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2447:2444]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl[7:0];
  assign nl_Accum2_Accum2_acc_902_ncse_1 = Accum2_acc_451_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl;
  assign Accum2_Accum2_acc_902_ncse_1 = nl_Accum2_Accum2_acc_902_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89 = (Accum2_Accum2_acc_902_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_32_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3611:3608]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl[7:0];
  assign nl_Accum2_acc_466_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl
      + conv_s2s_4_8(b2[131:128]);
  assign Accum2_acc_466_nl = nl_Accum2_acc_466_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[131:128]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[363:360]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[595:592]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[827:824]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1059:1056]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1291:1288]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1523:1520]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2683:2680]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2915:2912]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3147:3144]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3379:3376]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1755:1752]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1987:1984]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2219:2216]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2451:2448]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl[7:0];
  assign nl_Accum2_Accum2_acc_903_ncse_1 = Accum2_acc_466_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl;
  assign Accum2_Accum2_acc_903_ncse_1 = nl_Accum2_Accum2_acc_903_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90 = (Accum2_Accum2_acc_903_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_33_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3615:3612]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl[7:0];
  assign nl_Accum2_acc_481_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl
      + conv_s2s_4_8(b2[135:132]);
  assign Accum2_acc_481_nl = nl_Accum2_acc_481_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[135:132]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[367:364]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[599:596]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[831:828]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1063:1060]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1295:1292]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1527:1524]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2687:2684]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2919:2916]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3151:3148]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3383:3380]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1759:1756]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1991:1988]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2223:2220]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2455:2452]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl[7:0];
  assign nl_Accum2_Accum2_acc_904_ncse_1 = Accum2_acc_481_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl;
  assign Accum2_Accum2_acc_904_ncse_1 = nl_Accum2_Accum2_acc_904_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91 = (Accum2_Accum2_acc_904_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_34_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3619:3616]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl[7:0];
  assign nl_Accum2_acc_496_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl
      + conv_s2s_4_8(b2[139:136]);
  assign Accum2_acc_496_nl = nl_Accum2_acc_496_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[139:136]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[371:368]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[603:600]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[835:832]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1067:1064]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1299:1296]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1531:1528]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2691:2688]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2923:2920]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3155:3152]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3387:3384]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1763:1760]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1995:1992]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2227:2224]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2459:2456]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl[7:0];
  assign nl_Accum2_Accum2_acc_905_ncse_1 = Accum2_acc_496_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl;
  assign Accum2_Accum2_acc_905_ncse_1 = nl_Accum2_Accum2_acc_905_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92 = (Accum2_Accum2_acc_905_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_35_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3623:3620]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl[7:0];
  assign nl_Accum2_acc_511_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl
      + conv_s2s_4_8(b2[143:140]);
  assign Accum2_acc_511_nl = nl_Accum2_acc_511_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[143:140]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[375:372]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[607:604]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[839:836]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1071:1068]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1303:1300]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1535:1532]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2695:2692]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2927:2924]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3159:3156]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3391:3388]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1767:1764]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[1999:1996]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2231:2228]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2463:2460]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl[7:0];
  assign nl_Accum2_Accum2_acc_906_ncse_1 = Accum2_acc_511_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl;
  assign Accum2_Accum2_acc_906_ncse_1 = nl_Accum2_Accum2_acc_906_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93 = (Accum2_Accum2_acc_906_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_36_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3627:3624]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl[7:0];
  assign nl_Accum2_acc_526_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl
      + conv_s2s_4_8(b2[147:144]);
  assign Accum2_acc_526_nl = nl_Accum2_acc_526_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[147:144]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[379:376]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[611:608]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[843:840]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1075:1072]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1307:1304]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1539:1536]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2699:2696]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2931:2928]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3163:3160]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3395:3392]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1771:1768]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2003:2000]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2235:2232]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2467:2464]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl[7:0];
  assign nl_Accum2_Accum2_acc_907_ncse_1 = Accum2_acc_526_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl;
  assign Accum2_Accum2_acc_907_ncse_1 = nl_Accum2_Accum2_acc_907_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94 = (Accum2_Accum2_acc_907_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_37_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3631:3628]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl[7:0];
  assign nl_Accum2_acc_541_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl
      + conv_s2s_4_8(b2[151:148]);
  assign Accum2_acc_541_nl = nl_Accum2_acc_541_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[151:148]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[383:380]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[615:612]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[847:844]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1079:1076]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1311:1308]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1543:1540]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2703:2700]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2935:2932]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3167:3164]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3399:3396]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1775:1772]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2007:2004]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2239:2236]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2471:2468]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl[7:0];
  assign nl_Accum2_Accum2_acc_908_ncse_1 = Accum2_acc_541_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl;
  assign Accum2_Accum2_acc_908_ncse_1 = nl_Accum2_Accum2_acc_908_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95 = (Accum2_Accum2_acc_908_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_38_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3635:3632]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl[7:0];
  assign nl_Accum2_acc_556_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl
      + conv_s2s_4_8(b2[155:152]);
  assign Accum2_acc_556_nl = nl_Accum2_acc_556_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[155:152]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[387:384]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[619:616]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[851:848]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1083:1080]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1315:1312]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1547:1544]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2707:2704]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2939:2936]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3171:3168]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3403:3400]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1779:1776]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2011:2008]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2243:2240]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2475:2472]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl[7:0];
  assign nl_Accum2_Accum2_acc_909_ncse_1 = Accum2_acc_556_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl;
  assign Accum2_Accum2_acc_909_ncse_1 = nl_Accum2_Accum2_acc_909_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96 = (Accum2_Accum2_acc_909_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_39_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3639:3636]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl[7:0];
  assign nl_Accum2_acc_571_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl
      + conv_s2s_4_8(b2[159:156]);
  assign Accum2_acc_571_nl = nl_Accum2_acc_571_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[159:156]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[391:388]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[623:620]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[855:852]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1087:1084]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1319:1316]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1551:1548]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2711:2708]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2943:2940]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3175:3172]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3407:3404]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1783:1780]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2015:2012]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2247:2244]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2479:2476]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl[7:0];
  assign nl_Accum2_Accum2_acc_910_ncse_1 = Accum2_acc_571_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl;
  assign Accum2_Accum2_acc_910_ncse_1 = nl_Accum2_Accum2_acc_910_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97 = (Accum2_Accum2_acc_910_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_40_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3643:3640]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl[7:0];
  assign nl_Accum2_acc_586_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl
      + conv_s2s_4_8(b2[163:160]);
  assign Accum2_acc_586_nl = nl_Accum2_acc_586_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[163:160]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[395:392]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[627:624]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[859:856]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1091:1088]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1323:1320]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1555:1552]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2715:2712]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2947:2944]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3179:3176]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3411:3408]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1787:1784]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2019:2016]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2251:2248]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2483:2480]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl[7:0];
  assign nl_Accum2_Accum2_acc_911_ncse_1 = Accum2_acc_586_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl;
  assign Accum2_Accum2_acc_911_ncse_1 = nl_Accum2_Accum2_acc_911_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98 = (Accum2_Accum2_acc_911_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_41_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3647:3644]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl[7:0];
  assign nl_Accum2_acc_601_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl
      + conv_s2s_4_8(b2[167:164]);
  assign Accum2_acc_601_nl = nl_Accum2_acc_601_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[167:164]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[399:396]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[631:628]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[863:860]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1095:1092]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1327:1324]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1559:1556]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2719:2716]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2951:2948]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3183:3180]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3415:3412]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1791:1788]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2023:2020]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2255:2252]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2487:2484]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl[7:0];
  assign nl_Accum2_Accum2_acc_912_ncse_1 = Accum2_acc_601_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl;
  assign Accum2_Accum2_acc_912_ncse_1 = nl_Accum2_Accum2_acc_912_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99 = (Accum2_Accum2_acc_912_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_42_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3651:3648]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl[7:0];
  assign nl_Accum2_acc_616_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl
      + conv_s2s_4_8(b2[171:168]);
  assign Accum2_acc_616_nl = nl_Accum2_acc_616_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[171:168]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[403:400]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[635:632]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[867:864]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1099:1096]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1331:1328]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1563:1560]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2723:2720]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2955:2952]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3187:3184]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3419:3416]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1795:1792]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2027:2024]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2259:2256]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2491:2488]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl[7:0];
  assign nl_Accum2_Accum2_acc_913_ncse_1 = Accum2_acc_616_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl;
  assign Accum2_Accum2_acc_913_ncse_1 = nl_Accum2_Accum2_acc_913_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100 = (Accum2_Accum2_acc_913_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_43_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3655:3652]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl[7:0];
  assign nl_Accum2_acc_631_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl
      + conv_s2s_4_8(b2[175:172]);
  assign Accum2_acc_631_nl = nl_Accum2_acc_631_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[175:172]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[407:404]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[639:636]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[871:868]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1103:1100]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1335:1332]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1567:1564]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2727:2724]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2959:2956]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3191:3188]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3423:3420]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1799:1796]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2031:2028]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2263:2260]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2495:2492]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl[7:0];
  assign nl_Accum2_Accum2_acc_914_ncse_1 = Accum2_acc_631_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl;
  assign Accum2_Accum2_acc_914_ncse_1 = nl_Accum2_Accum2_acc_914_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101 = (Accum2_Accum2_acc_914_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_44_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3659:3656]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl[7:0];
  assign nl_Accum2_acc_646_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl
      + conv_s2s_4_8(b2[179:176]);
  assign Accum2_acc_646_nl = nl_Accum2_acc_646_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[179:176]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[411:408]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[643:640]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[875:872]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1107:1104]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1339:1336]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1571:1568]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2731:2728]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2963:2960]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3195:3192]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3427:3424]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1803:1800]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2035:2032]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2267:2264]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2499:2496]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl[7:0];
  assign nl_Accum2_Accum2_acc_915_ncse_1 = Accum2_acc_646_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl;
  assign Accum2_Accum2_acc_915_ncse_1 = nl_Accum2_Accum2_acc_915_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102 = (Accum2_Accum2_acc_915_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_45_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3663:3660]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl[7:0];
  assign nl_Accum2_acc_661_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl
      + conv_s2s_4_8(b2[183:180]);
  assign Accum2_acc_661_nl = nl_Accum2_acc_661_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[183:180]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[415:412]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[647:644]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[879:876]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1111:1108]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1343:1340]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1575:1572]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2735:2732]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2967:2964]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3199:3196]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3431:3428]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1807:1804]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2039:2036]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2271:2268]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2503:2500]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl[7:0];
  assign nl_Accum2_Accum2_acc_916_ncse_1 = Accum2_acc_661_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl;
  assign Accum2_Accum2_acc_916_ncse_1 = nl_Accum2_Accum2_acc_916_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103 = (Accum2_Accum2_acc_916_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_46_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3667:3664]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl[7:0];
  assign nl_Accum2_acc_676_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl
      + conv_s2s_4_8(b2[187:184]);
  assign Accum2_acc_676_nl = nl_Accum2_acc_676_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[187:184]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[419:416]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[651:648]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[883:880]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1115:1112]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1347:1344]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1579:1576]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2739:2736]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2971:2968]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3203:3200]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3435:3432]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1811:1808]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2043:2040]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2275:2272]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2507:2504]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl[7:0];
  assign nl_Accum2_Accum2_acc_917_ncse_1 = Accum2_acc_676_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl;
  assign Accum2_Accum2_acc_917_ncse_1 = nl_Accum2_Accum2_acc_917_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104 = (Accum2_Accum2_acc_917_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_47_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3671:3668]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl[7:0];
  assign nl_Accum2_acc_691_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl
      + conv_s2s_4_8(b2[191:188]);
  assign Accum2_acc_691_nl = nl_Accum2_acc_691_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[191:188]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[423:420]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[655:652]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[887:884]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1119:1116]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1351:1348]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1583:1580]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2743:2740]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2975:2972]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3207:3204]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3439:3436]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1815:1812]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2047:2044]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2279:2276]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2511:2508]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl[7:0];
  assign nl_Accum2_Accum2_acc_918_ncse_1 = Accum2_acc_691_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl;
  assign Accum2_Accum2_acc_918_ncse_1 = nl_Accum2_Accum2_acc_918_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105 = (Accum2_Accum2_acc_918_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_48_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3675:3672]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl[7:0];
  assign nl_Accum2_acc_706_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl
      + conv_s2s_4_8(b2[195:192]);
  assign Accum2_acc_706_nl = nl_Accum2_acc_706_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[195:192]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[427:424]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[659:656]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[891:888]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1123:1120]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1355:1352]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1587:1584]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2747:2744]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2979:2976]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3211:3208]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3443:3440]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1819:1816]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2051:2048]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2283:2280]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2515:2512]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl[7:0];
  assign nl_Accum2_Accum2_acc_919_ncse_1 = Accum2_acc_706_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl;
  assign Accum2_Accum2_acc_919_ncse_1 = nl_Accum2_Accum2_acc_919_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106 = (Accum2_Accum2_acc_919_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_49_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3679:3676]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl[7:0];
  assign nl_Accum2_acc_721_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl
      + conv_s2s_4_8(b2[199:196]);
  assign Accum2_acc_721_nl = nl_Accum2_acc_721_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[199:196]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[431:428]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[663:660]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[895:892]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1127:1124]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1359:1356]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1591:1588]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2751:2748]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2983:2980]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3215:3212]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3447:3444]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1823:1820]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2055:2052]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2287:2284]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2519:2516]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl[7:0];
  assign nl_Accum2_Accum2_acc_920_ncse_1 = Accum2_acc_721_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl;
  assign Accum2_Accum2_acc_920_ncse_1 = nl_Accum2_Accum2_acc_920_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107 = (Accum2_Accum2_acc_920_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_50_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3683:3680]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl[7:0];
  assign nl_Accum2_acc_736_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl
      + conv_s2s_4_8(b2[203:200]);
  assign Accum2_acc_736_nl = nl_Accum2_acc_736_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[203:200]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[435:432]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[667:664]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[899:896]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1131:1128]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1363:1360]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1595:1592]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2755:2752]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2987:2984]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3219:3216]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3451:3448]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1827:1824]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2059:2056]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2291:2288]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2523:2520]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl[7:0];
  assign nl_Accum2_Accum2_acc_921_ncse_1 = Accum2_acc_736_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl;
  assign Accum2_Accum2_acc_921_ncse_1 = nl_Accum2_Accum2_acc_921_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108 = (Accum2_Accum2_acc_921_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_51_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3687:3684]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl[7:0];
  assign nl_Accum2_acc_751_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl
      + conv_s2s_4_8(b2[207:204]);
  assign Accum2_acc_751_nl = nl_Accum2_acc_751_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[207:204]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[439:436]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[671:668]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[903:900]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1135:1132]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1367:1364]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1599:1596]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2759:2756]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2991:2988]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3223:3220]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3455:3452]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1831:1828]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2063:2060]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2295:2292]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2527:2524]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl[7:0];
  assign nl_Accum2_Accum2_acc_922_ncse_1 = Accum2_acc_751_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl;
  assign Accum2_Accum2_acc_922_ncse_1 = nl_Accum2_Accum2_acc_922_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109 = (Accum2_Accum2_acc_922_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_52_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3691:3688]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl[7:0];
  assign nl_Accum2_acc_766_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl
      + conv_s2s_4_8(b2[211:208]);
  assign Accum2_acc_766_nl = nl_Accum2_acc_766_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[211:208]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[443:440]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[675:672]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[907:904]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1139:1136]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1371:1368]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1603:1600]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2763:2760]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2995:2992]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3227:3224]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3459:3456]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1835:1832]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2067:2064]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2299:2296]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2531:2528]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl[7:0];
  assign nl_Accum2_Accum2_acc_923_ncse_1 = Accum2_acc_766_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl;
  assign Accum2_Accum2_acc_923_ncse_1 = nl_Accum2_Accum2_acc_923_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110 = (Accum2_Accum2_acc_923_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_53_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3695:3692]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl[7:0];
  assign nl_Accum2_acc_781_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl
      + conv_s2s_4_8(b2[215:212]);
  assign Accum2_acc_781_nl = nl_Accum2_acc_781_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[215:212]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[447:444]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[679:676]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[911:908]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1143:1140]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1375:1372]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1607:1604]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2767:2764]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[2999:2996]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3231:3228]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3463:3460]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1839:1836]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2071:2068]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2303:2300]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2535:2532]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl[7:0];
  assign nl_Accum2_Accum2_acc_924_ncse_1 = Accum2_acc_781_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl;
  assign Accum2_Accum2_acc_924_ncse_1 = nl_Accum2_Accum2_acc_924_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111 = (Accum2_Accum2_acc_924_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_54_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3699:3696]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl[7:0];
  assign nl_Accum2_acc_796_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl
      + conv_s2s_4_8(b2[219:216]);
  assign Accum2_acc_796_nl = nl_Accum2_acc_796_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[219:216]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[451:448]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[683:680]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[915:912]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1147:1144]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1379:1376]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1611:1608]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2771:2768]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3003:3000]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3235:3232]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3467:3464]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1843:1840]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2075:2072]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2307:2304]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2539:2536]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl[7:0];
  assign nl_Accum2_Accum2_acc_925_ncse_1 = Accum2_acc_796_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl;
  assign Accum2_Accum2_acc_925_ncse_1 = nl_Accum2_Accum2_acc_925_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112 = (Accum2_Accum2_acc_925_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_55_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3703:3700]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl[7:0];
  assign nl_Accum2_acc_811_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl
      + conv_s2s_4_8(b2[223:220]);
  assign Accum2_acc_811_nl = nl_Accum2_acc_811_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[223:220]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[455:452]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[687:684]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[919:916]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1151:1148]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1383:1380]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1615:1612]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2775:2772]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3007:3004]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3239:3236]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3471:3468]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1847:1844]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2079:2076]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2311:2308]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2543:2540]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl[7:0];
  assign nl_Accum2_Accum2_acc_926_ncse_1 = Accum2_acc_811_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl;
  assign Accum2_Accum2_acc_926_ncse_1 = nl_Accum2_Accum2_acc_926_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113 = (Accum2_Accum2_acc_926_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_56_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3707:3704]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl[7:0];
  assign nl_Accum2_acc_826_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl
      + conv_s2s_4_8(b2[227:224]);
  assign Accum2_acc_826_nl = nl_Accum2_acc_826_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[227:224]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[459:456]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[691:688]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[923:920]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1155:1152]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1387:1384]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1619:1616]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2779:2776]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3011:3008]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3243:3240]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3475:3472]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1851:1848]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2083:2080]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2315:2312]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2547:2544]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl[7:0];
  assign nl_Accum2_Accum2_acc_927_ncse_1 = Accum2_acc_826_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl;
  assign Accum2_Accum2_acc_927_ncse_1 = nl_Accum2_Accum2_acc_927_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114 = (Accum2_Accum2_acc_927_ncse_1[6:3]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_57_itm_8_1;
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[3711:3708]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl[7:0];
  assign nl_Accum2_acc_841_nl = operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl
      + conv_s2s_4_8(b2[231:228]);
  assign Accum2_acc_841_nl = nl_Accum2_acc_841_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[231:228]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[463:460]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[695:692]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[927:924]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1159:1156]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1391:1388]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1623:1620]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[2783:2780]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3015:3012]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[3247:3244]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[3479:3476]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[1855:1852]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2087:2084]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2319:2316]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl[7:0];
  assign nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[2551:2548]));
  assign operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl = nl_operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl[7:0];
  assign nl_Accum2_Accum2_acc_928_ncse_1 = Accum2_acc_841_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl
      + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl + operator_4_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl;
  assign Accum2_Accum2_acc_928_ncse_1 = nl_Accum2_Accum2_acc_928_ncse_1[7:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115 = (Accum2_Accum2_acc_928_ncse_1[6:3]!=4'b0000);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl = $signed(conv_u2s_8_9({layer4_out_conc_4_7
      , layer4_out_conc_4_6_5 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0
      , layer4_out_0_3_mx0 , layer4_out_0_3_mx0})) * $signed((w5[7:4]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl[11:0];
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_itm_11_7_1 = readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0}))
      * $signed((w5[235:232]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0}))
      * $signed((w5[247:244]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_245_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_245_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0}))
      * $signed((w5[331:328]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0}))
      * $signed((w5[343:340]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0}))
      * $signed((w5[283:280]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0}))
      * $signed((w5[295:292]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0}))
      * $signed((w5[691:688]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0}))
      * $signed((w5[655:652]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0}))
      * $signed((w5[667:664]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0}))
      * $signed((w5[631:628]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0}))
      * $signed((w5[379:376]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0}))
      * $signed((w5[391:388]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_241_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_241_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0}))
      * $signed((w5[403:400]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0}))
      * $signed((w5[415:412]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_257_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_257_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0}))
      * $signed((w5[679:676]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0}))
      * $signed((w5[427:424]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0}))
      * $signed((w5[439:436]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_259_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_259_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0}))
      * $signed((w5[187:184]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0}))
      * $signed((w5[199:196]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0}))
      * $signed((w5[211:208]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0}))
      * $signed((w5[223:220]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_239_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_239_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0}))
      * $signed((w5[259:256]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0}))
      * $signed((w5[271:268]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_243_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_243_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0}))
      * $signed((w5[307:304]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0}))
      * $signed((w5[319:316]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0}))
      * $signed((w5[355:352]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0}))
      * $signed((w5[367:364]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl[11:0];
  assign nl_Accum2_1_acc_58_nl = conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl));
  assign Accum2_1_acc_58_nl = nl_Accum2_1_acc_58_nl[8:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_261_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_261_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0}))
      * $signed((w5[499:496]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0}))
      * $signed((w5[463:460]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0}))
      * $signed((w5[547:544]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0}))
      * $signed((w5[511:508]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0}))
      * $signed((w5[643:640]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0}))
      * $signed((w5[607:604]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0}))
      * $signed((w5[619:616]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_249_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_249_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0}))
      * $signed((w5[583:580]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0}))
      * $signed((w5[595:592]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_255_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_255_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0}))
      * $signed((w5[559:556]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0}))
      * $signed((w5[571:568]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0}))
      * $signed((w5[535:532]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl[11:0];
  assign nl_Accum2_1_acc_174_nl = conv_s2s_4_5(b5[7:4]) + conv_s2s_4_5(nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_itm_11_7_1[4:1]);
  assign Accum2_1_acc_174_nl = nl_Accum2_1_acc_174_nl[4:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0}))
      * $signed((w5[19:16]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0}))
      * $signed((w5[31:28]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0}))
      * $signed((w5[43:40]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0}))
      * $signed((w5[55:52]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0}))
      * $signed((w5[67:64]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0}))
      * $signed((w5[79:76]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_253_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_253_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0}))
      * $signed((w5[139:136]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0}))
      * $signed((w5[151:148]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0}))
      * $signed((w5[163:160]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0}))
      * $signed((w5[175:172]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0}))
      * $signed((w5[91:88]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0}))
      * $signed((w5[103:100]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0}))
      * $signed((w5[115:112]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_247_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_247_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0}))
      * $signed((w5[127:124]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0}))
      * $signed((w5[523:520]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_251_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_251_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0}))
      * $signed((w5[487:484]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0}))
      * $signed((w5[475:472]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0}))
      * $signed((w5[451:448]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl[11:0];
  assign nl_Accum2_1_Accum2_1_acc_173_nl = Accum2_1_acc_58_nl + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl))
      + conv_s2s_6_9({Accum2_1_acc_174_nl , (nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_itm_11_7_1[0])})
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl));
  assign Accum2_1_Accum2_1_acc_173_nl = nl_Accum2_1_Accum2_1_acc_173_nl[8:0];
  assign Accum2_1_Accum2_1_acc_173_itm_8_1_1 = readslicef_9_8_1(Accum2_1_Accum2_1_acc_173_nl);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0}))
      * $signed((w5[455:452]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl[11:0];
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_itm_11_7_1 =
      readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl = $signed(conv_u2s_8_9({layer4_out_conc_4_7
      , layer4_out_conc_4_6_5 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0
      , layer4_out_0_3_mx0 , layer4_out_0_3_mx0})) * $signed((w5[3:0]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl[11:0];
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_itm_11_7_1 = readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0}))
      * $signed((w5[231:228]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0}))
      * $signed((w5[243:240]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_245_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_245_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0}))
      * $signed((w5[327:324]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0}))
      * $signed((w5[339:336]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0}))
      * $signed((w5[279:276]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0}))
      * $signed((w5[291:288]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0}))
      * $signed((w5[687:684]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0}))
      * $signed((w5[651:648]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0}))
      * $signed((w5[663:660]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0}))
      * $signed((w5[627:624]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0}))
      * $signed((w5[375:372]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0}))
      * $signed((w5[387:384]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_241_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_241_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0}))
      * $signed((w5[399:396]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0}))
      * $signed((w5[411:408]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_257_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_257_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0}))
      * $signed((w5[675:672]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0}))
      * $signed((w5[423:420]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0}))
      * $signed((w5[435:432]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_259_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_259_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0}))
      * $signed((w5[183:180]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0}))
      * $signed((w5[195:192]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0}))
      * $signed((w5[207:204]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0}))
      * $signed((w5[219:216]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_239_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_239_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0}))
      * $signed((w5[255:252]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0}))
      * $signed((w5[267:264]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_243_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_243_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0}))
      * $signed((w5[303:300]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0}))
      * $signed((w5[315:312]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0}))
      * $signed((w5[351:348]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0}))
      * $signed((w5[363:360]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl[11:0];
  assign nl_Accum2_1_acc_172_nl = conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl));
  assign Accum2_1_acc_172_nl = nl_Accum2_1_acc_172_nl[8:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_261_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_261_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0}))
      * $signed((w5[495:492]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0}))
      * $signed((w5[459:456]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0}))
      * $signed((w5[543:540]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0}))
      * $signed((w5[507:504]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0}))
      * $signed((w5[639:636]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0}))
      * $signed((w5[603:600]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0}))
      * $signed((w5[615:612]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_249_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_249_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0}))
      * $signed((w5[579:576]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0}))
      * $signed((w5[591:588]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_255_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_255_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0}))
      * $signed((w5[555:552]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0}))
      * $signed((w5[567:564]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0}))
      * $signed((w5[531:528]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl[11:0];
  assign nl_Accum2_1_acc_176_nl = conv_s2s_4_5(b5[3:0]) + conv_s2s_4_5(nnet_product_mult_layer4_t_config6_weight_t_product_mul_itm_11_7_1[4:1]);
  assign Accum2_1_acc_176_nl = nl_Accum2_1_acc_176_nl[4:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0}))
      * $signed((w5[15:12]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0}))
      * $signed((w5[27:24]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0}))
      * $signed((w5[39:36]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0}))
      * $signed((w5[51:48]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0}))
      * $signed((w5[63:60]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0}))
      * $signed((w5[75:72]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_253_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_253_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0}))
      * $signed((w5[135:132]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0}))
      * $signed((w5[147:144]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0}))
      * $signed((w5[159:156]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0}))
      * $signed((w5[171:168]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0}))
      * $signed((w5[87:84]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0}))
      * $signed((w5[99:96]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0}))
      * $signed((w5[111:108]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_247_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_247_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0}))
      * $signed((w5[123:120]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0}))
      * $signed((w5[519:516]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_251_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_251_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0}))
      * $signed((w5[483:480]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0}))
      * $signed((w5[471:468]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0}))
      * $signed((w5[447:444]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl[11:0];
  assign nl_Accum2_1_acc_nl = Accum2_1_acc_172_nl + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl))
      + conv_s2s_6_9({Accum2_1_acc_176_nl , (nnet_product_mult_layer4_t_config6_weight_t_product_mul_itm_11_7_1[0])})
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl));
  assign Accum2_1_acc_nl = nl_Accum2_1_acc_nl[8:0];
  assign Accum2_1_acc_itm_8_1_1 = readslicef_9_8_1(Accum2_1_acc_nl);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_239_7 = ((Accum2_Accum2_acc_892_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79) & operator_8_5_true_AC_TRN_AC_WRAP_acc_21_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_43_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_892_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_239_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_43_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_21_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_241_7 = ((Accum2_Accum2_acc_904_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91) & operator_8_5_true_AC_TRN_AC_WRAP_acc_33_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_67_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_904_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_241_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_67_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_33_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_243_7 = ((Accum2_Accum2_acc_896_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83) & operator_8_5_true_AC_TRN_AC_WRAP_acc_25_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_51_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_896_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_243_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_51_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_25_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_245_7 = ((Accum2_Accum2_acc_898_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85) & operator_8_5_true_AC_TRN_AC_WRAP_acc_27_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_55_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_898_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_245_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_55_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_27_itm_8_1);
  assign layer4_out_conc_4_7 = ((layer2_out_0_1[2]) | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_58)
      & operator_8_5_true_AC_TRN_AC_WRAP_acc_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_1_nl
      = MUX_v_2_2_2((layer2_out_0_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_58);
  assign layer4_out_conc_4_6_5 = MUX_v_2_2_2(2'b00, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_1_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_247_7 = ((Accum2_Accum2_acc_881_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68) & operator_8_5_true_AC_TRN_AC_WRAP_acc_10_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_21_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_881_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_247_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_21_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_10_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_249_7 = ((Accum2_Accum2_acc_919_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106) & operator_8_5_true_AC_TRN_AC_WRAP_acc_48_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_97_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_919_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_249_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_97_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_48_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_251_7 = ((Accum2_Accum2_acc_911_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98) & operator_8_5_true_AC_TRN_AC_WRAP_acc_40_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_81_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_911_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_251_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_81_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_40_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_253_7 = ((Accum2_Accum2_acc_882_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69) & operator_8_5_true_AC_TRN_AC_WRAP_acc_11_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_23_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_882_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_253_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_23_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_11_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_255_7 = ((Accum2_Accum2_acc_917_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104) & operator_8_5_true_AC_TRN_AC_WRAP_acc_46_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_93_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_917_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_255_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_93_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_46_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_257_7 = ((Accum2_Accum2_acc_927_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114) & operator_8_5_true_AC_TRN_AC_WRAP_acc_56_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_113_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_927_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_257_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_113_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_56_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_259_7 = ((Accum2_Accum2_acc_886_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73) & operator_8_5_true_AC_TRN_AC_WRAP_acc_15_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_31_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_886_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_259_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_31_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_15_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_261_7 = ((Accum2_Accum2_acc_912_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99) & operator_8_5_true_AC_TRN_AC_WRAP_acc_41_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_83_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_912_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_261_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_83_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_41_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_7 = ((Accum2_Accum2_acc_873_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_60) & operator_8_5_true_AC_TRN_AC_WRAP_acc_2_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_5_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_873_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_60);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_5_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_2_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_7 = ((Accum2_Accum2_acc_905_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92) & operator_8_5_true_AC_TRN_AC_WRAP_acc_34_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_69_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_905_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_69_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_34_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_7 = ((Accum2_Accum2_acc_908_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95) & operator_8_5_true_AC_TRN_AC_WRAP_acc_37_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_75_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_908_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_75_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_37_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_7 = ((Accum2_Accum2_acc_925_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112) & operator_8_5_true_AC_TRN_AC_WRAP_acc_54_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_109_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_925_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_109_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_54_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_7 = ((Accum2_Accum2_acc_878_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65) & operator_8_5_true_AC_TRN_AC_WRAP_acc_7_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_15_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_878_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_15_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_7_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_7 = ((Accum2_Accum2_acc_918_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105) & operator_8_5_true_AC_TRN_AC_WRAP_acc_47_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_95_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_918_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_95_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_47_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_7 = ((Accum2_Accum2_acc_893_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80) & operator_8_5_true_AC_TRN_AC_WRAP_acc_22_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_45_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_893_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_45_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_22_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_7 = ((Accum2_Accum2_acc_899_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86) & operator_8_5_true_AC_TRN_AC_WRAP_acc_28_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_57_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_899_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_57_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_28_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_7 = ((Accum2_Accum2_acc_924_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111) & operator_8_5_true_AC_TRN_AC_WRAP_acc_53_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_107_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_924_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_107_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_53_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_7 = ((Accum2_Accum2_acc_883_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70) & operator_8_5_true_AC_TRN_AC_WRAP_acc_12_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_25_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_883_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_25_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_12_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_7 = ((Accum2_Accum2_acc_875_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_62) & operator_8_5_true_AC_TRN_AC_WRAP_acc_4_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_9_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_875_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_62);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_9_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_4_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_7 = ((Accum2_Accum2_acc_895_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82) & operator_8_5_true_AC_TRN_AC_WRAP_acc_24_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_49_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_895_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_49_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_24_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_7 = ((Accum2_Accum2_acc_874_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_61) & operator_8_5_true_AC_TRN_AC_WRAP_acc_3_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_7_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_874_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_61);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_7_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_3_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_7 = ((Accum2_Accum2_acc_900_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87) & operator_8_5_true_AC_TRN_AC_WRAP_acc_29_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_59_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_900_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_59_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_29_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_7 = ((Accum2_Accum2_acc_877_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64) & operator_8_5_true_AC_TRN_AC_WRAP_acc_6_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_13_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_877_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_13_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_6_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_7 = ((Accum2_Accum2_acc_903_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90) & operator_8_5_true_AC_TRN_AC_WRAP_acc_32_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_65_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_903_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_65_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_32_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_7 = ((Accum2_Accum2_acc_926_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113) & operator_8_5_true_AC_TRN_AC_WRAP_acc_55_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_111_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_926_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_111_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_55_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_7 = ((Accum2_Accum2_acc_885_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72) & operator_8_5_true_AC_TRN_AC_WRAP_acc_14_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_29_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_885_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_29_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_14_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_7 = ((Accum2_Accum2_acc_888_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75) & operator_8_5_true_AC_TRN_AC_WRAP_acc_17_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_35_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_888_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_35_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_17_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_7 = ((Accum2_Accum2_acc_894_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81) & operator_8_5_true_AC_TRN_AC_WRAP_acc_23_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_47_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_894_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_47_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_23_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_7 = ((Accum2_Accum2_acc_915_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102) & operator_8_5_true_AC_TRN_AC_WRAP_acc_44_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_89_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_915_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_89_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_44_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_7 = ((Accum2_Accum2_acc_920_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107) & operator_8_5_true_AC_TRN_AC_WRAP_acc_49_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_99_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_920_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_99_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_49_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_7 = ((Accum2_Accum2_acc_901_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88) & operator_8_5_true_AC_TRN_AC_WRAP_acc_30_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_61_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_901_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_61_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_30_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_7 = ((Accum2_Accum2_acc_923_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110) & operator_8_5_true_AC_TRN_AC_WRAP_acc_52_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_105_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_923_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_105_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_52_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_7 = ((Accum2_Accum2_acc_928_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115) & operator_8_5_true_AC_TRN_AC_WRAP_acc_57_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_115_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_928_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_115_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_57_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_7 = ((Accum2_Accum2_acc_902_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89) & operator_8_5_true_AC_TRN_AC_WRAP_acc_31_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_63_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_902_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_63_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_31_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_7 = ((Accum2_Accum2_acc_907_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94) & operator_8_5_true_AC_TRN_AC_WRAP_acc_36_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_73_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_907_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_73_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_36_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_7 = ((Accum2_Accum2_acc_922_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109) & operator_8_5_true_AC_TRN_AC_WRAP_acc_51_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_103_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_922_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_103_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_51_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_7 = ((Accum2_Accum2_acc_897_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84) & operator_8_5_true_AC_TRN_AC_WRAP_acc_26_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_53_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_897_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_53_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_26_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_7 = ((Accum2_Accum2_acc_872_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_59) & operator_8_5_true_AC_TRN_AC_WRAP_acc_1_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_3_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_872_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_59);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_3_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_1_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_7 = ((Accum2_Accum2_acc_880_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67) & operator_8_5_true_AC_TRN_AC_WRAP_acc_9_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_19_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_880_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_19_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_9_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_7 = ((Accum2_Accum2_acc_887_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74) & operator_8_5_true_AC_TRN_AC_WRAP_acc_16_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_33_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_887_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_33_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_16_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_7 = ((Accum2_Accum2_acc_910_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97) & operator_8_5_true_AC_TRN_AC_WRAP_acc_39_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_79_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_910_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_79_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_39_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_7 = ((Accum2_Accum2_acc_876_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_63) & operator_8_5_true_AC_TRN_AC_WRAP_acc_5_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_11_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_876_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_63);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_11_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_5_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_7 = ((Accum2_Accum2_acc_916_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103) & operator_8_5_true_AC_TRN_AC_WRAP_acc_45_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_91_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_916_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_91_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_45_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_7 = ((Accum2_Accum2_acc_921_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108) & operator_8_5_true_AC_TRN_AC_WRAP_acc_50_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_101_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_921_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_101_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_50_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_7 = ((Accum2_Accum2_acc_884_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71) & operator_8_5_true_AC_TRN_AC_WRAP_acc_13_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_27_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_884_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_27_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_13_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_7 = ((Accum2_Accum2_acc_890_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77) & operator_8_5_true_AC_TRN_AC_WRAP_acc_19_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_39_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_890_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_39_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_19_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_7 = ((Accum2_Accum2_acc_913_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100) & operator_8_5_true_AC_TRN_AC_WRAP_acc_42_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_85_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_913_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_85_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_42_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_7 = ((Accum2_Accum2_acc_914_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101) & operator_8_5_true_AC_TRN_AC_WRAP_acc_43_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_87_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_914_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_87_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_43_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_7 = ((Accum2_Accum2_acc_909_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96) & operator_8_5_true_AC_TRN_AC_WRAP_acc_38_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_77_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_909_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_77_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_38_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_7 = ((Accum2_Accum2_acc_906_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93) & operator_8_5_true_AC_TRN_AC_WRAP_acc_35_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_71_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_906_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_71_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_35_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_7 = ((Accum2_Accum2_acc_879_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66) & operator_8_5_true_AC_TRN_AC_WRAP_acc_8_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_17_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_879_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_17_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_8_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_7 = ((Accum2_Accum2_acc_891_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78) & operator_8_5_true_AC_TRN_AC_WRAP_acc_20_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_41_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_891_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_41_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_20_itm_8_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_7 = ((Accum2_Accum2_acc_889_ncse_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76) & operator_8_5_true_AC_TRN_AC_WRAP_acc_18_itm_8_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_37_nl
      = MUX_v_2_2_2((Accum2_Accum2_acc_889_ncse_1[1:0]), 2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_37_nl,
      operator_8_5_true_AC_TRN_AC_WRAP_acc_18_itm_8_1);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0}))
      * $signed((w5[227:224]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0}))
      * $signed((w5[239:236]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0}))
      * $signed((w5[323:320]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_245_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_245_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0}))
      * $signed((w5[335:332]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0}))
      * $signed((w5[275:272]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0}))
      * $signed((w5[287:284]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0}))
      * $signed((w5[695:692]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0}))
      * $signed((w5[659:656]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0}))
      * $signed((w5[671:668]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0}))
      * $signed((w5[635:632]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0}))
      * $signed((w5[371:368]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0}))
      * $signed((w5[383:380]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0}))
      * $signed((w5[395:392]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_241_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_241_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0}))
      * $signed((w5[407:404]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_257_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_257_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0}))
      * $signed((w5[683:680]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0}))
      * $signed((w5[419:416]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0}))
      * $signed((w5[431:428]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0}))
      * $signed((w5[179:176]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_259_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_259_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0}))
      * $signed((w5[191:188]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0}))
      * $signed((w5[203:200]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0}))
      * $signed((w5[215:212]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0}))
      * $signed((w5[251:248]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_239_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_239_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0}))
      * $signed((w5[263:260]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0}))
      * $signed((w5[299:296]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_243_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_243_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0}))
      * $signed((w5[311:308]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0}))
      * $signed((w5[347:344]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0}))
      * $signed((w5[359:356]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl[11:0];
  assign nl_Accum2_1_acc_115_nl = conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl));
  assign Accum2_1_acc_115_nl = nl_Accum2_1_acc_115_nl[8:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_261_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_261_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0}))
      * $signed((w5[503:500]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0}))
      * $signed((w5[467:464]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0}))
      * $signed((w5[551:548]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0}))
      * $signed((w5[515:512]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0}))
      * $signed((w5[647:644]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0}))
      * $signed((w5[611:608]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0}))
      * $signed((w5[623:620]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_249_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_249_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0}))
      * $signed((w5[587:584]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0}))
      * $signed((w5[599:596]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_255_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_255_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0}))
      * $signed((w5[563:560]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0}))
      * $signed((w5[575:572]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0}))
      * $signed((w5[539:536]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl[11:0];
  assign nl_Accum2_1_acc_175_nl = conv_s2s_4_5(nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_itm_11_7_1[4:1])
      + conv_s2s_4_5(b5[11:8]);
  assign Accum2_1_acc_175_nl = nl_Accum2_1_acc_175_nl[4:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl = $signed(conv_u2s_8_9({layer4_out_conc_4_7
      , layer4_out_conc_4_6_5 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0
      , layer4_out_0_3_mx0 , layer4_out_0_3_mx0})) * $signed((w5[11:8]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0}))
      * $signed((w5[23:20]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0}))
      * $signed((w5[35:32]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0}))
      * $signed((w5[47:44]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0}))
      * $signed((w5[59:56]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0}))
      * $signed((w5[71:68]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_247_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_247_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0}))
      * $signed((w5[131:128]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_253_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_253_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0}))
      * $signed((w5[143:140]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0}))
      * $signed((w5[155:152]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0}))
      * $signed((w5[167:164]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0}))
      * $signed((w5[83:80]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0}))
      * $signed((w5[95:92]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0}))
      * $signed((w5[107:104]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0}))
      * $signed((w5[119:116]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0}))
      * $signed((w5[527:524]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_251_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_251_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0}))
      * $signed((w5[491:488]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0}))
      * $signed((w5[479:476]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0}))
      * $signed((w5[443:440]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl[11:0];
  assign nl_Accum2_1_Accum2_1_acc_174_nl = Accum2_1_acc_115_nl + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl))
      + conv_s2s_6_9({Accum2_1_acc_175_nl , (nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_itm_11_7_1[0])})
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl))
      + conv_s2s_5_9(readslicef_12_5_7(nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl));
  assign Accum2_1_Accum2_1_acc_174_nl = nl_Accum2_1_Accum2_1_acc_174_nl[8:0];
  assign Accum2_1_slc_Accum2_1_Accum2_1_acc_174_8_1_itm = readslicef_9_8_1(Accum2_1_Accum2_1_acc_174_nl);
  assign nl_argmax_acc_nl = conv_s2u_8_9(Accum2_1_acc_itm_8_1_1) - conv_s2u_8_9(Accum2_1_Accum2_1_acc_173_itm_8_1_1);
  assign argmax_acc_nl = nl_argmax_acc_nl[8:0];
  assign argmax_acc_itm_8_1 = readslicef_9_1_8(argmax_acc_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_57_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_928_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_57_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_57_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_57_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_57_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_56_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_927_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_56_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_56_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_56_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_56_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_55_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_926_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_55_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_55_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_55_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_55_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_54_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_925_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_54_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_54_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_54_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_54_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_53_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_924_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_53_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_53_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_53_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_53_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_52_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_923_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_52_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_52_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_52_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_52_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_51_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_922_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_51_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_51_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_51_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_51_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_50_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_921_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_50_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_50_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_50_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_50_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_49_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_920_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_49_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_49_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_49_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_49_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_48_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_919_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_48_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_48_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_48_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_48_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_47_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_918_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_47_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_47_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_47_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_47_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_46_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_917_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_46_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_46_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_46_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_46_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_45_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_916_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_45_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_45_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_45_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_45_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_44_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_915_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_44_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_44_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_44_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_44_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_43_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_914_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_43_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_43_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_43_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_43_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_42_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_913_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_42_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_42_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_42_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_42_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_41_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_912_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_41_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_41_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_41_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_41_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_40_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_911_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_40_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_40_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_40_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_40_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_39_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_910_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_39_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_39_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_39_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_39_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_38_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_909_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_38_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_38_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_38_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_38_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_37_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_908_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_37_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_37_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_37_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_37_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_36_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_907_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_36_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_36_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_36_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_36_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_35_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_906_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_35_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_35_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_35_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_35_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_34_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_905_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_34_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_34_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_34_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_34_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_33_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_904_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_33_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_33_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_33_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_33_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_32_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_903_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_32_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_32_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_32_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_32_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_31_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_902_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_31_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_31_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_31_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_31_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_30_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_901_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_30_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_30_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_30_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_30_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_29_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_900_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_29_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_29_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_29_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_29_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_28_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_899_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_28_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_28_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_28_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_28_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_27_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_898_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_27_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_27_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_27_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_27_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_26_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_897_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_26_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_26_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_26_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_26_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_25_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_896_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_25_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_25_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_25_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_25_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_24_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_895_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_24_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_24_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_24_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_24_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_23_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_894_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_23_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_23_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_23_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_23_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_22_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_893_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_22_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_22_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_22_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_22_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_21_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_892_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_21_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_21_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_21_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_21_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_20_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_891_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_20_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_20_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_20_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_20_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_19_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_890_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_19_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_19_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_19_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_19_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_18_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_889_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_18_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_18_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_18_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_18_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_17_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_888_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_17_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_17_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_17_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_17_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_16_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_887_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_16_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_16_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_16_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_16_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_15_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_886_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_15_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_15_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_15_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_15_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_14_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_885_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_14_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_14_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_14_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_14_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_13_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_884_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_13_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_13_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_13_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_13_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_12_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_883_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_12_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_12_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_12_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_12_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_11_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_882_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_11_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_11_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_11_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_11_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_10_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_881_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_10_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_10_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_10_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_10_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_9_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_880_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_9_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_9_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_9_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_9_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_8_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_879_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_8_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_8_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_8_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_8_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_7_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_878_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_7_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_7_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_7_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_7_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_6_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_877_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_6_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_6_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_6_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_6_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_5_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_876_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_5_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_5_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_5_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_5_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_4_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_875_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_4_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_4_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_4_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_4_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_3_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_874_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_3_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_3_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_3_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_3_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_2_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_873_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_2_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_2_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_2_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_2_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_1_nl =  -conv_s2s_8_9(Accum2_Accum2_acc_872_ncse_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_1_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_1_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_1_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_1_nl);
  assign nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_nl =  -conv_s2s_8_9(layer2_out_0_1);
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_nl = nl_operator_8_5_true_AC_TRN_AC_WRAP_acc_nl[8:0];
  assign operator_8_5_true_AC_TRN_AC_WRAP_acc_itm_8_1 = readslicef_9_1_8(operator_8_5_true_AC_TRN_AC_WRAP_acc_nl);
  assign nl_argmax_aif_acc_nl = conv_s2u_8_9(Accum2_1_acc_itm_8_1_1) - conv_s2u_8_9(Accum2_1_slc_Accum2_1_Accum2_1_acc_174_8_1_itm);
  assign argmax_aif_acc_nl = nl_argmax_aif_acc_nl[8:0];
  assign argmax_aif_acc_itm_8_1 = readslicef_9_1_8(argmax_aif_acc_nl);

  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [4:0] readslicef_12_5_7;
    input [11:0] vector;
    reg [11:0] tmp;
  begin
    tmp = vector >> 7;
    readslicef_12_5_7 = tmp[4:0];
  end
  endfunction


  function automatic [0:0] readslicef_9_1_8;
    input [8:0] vector;
    reg [8:0] tmp;
  begin
    tmp = vector >> 8;
    readslicef_9_1_8 = tmp[0:0];
  end
  endfunction


  function automatic [7:0] readslicef_9_8_1;
    input [8:0] vector;
    reg [8:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_9_8_1 = tmp[7:0];
  end
  endfunction


  function automatic [4:0] conv_s2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_s2s_4_5 = {vector[3], vector};
  end
  endfunction


  function automatic [7:0] conv_s2s_4_8 ;
    input [3:0]  vector ;
  begin
    conv_s2s_4_8 = {{4{vector[3]}}, vector};
  end
  endfunction


  function automatic [8:0] conv_s2s_5_9 ;
    input [4:0]  vector ;
  begin
    conv_s2s_5_9 = {{4{vector[4]}}, vector};
  end
  endfunction


  function automatic [8:0] conv_s2s_6_9 ;
    input [5:0]  vector ;
  begin
    conv_s2s_6_9 = {{3{vector[5]}}, vector};
  end
  endfunction


  function automatic [8:0] conv_s2s_8_9 ;
    input [7:0]  vector ;
  begin
    conv_s2s_8_9 = {vector[7], vector};
  end
  endfunction


  function automatic [8:0] conv_s2u_8_9 ;
    input [7:0]  vector ;
  begin
    conv_s2u_8_9 = {vector[7], vector};
  end
  endfunction


  function automatic [6:0] conv_u2s_6_7 ;
    input [5:0]  vector ;
  begin
    conv_u2s_6_7 =  {1'b0, vector};
  end
  endfunction


  function automatic [8:0] conv_u2s_8_9 ;
    input [7:0]  vector ;
  begin
    conv_u2s_8_9 =  {1'b0, vector};
  end
  endfunction

endmodule



