
SecondSTM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4c4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  0800d674  0800d674  0000e674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d724  0800d724  0000f080  2**0
                  CONTENTS
  4 .ARM          00000008  0800d724  0800d724  0000e724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d72c  0800d72c  0000f080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d72c  0800d72c  0000e72c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d730  0800d730  0000e730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800d734  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f080  2**0
                  CONTENTS
 10 .bss          00008fd8  20000080  20000080  0000f080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20009058  20009058  0000f080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029650  00000000  00000000  0000f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005cee  00000000  00000000  00038700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000022d0  00000000  00000000  0003e3f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001af8  00000000  00000000  000406c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b27f  00000000  00000000  000421b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c5ad  00000000  00000000  0006d437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f54dc  00000000  00000000  000999e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018eec0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009768  00000000  00000000  0018ef04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000074  00000000  00000000  0019866c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800d65c 	.word	0x0800d65c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	0800d65c 	.word	0x0800d65c

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b96a 	b.w	80004dc <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	460c      	mov	r4, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14e      	bne.n	80002ca <__udivmoddi4+0xaa>
 800022c:	4694      	mov	ip, r2
 800022e:	458c      	cmp	ip, r1
 8000230:	4686      	mov	lr, r0
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	d962      	bls.n	80002fe <__udivmoddi4+0xde>
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0320 	rsb	r3, r2, #32
 800023e:	4091      	lsls	r1, r2
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	fa0c fc02 	lsl.w	ip, ip, r2
 8000248:	4319      	orrs	r1, r3
 800024a:	fa00 fe02 	lsl.w	lr, r0, r2
 800024e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000252:	fa1f f68c 	uxth.w	r6, ip
 8000256:	fbb1 f4f7 	udiv	r4, r1, r7
 800025a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025e:	fb07 1114 	mls	r1, r7, r4, r1
 8000262:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000266:	fb04 f106 	mul.w	r1, r4, r6
 800026a:	4299      	cmp	r1, r3
 800026c:	d90a      	bls.n	8000284 <__udivmoddi4+0x64>
 800026e:	eb1c 0303 	adds.w	r3, ip, r3
 8000272:	f104 30ff 	add.w	r0, r4, #4294967295
 8000276:	f080 8112 	bcs.w	800049e <__udivmoddi4+0x27e>
 800027a:	4299      	cmp	r1, r3
 800027c:	f240 810f 	bls.w	800049e <__udivmoddi4+0x27e>
 8000280:	3c02      	subs	r4, #2
 8000282:	4463      	add	r3, ip
 8000284:	1a59      	subs	r1, r3, r1
 8000286:	fa1f f38e 	uxth.w	r3, lr
 800028a:	fbb1 f0f7 	udiv	r0, r1, r7
 800028e:	fb07 1110 	mls	r1, r7, r0, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb00 f606 	mul.w	r6, r0, r6
 800029a:	429e      	cmp	r6, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x94>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a6:	f080 80fc 	bcs.w	80004a2 <__udivmoddi4+0x282>
 80002aa:	429e      	cmp	r6, r3
 80002ac:	f240 80f9 	bls.w	80004a2 <__udivmoddi4+0x282>
 80002b0:	4463      	add	r3, ip
 80002b2:	3802      	subs	r0, #2
 80002b4:	1b9b      	subs	r3, r3, r6
 80002b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ba:	2100      	movs	r1, #0
 80002bc:	b11d      	cbz	r5, 80002c6 <__udivmoddi4+0xa6>
 80002be:	40d3      	lsrs	r3, r2
 80002c0:	2200      	movs	r2, #0
 80002c2:	e9c5 3200 	strd	r3, r2, [r5]
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d905      	bls.n	80002da <__udivmoddi4+0xba>
 80002ce:	b10d      	cbz	r5, 80002d4 <__udivmoddi4+0xb4>
 80002d0:	e9c5 0100 	strd	r0, r1, [r5]
 80002d4:	2100      	movs	r1, #0
 80002d6:	4608      	mov	r0, r1
 80002d8:	e7f5      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d146      	bne.n	8000370 <__udivmoddi4+0x150>
 80002e2:	42a3      	cmp	r3, r4
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xcc>
 80002e6:	4290      	cmp	r0, r2
 80002e8:	f0c0 80f0 	bcc.w	80004cc <__udivmoddi4+0x2ac>
 80002ec:	1a86      	subs	r6, r0, r2
 80002ee:	eb64 0303 	sbc.w	r3, r4, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	2d00      	cmp	r5, #0
 80002f6:	d0e6      	beq.n	80002c6 <__udivmoddi4+0xa6>
 80002f8:	e9c5 6300 	strd	r6, r3, [r5]
 80002fc:	e7e3      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002fe:	2a00      	cmp	r2, #0
 8000300:	f040 8090 	bne.w	8000424 <__udivmoddi4+0x204>
 8000304:	eba1 040c 	sub.w	r4, r1, ip
 8000308:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800030c:	fa1f f78c 	uxth.w	r7, ip
 8000310:	2101      	movs	r1, #1
 8000312:	fbb4 f6f8 	udiv	r6, r4, r8
 8000316:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031a:	fb08 4416 	mls	r4, r8, r6, r4
 800031e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000322:	fb07 f006 	mul.w	r0, r7, r6
 8000326:	4298      	cmp	r0, r3
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x11c>
 800032a:	eb1c 0303 	adds.w	r3, ip, r3
 800032e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x11a>
 8000334:	4298      	cmp	r0, r3
 8000336:	f200 80cd 	bhi.w	80004d4 <__udivmoddi4+0x2b4>
 800033a:	4626      	mov	r6, r4
 800033c:	1a1c      	subs	r4, r3, r0
 800033e:	fa1f f38e 	uxth.w	r3, lr
 8000342:	fbb4 f0f8 	udiv	r0, r4, r8
 8000346:	fb08 4410 	mls	r4, r8, r0, r4
 800034a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034e:	fb00 f707 	mul.w	r7, r0, r7
 8000352:	429f      	cmp	r7, r3
 8000354:	d908      	bls.n	8000368 <__udivmoddi4+0x148>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f100 34ff 	add.w	r4, r0, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x146>
 8000360:	429f      	cmp	r7, r3
 8000362:	f200 80b0 	bhi.w	80004c6 <__udivmoddi4+0x2a6>
 8000366:	4620      	mov	r0, r4
 8000368:	1bdb      	subs	r3, r3, r7
 800036a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0x9c>
 8000370:	f1c1 0620 	rsb	r6, r1, #32
 8000374:	408b      	lsls	r3, r1
 8000376:	fa22 f706 	lsr.w	r7, r2, r6
 800037a:	431f      	orrs	r7, r3
 800037c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000380:	fa04 f301 	lsl.w	r3, r4, r1
 8000384:	ea43 030c 	orr.w	r3, r3, ip
 8000388:	40f4      	lsrs	r4, r6
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	0c38      	lsrs	r0, r7, #16
 8000390:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000394:	fbb4 fef0 	udiv	lr, r4, r0
 8000398:	fa1f fc87 	uxth.w	ip, r7
 800039c:	fb00 441e 	mls	r4, r0, lr, r4
 80003a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a4:	fb0e f90c 	mul.w	r9, lr, ip
 80003a8:	45a1      	cmp	r9, r4
 80003aa:	fa02 f201 	lsl.w	r2, r2, r1
 80003ae:	d90a      	bls.n	80003c6 <__udivmoddi4+0x1a6>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b6:	f080 8084 	bcs.w	80004c2 <__udivmoddi4+0x2a2>
 80003ba:	45a1      	cmp	r9, r4
 80003bc:	f240 8081 	bls.w	80004c2 <__udivmoddi4+0x2a2>
 80003c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	eba4 0409 	sub.w	r4, r4, r9
 80003ca:	fa1f f983 	uxth.w	r9, r3
 80003ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80003d2:	fb00 4413 	mls	r4, r0, r3, r4
 80003d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003da:	fb03 fc0c 	mul.w	ip, r3, ip
 80003de:	45a4      	cmp	ip, r4
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x1d2>
 80003e2:	193c      	adds	r4, r7, r4
 80003e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e8:	d267      	bcs.n	80004ba <__udivmoddi4+0x29a>
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d965      	bls.n	80004ba <__udivmoddi4+0x29a>
 80003ee:	3b02      	subs	r3, #2
 80003f0:	443c      	add	r4, r7
 80003f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f6:	fba0 9302 	umull	r9, r3, r0, r2
 80003fa:	eba4 040c 	sub.w	r4, r4, ip
 80003fe:	429c      	cmp	r4, r3
 8000400:	46ce      	mov	lr, r9
 8000402:	469c      	mov	ip, r3
 8000404:	d351      	bcc.n	80004aa <__udivmoddi4+0x28a>
 8000406:	d04e      	beq.n	80004a6 <__udivmoddi4+0x286>
 8000408:	b155      	cbz	r5, 8000420 <__udivmoddi4+0x200>
 800040a:	ebb8 030e 	subs.w	r3, r8, lr
 800040e:	eb64 040c 	sbc.w	r4, r4, ip
 8000412:	fa04 f606 	lsl.w	r6, r4, r6
 8000416:	40cb      	lsrs	r3, r1
 8000418:	431e      	orrs	r6, r3
 800041a:	40cc      	lsrs	r4, r1
 800041c:	e9c5 6400 	strd	r6, r4, [r5]
 8000420:	2100      	movs	r1, #0
 8000422:	e750      	b.n	80002c6 <__udivmoddi4+0xa6>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f103 	lsr.w	r1, r0, r3
 800042c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000430:	fa24 f303 	lsr.w	r3, r4, r3
 8000434:	4094      	lsls	r4, r2
 8000436:	430c      	orrs	r4, r1
 8000438:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800043c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000440:	fa1f f78c 	uxth.w	r7, ip
 8000444:	fbb3 f0f8 	udiv	r0, r3, r8
 8000448:	fb08 3110 	mls	r1, r8, r0, r3
 800044c:	0c23      	lsrs	r3, r4, #16
 800044e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000452:	fb00 f107 	mul.w	r1, r0, r7
 8000456:	4299      	cmp	r1, r3
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x24c>
 800045a:	eb1c 0303 	adds.w	r3, ip, r3
 800045e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000462:	d22c      	bcs.n	80004be <__udivmoddi4+0x29e>
 8000464:	4299      	cmp	r1, r3
 8000466:	d92a      	bls.n	80004be <__udivmoddi4+0x29e>
 8000468:	3802      	subs	r0, #2
 800046a:	4463      	add	r3, ip
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb3 f1f8 	udiv	r1, r3, r8
 8000474:	fb08 3311 	mls	r3, r8, r1, r3
 8000478:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800047c:	fb01 f307 	mul.w	r3, r1, r7
 8000480:	42a3      	cmp	r3, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x276>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f101 36ff 	add.w	r6, r1, #4294967295
 800048c:	d213      	bcs.n	80004b6 <__udivmoddi4+0x296>
 800048e:	42a3      	cmp	r3, r4
 8000490:	d911      	bls.n	80004b6 <__udivmoddi4+0x296>
 8000492:	3902      	subs	r1, #2
 8000494:	4464      	add	r4, ip
 8000496:	1ae4      	subs	r4, r4, r3
 8000498:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800049c:	e739      	b.n	8000312 <__udivmoddi4+0xf2>
 800049e:	4604      	mov	r4, r0
 80004a0:	e6f0      	b.n	8000284 <__udivmoddi4+0x64>
 80004a2:	4608      	mov	r0, r1
 80004a4:	e706      	b.n	80002b4 <__udivmoddi4+0x94>
 80004a6:	45c8      	cmp	r8, r9
 80004a8:	d2ae      	bcs.n	8000408 <__udivmoddi4+0x1e8>
 80004aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80004b2:	3801      	subs	r0, #1
 80004b4:	e7a8      	b.n	8000408 <__udivmoddi4+0x1e8>
 80004b6:	4631      	mov	r1, r6
 80004b8:	e7ed      	b.n	8000496 <__udivmoddi4+0x276>
 80004ba:	4603      	mov	r3, r0
 80004bc:	e799      	b.n	80003f2 <__udivmoddi4+0x1d2>
 80004be:	4630      	mov	r0, r6
 80004c0:	e7d4      	b.n	800046c <__udivmoddi4+0x24c>
 80004c2:	46d6      	mov	lr, sl
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1a6>
 80004c6:	4463      	add	r3, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e74d      	b.n	8000368 <__udivmoddi4+0x148>
 80004cc:	4606      	mov	r6, r0
 80004ce:	4623      	mov	r3, r4
 80004d0:	4608      	mov	r0, r1
 80004d2:	e70f      	b.n	80002f4 <__udivmoddi4+0xd4>
 80004d4:	3e02      	subs	r6, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	e730      	b.n	800033c <__udivmoddi4+0x11c>
 80004da:	bf00      	nop

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80004e4:	bf00      	nop
 80004e6:	46bd      	mov	sp, r7
 80004e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ec:	4770      	bx	lr

080004ee <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80004ee:	b480      	push	{r7}
 80004f0:	b083      	sub	sp, #12
 80004f2:	af00      	add	r7, sp, #0
 80004f4:	6078      	str	r0, [r7, #4]
 80004f6:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80004f8:	bf00      	nop
 80004fa:	370c      	adds	r7, #12
 80004fc:	46bd      	mov	sp, r7
 80004fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000502:	4770      	bx	lr

08000504 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000508:	bf00      	nop
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
	...

08000514 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000514:	b480      	push	{r7}
 8000516:	b085      	sub	sp, #20
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	4a07      	ldr	r2, [pc, #28]	@ (8000540 <vApplicationGetIdleTaskMemory+0x2c>)
 8000524:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000526:	68bb      	ldr	r3, [r7, #8]
 8000528:	4a06      	ldr	r2, [pc, #24]	@ (8000544 <vApplicationGetIdleTaskMemory+0x30>)
 800052a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	2280      	movs	r2, #128	@ 0x80
 8000530:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000532:	bf00      	nop
 8000534:	3714      	adds	r7, #20
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	2000009c 	.word	0x2000009c
 8000544:	200000f4 	.word	0x200000f4

08000548 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000548:	b5b0      	push	{r4, r5, r7, lr}
 800054a:	b092      	sub	sp, #72	@ 0x48
 800054c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800054e:	f001 f8ff 	bl	8001750 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000552:	f000 f849 	bl	80005e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000556:	f000 fae1 	bl	8000b1c <MX_GPIO_Init>
  MX_CRC_Init();
 800055a:	f000 f8af 	bl	80006bc <MX_CRC_Init>
  MX_DMA2D_Init();
 800055e:	f000 f8c1 	bl	80006e4 <MX_DMA2D_Init>
  MX_FMC_Init();
 8000562:	f000 fa8b 	bl	8000a7c <MX_FMC_Init>
  MX_I2C3_Init();
 8000566:	f000 f8ef 	bl	8000748 <MX_I2C3_Init>
  MX_LTDC_Init();
 800056a:	f000 f92d 	bl	80007c8 <MX_LTDC_Init>
  MX_SPI5_Init();
 800056e:	f000 f9ab 	bl	80008c8 <MX_SPI5_Init>
  MX_TIM1_Init();
 8000572:	f000 f9df 	bl	8000934 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000576:	f000 fa57 	bl	8000a28 <MX_USART1_UART_Init>
  MX_UART5_Init();
 800057a:	f000 fa2b 	bl	80009d4 <MX_UART5_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 800057e:	4b16      	ldr	r3, [pc, #88]	@ (80005d8 <main+0x90>)
 8000580:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8000584:	461d      	mov	r5, r3
 8000586:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000588:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800058a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800058e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000592:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000596:	2100      	movs	r1, #0
 8000598:	4618      	mov	r0, r3
 800059a:	f00a f956 	bl	800a84a <osThreadCreate>
 800059e:	4603      	mov	r3, r0
 80005a0:	4a0e      	ldr	r2, [pc, #56]	@ (80005dc <main+0x94>)
 80005a2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */
  char message[] = "Hello from STM32F429I-DISCO via UART5!\r\n";
 80005a4:	4b0e      	ldr	r3, [pc, #56]	@ (80005e0 <main+0x98>)
 80005a6:	463c      	mov	r4, r7
 80005a8:	461d      	mov	r5, r3
 80005aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005b6:	c403      	stmia	r4!, {r0, r1}
 80005b8:	7022      	strb	r2, [r4, #0]
  HAL_UART_Transmit(&huart5, (uint8_t *)message, sizeof(message) - 1, HAL_MAX_DELAY);
 80005ba:	4639      	mov	r1, r7
 80005bc:	f04f 33ff 	mov.w	r3, #4294967295
 80005c0:	2228      	movs	r2, #40	@ 0x28
 80005c2:	4808      	ldr	r0, [pc, #32]	@ (80005e4 <main+0x9c>)
 80005c4:	f006 f842 	bl	800664c <HAL_UART_Transmit>
    HAL_Delay(1000); // Delay 1 second
 80005c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005cc:	f001 f902 	bl	80017d4 <HAL_Delay>
  /* Start scheduler */
  osKernelStart();
 80005d0:	f00a f934 	bl	800a83c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005d4:	bf00      	nop
 80005d6:	e7fd      	b.n	80005d4 <main+0x8c>
 80005d8:	0800d680 	.word	0x0800d680
 80005dc:	2000059c 	.word	0x2000059c
 80005e0:	0800d69c 	.word	0x0800d69c
 80005e4:	200004d8 	.word	0x200004d8

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b094      	sub	sp, #80	@ 0x50
 80005ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	f107 0320 	add.w	r3, r7, #32
 80005f2:	2230      	movs	r2, #48	@ 0x30
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f00c ff94 	bl	800d524 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fc:	f107 030c 	add.w	r3, r7, #12
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	605a      	str	r2, [r3, #4]
 8000606:	609a      	str	r2, [r3, #8]
 8000608:	60da      	str	r2, [r3, #12]
 800060a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800060c:	2300      	movs	r3, #0
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	4b28      	ldr	r3, [pc, #160]	@ (80006b4 <SystemClock_Config+0xcc>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000614:	4a27      	ldr	r2, [pc, #156]	@ (80006b4 <SystemClock_Config+0xcc>)
 8000616:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800061a:	6413      	str	r3, [r2, #64]	@ 0x40
 800061c:	4b25      	ldr	r3, [pc, #148]	@ (80006b4 <SystemClock_Config+0xcc>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000620:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000628:	2300      	movs	r3, #0
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	4b22      	ldr	r3, [pc, #136]	@ (80006b8 <SystemClock_Config+0xd0>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000634:	4a20      	ldr	r2, [pc, #128]	@ (80006b8 <SystemClock_Config+0xd0>)
 8000636:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800063a:	6013      	str	r3, [r2, #0]
 800063c:	4b1e      	ldr	r3, [pc, #120]	@ (80006b8 <SystemClock_Config+0xd0>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000648:	2301      	movs	r3, #1
 800064a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800064c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000650:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000652:	2302      	movs	r3, #2
 8000654:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000656:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800065a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800065c:	2304      	movs	r3, #4
 800065e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000660:	2348      	movs	r3, #72	@ 0x48
 8000662:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000664:	2302      	movs	r3, #2
 8000666:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000668:	2303      	movs	r3, #3
 800066a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066c:	f107 0320 	add.w	r3, r7, #32
 8000670:	4618      	mov	r0, r3
 8000672:	f004 fbdf 	bl	8004e34 <HAL_RCC_OscConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800067c:	f000 fb7a 	bl	8000d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000680:	230f      	movs	r3, #15
 8000682:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000684:	2302      	movs	r3, #2
 8000686:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800068c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000690:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000692:	2300      	movs	r3, #0
 8000694:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000696:	f107 030c 	add.w	r3, r7, #12
 800069a:	2102      	movs	r1, #2
 800069c:	4618      	mov	r0, r3
 800069e:	f004 fe41 	bl	8005324 <HAL_RCC_ClockConfig>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006a8:	f000 fb64 	bl	8000d74 <Error_Handler>
  }
}
 80006ac:	bf00      	nop
 80006ae:	3750      	adds	r7, #80	@ 0x50
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	40023800 	.word	0x40023800
 80006b8:	40007000 	.word	0x40007000

080006bc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006c0:	4b06      	ldr	r3, [pc, #24]	@ (80006dc <MX_CRC_Init+0x20>)
 80006c2:	4a07      	ldr	r2, [pc, #28]	@ (80006e0 <MX_CRC_Init+0x24>)
 80006c4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006c6:	4805      	ldr	r0, [pc, #20]	@ (80006dc <MX_CRC_Init+0x20>)
 80006c8:	f001 f98a 	bl	80019e0 <HAL_CRC_Init>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80006d2:	f000 fb4f 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	200002f4 	.word	0x200002f4
 80006e0:	40023000 	.word	0x40023000

080006e4 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80006e8:	4b15      	ldr	r3, [pc, #84]	@ (8000740 <MX_DMA2D_Init+0x5c>)
 80006ea:	4a16      	ldr	r2, [pc, #88]	@ (8000744 <MX_DMA2D_Init+0x60>)
 80006ec:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80006ee:	4b14      	ldr	r3, [pc, #80]	@ (8000740 <MX_DMA2D_Init+0x5c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80006f4:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <MX_DMA2D_Init+0x5c>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <MX_DMA2D_Init+0x5c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000700:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <MX_DMA2D_Init+0x5c>)
 8000702:	2200      	movs	r2, #0
 8000704:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000706:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <MX_DMA2D_Init+0x5c>)
 8000708:	2200      	movs	r2, #0
 800070a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800070c:	4b0c      	ldr	r3, [pc, #48]	@ (8000740 <MX_DMA2D_Init+0x5c>)
 800070e:	2200      	movs	r2, #0
 8000710:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000712:	4b0b      	ldr	r3, [pc, #44]	@ (8000740 <MX_DMA2D_Init+0x5c>)
 8000714:	2200      	movs	r2, #0
 8000716:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000718:	4809      	ldr	r0, [pc, #36]	@ (8000740 <MX_DMA2D_Init+0x5c>)
 800071a:	f001 f97d 	bl	8001a18 <HAL_DMA2D_Init>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000724:	f000 fb26 	bl	8000d74 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000728:	2101      	movs	r1, #1
 800072a:	4805      	ldr	r0, [pc, #20]	@ (8000740 <MX_DMA2D_Init+0x5c>)
 800072c:	f001 face 	bl	8001ccc <HAL_DMA2D_ConfigLayer>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000736:	f000 fb1d 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	200002fc 	.word	0x200002fc
 8000744:	4002b000 	.word	0x4002b000

08000748 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800074c:	4b1b      	ldr	r3, [pc, #108]	@ (80007bc <MX_I2C3_Init+0x74>)
 800074e:	4a1c      	ldr	r2, [pc, #112]	@ (80007c0 <MX_I2C3_Init+0x78>)
 8000750:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000752:	4b1a      	ldr	r3, [pc, #104]	@ (80007bc <MX_I2C3_Init+0x74>)
 8000754:	4a1b      	ldr	r2, [pc, #108]	@ (80007c4 <MX_I2C3_Init+0x7c>)
 8000756:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000758:	4b18      	ldr	r3, [pc, #96]	@ (80007bc <MX_I2C3_Init+0x74>)
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800075e:	4b17      	ldr	r3, [pc, #92]	@ (80007bc <MX_I2C3_Init+0x74>)
 8000760:	2200      	movs	r2, #0
 8000762:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000764:	4b15      	ldr	r3, [pc, #84]	@ (80007bc <MX_I2C3_Init+0x74>)
 8000766:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800076a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800076c:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_I2C3_Init+0x74>)
 800076e:	2200      	movs	r2, #0
 8000770:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000772:	4b12      	ldr	r3, [pc, #72]	@ (80007bc <MX_I2C3_Init+0x74>)
 8000774:	2200      	movs	r2, #0
 8000776:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000778:	4b10      	ldr	r3, [pc, #64]	@ (80007bc <MX_I2C3_Init+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800077e:	4b0f      	ldr	r3, [pc, #60]	@ (80007bc <MX_I2C3_Init+0x74>)
 8000780:	2200      	movs	r2, #0
 8000782:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000784:	480d      	ldr	r0, [pc, #52]	@ (80007bc <MX_I2C3_Init+0x74>)
 8000786:	f003 fe2d 	bl	80043e4 <HAL_I2C_Init>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000790:	f000 faf0 	bl	8000d74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000794:	2100      	movs	r1, #0
 8000796:	4809      	ldr	r0, [pc, #36]	@ (80007bc <MX_I2C3_Init+0x74>)
 8000798:	f003 ff68 	bl	800466c <HAL_I2CEx_ConfigAnalogFilter>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80007a2:	f000 fae7 	bl	8000d74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80007a6:	2100      	movs	r1, #0
 80007a8:	4804      	ldr	r0, [pc, #16]	@ (80007bc <MX_I2C3_Init+0x74>)
 80007aa:	f003 ff9b 	bl	80046e4 <HAL_I2CEx_ConfigDigitalFilter>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80007b4:	f000 fade 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80007b8:	bf00      	nop
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	2000033c 	.word	0x2000033c
 80007c0:	40005c00 	.word	0x40005c00
 80007c4:	000186a0 	.word	0x000186a0

080007c8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08e      	sub	sp, #56	@ 0x38
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80007ce:	1d3b      	adds	r3, r7, #4
 80007d0:	2234      	movs	r2, #52	@ 0x34
 80007d2:	2100      	movs	r1, #0
 80007d4:	4618      	mov	r0, r3
 80007d6:	f00c fea5 	bl	800d524 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80007da:	4b39      	ldr	r3, [pc, #228]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 80007dc:	4a39      	ldr	r2, [pc, #228]	@ (80008c4 <MX_LTDC_Init+0xfc>)
 80007de:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80007e0:	4b37      	ldr	r3, [pc, #220]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80007e6:	4b36      	ldr	r3, [pc, #216]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80007ec:	4b34      	ldr	r3, [pc, #208]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80007f2:	4b33      	ldr	r3, [pc, #204]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80007f8:	4b31      	ldr	r3, [pc, #196]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 80007fa:	2209      	movs	r2, #9
 80007fc:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80007fe:	4b30      	ldr	r3, [pc, #192]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 8000800:	2201      	movs	r2, #1
 8000802:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8000804:	4b2e      	ldr	r3, [pc, #184]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 8000806:	221d      	movs	r2, #29
 8000808:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 800080a:	4b2d      	ldr	r3, [pc, #180]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 800080c:	2203      	movs	r2, #3
 800080e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8000810:	4b2b      	ldr	r3, [pc, #172]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 8000812:	f240 120d 	movw	r2, #269	@ 0x10d
 8000816:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8000818:	4b29      	ldr	r3, [pc, #164]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 800081a:	f240 1243 	movw	r2, #323	@ 0x143
 800081e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 8000820:	4b27      	ldr	r3, [pc, #156]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 8000822:	f240 1217 	movw	r2, #279	@ 0x117
 8000826:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 8000828:	4b25      	ldr	r3, [pc, #148]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 800082a:	f240 1247 	movw	r2, #327	@ 0x147
 800082e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000830:	4b23      	ldr	r3, [pc, #140]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 8000832:	2200      	movs	r2, #0
 8000834:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000838:	4b21      	ldr	r3, [pc, #132]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 800083a:	2200      	movs	r2, #0
 800083c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000840:	4b1f      	ldr	r3, [pc, #124]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 8000842:	2200      	movs	r2, #0
 8000844:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000848:	481d      	ldr	r0, [pc, #116]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 800084a:	f003 ff8b 	bl	8004764 <HAL_LTDC_Init>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000854:	f000 fa8e 	bl	8000d74 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000858:	2300      	movs	r3, #0
 800085a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 800085c:	23f0      	movs	r3, #240	@ 0xf0
 800085e:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8000864:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000868:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800086a:	2302      	movs	r3, #2
 800086c:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800086e:	23ff      	movs	r3, #255	@ 0xff
 8000870:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000876:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800087a:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800087c:	2307      	movs	r3, #7
 800087e:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8000880:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8000884:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 8000886:	23f0      	movs	r3, #240	@ 0xf0
 8000888:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 800088a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800088e:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000890:	2300      	movs	r3, #0
 8000892:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000896:	2300      	movs	r3, #0
 8000898:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 800089c:	2300      	movs	r3, #0
 800089e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	2200      	movs	r2, #0
 80008a6:	4619      	mov	r1, r3
 80008a8:	4805      	ldr	r0, [pc, #20]	@ (80008c0 <MX_LTDC_Init+0xf8>)
 80008aa:	f004 f8ed 	bl	8004a88 <HAL_LTDC_ConfigLayer>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 80008b4:	f000 fa5e 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80008b8:	bf00      	nop
 80008ba:	3738      	adds	r7, #56	@ 0x38
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20000390 	.word	0x20000390
 80008c4:	40016800 	.word	0x40016800

080008c8 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80008cc:	4b17      	ldr	r3, [pc, #92]	@ (800092c <MX_SPI5_Init+0x64>)
 80008ce:	4a18      	ldr	r2, [pc, #96]	@ (8000930 <MX_SPI5_Init+0x68>)
 80008d0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80008d2:	4b16      	ldr	r3, [pc, #88]	@ (800092c <MX_SPI5_Init+0x64>)
 80008d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008d8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80008da:	4b14      	ldr	r3, [pc, #80]	@ (800092c <MX_SPI5_Init+0x64>)
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80008e0:	4b12      	ldr	r3, [pc, #72]	@ (800092c <MX_SPI5_Init+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008e6:	4b11      	ldr	r3, [pc, #68]	@ (800092c <MX_SPI5_Init+0x64>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008ec:	4b0f      	ldr	r3, [pc, #60]	@ (800092c <MX_SPI5_Init+0x64>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80008f2:	4b0e      	ldr	r3, [pc, #56]	@ (800092c <MX_SPI5_Init+0x64>)
 80008f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008f8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80008fa:	4b0c      	ldr	r3, [pc, #48]	@ (800092c <MX_SPI5_Init+0x64>)
 80008fc:	2218      	movs	r2, #24
 80008fe:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000900:	4b0a      	ldr	r3, [pc, #40]	@ (800092c <MX_SPI5_Init+0x64>)
 8000902:	2200      	movs	r2, #0
 8000904:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000906:	4b09      	ldr	r3, [pc, #36]	@ (800092c <MX_SPI5_Init+0x64>)
 8000908:	2200      	movs	r2, #0
 800090a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800090c:	4b07      	ldr	r3, [pc, #28]	@ (800092c <MX_SPI5_Init+0x64>)
 800090e:	2200      	movs	r2, #0
 8000910:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000912:	4b06      	ldr	r3, [pc, #24]	@ (800092c <MX_SPI5_Init+0x64>)
 8000914:	220a      	movs	r2, #10
 8000916:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000918:	4804      	ldr	r0, [pc, #16]	@ (800092c <MX_SPI5_Init+0x64>)
 800091a:	f005 f949 	bl	8005bb0 <HAL_SPI_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000924:	f000 fa26 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000928:	bf00      	nop
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20000438 	.word	0x20000438
 8000930:	40015000 	.word	0x40015000

08000934 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800093a:	f107 0308 	add.w	r3, r7, #8
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000948:	463b      	mov	r3, r7
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000950:	4b1e      	ldr	r3, [pc, #120]	@ (80009cc <MX_TIM1_Init+0x98>)
 8000952:	4a1f      	ldr	r2, [pc, #124]	@ (80009d0 <MX_TIM1_Init+0x9c>)
 8000954:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000956:	4b1d      	ldr	r3, [pc, #116]	@ (80009cc <MX_TIM1_Init+0x98>)
 8000958:	2200      	movs	r2, #0
 800095a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800095c:	4b1b      	ldr	r3, [pc, #108]	@ (80009cc <MX_TIM1_Init+0x98>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000962:	4b1a      	ldr	r3, [pc, #104]	@ (80009cc <MX_TIM1_Init+0x98>)
 8000964:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000968:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800096a:	4b18      	ldr	r3, [pc, #96]	@ (80009cc <MX_TIM1_Init+0x98>)
 800096c:	2200      	movs	r2, #0
 800096e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000970:	4b16      	ldr	r3, [pc, #88]	@ (80009cc <MX_TIM1_Init+0x98>)
 8000972:	2200      	movs	r2, #0
 8000974:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000976:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <MX_TIM1_Init+0x98>)
 8000978:	2200      	movs	r2, #0
 800097a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800097c:	4813      	ldr	r0, [pc, #76]	@ (80009cc <MX_TIM1_Init+0x98>)
 800097e:	f005 f9a0 	bl	8005cc2 <HAL_TIM_Base_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000988:	f000 f9f4 	bl	8000d74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800098c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000990:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000992:	f107 0308 	add.w	r3, r7, #8
 8000996:	4619      	mov	r1, r3
 8000998:	480c      	ldr	r0, [pc, #48]	@ (80009cc <MX_TIM1_Init+0x98>)
 800099a:	f005 fb41 	bl	8006020 <HAL_TIM_ConfigClockSource>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80009a4:	f000 f9e6 	bl	8000d74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009a8:	2300      	movs	r3, #0
 80009aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009ac:	2300      	movs	r3, #0
 80009ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009b0:	463b      	mov	r3, r7
 80009b2:	4619      	mov	r1, r3
 80009b4:	4805      	ldr	r0, [pc, #20]	@ (80009cc <MX_TIM1_Init+0x98>)
 80009b6:	f005 fd69 	bl	800648c <HAL_TIMEx_MasterConfigSynchronization>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80009c0:	f000 f9d8 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80009c4:	bf00      	nop
 80009c6:	3718      	adds	r7, #24
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000490 	.word	0x20000490
 80009d0:	40010000 	.word	0x40010000

080009d4 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80009d8:	4b11      	ldr	r3, [pc, #68]	@ (8000a20 <MX_UART5_Init+0x4c>)
 80009da:	4a12      	ldr	r2, [pc, #72]	@ (8000a24 <MX_UART5_Init+0x50>)
 80009dc:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80009de:	4b10      	ldr	r3, [pc, #64]	@ (8000a20 <MX_UART5_Init+0x4c>)
 80009e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009e4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80009e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a20 <MX_UART5_Init+0x4c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80009ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <MX_UART5_Init+0x4c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80009f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a20 <MX_UART5_Init+0x4c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80009f8:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <MX_UART5_Init+0x4c>)
 80009fa:	220c      	movs	r2, #12
 80009fc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009fe:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <MX_UART5_Init+0x4c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a04:	4b06      	ldr	r3, [pc, #24]	@ (8000a20 <MX_UART5_Init+0x4c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000a0a:	4805      	ldr	r0, [pc, #20]	@ (8000a20 <MX_UART5_Init+0x4c>)
 8000a0c:	f005 fdce 	bl	80065ac <HAL_UART_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8000a16:	f000 f9ad 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	200004d8 	.word	0x200004d8
 8000a24:	40005000 	.word	0x40005000

08000a28 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a2e:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <MX_USART1_UART_Init+0x50>)
 8000a30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a40:	4b0c      	ldr	r3, [pc, #48]	@ (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a46:	4b0b      	ldr	r3, [pc, #44]	@ (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a4c:	4b09      	ldr	r3, [pc, #36]	@ (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a4e:	220c      	movs	r2, #12
 8000a50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a52:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a58:	4b06      	ldr	r3, [pc, #24]	@ (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a5e:	4805      	ldr	r0, [pc, #20]	@ (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a60:	f005 fda4 	bl	80065ac <HAL_UART_Init>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a6a:	f000 f983 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20000520 	.word	0x20000520
 8000a78:	40011000 	.word	0x40011000

08000a7c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b088      	sub	sp, #32
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000a82:	1d3b      	adds	r3, r7, #4
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
 8000a90:	615a      	str	r2, [r3, #20]
 8000a92:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000a94:	4b1f      	ldr	r3, [pc, #124]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000a96:	4a20      	ldr	r2, [pc, #128]	@ (8000b18 <MX_FMC_Init+0x9c>)
 8000a98:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000a9a:	4b1e      	ldr	r3, [pc, #120]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000aa8:	2204      	movs	r2, #4
 8000aaa:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000aac:	4b19      	ldr	r3, [pc, #100]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000aae:	2210      	movs	r2, #16
 8000ab0:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000ab2:	4b18      	ldr	r3, [pc, #96]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000ab4:	2240      	movs	r2, #64	@ 0x40
 8000ab6:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000ab8:	4b16      	ldr	r3, [pc, #88]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000aba:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000abe:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000ac0:	4b14      	ldr	r3, [pc, #80]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000ac6:	4b13      	ldr	r3, [pc, #76]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000ac8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000acc:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000ace:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000ad6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ada:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000adc:	2302      	movs	r3, #2
 8000ade:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000ae0:	2307      	movs	r3, #7
 8000ae2:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000ae4:	2304      	movs	r3, #4
 8000ae6:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000ae8:	2307      	movs	r3, #7
 8000aea:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000aec:	2303      	movs	r3, #3
 8000aee:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000af0:	2302      	movs	r3, #2
 8000af2:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000af4:	2302      	movs	r3, #2
 8000af6:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000af8:	1d3b      	adds	r3, r7, #4
 8000afa:	4619      	mov	r1, r3
 8000afc:	4805      	ldr	r0, [pc, #20]	@ (8000b14 <MX_FMC_Init+0x98>)
 8000afe:	f005 f823 	bl	8005b48 <HAL_SDRAM_Init>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000b08:	f000 f934 	bl	8000d74 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000b0c:	bf00      	nop
 8000b0e:	3720      	adds	r7, #32
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20000568 	.word	0x20000568
 8000b18:	a0000140 	.word	0xa0000140

08000b1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b08e      	sub	sp, #56	@ 0x38
 8000b20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
 8000b2c:	609a      	str	r2, [r3, #8]
 8000b2e:	60da      	str	r2, [r3, #12]
 8000b30:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	623b      	str	r3, [r7, #32]
 8000b36:	4b7b      	ldr	r3, [pc, #492]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	4a7a      	ldr	r2, [pc, #488]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b3c:	f043 0304 	orr.w	r3, r3, #4
 8000b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b42:	4b78      	ldr	r3, [pc, #480]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	f003 0304 	and.w	r3, r3, #4
 8000b4a:	623b      	str	r3, [r7, #32]
 8000b4c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	61fb      	str	r3, [r7, #28]
 8000b52:	4b74      	ldr	r3, [pc, #464]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	4a73      	ldr	r2, [pc, #460]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b58:	f043 0320 	orr.w	r3, r3, #32
 8000b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5e:	4b71      	ldr	r3, [pc, #452]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	f003 0320 	and.w	r3, r3, #32
 8000b66:	61fb      	str	r3, [r7, #28]
 8000b68:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61bb      	str	r3, [r7, #24]
 8000b6e:	4b6d      	ldr	r3, [pc, #436]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b72:	4a6c      	ldr	r2, [pc, #432]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7a:	4b6a      	ldr	r3, [pc, #424]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b82:	61bb      	str	r3, [r7, #24]
 8000b84:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]
 8000b8a:	4b66      	ldr	r3, [pc, #408]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8e:	4a65      	ldr	r2, [pc, #404]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b96:	4b63      	ldr	r3, [pc, #396]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	617b      	str	r3, [r7, #20]
 8000ba0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	613b      	str	r3, [r7, #16]
 8000ba6:	4b5f      	ldr	r3, [pc, #380]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000baa:	4a5e      	ldr	r2, [pc, #376]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000bac:	f043 0302 	orr.w	r3, r3, #2
 8000bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb2:	4b5c      	ldr	r3, [pc, #368]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	f003 0302 	and.w	r3, r3, #2
 8000bba:	613b      	str	r3, [r7, #16]
 8000bbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	4b58      	ldr	r3, [pc, #352]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	4a57      	ldr	r2, [pc, #348]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000bc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bce:	4b55      	ldr	r3, [pc, #340]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	4b51      	ldr	r3, [pc, #324]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	4a50      	ldr	r2, [pc, #320]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000be4:	f043 0310 	orr.w	r3, r3, #16
 8000be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bea:	4b4e      	ldr	r3, [pc, #312]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	f003 0310 	and.w	r3, r3, #16
 8000bf2:	60bb      	str	r3, [r7, #8]
 8000bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	4b4a      	ldr	r3, [pc, #296]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	4a49      	ldr	r2, [pc, #292]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000c00:	f043 0308 	orr.w	r3, r3, #8
 8000c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c06:	4b47      	ldr	r3, [pc, #284]	@ (8000d24 <MX_GPIO_Init+0x208>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	f003 0308 	and.w	r3, r3, #8
 8000c0e:	607b      	str	r3, [r7, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000c12:	2200      	movs	r2, #0
 8000c14:	2116      	movs	r1, #22
 8000c16:	4844      	ldr	r0, [pc, #272]	@ (8000d28 <MX_GPIO_Init+0x20c>)
 8000c18:	f001 fa96 	bl	8002148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	2180      	movs	r1, #128	@ 0x80
 8000c20:	4842      	ldr	r0, [pc, #264]	@ (8000d2c <MX_GPIO_Init+0x210>)
 8000c22:	f001 fa91 	bl	8002148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000c2c:	4840      	ldr	r0, [pc, #256]	@ (8000d30 <MX_GPIO_Init+0x214>)
 8000c2e:	f001 fa8b 	bl	8002148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000c32:	2200      	movs	r2, #0
 8000c34:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000c38:	483e      	ldr	r0, [pc, #248]	@ (8000d34 <MX_GPIO_Init+0x218>)
 8000c3a:	f001 fa85 	bl	8002148 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000c3e:	2316      	movs	r3, #22
 8000c40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c42:	2301      	movs	r3, #1
 8000c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c52:	4619      	mov	r1, r3
 8000c54:	4834      	ldr	r0, [pc, #208]	@ (8000d28 <MX_GPIO_Init+0x20c>)
 8000c56:	f001 f8cb 	bl	8001df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000c5a:	f248 0307 	movw	r3, #32775	@ 0x8007
 8000c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c60:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000c64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c66:	2300      	movs	r3, #0
 8000c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c6e:	4619      	mov	r1, r3
 8000c70:	482e      	ldr	r0, [pc, #184]	@ (8000d2c <MX_GPIO_Init+0x210>)
 8000c72:	f001 f8bd 	bl	8001df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000c76:	2380      	movs	r3, #128	@ 0x80
 8000c78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c82:	2300      	movs	r3, #0
 8000c84:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000c86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4827      	ldr	r0, [pc, #156]	@ (8000d2c <MX_GPIO_Init+0x210>)
 8000c8e:	f001 f8af 	bl	8001df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000c92:	2320      	movs	r3, #32
 8000c94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c96:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000ca0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4820      	ldr	r0, [pc, #128]	@ (8000d28 <MX_GPIO_Init+0x20c>)
 8000ca8:	f001 f8a2 	bl	8001df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000cac:	2304      	movs	r3, #4
 8000cae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000cb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	481e      	ldr	r0, [pc, #120]	@ (8000d38 <MX_GPIO_Init+0x21c>)
 8000cc0:	f001 f896 	bl	8001df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000cc4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cc8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000cd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4815      	ldr	r0, [pc, #84]	@ (8000d30 <MX_GPIO_Init+0x214>)
 8000cda:	f001 f889 	bl	8001df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000cde:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cec:	2300      	movs	r3, #0
 8000cee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cf0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	480e      	ldr	r0, [pc, #56]	@ (8000d30 <MX_GPIO_Init+0x214>)
 8000cf8:	f001 f87a 	bl	8001df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000cfc:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000d00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d12:	4619      	mov	r1, r3
 8000d14:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <MX_GPIO_Init+0x218>)
 8000d16:	f001 f86b 	bl	8001df0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d1a:	bf00      	nop
 8000d1c:	3738      	adds	r7, #56	@ 0x38
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40023800 	.word	0x40023800
 8000d28:	40020800 	.word	0x40020800
 8000d2c:	40020000 	.word	0x40020000
 8000d30:	40020c00 	.word	0x40020c00
 8000d34:	40021800 	.word	0x40021800
 8000d38:	40020400 	.word	0x40020400

08000d3c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8000d44:	f00c f826 	bl	800cd94 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000d48:	2001      	movs	r0, #1
 8000d4a:	f009 fdca 	bl	800a8e2 <osDelay>
 8000d4e:	e7fb      	b.n	8000d48 <StartDefaultTask+0xc>

08000d50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a04      	ldr	r2, [pc, #16]	@ (8000d70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d101      	bne.n	8000d66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d62:	f000 fd17 	bl	8001794 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d66:	bf00      	nop
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40001000 	.word	0x40001000

08000d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d78:	b672      	cpsid	i
}
 8000d7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <Error_Handler+0x8>

08000d80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	607b      	str	r3, [r7, #4]
 8000d8a:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d8e:	4a11      	ldr	r2, [pc, #68]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000d90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d96:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	603b      	str	r3, [r7, #0]
 8000da6:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000daa:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000db2:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dba:	603b      	str	r3, [r7, #0]
 8000dbc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	210f      	movs	r1, #15
 8000dc2:	f06f 0001 	mvn.w	r0, #1
 8000dc6:	f000 fde1 	bl	800198c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40023800 	.word	0x40023800

08000dd8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a0b      	ldr	r2, [pc, #44]	@ (8000e14 <HAL_CRC_MspInit+0x3c>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d10d      	bne.n	8000e06 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	4b0a      	ldr	r3, [pc, #40]	@ (8000e18 <HAL_CRC_MspInit+0x40>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	4a09      	ldr	r2, [pc, #36]	@ (8000e18 <HAL_CRC_MspInit+0x40>)
 8000df4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfa:	4b07      	ldr	r3, [pc, #28]	@ (8000e18 <HAL_CRC_MspInit+0x40>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 8000e06:	bf00      	nop
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	40023000 	.word	0x40023000
 8000e18:	40023800 	.word	0x40023800

08000e1c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a0e      	ldr	r2, [pc, #56]	@ (8000e64 <HAL_DMA2D_MspInit+0x48>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d115      	bne.n	8000e5a <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	4b0d      	ldr	r3, [pc, #52]	@ (8000e68 <HAL_DMA2D_MspInit+0x4c>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	4a0c      	ldr	r2, [pc, #48]	@ (8000e68 <HAL_DMA2D_MspInit+0x4c>)
 8000e38:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e68 <HAL_DMA2D_MspInit+0x4c>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2105      	movs	r1, #5
 8000e4e:	205a      	movs	r0, #90	@ 0x5a
 8000e50:	f000 fd9c 	bl	800198c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000e54:	205a      	movs	r0, #90	@ 0x5a
 8000e56:	f000 fdb5 	bl	80019c4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8000e5a:	bf00      	nop
 8000e5c:	3710      	adds	r7, #16
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	4002b000 	.word	0x4002b000
 8000e68:	40023800 	.word	0x40023800

08000e6c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b08a      	sub	sp, #40	@ 0x28
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a29      	ldr	r2, [pc, #164]	@ (8000f30 <HAL_I2C_MspInit+0xc4>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d14b      	bne.n	8000f26 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
 8000e92:	4b28      	ldr	r3, [pc, #160]	@ (8000f34 <HAL_I2C_MspInit+0xc8>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	4a27      	ldr	r2, [pc, #156]	@ (8000f34 <HAL_I2C_MspInit+0xc8>)
 8000e98:	f043 0304 	orr.w	r3, r3, #4
 8000e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9e:	4b25      	ldr	r3, [pc, #148]	@ (8000f34 <HAL_I2C_MspInit+0xc8>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	f003 0304 	and.w	r3, r3, #4
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	4b21      	ldr	r3, [pc, #132]	@ (8000f34 <HAL_I2C_MspInit+0xc8>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	4a20      	ldr	r2, [pc, #128]	@ (8000f34 <HAL_I2C_MspInit+0xc8>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eba:	4b1e      	ldr	r3, [pc, #120]	@ (8000f34 <HAL_I2C_MspInit+0xc8>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000ec6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000eca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ecc:	2312      	movs	r3, #18
 8000ece:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ed8:	2304      	movs	r3, #4
 8000eda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4815      	ldr	r0, [pc, #84]	@ (8000f38 <HAL_I2C_MspInit+0xcc>)
 8000ee4:	f000 ff84 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000ee8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000eec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eee:	2312      	movs	r3, #18
 8000ef0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000efa:	2304      	movs	r3, #4
 8000efc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000efe:	f107 0314 	add.w	r3, r7, #20
 8000f02:	4619      	mov	r1, r3
 8000f04:	480d      	ldr	r0, [pc, #52]	@ (8000f3c <HAL_I2C_MspInit+0xd0>)
 8000f06:	f000 ff73 	bl	8001df0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60bb      	str	r3, [r7, #8]
 8000f0e:	4b09      	ldr	r3, [pc, #36]	@ (8000f34 <HAL_I2C_MspInit+0xc8>)
 8000f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f12:	4a08      	ldr	r2, [pc, #32]	@ (8000f34 <HAL_I2C_MspInit+0xc8>)
 8000f14:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000f18:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f1a:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <HAL_I2C_MspInit+0xc8>)
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000f22:	60bb      	str	r3, [r7, #8]
 8000f24:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8000f26:	bf00      	nop
 8000f28:	3728      	adds	r7, #40	@ 0x28
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40005c00 	.word	0x40005c00
 8000f34:	40023800 	.word	0x40023800
 8000f38:	40020800 	.word	0x40020800
 8000f3c:	40020000 	.word	0x40020000

08000f40 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b09a      	sub	sp, #104	@ 0x68
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f48:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f5c:	2230      	movs	r2, #48	@ 0x30
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4618      	mov	r0, r3
 8000f62:	f00c fadf 	bl	800d524 <memset>
  if(hltdc->Instance==LTDC)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a85      	ldr	r2, [pc, #532]	@ (8001180 <HAL_LTDC_MspInit+0x240>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	f040 8102 	bne.w	8001176 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000f72:	2308      	movs	r3, #8
 8000f74:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8000f76:	2332      	movs	r3, #50	@ 0x32
 8000f78:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f86:	4618      	mov	r0, r3
 8000f88:	f004 fc1e 	bl	80057c8 <HAL_RCCEx_PeriphCLKConfig>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8000f92:	f7ff feef 	bl	8000d74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	623b      	str	r3, [r7, #32]
 8000f9a:	4b7a      	ldr	r3, [pc, #488]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9e:	4a79      	ldr	r2, [pc, #484]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000fa0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000fa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fa6:	4b77      	ldr	r3, [pc, #476]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000faa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000fae:	623b      	str	r3, [r7, #32]
 8000fb0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61fb      	str	r3, [r7, #28]
 8000fb6:	4b73      	ldr	r3, [pc, #460]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	4a72      	ldr	r2, [pc, #456]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000fbc:	f043 0320 	orr.w	r3, r3, #32
 8000fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc2:	4b70      	ldr	r3, [pc, #448]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	f003 0320 	and.w	r3, r3, #32
 8000fca:	61fb      	str	r3, [r7, #28]
 8000fcc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61bb      	str	r3, [r7, #24]
 8000fd2:	4b6c      	ldr	r3, [pc, #432]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	4a6b      	ldr	r2, [pc, #428]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000fd8:	f043 0301 	orr.w	r3, r3, #1
 8000fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fde:	4b69      	ldr	r3, [pc, #420]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	61bb      	str	r3, [r7, #24]
 8000fe8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	4b65      	ldr	r3, [pc, #404]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a64      	ldr	r2, [pc, #400]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000ff4:	f043 0302 	orr.w	r3, r3, #2
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b62      	ldr	r3, [pc, #392]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0302 	and.w	r3, r3, #2
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
 800100a:	4b5e      	ldr	r3, [pc, #376]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a5d      	ldr	r2, [pc, #372]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8001010:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b5b      	ldr	r3, [pc, #364]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800101e:	613b      	str	r3, [r7, #16]
 8001020:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	4b57      	ldr	r3, [pc, #348]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	4a56      	ldr	r2, [pc, #344]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 800102c:	f043 0304 	orr.w	r3, r3, #4
 8001030:	6313      	str	r3, [r2, #48]	@ 0x30
 8001032:	4b54      	ldr	r3, [pc, #336]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	f003 0304 	and.w	r3, r3, #4
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60bb      	str	r3, [r7, #8]
 8001042:	4b50      	ldr	r3, [pc, #320]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001046:	4a4f      	ldr	r2, [pc, #316]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8001048:	f043 0308 	orr.w	r3, r3, #8
 800104c:	6313      	str	r3, [r2, #48]	@ 0x30
 800104e:	4b4d      	ldr	r3, [pc, #308]	@ (8001184 <HAL_LTDC_MspInit+0x244>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	f003 0308 	and.w	r3, r3, #8
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800105a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800105e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001060:	2302      	movs	r3, #2
 8001062:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2300      	movs	r3, #0
 800106a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800106c:	230e      	movs	r3, #14
 800106e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001070:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001074:	4619      	mov	r1, r3
 8001076:	4844      	ldr	r0, [pc, #272]	@ (8001188 <HAL_LTDC_MspInit+0x248>)
 8001078:	f000 feba 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800107c:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001080:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001082:	2302      	movs	r3, #2
 8001084:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	2300      	movs	r3, #0
 800108c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800108e:	230e      	movs	r3, #14
 8001090:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001092:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001096:	4619      	mov	r1, r3
 8001098:	483c      	ldr	r0, [pc, #240]	@ (800118c <HAL_LTDC_MspInit+0x24c>)
 800109a:	f000 fea9 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800109e:	2303      	movs	r3, #3
 80010a0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	2300      	movs	r3, #0
 80010ac:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80010ae:	2309      	movs	r3, #9
 80010b0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010b6:	4619      	mov	r1, r3
 80010b8:	4835      	ldr	r0, [pc, #212]	@ (8001190 <HAL_LTDC_MspInit+0x250>)
 80010ba:	f000 fe99 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80010be:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80010c2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c4:	2302      	movs	r3, #2
 80010c6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010cc:	2300      	movs	r3, #0
 80010ce:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80010d0:	230e      	movs	r3, #14
 80010d2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010d8:	4619      	mov	r1, r3
 80010da:	482d      	ldr	r0, [pc, #180]	@ (8001190 <HAL_LTDC_MspInit+0x250>)
 80010dc:	f000 fe88 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80010e0:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80010e4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e6:	2302      	movs	r3, #2
 80010e8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ee:	2300      	movs	r3, #0
 80010f0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80010f2:	230e      	movs	r3, #14
 80010f4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010f6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010fa:	4619      	mov	r1, r3
 80010fc:	4825      	ldr	r0, [pc, #148]	@ (8001194 <HAL_LTDC_MspInit+0x254>)
 80010fe:	f000 fe77 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001102:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001106:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001110:	2300      	movs	r3, #0
 8001112:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001114:	230e      	movs	r3, #14
 8001116:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001118:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800111c:	4619      	mov	r1, r3
 800111e:	481e      	ldr	r0, [pc, #120]	@ (8001198 <HAL_LTDC_MspInit+0x258>)
 8001120:	f000 fe66 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001124:	2348      	movs	r3, #72	@ 0x48
 8001126:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001128:	2302      	movs	r3, #2
 800112a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	2300      	movs	r3, #0
 8001132:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001134:	230e      	movs	r3, #14
 8001136:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001138:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800113c:	4619      	mov	r1, r3
 800113e:	4817      	ldr	r0, [pc, #92]	@ (800119c <HAL_LTDC_MspInit+0x25c>)
 8001140:	f000 fe56 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001144:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001148:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114a:	2302      	movs	r3, #2
 800114c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001152:	2300      	movs	r3, #0
 8001154:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001156:	2309      	movs	r3, #9
 8001158:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800115a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800115e:	4619      	mov	r1, r3
 8001160:	480c      	ldr	r0, [pc, #48]	@ (8001194 <HAL_LTDC_MspInit+0x254>)
 8001162:	f000 fe45 	bl	8001df0 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001166:	2200      	movs	r2, #0
 8001168:	2105      	movs	r1, #5
 800116a:	2058      	movs	r0, #88	@ 0x58
 800116c:	f000 fc0e 	bl	800198c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001170:	2058      	movs	r0, #88	@ 0x58
 8001172:	f000 fc27 	bl	80019c4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001176:	bf00      	nop
 8001178:	3768      	adds	r7, #104	@ 0x68
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40016800 	.word	0x40016800
 8001184:	40023800 	.word	0x40023800
 8001188:	40021400 	.word	0x40021400
 800118c:	40020000 	.word	0x40020000
 8001190:	40020400 	.word	0x40020400
 8001194:	40021800 	.word	0x40021800
 8001198:	40020800 	.word	0x40020800
 800119c:	40020c00 	.word	0x40020c00

080011a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08a      	sub	sp, #40	@ 0x28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a19      	ldr	r2, [pc, #100]	@ (8001224 <HAL_SPI_MspInit+0x84>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d12c      	bne.n	800121c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	613b      	str	r3, [r7, #16]
 80011c6:	4b18      	ldr	r3, [pc, #96]	@ (8001228 <HAL_SPI_MspInit+0x88>)
 80011c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ca:	4a17      	ldr	r2, [pc, #92]	@ (8001228 <HAL_SPI_MspInit+0x88>)
 80011cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80011d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80011d2:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <HAL_SPI_MspInit+0x88>)
 80011d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011da:	613b      	str	r3, [r7, #16]
 80011dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	4b11      	ldr	r3, [pc, #68]	@ (8001228 <HAL_SPI_MspInit+0x88>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e6:	4a10      	ldr	r2, [pc, #64]	@ (8001228 <HAL_SPI_MspInit+0x88>)
 80011e8:	f043 0320 	orr.w	r3, r3, #32
 80011ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001228 <HAL_SPI_MspInit+0x88>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	f003 0320 	and.w	r3, r3, #32
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80011fa:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80011fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001200:	2302      	movs	r3, #2
 8001202:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001208:	2300      	movs	r3, #0
 800120a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800120c:	2305      	movs	r3, #5
 800120e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	4805      	ldr	r0, [pc, #20]	@ (800122c <HAL_SPI_MspInit+0x8c>)
 8001218:	f000 fdea 	bl	8001df0 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 800121c:	bf00      	nop
 800121e:	3728      	adds	r7, #40	@ 0x28
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40015000 	.word	0x40015000
 8001228:	40023800 	.word	0x40023800
 800122c:	40021400 	.word	0x40021400

08001230 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a0b      	ldr	r2, [pc, #44]	@ (800126c <HAL_TIM_Base_MspInit+0x3c>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d10d      	bne.n	800125e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	4b0a      	ldr	r3, [pc, #40]	@ (8001270 <HAL_TIM_Base_MspInit+0x40>)
 8001248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124a:	4a09      	ldr	r2, [pc, #36]	@ (8001270 <HAL_TIM_Base_MspInit+0x40>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6453      	str	r3, [r2, #68]	@ 0x44
 8001252:	4b07      	ldr	r3, [pc, #28]	@ (8001270 <HAL_TIM_Base_MspInit+0x40>)
 8001254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800125e:	bf00      	nop
 8001260:	3714      	adds	r7, #20
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40010000 	.word	0x40010000
 8001270:	40023800 	.word	0x40023800

08001274 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08c      	sub	sp, #48	@ 0x30
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 031c 	add.w	r3, r7, #28
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a42      	ldr	r2, [pc, #264]	@ (800139c <HAL_UART_MspInit+0x128>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d14b      	bne.n	800132e <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	61bb      	str	r3, [r7, #24]
 800129a:	4b41      	ldr	r3, [pc, #260]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 800129c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800129e:	4a40      	ldr	r2, [pc, #256]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 80012a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80012a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012a6:	4b3e      	ldr	r3, [pc, #248]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 80012a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012ae:	61bb      	str	r3, [r7, #24]
 80012b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	617b      	str	r3, [r7, #20]
 80012b6:	4b3a      	ldr	r3, [pc, #232]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a39      	ldr	r2, [pc, #228]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 80012bc:	f043 0304 	orr.w	r3, r3, #4
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b37      	ldr	r3, [pc, #220]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f003 0304 	and.w	r3, r3, #4
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	4b33      	ldr	r3, [pc, #204]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	4a32      	ldr	r2, [pc, #200]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 80012d8:	f043 0308 	orr.w	r3, r3, #8
 80012dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012de:	4b30      	ldr	r3, [pc, #192]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e2:	f003 0308 	and.w	r3, r3, #8
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80012ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f0:	2302      	movs	r3, #2
 80012f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f8:	2303      	movs	r3, #3
 80012fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80012fc:	2308      	movs	r3, #8
 80012fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001300:	f107 031c 	add.w	r3, r7, #28
 8001304:	4619      	mov	r1, r3
 8001306:	4827      	ldr	r0, [pc, #156]	@ (80013a4 <HAL_UART_MspInit+0x130>)
 8001308:	f000 fd72 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800130c:	2304      	movs	r3, #4
 800130e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001310:	2302      	movs	r3, #2
 8001312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001318:	2303      	movs	r3, #3
 800131a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800131c:	2308      	movs	r3, #8
 800131e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001320:	f107 031c 	add.w	r3, r7, #28
 8001324:	4619      	mov	r1, r3
 8001326:	4820      	ldr	r0, [pc, #128]	@ (80013a8 <HAL_UART_MspInit+0x134>)
 8001328:	f000 fd62 	bl	8001df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800132c:	e031      	b.n	8001392 <HAL_UART_MspInit+0x11e>
  else if(huart->Instance==USART1)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a1e      	ldr	r2, [pc, #120]	@ (80013ac <HAL_UART_MspInit+0x138>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d12c      	bne.n	8001392 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	4b18      	ldr	r3, [pc, #96]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 800133e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001340:	4a17      	ldr	r2, [pc, #92]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 8001342:	f043 0310 	orr.w	r3, r3, #16
 8001346:	6453      	str	r3, [r2, #68]	@ 0x44
 8001348:	4b15      	ldr	r3, [pc, #84]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 800134a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800134c:	f003 0310 	and.w	r3, r3, #16
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001354:	2300      	movs	r3, #0
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 800135a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135c:	4a10      	ldr	r2, [pc, #64]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	6313      	str	r3, [r2, #48]	@ 0x30
 8001364:	4b0e      	ldr	r3, [pc, #56]	@ (80013a0 <HAL_UART_MspInit+0x12c>)
 8001366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	60bb      	str	r3, [r7, #8]
 800136e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001370:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001376:	2302      	movs	r3, #2
 8001378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800137e:	2303      	movs	r3, #3
 8001380:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001382:	2307      	movs	r3, #7
 8001384:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001386:	f107 031c 	add.w	r3, r7, #28
 800138a:	4619      	mov	r1, r3
 800138c:	4808      	ldr	r0, [pc, #32]	@ (80013b0 <HAL_UART_MspInit+0x13c>)
 800138e:	f000 fd2f 	bl	8001df0 <HAL_GPIO_Init>
}
 8001392:	bf00      	nop
 8001394:	3730      	adds	r7, #48	@ 0x30
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40005000 	.word	0x40005000
 80013a0:	40023800 	.word	0x40023800
 80013a4:	40020800 	.word	0x40020800
 80013a8:	40020c00 	.word	0x40020c00
 80013ac:	40011000 	.word	0x40011000
 80013b0:	40020000 	.word	0x40020000

080013b4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80013c8:	4b3b      	ldr	r3, [pc, #236]	@ (80014b8 <HAL_FMC_MspInit+0x104>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d16f      	bne.n	80014b0 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80013d0:	4b39      	ldr	r3, [pc, #228]	@ (80014b8 <HAL_FMC_MspInit+0x104>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	4b38      	ldr	r3, [pc, #224]	@ (80014bc <HAL_FMC_MspInit+0x108>)
 80013dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013de:	4a37      	ldr	r2, [pc, #220]	@ (80014bc <HAL_FMC_MspInit+0x108>)
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	6393      	str	r3, [r2, #56]	@ 0x38
 80013e6:	4b35      	ldr	r3, [pc, #212]	@ (80014bc <HAL_FMC_MspInit+0x108>)
 80013e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80013f2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80013f6:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001400:	2303      	movs	r3, #3
 8001402:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001404:	230c      	movs	r3, #12
 8001406:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	4619      	mov	r1, r3
 800140c:	482c      	ldr	r0, [pc, #176]	@ (80014c0 <HAL_FMC_MspInit+0x10c>)
 800140e:	f000 fcef 	bl	8001df0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001412:	2301      	movs	r3, #1
 8001414:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001416:	2302      	movs	r3, #2
 8001418:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800141e:	2303      	movs	r3, #3
 8001420:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001422:	230c      	movs	r3, #12
 8001424:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001426:	1d3b      	adds	r3, r7, #4
 8001428:	4619      	mov	r1, r3
 800142a:	4826      	ldr	r0, [pc, #152]	@ (80014c4 <HAL_FMC_MspInit+0x110>)
 800142c:	f000 fce0 	bl	8001df0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001430:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001434:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001436:	2302      	movs	r3, #2
 8001438:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800143e:	2303      	movs	r3, #3
 8001440:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001442:	230c      	movs	r3, #12
 8001444:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	4619      	mov	r1, r3
 800144a:	481f      	ldr	r0, [pc, #124]	@ (80014c8 <HAL_FMC_MspInit+0x114>)
 800144c:	f000 fcd0 	bl	8001df0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001450:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001454:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001456:	2302      	movs	r3, #2
 8001458:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145e:	2303      	movs	r3, #3
 8001460:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001462:	230c      	movs	r3, #12
 8001464:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	4619      	mov	r1, r3
 800146a:	4818      	ldr	r0, [pc, #96]	@ (80014cc <HAL_FMC_MspInit+0x118>)
 800146c:	f000 fcc0 	bl	8001df0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001470:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001474:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2302      	movs	r3, #2
 8001478:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147e:	2303      	movs	r3, #3
 8001480:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001482:	230c      	movs	r3, #12
 8001484:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	4619      	mov	r1, r3
 800148a:	4811      	ldr	r0, [pc, #68]	@ (80014d0 <HAL_FMC_MspInit+0x11c>)
 800148c:	f000 fcb0 	bl	8001df0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001490:	2360      	movs	r3, #96	@ 0x60
 8001492:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001494:	2302      	movs	r3, #2
 8001496:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149c:	2303      	movs	r3, #3
 800149e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014a0:	230c      	movs	r3, #12
 80014a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a4:	1d3b      	adds	r3, r7, #4
 80014a6:	4619      	mov	r1, r3
 80014a8:	480a      	ldr	r0, [pc, #40]	@ (80014d4 <HAL_FMC_MspInit+0x120>)
 80014aa:	f000 fca1 	bl	8001df0 <HAL_GPIO_Init>
 80014ae:	e000      	b.n	80014b2 <HAL_FMC_MspInit+0xfe>
    return;
 80014b0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	200005a0 	.word	0x200005a0
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40021400 	.word	0x40021400
 80014c4:	40020800 	.word	0x40020800
 80014c8:	40021800 	.word	0x40021800
 80014cc:	40021000 	.word	0x40021000
 80014d0:	40020c00 	.word	0x40020c00
 80014d4:	40020400 	.word	0x40020400

080014d8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80014e0:	f7ff ff68 	bl	80013b4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}

080014ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08e      	sub	sp, #56	@ 0x38
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80014f4:	2300      	movs	r3, #0
 80014f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80014f8:	2300      	movs	r3, #0
 80014fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80014fc:	2300      	movs	r3, #0
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	4b33      	ldr	r3, [pc, #204]	@ (80015d0 <HAL_InitTick+0xe4>)
 8001502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001504:	4a32      	ldr	r2, [pc, #200]	@ (80015d0 <HAL_InitTick+0xe4>)
 8001506:	f043 0310 	orr.w	r3, r3, #16
 800150a:	6413      	str	r3, [r2, #64]	@ 0x40
 800150c:	4b30      	ldr	r3, [pc, #192]	@ (80015d0 <HAL_InitTick+0xe4>)
 800150e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001510:	f003 0310 	and.w	r3, r3, #16
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001518:	f107 0210 	add.w	r2, r7, #16
 800151c:	f107 0314 	add.w	r3, r7, #20
 8001520:	4611      	mov	r1, r2
 8001522:	4618      	mov	r0, r3
 8001524:	f004 f91e 	bl	8005764 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001528:	6a3b      	ldr	r3, [r7, #32]
 800152a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800152c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800152e:	2b00      	cmp	r3, #0
 8001530:	d103      	bne.n	800153a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001532:	f004 f8ef 	bl	8005714 <HAL_RCC_GetPCLK1Freq>
 8001536:	6378      	str	r0, [r7, #52]	@ 0x34
 8001538:	e004      	b.n	8001544 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800153a:	f004 f8eb 	bl	8005714 <HAL_RCC_GetPCLK1Freq>
 800153e:	4603      	mov	r3, r0
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001546:	4a23      	ldr	r2, [pc, #140]	@ (80015d4 <HAL_InitTick+0xe8>)
 8001548:	fba2 2303 	umull	r2, r3, r2, r3
 800154c:	0c9b      	lsrs	r3, r3, #18
 800154e:	3b01      	subs	r3, #1
 8001550:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001552:	4b21      	ldr	r3, [pc, #132]	@ (80015d8 <HAL_InitTick+0xec>)
 8001554:	4a21      	ldr	r2, [pc, #132]	@ (80015dc <HAL_InitTick+0xf0>)
 8001556:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001558:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <HAL_InitTick+0xec>)
 800155a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800155e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001560:	4a1d      	ldr	r2, [pc, #116]	@ (80015d8 <HAL_InitTick+0xec>)
 8001562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001564:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001566:	4b1c      	ldr	r3, [pc, #112]	@ (80015d8 <HAL_InitTick+0xec>)
 8001568:	2200      	movs	r2, #0
 800156a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800156c:	4b1a      	ldr	r3, [pc, #104]	@ (80015d8 <HAL_InitTick+0xec>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001572:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <HAL_InitTick+0xec>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001578:	4817      	ldr	r0, [pc, #92]	@ (80015d8 <HAL_InitTick+0xec>)
 800157a:	f004 fba2 	bl	8005cc2 <HAL_TIM_Base_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001584:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001588:	2b00      	cmp	r3, #0
 800158a:	d11b      	bne.n	80015c4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800158c:	4812      	ldr	r0, [pc, #72]	@ (80015d8 <HAL_InitTick+0xec>)
 800158e:	f004 fbe7 	bl	8005d60 <HAL_TIM_Base_Start_IT>
 8001592:	4603      	mov	r3, r0
 8001594:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001598:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800159c:	2b00      	cmp	r3, #0
 800159e:	d111      	bne.n	80015c4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015a0:	2036      	movs	r0, #54	@ 0x36
 80015a2:	f000 fa0f 	bl	80019c4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2b0f      	cmp	r3, #15
 80015aa:	d808      	bhi.n	80015be <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80015ac:	2200      	movs	r2, #0
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	2036      	movs	r0, #54	@ 0x36
 80015b2:	f000 f9eb 	bl	800198c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015b6:	4a0a      	ldr	r2, [pc, #40]	@ (80015e0 <HAL_InitTick+0xf4>)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6013      	str	r3, [r2, #0]
 80015bc:	e002      	b.n	80015c4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80015c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3738      	adds	r7, #56	@ 0x38
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40023800 	.word	0x40023800
 80015d4:	431bde83 	.word	0x431bde83
 80015d8:	200005a4 	.word	0x200005a4
 80015dc:	40001000 	.word	0x40001000
 80015e0:	20000004 	.word	0x20000004

080015e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <NMI_Handler+0x4>

080015ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <HardFault_Handler+0x4>

080015f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <MemManage_Handler+0x4>

080015fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <BusFault_Handler+0x4>

08001604 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <UsageFault_Handler+0x4>

0800160c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
	...

0800161c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001620:	4802      	ldr	r0, [pc, #8]	@ (800162c <TIM6_DAC_IRQHandler+0x10>)
 8001622:	f004 fc0d 	bl	8005e40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200005a4 	.word	0x200005a4

08001630 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8001634:	4802      	ldr	r0, [pc, #8]	@ (8001640 <OTG_HS_IRQHandler+0x10>)
 8001636:	f001 f881 	bl	800273c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20008b30 	.word	0x20008b30

08001644 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001648:	4802      	ldr	r0, [pc, #8]	@ (8001654 <LTDC_IRQHandler+0x10>)
 800164a:	f003 f95b 	bl	8004904 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000390 	.word	0x20000390

08001658 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800165c:	4802      	ldr	r0, [pc, #8]	@ (8001668 <DMA2D_IRQHandler+0x10>)
 800165e:	f000 fa24 	bl	8001aaa <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200002fc 	.word	0x200002fc

0800166c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001674:	4a14      	ldr	r2, [pc, #80]	@ (80016c8 <_sbrk+0x5c>)
 8001676:	4b15      	ldr	r3, [pc, #84]	@ (80016cc <_sbrk+0x60>)
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001680:	4b13      	ldr	r3, [pc, #76]	@ (80016d0 <_sbrk+0x64>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d102      	bne.n	800168e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001688:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <_sbrk+0x64>)
 800168a:	4a12      	ldr	r2, [pc, #72]	@ (80016d4 <_sbrk+0x68>)
 800168c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800168e:	4b10      	ldr	r3, [pc, #64]	@ (80016d0 <_sbrk+0x64>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4413      	add	r3, r2
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	429a      	cmp	r2, r3
 800169a:	d207      	bcs.n	80016ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800169c:	f00b ff5a 	bl	800d554 <__errno>
 80016a0:	4603      	mov	r3, r0
 80016a2:	220c      	movs	r2, #12
 80016a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016a6:	f04f 33ff 	mov.w	r3, #4294967295
 80016aa:	e009      	b.n	80016c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016ac:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <_sbrk+0x64>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016b2:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <_sbrk+0x64>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4413      	add	r3, r2
 80016ba:	4a05      	ldr	r2, [pc, #20]	@ (80016d0 <_sbrk+0x64>)
 80016bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016be:	68fb      	ldr	r3, [r7, #12]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3718      	adds	r7, #24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20030000 	.word	0x20030000
 80016cc:	00000400 	.word	0x00000400
 80016d0:	200005ec 	.word	0x200005ec
 80016d4:	20009058 	.word	0x20009058

080016d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016dc:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <SystemInit+0x20>)
 80016de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016e2:	4a05      	ldr	r2, [pc, #20]	@ (80016f8 <SystemInit+0x20>)
 80016e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	e000ed00 	.word	0xe000ed00

080016fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80016fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001734 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001700:	f7ff ffea 	bl	80016d8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001704:	480c      	ldr	r0, [pc, #48]	@ (8001738 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001706:	490d      	ldr	r1, [pc, #52]	@ (800173c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001708:	4a0d      	ldr	r2, [pc, #52]	@ (8001740 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800170a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800170c:	e002      	b.n	8001714 <LoopCopyDataInit>

0800170e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800170e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001712:	3304      	adds	r3, #4

08001714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001718:	d3f9      	bcc.n	800170e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800171a:	4a0a      	ldr	r2, [pc, #40]	@ (8001744 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800171c:	4c0a      	ldr	r4, [pc, #40]	@ (8001748 <LoopFillZerobss+0x22>)
  movs r3, #0
 800171e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001720:	e001      	b.n	8001726 <LoopFillZerobss>

08001722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001724:	3204      	adds	r2, #4

08001726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001728:	d3fb      	bcc.n	8001722 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800172a:	f00b ff19 	bl	800d560 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800172e:	f7fe ff0b 	bl	8000548 <main>
  bx  lr    
 8001732:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001734:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800173c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001740:	0800d734 	.word	0x0800d734
  ldr r2, =_sbss
 8001744:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001748:	20009058 	.word	0x20009058

0800174c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800174c:	e7fe      	b.n	800174c <ADC_IRQHandler>
	...

08001750 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001754:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <HAL_Init+0x40>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a0d      	ldr	r2, [pc, #52]	@ (8001790 <HAL_Init+0x40>)
 800175a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800175e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001760:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <HAL_Init+0x40>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a0a      	ldr	r2, [pc, #40]	@ (8001790 <HAL_Init+0x40>)
 8001766:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800176a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800176c:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <HAL_Init+0x40>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a07      	ldr	r2, [pc, #28]	@ (8001790 <HAL_Init+0x40>)
 8001772:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001776:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001778:	2003      	movs	r0, #3
 800177a:	f000 f8fc 	bl	8001976 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800177e:	2000      	movs	r0, #0
 8001780:	f7ff feb4 	bl	80014ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001784:	f7ff fafc 	bl	8000d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40023c00 	.word	0x40023c00

08001794 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001798:	4b06      	ldr	r3, [pc, #24]	@ (80017b4 <HAL_IncTick+0x20>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	461a      	mov	r2, r3
 800179e:	4b06      	ldr	r3, [pc, #24]	@ (80017b8 <HAL_IncTick+0x24>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4413      	add	r3, r2
 80017a4:	4a04      	ldr	r2, [pc, #16]	@ (80017b8 <HAL_IncTick+0x24>)
 80017a6:	6013      	str	r3, [r2, #0]
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	20000008 	.word	0x20000008
 80017b8:	200005f0 	.word	0x200005f0

080017bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  return uwTick;
 80017c0:	4b03      	ldr	r3, [pc, #12]	@ (80017d0 <HAL_GetTick+0x14>)
 80017c2:	681b      	ldr	r3, [r3, #0]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	200005f0 	.word	0x200005f0

080017d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017dc:	f7ff ffee 	bl	80017bc <HAL_GetTick>
 80017e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017ec:	d005      	beq.n	80017fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001818 <HAL_Delay+0x44>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	461a      	mov	r2, r3
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	4413      	add	r3, r2
 80017f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017fa:	bf00      	nop
 80017fc:	f7ff ffde 	bl	80017bc <HAL_GetTick>
 8001800:	4602      	mov	r2, r0
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	429a      	cmp	r2, r3
 800180a:	d8f7      	bhi.n	80017fc <HAL_Delay+0x28>
  {
  }
}
 800180c:	bf00      	nop
 800180e:	bf00      	nop
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000008 	.word	0x20000008

0800181c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800182c:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <__NVIC_SetPriorityGrouping+0x44>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001832:	68ba      	ldr	r2, [r7, #8]
 8001834:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001838:	4013      	ands	r3, r2
 800183a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001844:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001848:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800184c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800184e:	4a04      	ldr	r2, [pc, #16]	@ (8001860 <__NVIC_SetPriorityGrouping+0x44>)
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	60d3      	str	r3, [r2, #12]
}
 8001854:	bf00      	nop
 8001856:	3714      	adds	r7, #20
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr
 8001860:	e000ed00 	.word	0xe000ed00

08001864 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001868:	4b04      	ldr	r3, [pc, #16]	@ (800187c <__NVIC_GetPriorityGrouping+0x18>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	0a1b      	lsrs	r3, r3, #8
 800186e:	f003 0307 	and.w	r3, r3, #7
}
 8001872:	4618      	mov	r0, r3
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	2b00      	cmp	r3, #0
 8001890:	db0b      	blt.n	80018aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	f003 021f 	and.w	r2, r3, #31
 8001898:	4907      	ldr	r1, [pc, #28]	@ (80018b8 <__NVIC_EnableIRQ+0x38>)
 800189a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189e:	095b      	lsrs	r3, r3, #5
 80018a0:	2001      	movs	r0, #1
 80018a2:	fa00 f202 	lsl.w	r2, r0, r2
 80018a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	e000e100 	.word	0xe000e100

080018bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	6039      	str	r1, [r7, #0]
 80018c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	db0a      	blt.n	80018e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	490c      	ldr	r1, [pc, #48]	@ (8001908 <__NVIC_SetPriority+0x4c>)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	0112      	lsls	r2, r2, #4
 80018dc:	b2d2      	uxtb	r2, r2
 80018de:	440b      	add	r3, r1
 80018e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018e4:	e00a      	b.n	80018fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4908      	ldr	r1, [pc, #32]	@ (800190c <__NVIC_SetPriority+0x50>)
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	f003 030f 	and.w	r3, r3, #15
 80018f2:	3b04      	subs	r3, #4
 80018f4:	0112      	lsls	r2, r2, #4
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	440b      	add	r3, r1
 80018fa:	761a      	strb	r2, [r3, #24]
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000e100 	.word	0xe000e100
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001910:	b480      	push	{r7}
 8001912:	b089      	sub	sp, #36	@ 0x24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	f1c3 0307 	rsb	r3, r3, #7
 800192a:	2b04      	cmp	r3, #4
 800192c:	bf28      	it	cs
 800192e:	2304      	movcs	r3, #4
 8001930:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3304      	adds	r3, #4
 8001936:	2b06      	cmp	r3, #6
 8001938:	d902      	bls.n	8001940 <NVIC_EncodePriority+0x30>
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	3b03      	subs	r3, #3
 800193e:	e000      	b.n	8001942 <NVIC_EncodePriority+0x32>
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001944:	f04f 32ff 	mov.w	r2, #4294967295
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	fa02 f303 	lsl.w	r3, r2, r3
 800194e:	43da      	mvns	r2, r3
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	401a      	ands	r2, r3
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001958:	f04f 31ff 	mov.w	r1, #4294967295
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	fa01 f303 	lsl.w	r3, r1, r3
 8001962:	43d9      	mvns	r1, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001968:	4313      	orrs	r3, r2
         );
}
 800196a:	4618      	mov	r0, r3
 800196c:	3724      	adds	r7, #36	@ 0x24
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f7ff ff4c 	bl	800181c <__NVIC_SetPriorityGrouping>
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
 8001998:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800199e:	f7ff ff61 	bl	8001864 <__NVIC_GetPriorityGrouping>
 80019a2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	68b9      	ldr	r1, [r7, #8]
 80019a8:	6978      	ldr	r0, [r7, #20]
 80019aa:	f7ff ffb1 	bl	8001910 <NVIC_EncodePriority>
 80019ae:	4602      	mov	r2, r0
 80019b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019b4:	4611      	mov	r1, r2
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff ff80 	bl	80018bc <__NVIC_SetPriority>
}
 80019bc:	bf00      	nop
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff ff54 	bl	8001880 <__NVIC_EnableIRQ>
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d101      	bne.n	80019f2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e00e      	b.n	8001a10 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	795b      	ldrb	r3, [r3, #5]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d105      	bne.n	8001a08 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff f9e8 	bl	8000dd8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e03b      	b.n	8001aa2 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d106      	bne.n	8001a44 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f7ff f9ec 	bl	8000e1c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2202      	movs	r2, #2
 8001a48:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	430a      	orrs	r2, r1
 8001a60:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a68:	f023 0107 	bic.w	r1, r3, #7
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	430a      	orrs	r2, r1
 8001a76:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001a82:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	68d1      	ldr	r1, [r2, #12]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	6812      	ldr	r2, [r2, #0]
 8001a8e:	430b      	orrs	r3, r1
 8001a90:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2200      	movs	r2, #0
 8001a96:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b084      	sub	sp, #16
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d026      	beq.n	8001b1a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d021      	beq.n	8001b1a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ae4:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aea:	f043 0201 	orr.w	r2, r3, #1
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2201      	movs	r2, #1
 8001af8:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2204      	movs	r2, #4
 8001afe:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	695b      	ldr	r3, [r3, #20]
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f003 0320 	and.w	r3, r3, #32
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d026      	beq.n	8001b72 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d021      	beq.n	8001b72 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001b3c:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2220      	movs	r2, #32
 8001b44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b4a:	f043 0202 	orr.w	r2, r3, #2
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2204      	movs	r2, #4
 8001b56:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	695b      	ldr	r3, [r3, #20]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f003 0308 	and.w	r3, r3, #8
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d026      	beq.n	8001bca <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d021      	beq.n	8001bca <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b94:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2208      	movs	r2, #8
 8001b9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ba2:	f043 0204 	orr.w	r2, r3, #4
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2204      	movs	r2, #4
 8001bae:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	695b      	ldr	r3, [r3, #20]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	695b      	ldr	r3, [r3, #20]
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d013      	beq.n	8001bfc <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d00e      	beq.n	8001bfc <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001bec:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2204      	movs	r2, #4
 8001bf4:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f000 f853 	bl	8001ca2 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d024      	beq.n	8001c50 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d01f      	beq.n	8001c50 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001c1e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2202      	movs	r2, #2
 8001c26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f003 0310 	and.w	r3, r3, #16
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d01f      	beq.n	8001c9a <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d01a      	beq.n	8001c9a <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001c72:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2210      	movs	r2, #16
 8001c7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f000 f80e 	bl	8001cb6 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8001c9a:	bf00      	nop
 8001c9c:	3710      	adds	r7, #16
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b083      	sub	sp, #12
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
	...

08001ccc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b087      	sub	sp, #28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d101      	bne.n	8001cec <HAL_DMA2D_ConfigLayer+0x20>
 8001ce8:	2302      	movs	r3, #2
 8001cea:	e079      	b.n	8001de0 <HAL_DMA2D_ConfigLayer+0x114>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	011b      	lsls	r3, r3, #4
 8001d00:	3318      	adds	r3, #24
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	4413      	add	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	041b      	lsls	r3, r3, #16
 8001d12:	4313      	orrs	r3, r2
 8001d14:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8001d16:	4b35      	ldr	r3, [pc, #212]	@ (8001dec <HAL_DMA2D_ConfigLayer+0x120>)
 8001d18:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	2b0a      	cmp	r3, #10
 8001d20:	d003      	beq.n	8001d2a <HAL_DMA2D_ConfigLayer+0x5e>
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	2b09      	cmp	r3, #9
 8001d28:	d107      	bne.n	8001d3a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	617b      	str	r3, [r7, #20]
 8001d38:	e005      	b.n	8001d46 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	061b      	lsls	r3, r3, #24
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d120      	bne.n	8001d8e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	43db      	mvns	r3, r3
 8001d56:	ea02 0103 	and.w	r1, r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	430a      	orrs	r2, r1
 8001d62:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	6812      	ldr	r2, [r2, #0]
 8001d6c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b0a      	cmp	r3, #10
 8001d74:	d003      	beq.n	8001d7e <HAL_DMA2D_ConfigLayer+0xb2>
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b09      	cmp	r3, #9
 8001d7c:	d127      	bne.n	8001dce <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	68da      	ldr	r2, [r3, #12]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8001d8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8001d8c:	e01f      	b.n	8001dce <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	69da      	ldr	r2, [r3, #28]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	43db      	mvns	r3, r3
 8001d98:	ea02 0103 	and.w	r1, r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	697a      	ldr	r2, [r7, #20]
 8001da2:	430a      	orrs	r2, r1
 8001da4:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	6812      	ldr	r2, [r2, #0]
 8001dae:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	2b0a      	cmp	r3, #10
 8001db6:	d003      	beq.n	8001dc0 <HAL_DMA2D_ConfigLayer+0xf4>
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	2b09      	cmp	r3, #9
 8001dbe:	d106      	bne.n	8001dce <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	68da      	ldr	r2, [r3, #12]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8001dcc:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	371c      	adds	r7, #28
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	ff03000f 	.word	0xff03000f

08001df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b089      	sub	sp, #36	@ 0x24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e06:	2300      	movs	r3, #0
 8001e08:	61fb      	str	r3, [r7, #28]
 8001e0a:	e177      	b.n	80020fc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	697a      	ldr	r2, [r7, #20]
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	f040 8166 	bne.w	80020f6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f003 0303 	and.w	r3, r3, #3
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d005      	beq.n	8001e42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d130      	bne.n	8001ea4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	43db      	mvns	r3, r3
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	4013      	ands	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	68da      	ldr	r2, [r3, #12]
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e78:	2201      	movs	r2, #1
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	43db      	mvns	r3, r3
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	4013      	ands	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	091b      	lsrs	r3, r3, #4
 8001e8e:	f003 0201 	and.w	r2, r3, #1
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 0303 	and.w	r3, r3, #3
 8001eac:	2b03      	cmp	r3, #3
 8001eae:	d017      	beq.n	8001ee0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	2203      	movs	r2, #3
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	689a      	ldr	r2, [r3, #8]
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f003 0303 	and.w	r3, r3, #3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d123      	bne.n	8001f34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	08da      	lsrs	r2, r3, #3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3208      	adds	r2, #8
 8001ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	220f      	movs	r2, #15
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	69ba      	ldr	r2, [r7, #24]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	691a      	ldr	r2, [r3, #16]
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	08da      	lsrs	r2, r3, #3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	3208      	adds	r2, #8
 8001f2e:	69b9      	ldr	r1, [r7, #24]
 8001f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	2203      	movs	r2, #3
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43db      	mvns	r3, r3
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 0203 	and.w	r2, r3, #3
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 80c0 	beq.w	80020f6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	4b66      	ldr	r3, [pc, #408]	@ (8002114 <HAL_GPIO_Init+0x324>)
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7e:	4a65      	ldr	r2, [pc, #404]	@ (8002114 <HAL_GPIO_Init+0x324>)
 8001f80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f86:	4b63      	ldr	r3, [pc, #396]	@ (8002114 <HAL_GPIO_Init+0x324>)
 8001f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f92:	4a61      	ldr	r2, [pc, #388]	@ (8002118 <HAL_GPIO_Init+0x328>)
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	089b      	lsrs	r3, r3, #2
 8001f98:	3302      	adds	r3, #2
 8001f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	f003 0303 	and.w	r3, r3, #3
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	220f      	movs	r2, #15
 8001faa:	fa02 f303 	lsl.w	r3, r2, r3
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a58      	ldr	r2, [pc, #352]	@ (800211c <HAL_GPIO_Init+0x32c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d037      	beq.n	800202e <HAL_GPIO_Init+0x23e>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a57      	ldr	r2, [pc, #348]	@ (8002120 <HAL_GPIO_Init+0x330>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d031      	beq.n	800202a <HAL_GPIO_Init+0x23a>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a56      	ldr	r2, [pc, #344]	@ (8002124 <HAL_GPIO_Init+0x334>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d02b      	beq.n	8002026 <HAL_GPIO_Init+0x236>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a55      	ldr	r2, [pc, #340]	@ (8002128 <HAL_GPIO_Init+0x338>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d025      	beq.n	8002022 <HAL_GPIO_Init+0x232>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a54      	ldr	r2, [pc, #336]	@ (800212c <HAL_GPIO_Init+0x33c>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d01f      	beq.n	800201e <HAL_GPIO_Init+0x22e>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a53      	ldr	r2, [pc, #332]	@ (8002130 <HAL_GPIO_Init+0x340>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d019      	beq.n	800201a <HAL_GPIO_Init+0x22a>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a52      	ldr	r2, [pc, #328]	@ (8002134 <HAL_GPIO_Init+0x344>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d013      	beq.n	8002016 <HAL_GPIO_Init+0x226>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a51      	ldr	r2, [pc, #324]	@ (8002138 <HAL_GPIO_Init+0x348>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d00d      	beq.n	8002012 <HAL_GPIO_Init+0x222>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a50      	ldr	r2, [pc, #320]	@ (800213c <HAL_GPIO_Init+0x34c>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d007      	beq.n	800200e <HAL_GPIO_Init+0x21e>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a4f      	ldr	r2, [pc, #316]	@ (8002140 <HAL_GPIO_Init+0x350>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d101      	bne.n	800200a <HAL_GPIO_Init+0x21a>
 8002006:	2309      	movs	r3, #9
 8002008:	e012      	b.n	8002030 <HAL_GPIO_Init+0x240>
 800200a:	230a      	movs	r3, #10
 800200c:	e010      	b.n	8002030 <HAL_GPIO_Init+0x240>
 800200e:	2308      	movs	r3, #8
 8002010:	e00e      	b.n	8002030 <HAL_GPIO_Init+0x240>
 8002012:	2307      	movs	r3, #7
 8002014:	e00c      	b.n	8002030 <HAL_GPIO_Init+0x240>
 8002016:	2306      	movs	r3, #6
 8002018:	e00a      	b.n	8002030 <HAL_GPIO_Init+0x240>
 800201a:	2305      	movs	r3, #5
 800201c:	e008      	b.n	8002030 <HAL_GPIO_Init+0x240>
 800201e:	2304      	movs	r3, #4
 8002020:	e006      	b.n	8002030 <HAL_GPIO_Init+0x240>
 8002022:	2303      	movs	r3, #3
 8002024:	e004      	b.n	8002030 <HAL_GPIO_Init+0x240>
 8002026:	2302      	movs	r3, #2
 8002028:	e002      	b.n	8002030 <HAL_GPIO_Init+0x240>
 800202a:	2301      	movs	r3, #1
 800202c:	e000      	b.n	8002030 <HAL_GPIO_Init+0x240>
 800202e:	2300      	movs	r3, #0
 8002030:	69fa      	ldr	r2, [r7, #28]
 8002032:	f002 0203 	and.w	r2, r2, #3
 8002036:	0092      	lsls	r2, r2, #2
 8002038:	4093      	lsls	r3, r2
 800203a:	69ba      	ldr	r2, [r7, #24]
 800203c:	4313      	orrs	r3, r2
 800203e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002040:	4935      	ldr	r1, [pc, #212]	@ (8002118 <HAL_GPIO_Init+0x328>)
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	089b      	lsrs	r3, r3, #2
 8002046:	3302      	adds	r3, #2
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800204e:	4b3d      	ldr	r3, [pc, #244]	@ (8002144 <HAL_GPIO_Init+0x354>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	43db      	mvns	r3, r3
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	4013      	ands	r3, r2
 800205c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	4313      	orrs	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002072:	4a34      	ldr	r2, [pc, #208]	@ (8002144 <HAL_GPIO_Init+0x354>)
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002078:	4b32      	ldr	r3, [pc, #200]	@ (8002144 <HAL_GPIO_Init+0x354>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	43db      	mvns	r3, r3
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	4013      	ands	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d003      	beq.n	800209c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	4313      	orrs	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800209c:	4a29      	ldr	r2, [pc, #164]	@ (8002144 <HAL_GPIO_Init+0x354>)
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020a2:	4b28      	ldr	r3, [pc, #160]	@ (8002144 <HAL_GPIO_Init+0x354>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	43db      	mvns	r3, r3
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	4013      	ands	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002144 <HAL_GPIO_Init+0x354>)
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002144 <HAL_GPIO_Init+0x354>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	43db      	mvns	r3, r3
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	4013      	ands	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020f0:	4a14      	ldr	r2, [pc, #80]	@ (8002144 <HAL_GPIO_Init+0x354>)
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	3301      	adds	r3, #1
 80020fa:	61fb      	str	r3, [r7, #28]
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	2b0f      	cmp	r3, #15
 8002100:	f67f ae84 	bls.w	8001e0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002104:	bf00      	nop
 8002106:	bf00      	nop
 8002108:	3724      	adds	r7, #36	@ 0x24
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	40023800 	.word	0x40023800
 8002118:	40013800 	.word	0x40013800
 800211c:	40020000 	.word	0x40020000
 8002120:	40020400 	.word	0x40020400
 8002124:	40020800 	.word	0x40020800
 8002128:	40020c00 	.word	0x40020c00
 800212c:	40021000 	.word	0x40021000
 8002130:	40021400 	.word	0x40021400
 8002134:	40021800 	.word	0x40021800
 8002138:	40021c00 	.word	0x40021c00
 800213c:	40022000 	.word	0x40022000
 8002140:	40022400 	.word	0x40022400
 8002144:	40013c00 	.word	0x40013c00

08002148 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	460b      	mov	r3, r1
 8002152:	807b      	strh	r3, [r7, #2]
 8002154:	4613      	mov	r3, r2
 8002156:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002158:	787b      	ldrb	r3, [r7, #1]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d003      	beq.n	8002166 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800215e:	887a      	ldrh	r2, [r7, #2]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002164:	e003      	b.n	800216e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002166:	887b      	ldrh	r3, [r7, #2]
 8002168:	041a      	lsls	r2, r3, #16
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	619a      	str	r2, [r3, #24]
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b086      	sub	sp, #24
 800217e:	af02      	add	r7, sp, #8
 8002180:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e059      	b.n	8002240 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d106      	bne.n	80021ac <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f00a fe48 	bl	800ce3c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2203      	movs	r2, #3
 80021b0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021ba:	d102      	bne.n	80021c2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f004 ff37 	bl	800703a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6818      	ldr	r0, [r3, #0]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	7c1a      	ldrb	r2, [r3, #16]
 80021d4:	f88d 2000 	strb.w	r2, [sp]
 80021d8:	3304      	adds	r3, #4
 80021da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021dc:	f004 feb8 	bl	8006f50 <USB_CoreInit>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d005      	beq.n	80021f2 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2202      	movs	r2, #2
 80021ea:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e026      	b.n	8002240 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2101      	movs	r1, #1
 80021f8:	4618      	mov	r0, r3
 80021fa:	f004 ff2f 	bl	800705c <USB_SetCurrentMode>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d005      	beq.n	8002210 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2202      	movs	r2, #2
 8002208:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e017      	b.n	8002240 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6818      	ldr	r0, [r3, #0]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	7c1a      	ldrb	r2, [r3, #16]
 8002218:	f88d 2000 	strb.w	r2, [sp]
 800221c:	3304      	adds	r3, #4
 800221e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002220:	f005 f8d2 	bl	80073c8 <USB_HostInit>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d005      	beq.n	8002236 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2202      	movs	r2, #2
 800222e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e004      	b.n	8002240 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2201      	movs	r2, #1
 800223a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002248:	b590      	push	{r4, r7, lr}
 800224a:	b08b      	sub	sp, #44	@ 0x2c
 800224c:	af04      	add	r7, sp, #16
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	4608      	mov	r0, r1
 8002252:	4611      	mov	r1, r2
 8002254:	461a      	mov	r2, r3
 8002256:	4603      	mov	r3, r0
 8002258:	70fb      	strb	r3, [r7, #3]
 800225a:	460b      	mov	r3, r1
 800225c:	70bb      	strb	r3, [r7, #2]
 800225e:	4613      	mov	r3, r2
 8002260:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002262:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002264:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800226c:	2b01      	cmp	r3, #1
 800226e:	d101      	bne.n	8002274 <HAL_HCD_HC_Init+0x2c>
 8002270:	2302      	movs	r3, #2
 8002272:	e09d      	b.n	80023b0 <HAL_HCD_HC_Init+0x168>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800227c:	78fa      	ldrb	r2, [r7, #3]
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	4613      	mov	r3, r2
 8002282:	011b      	lsls	r3, r3, #4
 8002284:	1a9b      	subs	r3, r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	440b      	add	r3, r1
 800228a:	3319      	adds	r3, #25
 800228c:	2200      	movs	r2, #0
 800228e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002290:	78fa      	ldrb	r2, [r7, #3]
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	011b      	lsls	r3, r3, #4
 8002298:	1a9b      	subs	r3, r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	440b      	add	r3, r1
 800229e:	3314      	adds	r3, #20
 80022a0:	787a      	ldrb	r2, [r7, #1]
 80022a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80022a4:	78fa      	ldrb	r2, [r7, #3]
 80022a6:	6879      	ldr	r1, [r7, #4]
 80022a8:	4613      	mov	r3, r2
 80022aa:	011b      	lsls	r3, r3, #4
 80022ac:	1a9b      	subs	r3, r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	440b      	add	r3, r1
 80022b2:	3315      	adds	r3, #21
 80022b4:	78fa      	ldrb	r2, [r7, #3]
 80022b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80022b8:	78fa      	ldrb	r2, [r7, #3]
 80022ba:	6879      	ldr	r1, [r7, #4]
 80022bc:	4613      	mov	r3, r2
 80022be:	011b      	lsls	r3, r3, #4
 80022c0:	1a9b      	subs	r3, r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	440b      	add	r3, r1
 80022c6:	3326      	adds	r3, #38	@ 0x26
 80022c8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80022cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80022ce:	78fa      	ldrb	r2, [r7, #3]
 80022d0:	78bb      	ldrb	r3, [r7, #2]
 80022d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022d6:	b2d8      	uxtb	r0, r3
 80022d8:	6879      	ldr	r1, [r7, #4]
 80022da:	4613      	mov	r3, r2
 80022dc:	011b      	lsls	r3, r3, #4
 80022de:	1a9b      	subs	r3, r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	440b      	add	r3, r1
 80022e4:	3316      	adds	r3, #22
 80022e6:	4602      	mov	r2, r0
 80022e8:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80022ea:	78fb      	ldrb	r3, [r7, #3]
 80022ec:	4619      	mov	r1, r3
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 fbc8 	bl	8002a84 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80022f4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	da0a      	bge.n	8002312 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80022fc:	78fa      	ldrb	r2, [r7, #3]
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	011b      	lsls	r3, r3, #4
 8002304:	1a9b      	subs	r3, r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	440b      	add	r3, r1
 800230a:	3317      	adds	r3, #23
 800230c:	2201      	movs	r2, #1
 800230e:	701a      	strb	r2, [r3, #0]
 8002310:	e009      	b.n	8002326 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002312:	78fa      	ldrb	r2, [r7, #3]
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	011b      	lsls	r3, r3, #4
 800231a:	1a9b      	subs	r3, r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	440b      	add	r3, r1
 8002320:	3317      	adds	r3, #23
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4618      	mov	r0, r3
 800232c:	f005 f9b0 	bl	8007690 <USB_GetHostSpeed>
 8002330:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002332:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002336:	2b01      	cmp	r3, #1
 8002338:	d10b      	bne.n	8002352 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800233a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800233e:	2b01      	cmp	r3, #1
 8002340:	d107      	bne.n	8002352 <HAL_HCD_HC_Init+0x10a>
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d104      	bne.n	8002352 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	2bbc      	cmp	r3, #188	@ 0xbc
 800234c:	d901      	bls.n	8002352 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800234e:	23bc      	movs	r3, #188	@ 0xbc
 8002350:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002352:	78fa      	ldrb	r2, [r7, #3]
 8002354:	6879      	ldr	r1, [r7, #4]
 8002356:	4613      	mov	r3, r2
 8002358:	011b      	lsls	r3, r3, #4
 800235a:	1a9b      	subs	r3, r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	440b      	add	r3, r1
 8002360:	3318      	adds	r3, #24
 8002362:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002366:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002368:	78fa      	ldrb	r2, [r7, #3]
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	b298      	uxth	r0, r3
 800236e:	6879      	ldr	r1, [r7, #4]
 8002370:	4613      	mov	r3, r2
 8002372:	011b      	lsls	r3, r3, #4
 8002374:	1a9b      	subs	r3, r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	440b      	add	r3, r1
 800237a:	3328      	adds	r3, #40	@ 0x28
 800237c:	4602      	mov	r2, r0
 800237e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6818      	ldr	r0, [r3, #0]
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	b29b      	uxth	r3, r3
 8002388:	787c      	ldrb	r4, [r7, #1]
 800238a:	78ba      	ldrb	r2, [r7, #2]
 800238c:	78f9      	ldrb	r1, [r7, #3]
 800238e:	9302      	str	r3, [sp, #8]
 8002390:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002394:	9301      	str	r3, [sp, #4]
 8002396:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	4623      	mov	r3, r4
 800239e:	f005 f99f 	bl	80076e0 <USB_HC_Init>
 80023a2:	4603      	mov	r3, r0
 80023a4:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80023ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	371c      	adds	r7, #28
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd90      	pop	{r4, r7, pc}

080023b8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	460b      	mov	r3, r1
 80023c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80023c4:	2300      	movs	r3, #0
 80023c6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d101      	bne.n	80023d6 <HAL_HCD_HC_Halt+0x1e>
 80023d2:	2302      	movs	r3, #2
 80023d4:	e00f      	b.n	80023f6 <HAL_HCD_HC_Halt+0x3e>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2201      	movs	r2, #1
 80023da:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	78fa      	ldrb	r2, [r7, #3]
 80023e4:	4611      	mov	r1, r2
 80023e6:	4618      	mov	r0, r3
 80023e8:	f005 fd31 	bl	8007e4e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80023f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
	...

08002400 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	4608      	mov	r0, r1
 800240a:	4611      	mov	r1, r2
 800240c:	461a      	mov	r2, r3
 800240e:	4603      	mov	r3, r0
 8002410:	70fb      	strb	r3, [r7, #3]
 8002412:	460b      	mov	r3, r1
 8002414:	70bb      	strb	r3, [r7, #2]
 8002416:	4613      	mov	r3, r2
 8002418:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800241a:	78fa      	ldrb	r2, [r7, #3]
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	4613      	mov	r3, r2
 8002420:	011b      	lsls	r3, r3, #4
 8002422:	1a9b      	subs	r3, r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	440b      	add	r3, r1
 8002428:	3317      	adds	r3, #23
 800242a:	78ba      	ldrb	r2, [r7, #2]
 800242c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800242e:	78fa      	ldrb	r2, [r7, #3]
 8002430:	6879      	ldr	r1, [r7, #4]
 8002432:	4613      	mov	r3, r2
 8002434:	011b      	lsls	r3, r3, #4
 8002436:	1a9b      	subs	r3, r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	440b      	add	r3, r1
 800243c:	3326      	adds	r3, #38	@ 0x26
 800243e:	787a      	ldrb	r2, [r7, #1]
 8002440:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002442:	7c3b      	ldrb	r3, [r7, #16]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d114      	bne.n	8002472 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002448:	78fa      	ldrb	r2, [r7, #3]
 800244a:	6879      	ldr	r1, [r7, #4]
 800244c:	4613      	mov	r3, r2
 800244e:	011b      	lsls	r3, r3, #4
 8002450:	1a9b      	subs	r3, r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	440b      	add	r3, r1
 8002456:	332a      	adds	r3, #42	@ 0x2a
 8002458:	2203      	movs	r2, #3
 800245a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800245c:	78fa      	ldrb	r2, [r7, #3]
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	4613      	mov	r3, r2
 8002462:	011b      	lsls	r3, r3, #4
 8002464:	1a9b      	subs	r3, r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	440b      	add	r3, r1
 800246a:	3319      	adds	r3, #25
 800246c:	7f3a      	ldrb	r2, [r7, #28]
 800246e:	701a      	strb	r2, [r3, #0]
 8002470:	e009      	b.n	8002486 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002472:	78fa      	ldrb	r2, [r7, #3]
 8002474:	6879      	ldr	r1, [r7, #4]
 8002476:	4613      	mov	r3, r2
 8002478:	011b      	lsls	r3, r3, #4
 800247a:	1a9b      	subs	r3, r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	440b      	add	r3, r1
 8002480:	332a      	adds	r3, #42	@ 0x2a
 8002482:	2202      	movs	r2, #2
 8002484:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002486:	787b      	ldrb	r3, [r7, #1]
 8002488:	2b03      	cmp	r3, #3
 800248a:	f200 8102 	bhi.w	8002692 <HAL_HCD_HC_SubmitRequest+0x292>
 800248e:	a201      	add	r2, pc, #4	@ (adr r2, 8002494 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002494:	080024a5 	.word	0x080024a5
 8002498:	0800267d 	.word	0x0800267d
 800249c:	08002569 	.word	0x08002569
 80024a0:	080025f3 	.word	0x080025f3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80024a4:	7c3b      	ldrb	r3, [r7, #16]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	f040 80f5 	bne.w	8002696 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80024ac:	78bb      	ldrb	r3, [r7, #2]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d12d      	bne.n	800250e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80024b2:	8b3b      	ldrh	r3, [r7, #24]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d109      	bne.n	80024cc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80024b8:	78fa      	ldrb	r2, [r7, #3]
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	011b      	lsls	r3, r3, #4
 80024c0:	1a9b      	subs	r3, r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	333d      	adds	r3, #61	@ 0x3d
 80024c8:	2201      	movs	r2, #1
 80024ca:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80024cc:	78fa      	ldrb	r2, [r7, #3]
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	011b      	lsls	r3, r3, #4
 80024d4:	1a9b      	subs	r3, r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	440b      	add	r3, r1
 80024da:	333d      	adds	r3, #61	@ 0x3d
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d10a      	bne.n	80024f8 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024e2:	78fa      	ldrb	r2, [r7, #3]
 80024e4:	6879      	ldr	r1, [r7, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	011b      	lsls	r3, r3, #4
 80024ea:	1a9b      	subs	r3, r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	440b      	add	r3, r1
 80024f0:	332a      	adds	r3, #42	@ 0x2a
 80024f2:	2200      	movs	r2, #0
 80024f4:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80024f6:	e0ce      	b.n	8002696 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80024f8:	78fa      	ldrb	r2, [r7, #3]
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	4613      	mov	r3, r2
 80024fe:	011b      	lsls	r3, r3, #4
 8002500:	1a9b      	subs	r3, r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	440b      	add	r3, r1
 8002506:	332a      	adds	r3, #42	@ 0x2a
 8002508:	2202      	movs	r2, #2
 800250a:	701a      	strb	r2, [r3, #0]
      break;
 800250c:	e0c3      	b.n	8002696 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800250e:	78fa      	ldrb	r2, [r7, #3]
 8002510:	6879      	ldr	r1, [r7, #4]
 8002512:	4613      	mov	r3, r2
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	1a9b      	subs	r3, r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	440b      	add	r3, r1
 800251c:	331a      	adds	r3, #26
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	2b01      	cmp	r3, #1
 8002522:	f040 80b8 	bne.w	8002696 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002526:	78fa      	ldrb	r2, [r7, #3]
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	4613      	mov	r3, r2
 800252c:	011b      	lsls	r3, r3, #4
 800252e:	1a9b      	subs	r3, r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	440b      	add	r3, r1
 8002534:	333c      	adds	r3, #60	@ 0x3c
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d10a      	bne.n	8002552 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800253c:	78fa      	ldrb	r2, [r7, #3]
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	011b      	lsls	r3, r3, #4
 8002544:	1a9b      	subs	r3, r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	332a      	adds	r3, #42	@ 0x2a
 800254c:	2200      	movs	r2, #0
 800254e:	701a      	strb	r2, [r3, #0]
      break;
 8002550:	e0a1      	b.n	8002696 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002552:	78fa      	ldrb	r2, [r7, #3]
 8002554:	6879      	ldr	r1, [r7, #4]
 8002556:	4613      	mov	r3, r2
 8002558:	011b      	lsls	r3, r3, #4
 800255a:	1a9b      	subs	r3, r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	440b      	add	r3, r1
 8002560:	332a      	adds	r3, #42	@ 0x2a
 8002562:	2202      	movs	r2, #2
 8002564:	701a      	strb	r2, [r3, #0]
      break;
 8002566:	e096      	b.n	8002696 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002568:	78bb      	ldrb	r3, [r7, #2]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d120      	bne.n	80025b0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800256e:	78fa      	ldrb	r2, [r7, #3]
 8002570:	6879      	ldr	r1, [r7, #4]
 8002572:	4613      	mov	r3, r2
 8002574:	011b      	lsls	r3, r3, #4
 8002576:	1a9b      	subs	r3, r3, r2
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	440b      	add	r3, r1
 800257c:	333d      	adds	r3, #61	@ 0x3d
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d10a      	bne.n	800259a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002584:	78fa      	ldrb	r2, [r7, #3]
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	4613      	mov	r3, r2
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	1a9b      	subs	r3, r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	440b      	add	r3, r1
 8002592:	332a      	adds	r3, #42	@ 0x2a
 8002594:	2200      	movs	r2, #0
 8002596:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002598:	e07e      	b.n	8002698 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800259a:	78fa      	ldrb	r2, [r7, #3]
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	4613      	mov	r3, r2
 80025a0:	011b      	lsls	r3, r3, #4
 80025a2:	1a9b      	subs	r3, r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	440b      	add	r3, r1
 80025a8:	332a      	adds	r3, #42	@ 0x2a
 80025aa:	2202      	movs	r2, #2
 80025ac:	701a      	strb	r2, [r3, #0]
      break;
 80025ae:	e073      	b.n	8002698 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80025b0:	78fa      	ldrb	r2, [r7, #3]
 80025b2:	6879      	ldr	r1, [r7, #4]
 80025b4:	4613      	mov	r3, r2
 80025b6:	011b      	lsls	r3, r3, #4
 80025b8:	1a9b      	subs	r3, r3, r2
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	440b      	add	r3, r1
 80025be:	333c      	adds	r3, #60	@ 0x3c
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10a      	bne.n	80025dc <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80025c6:	78fa      	ldrb	r2, [r7, #3]
 80025c8:	6879      	ldr	r1, [r7, #4]
 80025ca:	4613      	mov	r3, r2
 80025cc:	011b      	lsls	r3, r3, #4
 80025ce:	1a9b      	subs	r3, r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	440b      	add	r3, r1
 80025d4:	332a      	adds	r3, #42	@ 0x2a
 80025d6:	2200      	movs	r2, #0
 80025d8:	701a      	strb	r2, [r3, #0]
      break;
 80025da:	e05d      	b.n	8002698 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80025dc:	78fa      	ldrb	r2, [r7, #3]
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	4613      	mov	r3, r2
 80025e2:	011b      	lsls	r3, r3, #4
 80025e4:	1a9b      	subs	r3, r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	332a      	adds	r3, #42	@ 0x2a
 80025ec:	2202      	movs	r2, #2
 80025ee:	701a      	strb	r2, [r3, #0]
      break;
 80025f0:	e052      	b.n	8002698 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80025f2:	78bb      	ldrb	r3, [r7, #2]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d120      	bne.n	800263a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80025f8:	78fa      	ldrb	r2, [r7, #3]
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	011b      	lsls	r3, r3, #4
 8002600:	1a9b      	subs	r3, r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	440b      	add	r3, r1
 8002606:	333d      	adds	r3, #61	@ 0x3d
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d10a      	bne.n	8002624 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800260e:	78fa      	ldrb	r2, [r7, #3]
 8002610:	6879      	ldr	r1, [r7, #4]
 8002612:	4613      	mov	r3, r2
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	1a9b      	subs	r3, r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	440b      	add	r3, r1
 800261c:	332a      	adds	r3, #42	@ 0x2a
 800261e:	2200      	movs	r2, #0
 8002620:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002622:	e039      	b.n	8002698 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002624:	78fa      	ldrb	r2, [r7, #3]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	4613      	mov	r3, r2
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	1a9b      	subs	r3, r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	332a      	adds	r3, #42	@ 0x2a
 8002634:	2202      	movs	r2, #2
 8002636:	701a      	strb	r2, [r3, #0]
      break;
 8002638:	e02e      	b.n	8002698 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800263a:	78fa      	ldrb	r2, [r7, #3]
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	4613      	mov	r3, r2
 8002640:	011b      	lsls	r3, r3, #4
 8002642:	1a9b      	subs	r3, r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	440b      	add	r3, r1
 8002648:	333c      	adds	r3, #60	@ 0x3c
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d10a      	bne.n	8002666 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002650:	78fa      	ldrb	r2, [r7, #3]
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	011b      	lsls	r3, r3, #4
 8002658:	1a9b      	subs	r3, r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	332a      	adds	r3, #42	@ 0x2a
 8002660:	2200      	movs	r2, #0
 8002662:	701a      	strb	r2, [r3, #0]
      break;
 8002664:	e018      	b.n	8002698 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002666:	78fa      	ldrb	r2, [r7, #3]
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	011b      	lsls	r3, r3, #4
 800266e:	1a9b      	subs	r3, r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	332a      	adds	r3, #42	@ 0x2a
 8002676:	2202      	movs	r2, #2
 8002678:	701a      	strb	r2, [r3, #0]
      break;
 800267a:	e00d      	b.n	8002698 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800267c:	78fa      	ldrb	r2, [r7, #3]
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	4613      	mov	r3, r2
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	1a9b      	subs	r3, r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	332a      	adds	r3, #42	@ 0x2a
 800268c:	2200      	movs	r2, #0
 800268e:	701a      	strb	r2, [r3, #0]
      break;
 8002690:	e002      	b.n	8002698 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002692:	bf00      	nop
 8002694:	e000      	b.n	8002698 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8002696:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002698:	78fa      	ldrb	r2, [r7, #3]
 800269a:	6879      	ldr	r1, [r7, #4]
 800269c:	4613      	mov	r3, r2
 800269e:	011b      	lsls	r3, r3, #4
 80026a0:	1a9b      	subs	r3, r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	440b      	add	r3, r1
 80026a6:	332c      	adds	r3, #44	@ 0x2c
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80026ac:	78fa      	ldrb	r2, [r7, #3]
 80026ae:	8b39      	ldrh	r1, [r7, #24]
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	4613      	mov	r3, r2
 80026b4:	011b      	lsls	r3, r3, #4
 80026b6:	1a9b      	subs	r3, r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4403      	add	r3, r0
 80026bc:	3334      	adds	r3, #52	@ 0x34
 80026be:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80026c0:	78fa      	ldrb	r2, [r7, #3]
 80026c2:	6879      	ldr	r1, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	011b      	lsls	r3, r3, #4
 80026c8:	1a9b      	subs	r3, r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	334c      	adds	r3, #76	@ 0x4c
 80026d0:	2200      	movs	r2, #0
 80026d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80026d4:	78fa      	ldrb	r2, [r7, #3]
 80026d6:	6879      	ldr	r1, [r7, #4]
 80026d8:	4613      	mov	r3, r2
 80026da:	011b      	lsls	r3, r3, #4
 80026dc:	1a9b      	subs	r3, r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	440b      	add	r3, r1
 80026e2:	3338      	adds	r3, #56	@ 0x38
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80026e8:	78fa      	ldrb	r2, [r7, #3]
 80026ea:	6879      	ldr	r1, [r7, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	1a9b      	subs	r3, r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	440b      	add	r3, r1
 80026f6:	3315      	adds	r3, #21
 80026f8:	78fa      	ldrb	r2, [r7, #3]
 80026fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80026fc:	78fa      	ldrb	r2, [r7, #3]
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	4613      	mov	r3, r2
 8002702:	011b      	lsls	r3, r3, #4
 8002704:	1a9b      	subs	r3, r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	440b      	add	r3, r1
 800270a:	334d      	adds	r3, #77	@ 0x4d
 800270c:	2200      	movs	r2, #0
 800270e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6818      	ldr	r0, [r3, #0]
 8002714:	78fa      	ldrb	r2, [r7, #3]
 8002716:	4613      	mov	r3, r2
 8002718:	011b      	lsls	r3, r3, #4
 800271a:	1a9b      	subs	r3, r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	3310      	adds	r3, #16
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	4413      	add	r3, r2
 8002724:	1d19      	adds	r1, r3, #4
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	799b      	ldrb	r3, [r3, #6]
 800272a:	461a      	mov	r2, r3
 800272c:	f005 f904 	bl	8007938 <USB_HC_StartXfer>
 8002730:	4603      	mov	r3, r0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop

0800273c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4618      	mov	r0, r3
 8002754:	f004 fdf8 	bl	8007348 <USB_GetMode>
 8002758:	4603      	mov	r3, r0
 800275a:	2b01      	cmp	r3, #1
 800275c:	f040 80fb 	bne.w	8002956 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4618      	mov	r0, r3
 8002766:	f004 fdbb 	bl	80072e0 <USB_ReadInterrupts>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	f000 80f1 	beq.w	8002954 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4618      	mov	r0, r3
 8002778:	f004 fdb2 	bl	80072e0 <USB_ReadInterrupts>
 800277c:	4603      	mov	r3, r0
 800277e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002782:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002786:	d104      	bne.n	8002792 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002790:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f004 fda2 	bl	80072e0 <USB_ReadInterrupts>
 800279c:	4603      	mov	r3, r0
 800279e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80027a6:	d104      	bne.n	80027b2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80027b0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f004 fd92 	bl	80072e0 <USB_ReadInterrupts>
 80027bc:	4603      	mov	r3, r0
 80027be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80027c6:	d104      	bne.n	80027d2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80027d0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f004 fd82 	bl	80072e0 <USB_ReadInterrupts>
 80027dc:	4603      	mov	r3, r0
 80027de:	f003 0302 	and.w	r3, r3, #2
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d103      	bne.n	80027ee <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2202      	movs	r2, #2
 80027ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f004 fd74 	bl	80072e0 <USB_ReadInterrupts>
 80027f8:	4603      	mov	r3, r0
 80027fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002802:	d120      	bne.n	8002846 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800280c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	2b00      	cmp	r3, #0
 800281c:	d113      	bne.n	8002846 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800281e:	2110      	movs	r1, #16
 8002820:	6938      	ldr	r0, [r7, #16]
 8002822:	f004 fc67 	bl	80070f4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002826:	6938      	ldr	r0, [r7, #16]
 8002828:	f004 fc96 	bl	8007158 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	7a5b      	ldrb	r3, [r3, #9]
 8002830:	2b02      	cmp	r3, #2
 8002832:	d105      	bne.n	8002840 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2101      	movs	r1, #1
 800283a:	4618      	mov	r0, r3
 800283c:	f004 fe88 	bl	8007550 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f00a fb75 	bl	800cf30 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4618      	mov	r0, r3
 800284c:	f004 fd48 	bl	80072e0 <USB_ReadInterrupts>
 8002850:	4603      	mov	r3, r0
 8002852:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002856:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800285a:	d102      	bne.n	8002862 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f001 fd4d 	bl	80042fc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4618      	mov	r0, r3
 8002868:	f004 fd3a 	bl	80072e0 <USB_ReadInterrupts>
 800286c:	4603      	mov	r3, r0
 800286e:	f003 0308 	and.w	r3, r3, #8
 8002872:	2b08      	cmp	r3, #8
 8002874:	d106      	bne.n	8002884 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f00a fb3e 	bl	800cef8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2208      	movs	r2, #8
 8002882:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f004 fd29 	bl	80072e0 <USB_ReadInterrupts>
 800288e:	4603      	mov	r3, r0
 8002890:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002894:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002898:	d139      	bne.n	800290e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f005 fac4 	bl	8007e2c <USB_HC_ReadInterrupt>
 80028a4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
 80028aa:	e025      	b.n	80028f8 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	f003 030f 	and.w	r3, r3, #15
 80028b2:	68ba      	ldr	r2, [r7, #8]
 80028b4:	fa22 f303 	lsr.w	r3, r2, r3
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d018      	beq.n	80028f2 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	015a      	lsls	r2, r3, #5
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4413      	add	r3, r2
 80028c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028d6:	d106      	bne.n	80028e6 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	4619      	mov	r1, r3
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 f905 	bl	8002aee <HCD_HC_IN_IRQHandler>
 80028e4:	e005      	b.n	80028f2 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	4619      	mov	r1, r3
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f000 ff67 	bl	80037c0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	3301      	adds	r3, #1
 80028f6:	617b      	str	r3, [r7, #20]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	795b      	ldrb	r3, [r3, #5]
 80028fc:	461a      	mov	r2, r3
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	4293      	cmp	r3, r2
 8002902:	d3d3      	bcc.n	80028ac <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800290c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4618      	mov	r0, r3
 8002914:	f004 fce4 	bl	80072e0 <USB_ReadInterrupts>
 8002918:	4603      	mov	r3, r0
 800291a:	f003 0310 	and.w	r3, r3, #16
 800291e:	2b10      	cmp	r3, #16
 8002920:	d101      	bne.n	8002926 <HAL_HCD_IRQHandler+0x1ea>
 8002922:	2301      	movs	r3, #1
 8002924:	e000      	b.n	8002928 <HAL_HCD_IRQHandler+0x1ec>
 8002926:	2300      	movs	r3, #0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d014      	beq.n	8002956 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	699a      	ldr	r2, [r3, #24]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f022 0210 	bic.w	r2, r2, #16
 800293a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f001 fbfe 	bl	800413e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699a      	ldr	r2, [r3, #24]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f042 0210 	orr.w	r2, r2, #16
 8002950:	619a      	str	r2, [r3, #24]
 8002952:	e000      	b.n	8002956 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002954:	bf00      	nop
    }
  }
}
 8002956:	3718      	adds	r7, #24
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800296a:	2b01      	cmp	r3, #1
 800296c:	d101      	bne.n	8002972 <HAL_HCD_Start+0x16>
 800296e:	2302      	movs	r3, #2
 8002970:	e013      	b.n	800299a <HAL_HCD_Start+0x3e>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2101      	movs	r1, #1
 8002980:	4618      	mov	r0, r3
 8002982:	f004 fe4c 	bl	800761e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4618      	mov	r0, r3
 800298c:	f004 fb44 	bl	8007018 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b082      	sub	sp, #8
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d101      	bne.n	80029b8 <HAL_HCD_Stop+0x16>
 80029b4:	2302      	movs	r3, #2
 80029b6:	e00d      	b.n	80029d4 <HAL_HCD_Stop+0x32>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f005 fb9f 	bl	8008108 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4618      	mov	r0, r3
 80029ea:	f004 fdee 	bl	80075ca <USB_ResetPort>
 80029ee:	4603      	mov	r3, r0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	460b      	mov	r3, r1
 8002a02:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002a04:	78fa      	ldrb	r2, [r7, #3]
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	011b      	lsls	r3, r3, #4
 8002a0c:	1a9b      	subs	r3, r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	440b      	add	r3, r1
 8002a12:	334c      	adds	r3, #76	@ 0x4c
 8002a14:	781b      	ldrb	r3, [r3, #0]
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002a2e:	78fa      	ldrb	r2, [r7, #3]
 8002a30:	6879      	ldr	r1, [r7, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	011b      	lsls	r3, r3, #4
 8002a36:	1a9b      	subs	r3, r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	3338      	adds	r3, #56	@ 0x38
 8002a3e:	681b      	ldr	r3, [r3, #0]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f004 fe30 	bl	80076be <USB_GetCurrentFrame>
 8002a5e:	4603      	mov	r3, r0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f004 fe0b 	bl	8007690 <USB_GetHostSpeed>
 8002a7a:	4603      	mov	r3, r0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002a90:	78fa      	ldrb	r2, [r7, #3]
 8002a92:	6879      	ldr	r1, [r7, #4]
 8002a94:	4613      	mov	r3, r2
 8002a96:	011b      	lsls	r3, r3, #4
 8002a98:	1a9b      	subs	r3, r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	440b      	add	r3, r1
 8002a9e:	331a      	adds	r3, #26
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002aa4:	78fa      	ldrb	r2, [r7, #3]
 8002aa6:	6879      	ldr	r1, [r7, #4]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	011b      	lsls	r3, r3, #4
 8002aac:	1a9b      	subs	r3, r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	440b      	add	r3, r1
 8002ab2:	331b      	adds	r3, #27
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002ab8:	78fa      	ldrb	r2, [r7, #3]
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	4613      	mov	r3, r2
 8002abe:	011b      	lsls	r3, r3, #4
 8002ac0:	1a9b      	subs	r3, r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	3325      	adds	r3, #37	@ 0x25
 8002ac8:	2200      	movs	r2, #0
 8002aca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002acc:	78fa      	ldrb	r2, [r7, #3]
 8002ace:	6879      	ldr	r1, [r7, #4]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	011b      	lsls	r3, r3, #4
 8002ad4:	1a9b      	subs	r3, r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	440b      	add	r3, r1
 8002ada:	3324      	adds	r3, #36	@ 0x24
 8002adc:	2200      	movs	r2, #0
 8002ade:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b086      	sub	sp, #24
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
 8002af6:	460b      	mov	r3, r1
 8002af8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	78fa      	ldrb	r2, [r7, #3]
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f004 fbfa 	bl	8007306 <USB_ReadChInterrupts>
 8002b12:	4603      	mov	r3, r0
 8002b14:	f003 0304 	and.w	r3, r3, #4
 8002b18:	2b04      	cmp	r3, #4
 8002b1a:	d11a      	bne.n	8002b52 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002b1c:	78fb      	ldrb	r3, [r7, #3]
 8002b1e:	015a      	lsls	r2, r3, #5
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	4413      	add	r3, r2
 8002b24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b28:	461a      	mov	r2, r3
 8002b2a:	2304      	movs	r3, #4
 8002b2c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b2e:	78fa      	ldrb	r2, [r7, #3]
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	011b      	lsls	r3, r3, #4
 8002b36:	1a9b      	subs	r3, r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	334d      	adds	r3, #77	@ 0x4d
 8002b3e:	2207      	movs	r2, #7
 8002b40:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	78fa      	ldrb	r2, [r7, #3]
 8002b48:	4611      	mov	r1, r2
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f005 f97f 	bl	8007e4e <USB_HC_Halt>
 8002b50:	e09e      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	78fa      	ldrb	r2, [r7, #3]
 8002b58:	4611      	mov	r1, r2
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f004 fbd3 	bl	8007306 <USB_ReadChInterrupts>
 8002b60:	4603      	mov	r3, r0
 8002b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b6a:	d11b      	bne.n	8002ba4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002b6c:	78fb      	ldrb	r3, [r7, #3]
 8002b6e:	015a      	lsls	r2, r3, #5
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	4413      	add	r3, r2
 8002b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b78:	461a      	mov	r2, r3
 8002b7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b7e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002b80:	78fa      	ldrb	r2, [r7, #3]
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	4613      	mov	r3, r2
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	1a9b      	subs	r3, r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	334d      	adds	r3, #77	@ 0x4d
 8002b90:	2208      	movs	r2, #8
 8002b92:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	78fa      	ldrb	r2, [r7, #3]
 8002b9a:	4611      	mov	r1, r2
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f005 f956 	bl	8007e4e <USB_HC_Halt>
 8002ba2:	e075      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	78fa      	ldrb	r2, [r7, #3]
 8002baa:	4611      	mov	r1, r2
 8002bac:	4618      	mov	r0, r3
 8002bae:	f004 fbaa 	bl	8007306 <USB_ReadChInterrupts>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	f003 0308 	and.w	r3, r3, #8
 8002bb8:	2b08      	cmp	r3, #8
 8002bba:	d11a      	bne.n	8002bf2 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002bbc:	78fb      	ldrb	r3, [r7, #3]
 8002bbe:	015a      	lsls	r2, r3, #5
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bc8:	461a      	mov	r2, r3
 8002bca:	2308      	movs	r3, #8
 8002bcc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002bce:	78fa      	ldrb	r2, [r7, #3]
 8002bd0:	6879      	ldr	r1, [r7, #4]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	011b      	lsls	r3, r3, #4
 8002bd6:	1a9b      	subs	r3, r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	440b      	add	r3, r1
 8002bdc:	334d      	adds	r3, #77	@ 0x4d
 8002bde:	2206      	movs	r2, #6
 8002be0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	78fa      	ldrb	r2, [r7, #3]
 8002be8:	4611      	mov	r1, r2
 8002bea:	4618      	mov	r0, r3
 8002bec:	f005 f92f 	bl	8007e4e <USB_HC_Halt>
 8002bf0:	e04e      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	78fa      	ldrb	r2, [r7, #3]
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f004 fb83 	bl	8007306 <USB_ReadChInterrupts>
 8002c00:	4603      	mov	r3, r0
 8002c02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c0a:	d11b      	bne.n	8002c44 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002c0c:	78fb      	ldrb	r3, [r7, #3]
 8002c0e:	015a      	lsls	r2, r3, #5
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	4413      	add	r3, r2
 8002c14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c18:	461a      	mov	r2, r3
 8002c1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c1e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002c20:	78fa      	ldrb	r2, [r7, #3]
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	1a9b      	subs	r3, r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	334d      	adds	r3, #77	@ 0x4d
 8002c30:	2209      	movs	r2, #9
 8002c32:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	78fa      	ldrb	r2, [r7, #3]
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f005 f906 	bl	8007e4e <USB_HC_Halt>
 8002c42:	e025      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	78fa      	ldrb	r2, [r7, #3]
 8002c4a:	4611      	mov	r1, r2
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f004 fb5a 	bl	8007306 <USB_ReadChInterrupts>
 8002c52:	4603      	mov	r3, r0
 8002c54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c58:	2b80      	cmp	r3, #128	@ 0x80
 8002c5a:	d119      	bne.n	8002c90 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002c5c:	78fb      	ldrb	r3, [r7, #3]
 8002c5e:	015a      	lsls	r2, r3, #5
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	4413      	add	r3, r2
 8002c64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c68:	461a      	mov	r2, r3
 8002c6a:	2380      	movs	r3, #128	@ 0x80
 8002c6c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002c6e:	78fa      	ldrb	r2, [r7, #3]
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	4613      	mov	r3, r2
 8002c74:	011b      	lsls	r3, r3, #4
 8002c76:	1a9b      	subs	r3, r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	334d      	adds	r3, #77	@ 0x4d
 8002c7e:	2207      	movs	r2, #7
 8002c80:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	78fa      	ldrb	r2, [r7, #3]
 8002c88:	4611      	mov	r1, r2
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f005 f8df 	bl	8007e4e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	78fa      	ldrb	r2, [r7, #3]
 8002c96:	4611      	mov	r1, r2
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f004 fb34 	bl	8007306 <USB_ReadChInterrupts>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ca8:	d112      	bne.n	8002cd0 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	78fa      	ldrb	r2, [r7, #3]
 8002cb0:	4611      	mov	r1, r2
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f005 f8cb 	bl	8007e4e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002cb8:	78fb      	ldrb	r3, [r7, #3]
 8002cba:	015a      	lsls	r2, r3, #5
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cca:	6093      	str	r3, [r2, #8]
 8002ccc:	f000 bd75 	b.w	80037ba <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	78fa      	ldrb	r2, [r7, #3]
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f004 fb14 	bl	8007306 <USB_ReadChInterrupts>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	f040 8128 	bne.w	8002f3a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002cea:	78fb      	ldrb	r3, [r7, #3]
 8002cec:	015a      	lsls	r2, r3, #5
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	2320      	movs	r3, #32
 8002cfa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002cfc:	78fa      	ldrb	r2, [r7, #3]
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	4613      	mov	r3, r2
 8002d02:	011b      	lsls	r3, r3, #4
 8002d04:	1a9b      	subs	r3, r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	440b      	add	r3, r1
 8002d0a:	331b      	adds	r3, #27
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d119      	bne.n	8002d46 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002d12:	78fa      	ldrb	r2, [r7, #3]
 8002d14:	6879      	ldr	r1, [r7, #4]
 8002d16:	4613      	mov	r3, r2
 8002d18:	011b      	lsls	r3, r3, #4
 8002d1a:	1a9b      	subs	r3, r3, r2
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	440b      	add	r3, r1
 8002d20:	331b      	adds	r3, #27
 8002d22:	2200      	movs	r2, #0
 8002d24:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	015a      	lsls	r2, r3, #5
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	78fa      	ldrb	r2, [r7, #3]
 8002d36:	0151      	lsls	r1, r2, #5
 8002d38:	693a      	ldr	r2, [r7, #16]
 8002d3a:	440a      	add	r2, r1
 8002d3c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d44:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	799b      	ldrb	r3, [r3, #6]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d01b      	beq.n	8002d86 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002d4e:	78fa      	ldrb	r2, [r7, #3]
 8002d50:	6879      	ldr	r1, [r7, #4]
 8002d52:	4613      	mov	r3, r2
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	1a9b      	subs	r3, r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	440b      	add	r3, r1
 8002d5c:	3330      	adds	r3, #48	@ 0x30
 8002d5e:	6819      	ldr	r1, [r3, #0]
 8002d60:	78fb      	ldrb	r3, [r7, #3]
 8002d62:	015a      	lsls	r2, r3, #5
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	4413      	add	r3, r2
 8002d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d72:	78fa      	ldrb	r2, [r7, #3]
 8002d74:	1ac9      	subs	r1, r1, r3
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	011b      	lsls	r3, r3, #4
 8002d7c:	1a9b      	subs	r3, r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	4403      	add	r3, r0
 8002d82:	3338      	adds	r3, #56	@ 0x38
 8002d84:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002d86:	78fa      	ldrb	r2, [r7, #3]
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	011b      	lsls	r3, r3, #4
 8002d8e:	1a9b      	subs	r3, r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	440b      	add	r3, r1
 8002d94:	334d      	adds	r3, #77	@ 0x4d
 8002d96:	2201      	movs	r2, #1
 8002d98:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002d9a:	78fa      	ldrb	r2, [r7, #3]
 8002d9c:	6879      	ldr	r1, [r7, #4]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	011b      	lsls	r3, r3, #4
 8002da2:	1a9b      	subs	r3, r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	440b      	add	r3, r1
 8002da8:	3344      	adds	r3, #68	@ 0x44
 8002daa:	2200      	movs	r2, #0
 8002dac:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002dae:	78fb      	ldrb	r3, [r7, #3]
 8002db0:	015a      	lsls	r2, r3, #5
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	4413      	add	r3, r2
 8002db6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dba:	461a      	mov	r2, r3
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002dc0:	78fa      	ldrb	r2, [r7, #3]
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	011b      	lsls	r3, r3, #4
 8002dc8:	1a9b      	subs	r3, r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	3326      	adds	r3, #38	@ 0x26
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00a      	beq.n	8002dec <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002dd6:	78fa      	ldrb	r2, [r7, #3]
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	011b      	lsls	r3, r3, #4
 8002dde:	1a9b      	subs	r3, r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	440b      	add	r3, r1
 8002de4:	3326      	adds	r3, #38	@ 0x26
 8002de6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d110      	bne.n	8002e0e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	78fa      	ldrb	r2, [r7, #3]
 8002df2:	4611      	mov	r1, r2
 8002df4:	4618      	mov	r0, r3
 8002df6:	f005 f82a 	bl	8007e4e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002dfa:	78fb      	ldrb	r3, [r7, #3]
 8002dfc:	015a      	lsls	r2, r3, #5
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	4413      	add	r3, r2
 8002e02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e06:	461a      	mov	r2, r3
 8002e08:	2310      	movs	r3, #16
 8002e0a:	6093      	str	r3, [r2, #8]
 8002e0c:	e03d      	b.n	8002e8a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002e0e:	78fa      	ldrb	r2, [r7, #3]
 8002e10:	6879      	ldr	r1, [r7, #4]
 8002e12:	4613      	mov	r3, r2
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	1a9b      	subs	r3, r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	440b      	add	r3, r1
 8002e1c:	3326      	adds	r3, #38	@ 0x26
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b03      	cmp	r3, #3
 8002e22:	d00a      	beq.n	8002e3a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002e24:	78fa      	ldrb	r2, [r7, #3]
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	011b      	lsls	r3, r3, #4
 8002e2c:	1a9b      	subs	r3, r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	440b      	add	r3, r1
 8002e32:	3326      	adds	r3, #38	@ 0x26
 8002e34:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d127      	bne.n	8002e8a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002e3a:	78fb      	ldrb	r3, [r7, #3]
 8002e3c:	015a      	lsls	r2, r3, #5
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	4413      	add	r3, r2
 8002e42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	78fa      	ldrb	r2, [r7, #3]
 8002e4a:	0151      	lsls	r1, r2, #5
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	440a      	add	r2, r1
 8002e50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e54:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002e58:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002e5a:	78fa      	ldrb	r2, [r7, #3]
 8002e5c:	6879      	ldr	r1, [r7, #4]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	011b      	lsls	r3, r3, #4
 8002e62:	1a9b      	subs	r3, r3, r2
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	440b      	add	r3, r1
 8002e68:	334c      	adds	r3, #76	@ 0x4c
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002e6e:	78fa      	ldrb	r2, [r7, #3]
 8002e70:	6879      	ldr	r1, [r7, #4]
 8002e72:	4613      	mov	r3, r2
 8002e74:	011b      	lsls	r3, r3, #4
 8002e76:	1a9b      	subs	r3, r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	440b      	add	r3, r1
 8002e7c:	334c      	adds	r3, #76	@ 0x4c
 8002e7e:	781a      	ldrb	r2, [r3, #0]
 8002e80:	78fb      	ldrb	r3, [r7, #3]
 8002e82:	4619      	mov	r1, r3
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f00a f861 	bl	800cf4c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	799b      	ldrb	r3, [r3, #6]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d13b      	bne.n	8002f0a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002e92:	78fa      	ldrb	r2, [r7, #3]
 8002e94:	6879      	ldr	r1, [r7, #4]
 8002e96:	4613      	mov	r3, r2
 8002e98:	011b      	lsls	r3, r3, #4
 8002e9a:	1a9b      	subs	r3, r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	3338      	adds	r3, #56	@ 0x38
 8002ea2:	6819      	ldr	r1, [r3, #0]
 8002ea4:	78fa      	ldrb	r2, [r7, #3]
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	011b      	lsls	r3, r3, #4
 8002eac:	1a9b      	subs	r3, r3, r2
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4403      	add	r3, r0
 8002eb2:	3328      	adds	r3, #40	@ 0x28
 8002eb4:	881b      	ldrh	r3, [r3, #0]
 8002eb6:	440b      	add	r3, r1
 8002eb8:	1e59      	subs	r1, r3, #1
 8002eba:	78fa      	ldrb	r2, [r7, #3]
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	1a9b      	subs	r3, r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	4403      	add	r3, r0
 8002ec8:	3328      	adds	r3, #40	@ 0x28
 8002eca:	881b      	ldrh	r3, [r3, #0]
 8002ecc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	f000 8470 	beq.w	80037ba <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002eda:	78fa      	ldrb	r2, [r7, #3]
 8002edc:	6879      	ldr	r1, [r7, #4]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	011b      	lsls	r3, r3, #4
 8002ee2:	1a9b      	subs	r3, r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	440b      	add	r3, r1
 8002ee8:	333c      	adds	r3, #60	@ 0x3c
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	78fa      	ldrb	r2, [r7, #3]
 8002eee:	f083 0301 	eor.w	r3, r3, #1
 8002ef2:	b2d8      	uxtb	r0, r3
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	011b      	lsls	r3, r3, #4
 8002efa:	1a9b      	subs	r3, r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	440b      	add	r3, r1
 8002f00:	333c      	adds	r3, #60	@ 0x3c
 8002f02:	4602      	mov	r2, r0
 8002f04:	701a      	strb	r2, [r3, #0]
 8002f06:	f000 bc58 	b.w	80037ba <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002f0a:	78fa      	ldrb	r2, [r7, #3]
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	011b      	lsls	r3, r3, #4
 8002f12:	1a9b      	subs	r3, r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	440b      	add	r3, r1
 8002f18:	333c      	adds	r3, #60	@ 0x3c
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	f083 0301 	eor.w	r3, r3, #1
 8002f22:	b2d8      	uxtb	r0, r3
 8002f24:	6879      	ldr	r1, [r7, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	011b      	lsls	r3, r3, #4
 8002f2a:	1a9b      	subs	r3, r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	440b      	add	r3, r1
 8002f30:	333c      	adds	r3, #60	@ 0x3c
 8002f32:	4602      	mov	r2, r0
 8002f34:	701a      	strb	r2, [r3, #0]
 8002f36:	f000 bc40 	b.w	80037ba <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	78fa      	ldrb	r2, [r7, #3]
 8002f40:	4611      	mov	r1, r2
 8002f42:	4618      	mov	r0, r3
 8002f44:	f004 f9df 	bl	8007306 <USB_ReadChInterrupts>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	f003 0320 	and.w	r3, r3, #32
 8002f4e:	2b20      	cmp	r3, #32
 8002f50:	d131      	bne.n	8002fb6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002f52:	78fb      	ldrb	r3, [r7, #3]
 8002f54:	015a      	lsls	r2, r3, #5
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	4413      	add	r3, r2
 8002f5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f5e:	461a      	mov	r2, r3
 8002f60:	2320      	movs	r3, #32
 8002f62:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002f64:	78fa      	ldrb	r2, [r7, #3]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	1a9b      	subs	r3, r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	331a      	adds	r3, #26
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	f040 841f 	bne.w	80037ba <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002f7c:	78fa      	ldrb	r2, [r7, #3]
 8002f7e:	6879      	ldr	r1, [r7, #4]
 8002f80:	4613      	mov	r3, r2
 8002f82:	011b      	lsls	r3, r3, #4
 8002f84:	1a9b      	subs	r3, r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	440b      	add	r3, r1
 8002f8a:	331b      	adds	r3, #27
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002f90:	78fa      	ldrb	r2, [r7, #3]
 8002f92:	6879      	ldr	r1, [r7, #4]
 8002f94:	4613      	mov	r3, r2
 8002f96:	011b      	lsls	r3, r3, #4
 8002f98:	1a9b      	subs	r3, r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	440b      	add	r3, r1
 8002f9e:	334d      	adds	r3, #77	@ 0x4d
 8002fa0:	2203      	movs	r2, #3
 8002fa2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	78fa      	ldrb	r2, [r7, #3]
 8002faa:	4611      	mov	r1, r2
 8002fac:	4618      	mov	r0, r3
 8002fae:	f004 ff4e 	bl	8007e4e <USB_HC_Halt>
 8002fb2:	f000 bc02 	b.w	80037ba <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	78fa      	ldrb	r2, [r7, #3]
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f004 f9a1 	bl	8007306 <USB_ReadChInterrupts>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	f040 8305 	bne.w	80035da <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002fd0:	78fb      	ldrb	r3, [r7, #3]
 8002fd2:	015a      	lsls	r2, r3, #5
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fdc:	461a      	mov	r2, r3
 8002fde:	2302      	movs	r3, #2
 8002fe0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002fe2:	78fa      	ldrb	r2, [r7, #3]
 8002fe4:	6879      	ldr	r1, [r7, #4]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	011b      	lsls	r3, r3, #4
 8002fea:	1a9b      	subs	r3, r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	440b      	add	r3, r1
 8002ff0:	334d      	adds	r3, #77	@ 0x4d
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d114      	bne.n	8003022 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ff8:	78fa      	ldrb	r2, [r7, #3]
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	011b      	lsls	r3, r3, #4
 8003000:	1a9b      	subs	r3, r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	334d      	adds	r3, #77	@ 0x4d
 8003008:	2202      	movs	r2, #2
 800300a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800300c:	78fa      	ldrb	r2, [r7, #3]
 800300e:	6879      	ldr	r1, [r7, #4]
 8003010:	4613      	mov	r3, r2
 8003012:	011b      	lsls	r3, r3, #4
 8003014:	1a9b      	subs	r3, r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	440b      	add	r3, r1
 800301a:	334c      	adds	r3, #76	@ 0x4c
 800301c:	2201      	movs	r2, #1
 800301e:	701a      	strb	r2, [r3, #0]
 8003020:	e2cc      	b.n	80035bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003022:	78fa      	ldrb	r2, [r7, #3]
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	4613      	mov	r3, r2
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	1a9b      	subs	r3, r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	440b      	add	r3, r1
 8003030:	334d      	adds	r3, #77	@ 0x4d
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	2b06      	cmp	r3, #6
 8003036:	d114      	bne.n	8003062 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003038:	78fa      	ldrb	r2, [r7, #3]
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	4613      	mov	r3, r2
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	1a9b      	subs	r3, r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	334d      	adds	r3, #77	@ 0x4d
 8003048:	2202      	movs	r2, #2
 800304a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800304c:	78fa      	ldrb	r2, [r7, #3]
 800304e:	6879      	ldr	r1, [r7, #4]
 8003050:	4613      	mov	r3, r2
 8003052:	011b      	lsls	r3, r3, #4
 8003054:	1a9b      	subs	r3, r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	334c      	adds	r3, #76	@ 0x4c
 800305c:	2205      	movs	r2, #5
 800305e:	701a      	strb	r2, [r3, #0]
 8003060:	e2ac      	b.n	80035bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003062:	78fa      	ldrb	r2, [r7, #3]
 8003064:	6879      	ldr	r1, [r7, #4]
 8003066:	4613      	mov	r3, r2
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	1a9b      	subs	r3, r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	440b      	add	r3, r1
 8003070:	334d      	adds	r3, #77	@ 0x4d
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	2b07      	cmp	r3, #7
 8003076:	d00b      	beq.n	8003090 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003078:	78fa      	ldrb	r2, [r7, #3]
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	4613      	mov	r3, r2
 800307e:	011b      	lsls	r3, r3, #4
 8003080:	1a9b      	subs	r3, r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	334d      	adds	r3, #77	@ 0x4d
 8003088:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800308a:	2b09      	cmp	r3, #9
 800308c:	f040 80a6 	bne.w	80031dc <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003090:	78fa      	ldrb	r2, [r7, #3]
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	4613      	mov	r3, r2
 8003096:	011b      	lsls	r3, r3, #4
 8003098:	1a9b      	subs	r3, r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	334d      	adds	r3, #77	@ 0x4d
 80030a0:	2202      	movs	r2, #2
 80030a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80030a4:	78fa      	ldrb	r2, [r7, #3]
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	4613      	mov	r3, r2
 80030aa:	011b      	lsls	r3, r3, #4
 80030ac:	1a9b      	subs	r3, r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	440b      	add	r3, r1
 80030b2:	3344      	adds	r3, #68	@ 0x44
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	1c59      	adds	r1, r3, #1
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	4613      	mov	r3, r2
 80030bc:	011b      	lsls	r3, r3, #4
 80030be:	1a9b      	subs	r3, r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4403      	add	r3, r0
 80030c4:	3344      	adds	r3, #68	@ 0x44
 80030c6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030c8:	78fa      	ldrb	r2, [r7, #3]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	011b      	lsls	r3, r3, #4
 80030d0:	1a9b      	subs	r3, r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	3344      	adds	r3, #68	@ 0x44
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d943      	bls.n	8003166 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80030de:	78fa      	ldrb	r2, [r7, #3]
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	1a9b      	subs	r3, r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	3344      	adds	r3, #68	@ 0x44
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80030f2:	78fa      	ldrb	r2, [r7, #3]
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	1a9b      	subs	r3, r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	440b      	add	r3, r1
 8003100:	331a      	adds	r3, #26
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	2b01      	cmp	r3, #1
 8003106:	d123      	bne.n	8003150 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003108:	78fa      	ldrb	r2, [r7, #3]
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	4613      	mov	r3, r2
 800310e:	011b      	lsls	r3, r3, #4
 8003110:	1a9b      	subs	r3, r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	331b      	adds	r3, #27
 8003118:	2200      	movs	r2, #0
 800311a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800311c:	78fa      	ldrb	r2, [r7, #3]
 800311e:	6879      	ldr	r1, [r7, #4]
 8003120:	4613      	mov	r3, r2
 8003122:	011b      	lsls	r3, r3, #4
 8003124:	1a9b      	subs	r3, r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	440b      	add	r3, r1
 800312a:	331c      	adds	r3, #28
 800312c:	2200      	movs	r2, #0
 800312e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003130:	78fb      	ldrb	r3, [r7, #3]
 8003132:	015a      	lsls	r2, r3, #5
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	4413      	add	r3, r2
 8003138:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	0151      	lsls	r1, r2, #5
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	440a      	add	r2, r1
 8003146:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800314a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800314e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003150:	78fa      	ldrb	r2, [r7, #3]
 8003152:	6879      	ldr	r1, [r7, #4]
 8003154:	4613      	mov	r3, r2
 8003156:	011b      	lsls	r3, r3, #4
 8003158:	1a9b      	subs	r3, r3, r2
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	334c      	adds	r3, #76	@ 0x4c
 8003160:	2204      	movs	r2, #4
 8003162:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003164:	e229      	b.n	80035ba <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003166:	78fa      	ldrb	r2, [r7, #3]
 8003168:	6879      	ldr	r1, [r7, #4]
 800316a:	4613      	mov	r3, r2
 800316c:	011b      	lsls	r3, r3, #4
 800316e:	1a9b      	subs	r3, r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	440b      	add	r3, r1
 8003174:	334c      	adds	r3, #76	@ 0x4c
 8003176:	2202      	movs	r2, #2
 8003178:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800317a:	78fa      	ldrb	r2, [r7, #3]
 800317c:	6879      	ldr	r1, [r7, #4]
 800317e:	4613      	mov	r3, r2
 8003180:	011b      	lsls	r3, r3, #4
 8003182:	1a9b      	subs	r3, r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	440b      	add	r3, r1
 8003188:	3326      	adds	r3, #38	@ 0x26
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00b      	beq.n	80031a8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003190:	78fa      	ldrb	r2, [r7, #3]
 8003192:	6879      	ldr	r1, [r7, #4]
 8003194:	4613      	mov	r3, r2
 8003196:	011b      	lsls	r3, r3, #4
 8003198:	1a9b      	subs	r3, r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	440b      	add	r3, r1
 800319e:	3326      	adds	r3, #38	@ 0x26
 80031a0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	f040 8209 	bne.w	80035ba <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	015a      	lsls	r2, r3, #5
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	4413      	add	r3, r2
 80031b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80031be:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80031c6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80031c8:	78fb      	ldrb	r3, [r7, #3]
 80031ca:	015a      	lsls	r2, r3, #5
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	4413      	add	r3, r2
 80031d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031d4:	461a      	mov	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80031da:	e1ee      	b.n	80035ba <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80031dc:	78fa      	ldrb	r2, [r7, #3]
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	4613      	mov	r3, r2
 80031e2:	011b      	lsls	r3, r3, #4
 80031e4:	1a9b      	subs	r3, r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	440b      	add	r3, r1
 80031ea:	334d      	adds	r3, #77	@ 0x4d
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	2b05      	cmp	r3, #5
 80031f0:	f040 80c8 	bne.w	8003384 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031f4:	78fa      	ldrb	r2, [r7, #3]
 80031f6:	6879      	ldr	r1, [r7, #4]
 80031f8:	4613      	mov	r3, r2
 80031fa:	011b      	lsls	r3, r3, #4
 80031fc:	1a9b      	subs	r3, r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	440b      	add	r3, r1
 8003202:	334d      	adds	r3, #77	@ 0x4d
 8003204:	2202      	movs	r2, #2
 8003206:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003208:	78fa      	ldrb	r2, [r7, #3]
 800320a:	6879      	ldr	r1, [r7, #4]
 800320c:	4613      	mov	r3, r2
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	1a9b      	subs	r3, r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	440b      	add	r3, r1
 8003216:	331b      	adds	r3, #27
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	2b01      	cmp	r3, #1
 800321c:	f040 81ce 	bne.w	80035bc <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003220:	78fa      	ldrb	r2, [r7, #3]
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	011b      	lsls	r3, r3, #4
 8003228:	1a9b      	subs	r3, r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	440b      	add	r3, r1
 800322e:	3326      	adds	r3, #38	@ 0x26
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b03      	cmp	r3, #3
 8003234:	d16b      	bne.n	800330e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003236:	78fa      	ldrb	r2, [r7, #3]
 8003238:	6879      	ldr	r1, [r7, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	011b      	lsls	r3, r3, #4
 800323e:	1a9b      	subs	r3, r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	440b      	add	r3, r1
 8003244:	3348      	adds	r3, #72	@ 0x48
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	1c59      	adds	r1, r3, #1
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	4403      	add	r3, r0
 8003256:	3348      	adds	r3, #72	@ 0x48
 8003258:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800325a:	78fa      	ldrb	r2, [r7, #3]
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	4613      	mov	r3, r2
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	1a9b      	subs	r3, r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	440b      	add	r3, r1
 8003268:	3348      	adds	r3, #72	@ 0x48
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2b02      	cmp	r3, #2
 800326e:	d943      	bls.n	80032f8 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003270:	78fa      	ldrb	r2, [r7, #3]
 8003272:	6879      	ldr	r1, [r7, #4]
 8003274:	4613      	mov	r3, r2
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	1a9b      	subs	r3, r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	440b      	add	r3, r1
 800327e:	3348      	adds	r3, #72	@ 0x48
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003284:	78fa      	ldrb	r2, [r7, #3]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	011b      	lsls	r3, r3, #4
 800328c:	1a9b      	subs	r3, r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	331b      	adds	r3, #27
 8003294:	2200      	movs	r2, #0
 8003296:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003298:	78fa      	ldrb	r2, [r7, #3]
 800329a:	6879      	ldr	r1, [r7, #4]
 800329c:	4613      	mov	r3, r2
 800329e:	011b      	lsls	r3, r3, #4
 80032a0:	1a9b      	subs	r3, r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	3344      	adds	r3, #68	@ 0x44
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d809      	bhi.n	80032c2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80032ae:	78fa      	ldrb	r2, [r7, #3]
 80032b0:	6879      	ldr	r1, [r7, #4]
 80032b2:	4613      	mov	r3, r2
 80032b4:	011b      	lsls	r3, r3, #4
 80032b6:	1a9b      	subs	r3, r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	440b      	add	r3, r1
 80032bc:	331c      	adds	r3, #28
 80032be:	2201      	movs	r2, #1
 80032c0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80032c2:	78fb      	ldrb	r3, [r7, #3]
 80032c4:	015a      	lsls	r2, r3, #5
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	4413      	add	r3, r2
 80032ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	78fa      	ldrb	r2, [r7, #3]
 80032d2:	0151      	lsls	r1, r2, #5
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	440a      	add	r2, r1
 80032d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80032dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032e0:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80032e2:	78fa      	ldrb	r2, [r7, #3]
 80032e4:	6879      	ldr	r1, [r7, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	011b      	lsls	r3, r3, #4
 80032ea:	1a9b      	subs	r3, r3, r2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	440b      	add	r3, r1
 80032f0:	334c      	adds	r3, #76	@ 0x4c
 80032f2:	2204      	movs	r2, #4
 80032f4:	701a      	strb	r2, [r3, #0]
 80032f6:	e014      	b.n	8003322 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032f8:	78fa      	ldrb	r2, [r7, #3]
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	1a9b      	subs	r3, r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	334c      	adds	r3, #76	@ 0x4c
 8003308:	2202      	movs	r2, #2
 800330a:	701a      	strb	r2, [r3, #0]
 800330c:	e009      	b.n	8003322 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	1a9b      	subs	r3, r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	334c      	adds	r3, #76	@ 0x4c
 800331e:	2202      	movs	r2, #2
 8003320:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003322:	78fa      	ldrb	r2, [r7, #3]
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	011b      	lsls	r3, r3, #4
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	3326      	adds	r3, #38	@ 0x26
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00b      	beq.n	8003350 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003338:	78fa      	ldrb	r2, [r7, #3]
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	011b      	lsls	r3, r3, #4
 8003340:	1a9b      	subs	r3, r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	3326      	adds	r3, #38	@ 0x26
 8003348:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800334a:	2b02      	cmp	r3, #2
 800334c:	f040 8136 	bne.w	80035bc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003350:	78fb      	ldrb	r3, [r7, #3]
 8003352:	015a      	lsls	r2, r3, #5
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	4413      	add	r3, r2
 8003358:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003366:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800336e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003370:	78fb      	ldrb	r3, [r7, #3]
 8003372:	015a      	lsls	r2, r3, #5
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	4413      	add	r3, r2
 8003378:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800337c:	461a      	mov	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6013      	str	r3, [r2, #0]
 8003382:	e11b      	b.n	80035bc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003384:	78fa      	ldrb	r2, [r7, #3]
 8003386:	6879      	ldr	r1, [r7, #4]
 8003388:	4613      	mov	r3, r2
 800338a:	011b      	lsls	r3, r3, #4
 800338c:	1a9b      	subs	r3, r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	440b      	add	r3, r1
 8003392:	334d      	adds	r3, #77	@ 0x4d
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	2b03      	cmp	r3, #3
 8003398:	f040 8081 	bne.w	800349e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800339c:	78fa      	ldrb	r2, [r7, #3]
 800339e:	6879      	ldr	r1, [r7, #4]
 80033a0:	4613      	mov	r3, r2
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	1a9b      	subs	r3, r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	440b      	add	r3, r1
 80033aa:	334d      	adds	r3, #77	@ 0x4d
 80033ac:	2202      	movs	r2, #2
 80033ae:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80033b0:	78fa      	ldrb	r2, [r7, #3]
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	011b      	lsls	r3, r3, #4
 80033b8:	1a9b      	subs	r3, r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	331b      	adds	r3, #27
 80033c0:	781b      	ldrb	r3, [r3, #0]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	f040 80fa 	bne.w	80035bc <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033c8:	78fa      	ldrb	r2, [r7, #3]
 80033ca:	6879      	ldr	r1, [r7, #4]
 80033cc:	4613      	mov	r3, r2
 80033ce:	011b      	lsls	r3, r3, #4
 80033d0:	1a9b      	subs	r3, r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	440b      	add	r3, r1
 80033d6:	334c      	adds	r3, #76	@ 0x4c
 80033d8:	2202      	movs	r2, #2
 80033da:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80033dc:	78fb      	ldrb	r3, [r7, #3]
 80033de:	015a      	lsls	r2, r3, #5
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	4413      	add	r3, r2
 80033e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	78fa      	ldrb	r2, [r7, #3]
 80033ec:	0151      	lsls	r1, r2, #5
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	440a      	add	r2, r1
 80033f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033fa:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80033fc:	78fb      	ldrb	r3, [r7, #3]
 80033fe:	015a      	lsls	r2, r3, #5
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	4413      	add	r3, r2
 8003404:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	78fa      	ldrb	r2, [r7, #3]
 800340c:	0151      	lsls	r1, r2, #5
 800340e:	693a      	ldr	r2, [r7, #16]
 8003410:	440a      	add	r2, r1
 8003412:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003416:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800341a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800341c:	78fb      	ldrb	r3, [r7, #3]
 800341e:	015a      	lsls	r2, r3, #5
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	4413      	add	r3, r2
 8003424:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	78fa      	ldrb	r2, [r7, #3]
 800342c:	0151      	lsls	r1, r2, #5
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	440a      	add	r2, r1
 8003432:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003436:	f023 0320 	bic.w	r3, r3, #32
 800343a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800343c:	78fa      	ldrb	r2, [r7, #3]
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	011b      	lsls	r3, r3, #4
 8003444:	1a9b      	subs	r3, r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	3326      	adds	r3, #38	@ 0x26
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00b      	beq.n	800346a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003452:	78fa      	ldrb	r2, [r7, #3]
 8003454:	6879      	ldr	r1, [r7, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	011b      	lsls	r3, r3, #4
 800345a:	1a9b      	subs	r3, r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	440b      	add	r3, r1
 8003460:	3326      	adds	r3, #38	@ 0x26
 8003462:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003464:	2b02      	cmp	r3, #2
 8003466:	f040 80a9 	bne.w	80035bc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800346a:	78fb      	ldrb	r3, [r7, #3]
 800346c:	015a      	lsls	r2, r3, #5
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	4413      	add	r3, r2
 8003472:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003480:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003488:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800348a:	78fb      	ldrb	r3, [r7, #3]
 800348c:	015a      	lsls	r2, r3, #5
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4413      	add	r3, r2
 8003492:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003496:	461a      	mov	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6013      	str	r3, [r2, #0]
 800349c:	e08e      	b.n	80035bc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800349e:	78fa      	ldrb	r2, [r7, #3]
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	4613      	mov	r3, r2
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	1a9b      	subs	r3, r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	440b      	add	r3, r1
 80034ac:	334d      	adds	r3, #77	@ 0x4d
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	2b04      	cmp	r3, #4
 80034b2:	d143      	bne.n	800353c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034b4:	78fa      	ldrb	r2, [r7, #3]
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	4613      	mov	r3, r2
 80034ba:	011b      	lsls	r3, r3, #4
 80034bc:	1a9b      	subs	r3, r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	440b      	add	r3, r1
 80034c2:	334d      	adds	r3, #77	@ 0x4d
 80034c4:	2202      	movs	r2, #2
 80034c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80034c8:	78fa      	ldrb	r2, [r7, #3]
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	1a9b      	subs	r3, r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	334c      	adds	r3, #76	@ 0x4c
 80034d8:	2202      	movs	r2, #2
 80034da:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034dc:	78fa      	ldrb	r2, [r7, #3]
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	3326      	adds	r3, #38	@ 0x26
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00a      	beq.n	8003508 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80034f2:	78fa      	ldrb	r2, [r7, #3]
 80034f4:	6879      	ldr	r1, [r7, #4]
 80034f6:	4613      	mov	r3, r2
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	1a9b      	subs	r3, r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	440b      	add	r3, r1
 8003500:	3326      	adds	r3, #38	@ 0x26
 8003502:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003504:	2b02      	cmp	r3, #2
 8003506:	d159      	bne.n	80035bc <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003508:	78fb      	ldrb	r3, [r7, #3]
 800350a:	015a      	lsls	r2, r3, #5
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	4413      	add	r3, r2
 8003510:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800351e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003526:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003528:	78fb      	ldrb	r3, [r7, #3]
 800352a:	015a      	lsls	r2, r3, #5
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4413      	add	r3, r2
 8003530:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003534:	461a      	mov	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6013      	str	r3, [r2, #0]
 800353a:	e03f      	b.n	80035bc <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800353c:	78fa      	ldrb	r2, [r7, #3]
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	334d      	adds	r3, #77	@ 0x4d
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	2b08      	cmp	r3, #8
 8003550:	d126      	bne.n	80035a0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003552:	78fa      	ldrb	r2, [r7, #3]
 8003554:	6879      	ldr	r1, [r7, #4]
 8003556:	4613      	mov	r3, r2
 8003558:	011b      	lsls	r3, r3, #4
 800355a:	1a9b      	subs	r3, r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	440b      	add	r3, r1
 8003560:	334d      	adds	r3, #77	@ 0x4d
 8003562:	2202      	movs	r2, #2
 8003564:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003566:	78fa      	ldrb	r2, [r7, #3]
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	4613      	mov	r3, r2
 800356c:	011b      	lsls	r3, r3, #4
 800356e:	1a9b      	subs	r3, r3, r2
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	440b      	add	r3, r1
 8003574:	3344      	adds	r3, #68	@ 0x44
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	1c59      	adds	r1, r3, #1
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	4613      	mov	r3, r2
 800357e:	011b      	lsls	r3, r3, #4
 8003580:	1a9b      	subs	r3, r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	4403      	add	r3, r0
 8003586:	3344      	adds	r3, #68	@ 0x44
 8003588:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800358a:	78fa      	ldrb	r2, [r7, #3]
 800358c:	6879      	ldr	r1, [r7, #4]
 800358e:	4613      	mov	r3, r2
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	1a9b      	subs	r3, r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	440b      	add	r3, r1
 8003598:	334c      	adds	r3, #76	@ 0x4c
 800359a:	2204      	movs	r2, #4
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e00d      	b.n	80035bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80035a0:	78fa      	ldrb	r2, [r7, #3]
 80035a2:	6879      	ldr	r1, [r7, #4]
 80035a4:	4613      	mov	r3, r2
 80035a6:	011b      	lsls	r3, r3, #4
 80035a8:	1a9b      	subs	r3, r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	440b      	add	r3, r1
 80035ae:	334d      	adds	r3, #77	@ 0x4d
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	f000 8100 	beq.w	80037b8 <HCD_HC_IN_IRQHandler+0xcca>
 80035b8:	e000      	b.n	80035bc <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035ba:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80035bc:	78fa      	ldrb	r2, [r7, #3]
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	011b      	lsls	r3, r3, #4
 80035c4:	1a9b      	subs	r3, r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	334c      	adds	r3, #76	@ 0x4c
 80035cc:	781a      	ldrb	r2, [r3, #0]
 80035ce:	78fb      	ldrb	r3, [r7, #3]
 80035d0:	4619      	mov	r1, r3
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f009 fcba 	bl	800cf4c <HAL_HCD_HC_NotifyURBChange_Callback>
 80035d8:	e0ef      	b.n	80037ba <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	78fa      	ldrb	r2, [r7, #3]
 80035e0:	4611      	mov	r1, r2
 80035e2:	4618      	mov	r0, r3
 80035e4:	f003 fe8f 	bl	8007306 <USB_ReadChInterrupts>
 80035e8:	4603      	mov	r3, r0
 80035ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ee:	2b40      	cmp	r3, #64	@ 0x40
 80035f0:	d12f      	bne.n	8003652 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80035f2:	78fb      	ldrb	r3, [r7, #3]
 80035f4:	015a      	lsls	r2, r3, #5
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	4413      	add	r3, r2
 80035fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035fe:	461a      	mov	r2, r3
 8003600:	2340      	movs	r3, #64	@ 0x40
 8003602:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003604:	78fa      	ldrb	r2, [r7, #3]
 8003606:	6879      	ldr	r1, [r7, #4]
 8003608:	4613      	mov	r3, r2
 800360a:	011b      	lsls	r3, r3, #4
 800360c:	1a9b      	subs	r3, r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	440b      	add	r3, r1
 8003612:	334d      	adds	r3, #77	@ 0x4d
 8003614:	2205      	movs	r2, #5
 8003616:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003618:	78fa      	ldrb	r2, [r7, #3]
 800361a:	6879      	ldr	r1, [r7, #4]
 800361c:	4613      	mov	r3, r2
 800361e:	011b      	lsls	r3, r3, #4
 8003620:	1a9b      	subs	r3, r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	331a      	adds	r3, #26
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d109      	bne.n	8003642 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800362e:	78fa      	ldrb	r2, [r7, #3]
 8003630:	6879      	ldr	r1, [r7, #4]
 8003632:	4613      	mov	r3, r2
 8003634:	011b      	lsls	r3, r3, #4
 8003636:	1a9b      	subs	r3, r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	440b      	add	r3, r1
 800363c:	3344      	adds	r3, #68	@ 0x44
 800363e:	2200      	movs	r2, #0
 8003640:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	78fa      	ldrb	r2, [r7, #3]
 8003648:	4611      	mov	r1, r2
 800364a:	4618      	mov	r0, r3
 800364c:	f004 fbff 	bl	8007e4e <USB_HC_Halt>
 8003650:	e0b3      	b.n	80037ba <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	78fa      	ldrb	r2, [r7, #3]
 8003658:	4611      	mov	r1, r2
 800365a:	4618      	mov	r0, r3
 800365c:	f003 fe53 	bl	8007306 <USB_ReadChInterrupts>
 8003660:	4603      	mov	r3, r0
 8003662:	f003 0310 	and.w	r3, r3, #16
 8003666:	2b10      	cmp	r3, #16
 8003668:	f040 80a7 	bne.w	80037ba <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800366c:	78fa      	ldrb	r2, [r7, #3]
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	4613      	mov	r3, r2
 8003672:	011b      	lsls	r3, r3, #4
 8003674:	1a9b      	subs	r3, r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	3326      	adds	r3, #38	@ 0x26
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	2b03      	cmp	r3, #3
 8003680:	d11b      	bne.n	80036ba <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003682:	78fa      	ldrb	r2, [r7, #3]
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	1a9b      	subs	r3, r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	440b      	add	r3, r1
 8003690:	3344      	adds	r3, #68	@ 0x44
 8003692:	2200      	movs	r2, #0
 8003694:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003696:	78fa      	ldrb	r2, [r7, #3]
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	1a9b      	subs	r3, r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	440b      	add	r3, r1
 80036a4:	334d      	adds	r3, #77	@ 0x4d
 80036a6:	2204      	movs	r2, #4
 80036a8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	78fa      	ldrb	r2, [r7, #3]
 80036b0:	4611      	mov	r1, r2
 80036b2:	4618      	mov	r0, r3
 80036b4:	f004 fbcb 	bl	8007e4e <USB_HC_Halt>
 80036b8:	e03f      	b.n	800373a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036ba:	78fa      	ldrb	r2, [r7, #3]
 80036bc:	6879      	ldr	r1, [r7, #4]
 80036be:	4613      	mov	r3, r2
 80036c0:	011b      	lsls	r3, r3, #4
 80036c2:	1a9b      	subs	r3, r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	440b      	add	r3, r1
 80036c8:	3326      	adds	r3, #38	@ 0x26
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80036d0:	78fa      	ldrb	r2, [r7, #3]
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	4613      	mov	r3, r2
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	1a9b      	subs	r3, r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	3326      	adds	r3, #38	@ 0x26
 80036e0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d129      	bne.n	800373a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80036e6:	78fa      	ldrb	r2, [r7, #3]
 80036e8:	6879      	ldr	r1, [r7, #4]
 80036ea:	4613      	mov	r3, r2
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	1a9b      	subs	r3, r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	440b      	add	r3, r1
 80036f4:	3344      	adds	r3, #68	@ 0x44
 80036f6:	2200      	movs	r2, #0
 80036f8:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	799b      	ldrb	r3, [r3, #6]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00a      	beq.n	8003718 <HCD_HC_IN_IRQHandler+0xc2a>
 8003702:	78fa      	ldrb	r2, [r7, #3]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	1a9b      	subs	r3, r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	331b      	adds	r3, #27
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d110      	bne.n	800373a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003718:	78fa      	ldrb	r2, [r7, #3]
 800371a:	6879      	ldr	r1, [r7, #4]
 800371c:	4613      	mov	r3, r2
 800371e:	011b      	lsls	r3, r3, #4
 8003720:	1a9b      	subs	r3, r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	440b      	add	r3, r1
 8003726:	334d      	adds	r3, #77	@ 0x4d
 8003728:	2204      	movs	r2, #4
 800372a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	78fa      	ldrb	r2, [r7, #3]
 8003732:	4611      	mov	r1, r2
 8003734:	4618      	mov	r0, r3
 8003736:	f004 fb8a 	bl	8007e4e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800373a:	78fa      	ldrb	r2, [r7, #3]
 800373c:	6879      	ldr	r1, [r7, #4]
 800373e:	4613      	mov	r3, r2
 8003740:	011b      	lsls	r3, r3, #4
 8003742:	1a9b      	subs	r3, r3, r2
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	440b      	add	r3, r1
 8003748:	331b      	adds	r3, #27
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d129      	bne.n	80037a4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003750:	78fa      	ldrb	r2, [r7, #3]
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	4613      	mov	r3, r2
 8003756:	011b      	lsls	r3, r3, #4
 8003758:	1a9b      	subs	r3, r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	331b      	adds	r3, #27
 8003760:	2200      	movs	r2, #0
 8003762:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003764:	78fb      	ldrb	r3, [r7, #3]
 8003766:	015a      	lsls	r2, r3, #5
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	4413      	add	r3, r2
 800376c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	78fa      	ldrb	r2, [r7, #3]
 8003774:	0151      	lsls	r1, r2, #5
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	440a      	add	r2, r1
 800377a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800377e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003782:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003784:	78fb      	ldrb	r3, [r7, #3]
 8003786:	015a      	lsls	r2, r3, #5
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	4413      	add	r3, r2
 800378c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	78fa      	ldrb	r2, [r7, #3]
 8003794:	0151      	lsls	r1, r2, #5
 8003796:	693a      	ldr	r2, [r7, #16]
 8003798:	440a      	add	r2, r1
 800379a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800379e:	f043 0320 	orr.w	r3, r3, #32
 80037a2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80037a4:	78fb      	ldrb	r3, [r7, #3]
 80037a6:	015a      	lsls	r2, r3, #5
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	4413      	add	r3, r2
 80037ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037b0:	461a      	mov	r2, r3
 80037b2:	2310      	movs	r3, #16
 80037b4:	6093      	str	r3, [r2, #8]
 80037b6:	e000      	b.n	80037ba <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80037b8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80037ba:	3718      	adds	r7, #24
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	460b      	mov	r3, r1
 80037ca:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	78fa      	ldrb	r2, [r7, #3]
 80037dc:	4611      	mov	r1, r2
 80037de:	4618      	mov	r0, r3
 80037e0:	f003 fd91 	bl	8007306 <USB_ReadChInterrupts>
 80037e4:	4603      	mov	r3, r0
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	2b04      	cmp	r3, #4
 80037ec:	d11b      	bne.n	8003826 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80037ee:	78fb      	ldrb	r3, [r7, #3]
 80037f0:	015a      	lsls	r2, r3, #5
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	4413      	add	r3, r2
 80037f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037fa:	461a      	mov	r2, r3
 80037fc:	2304      	movs	r3, #4
 80037fe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003800:	78fa      	ldrb	r2, [r7, #3]
 8003802:	6879      	ldr	r1, [r7, #4]
 8003804:	4613      	mov	r3, r2
 8003806:	011b      	lsls	r3, r3, #4
 8003808:	1a9b      	subs	r3, r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	440b      	add	r3, r1
 800380e:	334d      	adds	r3, #77	@ 0x4d
 8003810:	2207      	movs	r2, #7
 8003812:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	78fa      	ldrb	r2, [r7, #3]
 800381a:	4611      	mov	r1, r2
 800381c:	4618      	mov	r0, r3
 800381e:	f004 fb16 	bl	8007e4e <USB_HC_Halt>
 8003822:	f000 bc89 	b.w	8004138 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	78fa      	ldrb	r2, [r7, #3]
 800382c:	4611      	mov	r1, r2
 800382e:	4618      	mov	r0, r3
 8003830:	f003 fd69 	bl	8007306 <USB_ReadChInterrupts>
 8003834:	4603      	mov	r3, r0
 8003836:	f003 0320 	and.w	r3, r3, #32
 800383a:	2b20      	cmp	r3, #32
 800383c:	f040 8082 	bne.w	8003944 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003840:	78fb      	ldrb	r3, [r7, #3]
 8003842:	015a      	lsls	r2, r3, #5
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	4413      	add	r3, r2
 8003848:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800384c:	461a      	mov	r2, r3
 800384e:	2320      	movs	r3, #32
 8003850:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003852:	78fa      	ldrb	r2, [r7, #3]
 8003854:	6879      	ldr	r1, [r7, #4]
 8003856:	4613      	mov	r3, r2
 8003858:	011b      	lsls	r3, r3, #4
 800385a:	1a9b      	subs	r3, r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	440b      	add	r3, r1
 8003860:	3319      	adds	r3, #25
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d124      	bne.n	80038b2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003868:	78fa      	ldrb	r2, [r7, #3]
 800386a:	6879      	ldr	r1, [r7, #4]
 800386c:	4613      	mov	r3, r2
 800386e:	011b      	lsls	r3, r3, #4
 8003870:	1a9b      	subs	r3, r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	440b      	add	r3, r1
 8003876:	3319      	adds	r3, #25
 8003878:	2200      	movs	r2, #0
 800387a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800387c:	78fa      	ldrb	r2, [r7, #3]
 800387e:	6879      	ldr	r1, [r7, #4]
 8003880:	4613      	mov	r3, r2
 8003882:	011b      	lsls	r3, r3, #4
 8003884:	1a9b      	subs	r3, r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	440b      	add	r3, r1
 800388a:	334c      	adds	r3, #76	@ 0x4c
 800388c:	2202      	movs	r2, #2
 800388e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003890:	78fa      	ldrb	r2, [r7, #3]
 8003892:	6879      	ldr	r1, [r7, #4]
 8003894:	4613      	mov	r3, r2
 8003896:	011b      	lsls	r3, r3, #4
 8003898:	1a9b      	subs	r3, r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	334d      	adds	r3, #77	@ 0x4d
 80038a0:	2203      	movs	r2, #3
 80038a2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	78fa      	ldrb	r2, [r7, #3]
 80038aa:	4611      	mov	r1, r2
 80038ac:	4618      	mov	r0, r3
 80038ae:	f004 face 	bl	8007e4e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80038b2:	78fa      	ldrb	r2, [r7, #3]
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	4613      	mov	r3, r2
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	1a9b      	subs	r3, r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	331a      	adds	r3, #26
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	f040 8437 	bne.w	8004138 <HCD_HC_OUT_IRQHandler+0x978>
 80038ca:	78fa      	ldrb	r2, [r7, #3]
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	4613      	mov	r3, r2
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	1a9b      	subs	r3, r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	440b      	add	r3, r1
 80038d8:	331b      	adds	r3, #27
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f040 842b 	bne.w	8004138 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80038e2:	78fa      	ldrb	r2, [r7, #3]
 80038e4:	6879      	ldr	r1, [r7, #4]
 80038e6:	4613      	mov	r3, r2
 80038e8:	011b      	lsls	r3, r3, #4
 80038ea:	1a9b      	subs	r3, r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	440b      	add	r3, r1
 80038f0:	3326      	adds	r3, #38	@ 0x26
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d009      	beq.n	800390c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80038f8:	78fa      	ldrb	r2, [r7, #3]
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	4613      	mov	r3, r2
 80038fe:	011b      	lsls	r3, r3, #4
 8003900:	1a9b      	subs	r3, r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	440b      	add	r3, r1
 8003906:	331b      	adds	r3, #27
 8003908:	2201      	movs	r2, #1
 800390a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800390c:	78fa      	ldrb	r2, [r7, #3]
 800390e:	6879      	ldr	r1, [r7, #4]
 8003910:	4613      	mov	r3, r2
 8003912:	011b      	lsls	r3, r3, #4
 8003914:	1a9b      	subs	r3, r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	440b      	add	r3, r1
 800391a:	334d      	adds	r3, #77	@ 0x4d
 800391c:	2203      	movs	r2, #3
 800391e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	78fa      	ldrb	r2, [r7, #3]
 8003926:	4611      	mov	r1, r2
 8003928:	4618      	mov	r0, r3
 800392a:	f004 fa90 	bl	8007e4e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800392e:	78fa      	ldrb	r2, [r7, #3]
 8003930:	6879      	ldr	r1, [r7, #4]
 8003932:	4613      	mov	r3, r2
 8003934:	011b      	lsls	r3, r3, #4
 8003936:	1a9b      	subs	r3, r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	440b      	add	r3, r1
 800393c:	3344      	adds	r3, #68	@ 0x44
 800393e:	2200      	movs	r2, #0
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	e3f9      	b.n	8004138 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	78fa      	ldrb	r2, [r7, #3]
 800394a:	4611      	mov	r1, r2
 800394c:	4618      	mov	r0, r3
 800394e:	f003 fcda 	bl	8007306 <USB_ReadChInterrupts>
 8003952:	4603      	mov	r3, r0
 8003954:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800395c:	d111      	bne.n	8003982 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800395e:	78fb      	ldrb	r3, [r7, #3]
 8003960:	015a      	lsls	r2, r3, #5
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4413      	add	r3, r2
 8003966:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800396a:	461a      	mov	r2, r3
 800396c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003970:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	78fa      	ldrb	r2, [r7, #3]
 8003978:	4611      	mov	r1, r2
 800397a:	4618      	mov	r0, r3
 800397c:	f004 fa67 	bl	8007e4e <USB_HC_Halt>
 8003980:	e3da      	b.n	8004138 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	78fa      	ldrb	r2, [r7, #3]
 8003988:	4611      	mov	r1, r2
 800398a:	4618      	mov	r0, r3
 800398c:	f003 fcbb 	bl	8007306 <USB_ReadChInterrupts>
 8003990:	4603      	mov	r3, r0
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b01      	cmp	r3, #1
 8003998:	d168      	bne.n	8003a6c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800399a:	78fa      	ldrb	r2, [r7, #3]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	1a9b      	subs	r3, r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	440b      	add	r3, r1
 80039a8:	3344      	adds	r3, #68	@ 0x44
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	78fa      	ldrb	r2, [r7, #3]
 80039b4:	4611      	mov	r1, r2
 80039b6:	4618      	mov	r0, r3
 80039b8:	f003 fca5 	bl	8007306 <USB_ReadChInterrupts>
 80039bc:	4603      	mov	r3, r0
 80039be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039c2:	2b40      	cmp	r3, #64	@ 0x40
 80039c4:	d112      	bne.n	80039ec <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80039c6:	78fa      	ldrb	r2, [r7, #3]
 80039c8:	6879      	ldr	r1, [r7, #4]
 80039ca:	4613      	mov	r3, r2
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	3319      	adds	r3, #25
 80039d6:	2201      	movs	r2, #1
 80039d8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80039da:	78fb      	ldrb	r3, [r7, #3]
 80039dc:	015a      	lsls	r2, r3, #5
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	4413      	add	r3, r2
 80039e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039e6:	461a      	mov	r2, r3
 80039e8:	2340      	movs	r3, #64	@ 0x40
 80039ea:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80039ec:	78fa      	ldrb	r2, [r7, #3]
 80039ee:	6879      	ldr	r1, [r7, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	1a9b      	subs	r3, r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	331b      	adds	r3, #27
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d019      	beq.n	8003a36 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003a02:	78fa      	ldrb	r2, [r7, #3]
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	4613      	mov	r3, r2
 8003a08:	011b      	lsls	r3, r3, #4
 8003a0a:	1a9b      	subs	r3, r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	440b      	add	r3, r1
 8003a10:	331b      	adds	r3, #27
 8003a12:	2200      	movs	r2, #0
 8003a14:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a16:	78fb      	ldrb	r3, [r7, #3]
 8003a18:	015a      	lsls	r2, r3, #5
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	78fa      	ldrb	r2, [r7, #3]
 8003a26:	0151      	lsls	r1, r2, #5
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	440a      	add	r2, r1
 8003a2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a34:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003a36:	78fb      	ldrb	r3, [r7, #3]
 8003a38:	015a      	lsls	r2, r3, #5
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a42:	461a      	mov	r2, r3
 8003a44:	2301      	movs	r3, #1
 8003a46:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003a48:	78fa      	ldrb	r2, [r7, #3]
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	011b      	lsls	r3, r3, #4
 8003a50:	1a9b      	subs	r3, r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	440b      	add	r3, r1
 8003a56:	334d      	adds	r3, #77	@ 0x4d
 8003a58:	2201      	movs	r2, #1
 8003a5a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	78fa      	ldrb	r2, [r7, #3]
 8003a62:	4611      	mov	r1, r2
 8003a64:	4618      	mov	r0, r3
 8003a66:	f004 f9f2 	bl	8007e4e <USB_HC_Halt>
 8003a6a:	e365      	b.n	8004138 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	78fa      	ldrb	r2, [r7, #3]
 8003a72:	4611      	mov	r1, r2
 8003a74:	4618      	mov	r0, r3
 8003a76:	f003 fc46 	bl	8007306 <USB_ReadChInterrupts>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a80:	2b40      	cmp	r3, #64	@ 0x40
 8003a82:	d139      	bne.n	8003af8 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	334d      	adds	r3, #77	@ 0x4d
 8003a94:	2205      	movs	r2, #5
 8003a96:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003a98:	78fa      	ldrb	r2, [r7, #3]
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	1a9b      	subs	r3, r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	331a      	adds	r3, #26
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d109      	bne.n	8003ac2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	1a9b      	subs	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	3319      	adds	r3, #25
 8003abe:	2201      	movs	r2, #1
 8003ac0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003ac2:	78fa      	ldrb	r2, [r7, #3]
 8003ac4:	6879      	ldr	r1, [r7, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	011b      	lsls	r3, r3, #4
 8003aca:	1a9b      	subs	r3, r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	440b      	add	r3, r1
 8003ad0:	3344      	adds	r3, #68	@ 0x44
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	78fa      	ldrb	r2, [r7, #3]
 8003adc:	4611      	mov	r1, r2
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f004 f9b5 	bl	8007e4e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003ae4:	78fb      	ldrb	r3, [r7, #3]
 8003ae6:	015a      	lsls	r2, r3, #5
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	4413      	add	r3, r2
 8003aec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003af0:	461a      	mov	r2, r3
 8003af2:	2340      	movs	r3, #64	@ 0x40
 8003af4:	6093      	str	r3, [r2, #8]
 8003af6:	e31f      	b.n	8004138 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	4611      	mov	r1, r2
 8003b00:	4618      	mov	r0, r3
 8003b02:	f003 fc00 	bl	8007306 <USB_ReadChInterrupts>
 8003b06:	4603      	mov	r3, r0
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b08      	cmp	r3, #8
 8003b0e:	d11a      	bne.n	8003b46 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003b10:	78fb      	ldrb	r3, [r7, #3]
 8003b12:	015a      	lsls	r2, r3, #5
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4413      	add	r3, r2
 8003b18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	2308      	movs	r3, #8
 8003b20:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003b22:	78fa      	ldrb	r2, [r7, #3]
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	4613      	mov	r3, r2
 8003b28:	011b      	lsls	r3, r3, #4
 8003b2a:	1a9b      	subs	r3, r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	440b      	add	r3, r1
 8003b30:	334d      	adds	r3, #77	@ 0x4d
 8003b32:	2206      	movs	r2, #6
 8003b34:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	78fa      	ldrb	r2, [r7, #3]
 8003b3c:	4611      	mov	r1, r2
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f004 f985 	bl	8007e4e <USB_HC_Halt>
 8003b44:	e2f8      	b.n	8004138 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	78fa      	ldrb	r2, [r7, #3]
 8003b4c:	4611      	mov	r1, r2
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f003 fbd9 	bl	8007306 <USB_ReadChInterrupts>
 8003b54:	4603      	mov	r3, r0
 8003b56:	f003 0310 	and.w	r3, r3, #16
 8003b5a:	2b10      	cmp	r3, #16
 8003b5c:	d144      	bne.n	8003be8 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003b5e:	78fa      	ldrb	r2, [r7, #3]
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	4613      	mov	r3, r2
 8003b64:	011b      	lsls	r3, r3, #4
 8003b66:	1a9b      	subs	r3, r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	440b      	add	r3, r1
 8003b6c:	3344      	adds	r3, #68	@ 0x44
 8003b6e:	2200      	movs	r2, #0
 8003b70:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003b72:	78fa      	ldrb	r2, [r7, #3]
 8003b74:	6879      	ldr	r1, [r7, #4]
 8003b76:	4613      	mov	r3, r2
 8003b78:	011b      	lsls	r3, r3, #4
 8003b7a:	1a9b      	subs	r3, r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	440b      	add	r3, r1
 8003b80:	334d      	adds	r3, #77	@ 0x4d
 8003b82:	2204      	movs	r2, #4
 8003b84:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003b86:	78fa      	ldrb	r2, [r7, #3]
 8003b88:	6879      	ldr	r1, [r7, #4]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	1a9b      	subs	r3, r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	440b      	add	r3, r1
 8003b94:	3319      	adds	r3, #25
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d114      	bne.n	8003bc6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003b9c:	78fa      	ldrb	r2, [r7, #3]
 8003b9e:	6879      	ldr	r1, [r7, #4]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	011b      	lsls	r3, r3, #4
 8003ba4:	1a9b      	subs	r3, r3, r2
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	440b      	add	r3, r1
 8003baa:	3318      	adds	r3, #24
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d109      	bne.n	8003bc6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003bb2:	78fa      	ldrb	r2, [r7, #3]
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	1a9b      	subs	r3, r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	3319      	adds	r3, #25
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	78fa      	ldrb	r2, [r7, #3]
 8003bcc:	4611      	mov	r1, r2
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f004 f93d 	bl	8007e4e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003bd4:	78fb      	ldrb	r3, [r7, #3]
 8003bd6:	015a      	lsls	r2, r3, #5
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	4413      	add	r3, r2
 8003bdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003be0:	461a      	mov	r2, r3
 8003be2:	2310      	movs	r3, #16
 8003be4:	6093      	str	r3, [r2, #8]
 8003be6:	e2a7      	b.n	8004138 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	78fa      	ldrb	r2, [r7, #3]
 8003bee:	4611      	mov	r1, r2
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f003 fb88 	bl	8007306 <USB_ReadChInterrupts>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bfc:	2b80      	cmp	r3, #128	@ 0x80
 8003bfe:	f040 8083 	bne.w	8003d08 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	799b      	ldrb	r3, [r3, #6]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d111      	bne.n	8003c2e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003c0a:	78fa      	ldrb	r2, [r7, #3]
 8003c0c:	6879      	ldr	r1, [r7, #4]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	011b      	lsls	r3, r3, #4
 8003c12:	1a9b      	subs	r3, r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	440b      	add	r3, r1
 8003c18:	334d      	adds	r3, #77	@ 0x4d
 8003c1a:	2207      	movs	r2, #7
 8003c1c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	78fa      	ldrb	r2, [r7, #3]
 8003c24:	4611      	mov	r1, r2
 8003c26:	4618      	mov	r0, r3
 8003c28:	f004 f911 	bl	8007e4e <USB_HC_Halt>
 8003c2c:	e062      	b.n	8003cf4 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003c2e:	78fa      	ldrb	r2, [r7, #3]
 8003c30:	6879      	ldr	r1, [r7, #4]
 8003c32:	4613      	mov	r3, r2
 8003c34:	011b      	lsls	r3, r3, #4
 8003c36:	1a9b      	subs	r3, r3, r2
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	440b      	add	r3, r1
 8003c3c:	3344      	adds	r3, #68	@ 0x44
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	1c59      	adds	r1, r3, #1
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	4613      	mov	r3, r2
 8003c46:	011b      	lsls	r3, r3, #4
 8003c48:	1a9b      	subs	r3, r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	4403      	add	r3, r0
 8003c4e:	3344      	adds	r3, #68	@ 0x44
 8003c50:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003c52:	78fa      	ldrb	r2, [r7, #3]
 8003c54:	6879      	ldr	r1, [r7, #4]
 8003c56:	4613      	mov	r3, r2
 8003c58:	011b      	lsls	r3, r3, #4
 8003c5a:	1a9b      	subs	r3, r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	440b      	add	r3, r1
 8003c60:	3344      	adds	r3, #68	@ 0x44
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d922      	bls.n	8003cae <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003c68:	78fa      	ldrb	r2, [r7, #3]
 8003c6a:	6879      	ldr	r1, [r7, #4]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	011b      	lsls	r3, r3, #4
 8003c70:	1a9b      	subs	r3, r3, r2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	440b      	add	r3, r1
 8003c76:	3344      	adds	r3, #68	@ 0x44
 8003c78:	2200      	movs	r2, #0
 8003c7a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003c7c:	78fa      	ldrb	r2, [r7, #3]
 8003c7e:	6879      	ldr	r1, [r7, #4]
 8003c80:	4613      	mov	r3, r2
 8003c82:	011b      	lsls	r3, r3, #4
 8003c84:	1a9b      	subs	r3, r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	334c      	adds	r3, #76	@ 0x4c
 8003c8c:	2204      	movs	r2, #4
 8003c8e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003c90:	78fa      	ldrb	r2, [r7, #3]
 8003c92:	6879      	ldr	r1, [r7, #4]
 8003c94:	4613      	mov	r3, r2
 8003c96:	011b      	lsls	r3, r3, #4
 8003c98:	1a9b      	subs	r3, r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	334c      	adds	r3, #76	@ 0x4c
 8003ca0:	781a      	ldrb	r2, [r3, #0]
 8003ca2:	78fb      	ldrb	r3, [r7, #3]
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f009 f950 	bl	800cf4c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003cac:	e022      	b.n	8003cf4 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003cae:	78fa      	ldrb	r2, [r7, #3]
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	1a9b      	subs	r3, r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	440b      	add	r3, r1
 8003cbc:	334c      	adds	r3, #76	@ 0x4c
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003cc2:	78fb      	ldrb	r3, [r7, #3]
 8003cc4:	015a      	lsls	r2, r3, #5
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	4413      	add	r3, r2
 8003cca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003cd8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ce0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ce2:	78fb      	ldrb	r3, [r7, #3]
 8003ce4:	015a      	lsls	r2, r3, #5
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	4413      	add	r3, r2
 8003cea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cee:	461a      	mov	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003cf4:	78fb      	ldrb	r3, [r7, #3]
 8003cf6:	015a      	lsls	r2, r3, #5
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d00:	461a      	mov	r2, r3
 8003d02:	2380      	movs	r3, #128	@ 0x80
 8003d04:	6093      	str	r3, [r2, #8]
 8003d06:	e217      	b.n	8004138 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	78fa      	ldrb	r2, [r7, #3]
 8003d0e:	4611      	mov	r1, r2
 8003d10:	4618      	mov	r0, r3
 8003d12:	f003 faf8 	bl	8007306 <USB_ReadChInterrupts>
 8003d16:	4603      	mov	r3, r0
 8003d18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d20:	d11b      	bne.n	8003d5a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003d22:	78fa      	ldrb	r2, [r7, #3]
 8003d24:	6879      	ldr	r1, [r7, #4]
 8003d26:	4613      	mov	r3, r2
 8003d28:	011b      	lsls	r3, r3, #4
 8003d2a:	1a9b      	subs	r3, r3, r2
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	440b      	add	r3, r1
 8003d30:	334d      	adds	r3, #77	@ 0x4d
 8003d32:	2209      	movs	r2, #9
 8003d34:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	78fa      	ldrb	r2, [r7, #3]
 8003d3c:	4611      	mov	r1, r2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f004 f885 	bl	8007e4e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003d44:	78fb      	ldrb	r3, [r7, #3]
 8003d46:	015a      	lsls	r2, r3, #5
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d50:	461a      	mov	r2, r3
 8003d52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d56:	6093      	str	r3, [r2, #8]
 8003d58:	e1ee      	b.n	8004138 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	78fa      	ldrb	r2, [r7, #3]
 8003d60:	4611      	mov	r1, r2
 8003d62:	4618      	mov	r0, r3
 8003d64:	f003 facf 	bl	8007306 <USB_ReadChInterrupts>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	f040 81df 	bne.w	8004132 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003d74:	78fb      	ldrb	r3, [r7, #3]
 8003d76:	015a      	lsls	r2, r3, #5
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	4413      	add	r3, r2
 8003d7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d80:	461a      	mov	r2, r3
 8003d82:	2302      	movs	r3, #2
 8003d84:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003d86:	78fa      	ldrb	r2, [r7, #3]
 8003d88:	6879      	ldr	r1, [r7, #4]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	011b      	lsls	r3, r3, #4
 8003d8e:	1a9b      	subs	r3, r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	440b      	add	r3, r1
 8003d94:	334d      	adds	r3, #77	@ 0x4d
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	f040 8093 	bne.w	8003ec4 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d9e:	78fa      	ldrb	r2, [r7, #3]
 8003da0:	6879      	ldr	r1, [r7, #4]
 8003da2:	4613      	mov	r3, r2
 8003da4:	011b      	lsls	r3, r3, #4
 8003da6:	1a9b      	subs	r3, r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	440b      	add	r3, r1
 8003dac:	334d      	adds	r3, #77	@ 0x4d
 8003dae:	2202      	movs	r2, #2
 8003db0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003db2:	78fa      	ldrb	r2, [r7, #3]
 8003db4:	6879      	ldr	r1, [r7, #4]
 8003db6:	4613      	mov	r3, r2
 8003db8:	011b      	lsls	r3, r3, #4
 8003dba:	1a9b      	subs	r3, r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	440b      	add	r3, r1
 8003dc0:	334c      	adds	r3, #76	@ 0x4c
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003dc6:	78fa      	ldrb	r2, [r7, #3]
 8003dc8:	6879      	ldr	r1, [r7, #4]
 8003dca:	4613      	mov	r3, r2
 8003dcc:	011b      	lsls	r3, r3, #4
 8003dce:	1a9b      	subs	r3, r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	440b      	add	r3, r1
 8003dd4:	3326      	adds	r3, #38	@ 0x26
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d00b      	beq.n	8003df4 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003ddc:	78fa      	ldrb	r2, [r7, #3]
 8003dde:	6879      	ldr	r1, [r7, #4]
 8003de0:	4613      	mov	r3, r2
 8003de2:	011b      	lsls	r3, r3, #4
 8003de4:	1a9b      	subs	r3, r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	440b      	add	r3, r1
 8003dea:	3326      	adds	r3, #38	@ 0x26
 8003dec:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003dee:	2b03      	cmp	r3, #3
 8003df0:	f040 8190 	bne.w	8004114 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	799b      	ldrb	r3, [r3, #6]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d115      	bne.n	8003e28 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003dfc:	78fa      	ldrb	r2, [r7, #3]
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	4613      	mov	r3, r2
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	1a9b      	subs	r3, r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	333d      	adds	r3, #61	@ 0x3d
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	78fa      	ldrb	r2, [r7, #3]
 8003e10:	f083 0301 	eor.w	r3, r3, #1
 8003e14:	b2d8      	uxtb	r0, r3
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	011b      	lsls	r3, r3, #4
 8003e1c:	1a9b      	subs	r3, r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	333d      	adds	r3, #61	@ 0x3d
 8003e24:	4602      	mov	r2, r0
 8003e26:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	799b      	ldrb	r3, [r3, #6]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	f040 8171 	bne.w	8004114 <HCD_HC_OUT_IRQHandler+0x954>
 8003e32:	78fa      	ldrb	r2, [r7, #3]
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	4613      	mov	r3, r2
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	1a9b      	subs	r3, r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	440b      	add	r3, r1
 8003e40:	3334      	adds	r3, #52	@ 0x34
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f000 8165 	beq.w	8004114 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003e4a:	78fa      	ldrb	r2, [r7, #3]
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	011b      	lsls	r3, r3, #4
 8003e52:	1a9b      	subs	r3, r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	440b      	add	r3, r1
 8003e58:	3334      	adds	r3, #52	@ 0x34
 8003e5a:	6819      	ldr	r1, [r3, #0]
 8003e5c:	78fa      	ldrb	r2, [r7, #3]
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	4613      	mov	r3, r2
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4403      	add	r3, r0
 8003e6a:	3328      	adds	r3, #40	@ 0x28
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	440b      	add	r3, r1
 8003e70:	1e59      	subs	r1, r3, #1
 8003e72:	78fa      	ldrb	r2, [r7, #3]
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	4613      	mov	r3, r2
 8003e78:	011b      	lsls	r3, r3, #4
 8003e7a:	1a9b      	subs	r3, r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	4403      	add	r3, r0
 8003e80:	3328      	adds	r3, #40	@ 0x28
 8003e82:	881b      	ldrh	r3, [r3, #0]
 8003e84:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e88:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 813f 	beq.w	8004114 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003e96:	78fa      	ldrb	r2, [r7, #3]
 8003e98:	6879      	ldr	r1, [r7, #4]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	333d      	adds	r3, #61	@ 0x3d
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	f083 0301 	eor.w	r3, r3, #1
 8003eae:	b2d8      	uxtb	r0, r3
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	011b      	lsls	r3, r3, #4
 8003eb6:	1a9b      	subs	r3, r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	440b      	add	r3, r1
 8003ebc:	333d      	adds	r3, #61	@ 0x3d
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	701a      	strb	r2, [r3, #0]
 8003ec2:	e127      	b.n	8004114 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003ec4:	78fa      	ldrb	r2, [r7, #3]
 8003ec6:	6879      	ldr	r1, [r7, #4]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	011b      	lsls	r3, r3, #4
 8003ecc:	1a9b      	subs	r3, r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	440b      	add	r3, r1
 8003ed2:	334d      	adds	r3, #77	@ 0x4d
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	2b03      	cmp	r3, #3
 8003ed8:	d120      	bne.n	8003f1c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003eda:	78fa      	ldrb	r2, [r7, #3]
 8003edc:	6879      	ldr	r1, [r7, #4]
 8003ede:	4613      	mov	r3, r2
 8003ee0:	011b      	lsls	r3, r3, #4
 8003ee2:	1a9b      	subs	r3, r3, r2
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	440b      	add	r3, r1
 8003ee8:	334d      	adds	r3, #77	@ 0x4d
 8003eea:	2202      	movs	r2, #2
 8003eec:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003eee:	78fa      	ldrb	r2, [r7, #3]
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	1a9b      	subs	r3, r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	440b      	add	r3, r1
 8003efc:	331b      	adds	r3, #27
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	f040 8107 	bne.w	8004114 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f06:	78fa      	ldrb	r2, [r7, #3]
 8003f08:	6879      	ldr	r1, [r7, #4]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	011b      	lsls	r3, r3, #4
 8003f0e:	1a9b      	subs	r3, r3, r2
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	440b      	add	r3, r1
 8003f14:	334c      	adds	r3, #76	@ 0x4c
 8003f16:	2202      	movs	r2, #2
 8003f18:	701a      	strb	r2, [r3, #0]
 8003f1a:	e0fb      	b.n	8004114 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003f1c:	78fa      	ldrb	r2, [r7, #3]
 8003f1e:	6879      	ldr	r1, [r7, #4]
 8003f20:	4613      	mov	r3, r2
 8003f22:	011b      	lsls	r3, r3, #4
 8003f24:	1a9b      	subs	r3, r3, r2
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	440b      	add	r3, r1
 8003f2a:	334d      	adds	r3, #77	@ 0x4d
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	2b04      	cmp	r3, #4
 8003f30:	d13a      	bne.n	8003fa8 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f32:	78fa      	ldrb	r2, [r7, #3]
 8003f34:	6879      	ldr	r1, [r7, #4]
 8003f36:	4613      	mov	r3, r2
 8003f38:	011b      	lsls	r3, r3, #4
 8003f3a:	1a9b      	subs	r3, r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	440b      	add	r3, r1
 8003f40:	334d      	adds	r3, #77	@ 0x4d
 8003f42:	2202      	movs	r2, #2
 8003f44:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f46:	78fa      	ldrb	r2, [r7, #3]
 8003f48:	6879      	ldr	r1, [r7, #4]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	011b      	lsls	r3, r3, #4
 8003f4e:	1a9b      	subs	r3, r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	440b      	add	r3, r1
 8003f54:	334c      	adds	r3, #76	@ 0x4c
 8003f56:	2202      	movs	r2, #2
 8003f58:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003f5a:	78fa      	ldrb	r2, [r7, #3]
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	1a9b      	subs	r3, r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	331b      	adds	r3, #27
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	f040 80d1 	bne.w	8004114 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003f72:	78fa      	ldrb	r2, [r7, #3]
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	4613      	mov	r3, r2
 8003f78:	011b      	lsls	r3, r3, #4
 8003f7a:	1a9b      	subs	r3, r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	440b      	add	r3, r1
 8003f80:	331b      	adds	r3, #27
 8003f82:	2200      	movs	r2, #0
 8003f84:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003f86:	78fb      	ldrb	r3, [r7, #3]
 8003f88:	015a      	lsls	r2, r3, #5
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	78fa      	ldrb	r2, [r7, #3]
 8003f96:	0151      	lsls	r1, r2, #5
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	440a      	add	r2, r1
 8003f9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003fa0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fa4:	6053      	str	r3, [r2, #4]
 8003fa6:	e0b5      	b.n	8004114 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003fa8:	78fa      	ldrb	r2, [r7, #3]
 8003faa:	6879      	ldr	r1, [r7, #4]
 8003fac:	4613      	mov	r3, r2
 8003fae:	011b      	lsls	r3, r3, #4
 8003fb0:	1a9b      	subs	r3, r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	334d      	adds	r3, #77	@ 0x4d
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	2b05      	cmp	r3, #5
 8003fbc:	d114      	bne.n	8003fe8 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003fbe:	78fa      	ldrb	r2, [r7, #3]
 8003fc0:	6879      	ldr	r1, [r7, #4]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	011b      	lsls	r3, r3, #4
 8003fc6:	1a9b      	subs	r3, r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	440b      	add	r3, r1
 8003fcc:	334d      	adds	r3, #77	@ 0x4d
 8003fce:	2202      	movs	r2, #2
 8003fd0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003fd2:	78fa      	ldrb	r2, [r7, #3]
 8003fd4:	6879      	ldr	r1, [r7, #4]
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	011b      	lsls	r3, r3, #4
 8003fda:	1a9b      	subs	r3, r3, r2
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	440b      	add	r3, r1
 8003fe0:	334c      	adds	r3, #76	@ 0x4c
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	701a      	strb	r2, [r3, #0]
 8003fe6:	e095      	b.n	8004114 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003fe8:	78fa      	ldrb	r2, [r7, #3]
 8003fea:	6879      	ldr	r1, [r7, #4]
 8003fec:	4613      	mov	r3, r2
 8003fee:	011b      	lsls	r3, r3, #4
 8003ff0:	1a9b      	subs	r3, r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	334d      	adds	r3, #77	@ 0x4d
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2b06      	cmp	r3, #6
 8003ffc:	d114      	bne.n	8004028 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ffe:	78fa      	ldrb	r2, [r7, #3]
 8004000:	6879      	ldr	r1, [r7, #4]
 8004002:	4613      	mov	r3, r2
 8004004:	011b      	lsls	r3, r3, #4
 8004006:	1a9b      	subs	r3, r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	440b      	add	r3, r1
 800400c:	334d      	adds	r3, #77	@ 0x4d
 800400e:	2202      	movs	r2, #2
 8004010:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004012:	78fa      	ldrb	r2, [r7, #3]
 8004014:	6879      	ldr	r1, [r7, #4]
 8004016:	4613      	mov	r3, r2
 8004018:	011b      	lsls	r3, r3, #4
 800401a:	1a9b      	subs	r3, r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	440b      	add	r3, r1
 8004020:	334c      	adds	r3, #76	@ 0x4c
 8004022:	2205      	movs	r2, #5
 8004024:	701a      	strb	r2, [r3, #0]
 8004026:	e075      	b.n	8004114 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004028:	78fa      	ldrb	r2, [r7, #3]
 800402a:	6879      	ldr	r1, [r7, #4]
 800402c:	4613      	mov	r3, r2
 800402e:	011b      	lsls	r3, r3, #4
 8004030:	1a9b      	subs	r3, r3, r2
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	440b      	add	r3, r1
 8004036:	334d      	adds	r3, #77	@ 0x4d
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	2b07      	cmp	r3, #7
 800403c:	d00a      	beq.n	8004054 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800403e:	78fa      	ldrb	r2, [r7, #3]
 8004040:	6879      	ldr	r1, [r7, #4]
 8004042:	4613      	mov	r3, r2
 8004044:	011b      	lsls	r3, r3, #4
 8004046:	1a9b      	subs	r3, r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	440b      	add	r3, r1
 800404c:	334d      	adds	r3, #77	@ 0x4d
 800404e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004050:	2b09      	cmp	r3, #9
 8004052:	d170      	bne.n	8004136 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004054:	78fa      	ldrb	r2, [r7, #3]
 8004056:	6879      	ldr	r1, [r7, #4]
 8004058:	4613      	mov	r3, r2
 800405a:	011b      	lsls	r3, r3, #4
 800405c:	1a9b      	subs	r3, r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	440b      	add	r3, r1
 8004062:	334d      	adds	r3, #77	@ 0x4d
 8004064:	2202      	movs	r2, #2
 8004066:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004068:	78fa      	ldrb	r2, [r7, #3]
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	4613      	mov	r3, r2
 800406e:	011b      	lsls	r3, r3, #4
 8004070:	1a9b      	subs	r3, r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	440b      	add	r3, r1
 8004076:	3344      	adds	r3, #68	@ 0x44
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	1c59      	adds	r1, r3, #1
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	4613      	mov	r3, r2
 8004080:	011b      	lsls	r3, r3, #4
 8004082:	1a9b      	subs	r3, r3, r2
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4403      	add	r3, r0
 8004088:	3344      	adds	r3, #68	@ 0x44
 800408a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800408c:	78fa      	ldrb	r2, [r7, #3]
 800408e:	6879      	ldr	r1, [r7, #4]
 8004090:	4613      	mov	r3, r2
 8004092:	011b      	lsls	r3, r3, #4
 8004094:	1a9b      	subs	r3, r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	440b      	add	r3, r1
 800409a:	3344      	adds	r3, #68	@ 0x44
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d914      	bls.n	80040cc <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80040a2:	78fa      	ldrb	r2, [r7, #3]
 80040a4:	6879      	ldr	r1, [r7, #4]
 80040a6:	4613      	mov	r3, r2
 80040a8:	011b      	lsls	r3, r3, #4
 80040aa:	1a9b      	subs	r3, r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	440b      	add	r3, r1
 80040b0:	3344      	adds	r3, #68	@ 0x44
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80040b6:	78fa      	ldrb	r2, [r7, #3]
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	4613      	mov	r3, r2
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	1a9b      	subs	r3, r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	440b      	add	r3, r1
 80040c4:	334c      	adds	r3, #76	@ 0x4c
 80040c6:	2204      	movs	r2, #4
 80040c8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80040ca:	e022      	b.n	8004112 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80040cc:	78fa      	ldrb	r2, [r7, #3]
 80040ce:	6879      	ldr	r1, [r7, #4]
 80040d0:	4613      	mov	r3, r2
 80040d2:	011b      	lsls	r3, r3, #4
 80040d4:	1a9b      	subs	r3, r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	440b      	add	r3, r1
 80040da:	334c      	adds	r3, #76	@ 0x4c
 80040dc:	2202      	movs	r2, #2
 80040de:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80040e0:	78fb      	ldrb	r3, [r7, #3]
 80040e2:	015a      	lsls	r2, r3, #5
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	4413      	add	r3, r2
 80040e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80040f6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80040fe:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004100:	78fb      	ldrb	r3, [r7, #3]
 8004102:	015a      	lsls	r2, r3, #5
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	4413      	add	r3, r2
 8004108:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800410c:	461a      	mov	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004112:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004114:	78fa      	ldrb	r2, [r7, #3]
 8004116:	6879      	ldr	r1, [r7, #4]
 8004118:	4613      	mov	r3, r2
 800411a:	011b      	lsls	r3, r3, #4
 800411c:	1a9b      	subs	r3, r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	440b      	add	r3, r1
 8004122:	334c      	adds	r3, #76	@ 0x4c
 8004124:	781a      	ldrb	r2, [r3, #0]
 8004126:	78fb      	ldrb	r3, [r7, #3]
 8004128:	4619      	mov	r1, r3
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f008 ff0e 	bl	800cf4c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004130:	e002      	b.n	8004138 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004132:	bf00      	nop
 8004134:	e000      	b.n	8004138 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004136:	bf00      	nop
  }
}
 8004138:	3718      	adds	r7, #24
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b08a      	sub	sp, #40	@ 0x28
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800414c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	f003 030f 	and.w	r3, r3, #15
 800415e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	0c5b      	lsrs	r3, r3, #17
 8004164:	f003 030f 	and.w	r3, r3, #15
 8004168:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	091b      	lsrs	r3, r3, #4
 800416e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004172:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	2b02      	cmp	r3, #2
 8004178:	d004      	beq.n	8004184 <HCD_RXQLVL_IRQHandler+0x46>
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	2b05      	cmp	r3, #5
 800417e:	f000 80b6 	beq.w	80042ee <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004182:	e0b7      	b.n	80042f4 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 80b3 	beq.w	80042f2 <HCD_RXQLVL_IRQHandler+0x1b4>
 800418c:	6879      	ldr	r1, [r7, #4]
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	4613      	mov	r3, r2
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	1a9b      	subs	r3, r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	440b      	add	r3, r1
 800419a:	332c      	adds	r3, #44	@ 0x2c
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f000 80a7 	beq.w	80042f2 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80041a4:	6879      	ldr	r1, [r7, #4]
 80041a6:	69ba      	ldr	r2, [r7, #24]
 80041a8:	4613      	mov	r3, r2
 80041aa:	011b      	lsls	r3, r3, #4
 80041ac:	1a9b      	subs	r3, r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	440b      	add	r3, r1
 80041b2:	3338      	adds	r3, #56	@ 0x38
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	18d1      	adds	r1, r2, r3
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	69ba      	ldr	r2, [r7, #24]
 80041be:	4613      	mov	r3, r2
 80041c0:	011b      	lsls	r3, r3, #4
 80041c2:	1a9b      	subs	r3, r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	4403      	add	r3, r0
 80041c8:	3334      	adds	r3, #52	@ 0x34
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4299      	cmp	r1, r3
 80041ce:	f200 8083 	bhi.w	80042d8 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6818      	ldr	r0, [r3, #0]
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	69ba      	ldr	r2, [r7, #24]
 80041da:	4613      	mov	r3, r2
 80041dc:	011b      	lsls	r3, r3, #4
 80041de:	1a9b      	subs	r3, r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	440b      	add	r3, r1
 80041e4:	332c      	adds	r3, #44	@ 0x2c
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	b292      	uxth	r2, r2
 80041ec:	4619      	mov	r1, r3
 80041ee:	f003 f81f 	bl	8007230 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	4613      	mov	r3, r2
 80041f8:	011b      	lsls	r3, r3, #4
 80041fa:	1a9b      	subs	r3, r3, r2
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	440b      	add	r3, r1
 8004200:	332c      	adds	r3, #44	@ 0x2c
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	18d1      	adds	r1, r2, r3
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	69ba      	ldr	r2, [r7, #24]
 800420c:	4613      	mov	r3, r2
 800420e:	011b      	lsls	r3, r3, #4
 8004210:	1a9b      	subs	r3, r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4403      	add	r3, r0
 8004216:	332c      	adds	r3, #44	@ 0x2c
 8004218:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800421a:	6879      	ldr	r1, [r7, #4]
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	4613      	mov	r3, r2
 8004220:	011b      	lsls	r3, r3, #4
 8004222:	1a9b      	subs	r3, r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	440b      	add	r3, r1
 8004228:	3338      	adds	r3, #56	@ 0x38
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	18d1      	adds	r1, r2, r3
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4613      	mov	r3, r2
 8004236:	011b      	lsls	r3, r3, #4
 8004238:	1a9b      	subs	r3, r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4403      	add	r3, r0
 800423e:	3338      	adds	r3, #56	@ 0x38
 8004240:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	015a      	lsls	r2, r3, #5
 8004246:	6a3b      	ldr	r3, [r7, #32]
 8004248:	4413      	add	r3, r2
 800424a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	0cdb      	lsrs	r3, r3, #19
 8004252:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004256:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004258:	6879      	ldr	r1, [r7, #4]
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	4613      	mov	r3, r2
 800425e:	011b      	lsls	r3, r3, #4
 8004260:	1a9b      	subs	r3, r3, r2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	440b      	add	r3, r1
 8004266:	3328      	adds	r3, #40	@ 0x28
 8004268:	881b      	ldrh	r3, [r3, #0]
 800426a:	461a      	mov	r2, r3
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	4293      	cmp	r3, r2
 8004270:	d13f      	bne.n	80042f2 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d03c      	beq.n	80042f2 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	015a      	lsls	r2, r3, #5
 800427c:	6a3b      	ldr	r3, [r7, #32]
 800427e:	4413      	add	r3, r2
 8004280:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800428e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004296:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	015a      	lsls	r2, r3, #5
 800429c:	6a3b      	ldr	r3, [r7, #32]
 800429e:	4413      	add	r3, r2
 80042a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042a4:	461a      	mov	r2, r3
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80042aa:	6879      	ldr	r1, [r7, #4]
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	4613      	mov	r3, r2
 80042b0:	011b      	lsls	r3, r3, #4
 80042b2:	1a9b      	subs	r3, r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	440b      	add	r3, r1
 80042b8:	333c      	adds	r3, #60	@ 0x3c
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	f083 0301 	eor.w	r3, r3, #1
 80042c0:	b2d8      	uxtb	r0, r3
 80042c2:	6879      	ldr	r1, [r7, #4]
 80042c4:	69ba      	ldr	r2, [r7, #24]
 80042c6:	4613      	mov	r3, r2
 80042c8:	011b      	lsls	r3, r3, #4
 80042ca:	1a9b      	subs	r3, r3, r2
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	440b      	add	r3, r1
 80042d0:	333c      	adds	r3, #60	@ 0x3c
 80042d2:	4602      	mov	r2, r0
 80042d4:	701a      	strb	r2, [r3, #0]
      break;
 80042d6:	e00c      	b.n	80042f2 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	69ba      	ldr	r2, [r7, #24]
 80042dc:	4613      	mov	r3, r2
 80042de:	011b      	lsls	r3, r3, #4
 80042e0:	1a9b      	subs	r3, r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	440b      	add	r3, r1
 80042e6:	334c      	adds	r3, #76	@ 0x4c
 80042e8:	2204      	movs	r2, #4
 80042ea:	701a      	strb	r2, [r3, #0]
      break;
 80042ec:	e001      	b.n	80042f2 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80042ee:	bf00      	nop
 80042f0:	e000      	b.n	80042f4 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80042f2:	bf00      	nop
  }
}
 80042f4:	bf00      	nop
 80042f6:	3728      	adds	r7, #40	@ 0x28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004328:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f003 0302 	and.w	r3, r3, #2
 8004330:	2b02      	cmp	r3, #2
 8004332:	d10b      	bne.n	800434c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b01      	cmp	r3, #1
 800433c:	d102      	bne.n	8004344 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f008 fde8 	bl	800cf14 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	f043 0302 	orr.w	r3, r3, #2
 800434a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f003 0308 	and.w	r3, r3, #8
 8004352:	2b08      	cmp	r3, #8
 8004354:	d132      	bne.n	80043bc <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	f043 0308 	orr.w	r3, r3, #8
 800435c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f003 0304 	and.w	r3, r3, #4
 8004364:	2b04      	cmp	r3, #4
 8004366:	d126      	bne.n	80043b6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	7a5b      	ldrb	r3, [r3, #9]
 800436c:	2b02      	cmp	r3, #2
 800436e:	d113      	bne.n	8004398 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004376:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800437a:	d106      	bne.n	800438a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2102      	movs	r1, #2
 8004382:	4618      	mov	r0, r3
 8004384:	f003 f8e4 	bl	8007550 <USB_InitFSLSPClkSel>
 8004388:	e011      	b.n	80043ae <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2101      	movs	r1, #1
 8004390:	4618      	mov	r0, r3
 8004392:	f003 f8dd 	bl	8007550 <USB_InitFSLSPClkSel>
 8004396:	e00a      	b.n	80043ae <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	79db      	ldrb	r3, [r3, #7]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d106      	bne.n	80043ae <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80043a6:	461a      	mov	r2, r3
 80043a8:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80043ac:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f008 fdde 	bl	800cf70 <HAL_HCD_PortEnabled_Callback>
 80043b4:	e002      	b.n	80043bc <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f008 fde8 	bl	800cf8c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f003 0320 	and.w	r3, r3, #32
 80043c2:	2b20      	cmp	r3, #32
 80043c4:	d103      	bne.n	80043ce <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	f043 0320 	orr.w	r3, r3, #32
 80043cc:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80043d4:	461a      	mov	r2, r3
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	6013      	str	r3, [r2, #0]
}
 80043da:	bf00      	nop
 80043dc:	3718      	adds	r7, #24
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
	...

080043e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d101      	bne.n	80043f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e12b      	b.n	800464e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d106      	bne.n	8004410 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7fc fd2e 	bl	8000e6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2224      	movs	r2, #36	@ 0x24
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0201 	bic.w	r2, r2, #1
 8004426:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004436:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004446:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004448:	f001 f964 	bl	8005714 <HAL_RCC_GetPCLK1Freq>
 800444c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	4a81      	ldr	r2, [pc, #516]	@ (8004658 <HAL_I2C_Init+0x274>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d807      	bhi.n	8004468 <HAL_I2C_Init+0x84>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	4a80      	ldr	r2, [pc, #512]	@ (800465c <HAL_I2C_Init+0x278>)
 800445c:	4293      	cmp	r3, r2
 800445e:	bf94      	ite	ls
 8004460:	2301      	movls	r3, #1
 8004462:	2300      	movhi	r3, #0
 8004464:	b2db      	uxtb	r3, r3
 8004466:	e006      	b.n	8004476 <HAL_I2C_Init+0x92>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	4a7d      	ldr	r2, [pc, #500]	@ (8004660 <HAL_I2C_Init+0x27c>)
 800446c:	4293      	cmp	r3, r2
 800446e:	bf94      	ite	ls
 8004470:	2301      	movls	r3, #1
 8004472:	2300      	movhi	r3, #0
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e0e7      	b.n	800464e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	4a78      	ldr	r2, [pc, #480]	@ (8004664 <HAL_I2C_Init+0x280>)
 8004482:	fba2 2303 	umull	r2, r3, r2, r3
 8004486:	0c9b      	lsrs	r3, r3, #18
 8004488:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	430a      	orrs	r2, r1
 800449c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6a1b      	ldr	r3, [r3, #32]
 80044a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	4a6a      	ldr	r2, [pc, #424]	@ (8004658 <HAL_I2C_Init+0x274>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d802      	bhi.n	80044b8 <HAL_I2C_Init+0xd4>
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	3301      	adds	r3, #1
 80044b6:	e009      	b.n	80044cc <HAL_I2C_Init+0xe8>
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80044be:	fb02 f303 	mul.w	r3, r2, r3
 80044c2:	4a69      	ldr	r2, [pc, #420]	@ (8004668 <HAL_I2C_Init+0x284>)
 80044c4:	fba2 2303 	umull	r2, r3, r2, r3
 80044c8:	099b      	lsrs	r3, r3, #6
 80044ca:	3301      	adds	r3, #1
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6812      	ldr	r2, [r2, #0]
 80044d0:	430b      	orrs	r3, r1
 80044d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	69db      	ldr	r3, [r3, #28]
 80044da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80044de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	495c      	ldr	r1, [pc, #368]	@ (8004658 <HAL_I2C_Init+0x274>)
 80044e8:	428b      	cmp	r3, r1
 80044ea:	d819      	bhi.n	8004520 <HAL_I2C_Init+0x13c>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	1e59      	subs	r1, r3, #1
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	005b      	lsls	r3, r3, #1
 80044f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80044fa:	1c59      	adds	r1, r3, #1
 80044fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004500:	400b      	ands	r3, r1
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00a      	beq.n	800451c <HAL_I2C_Init+0x138>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	1e59      	subs	r1, r3, #1
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	fbb1 f3f3 	udiv	r3, r1, r3
 8004514:	3301      	adds	r3, #1
 8004516:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800451a:	e051      	b.n	80045c0 <HAL_I2C_Init+0x1dc>
 800451c:	2304      	movs	r3, #4
 800451e:	e04f      	b.n	80045c0 <HAL_I2C_Init+0x1dc>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d111      	bne.n	800454c <HAL_I2C_Init+0x168>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	1e58      	subs	r0, r3, #1
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6859      	ldr	r1, [r3, #4]
 8004530:	460b      	mov	r3, r1
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	440b      	add	r3, r1
 8004536:	fbb0 f3f3 	udiv	r3, r0, r3
 800453a:	3301      	adds	r3, #1
 800453c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004540:	2b00      	cmp	r3, #0
 8004542:	bf0c      	ite	eq
 8004544:	2301      	moveq	r3, #1
 8004546:	2300      	movne	r3, #0
 8004548:	b2db      	uxtb	r3, r3
 800454a:	e012      	b.n	8004572 <HAL_I2C_Init+0x18e>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	1e58      	subs	r0, r3, #1
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6859      	ldr	r1, [r3, #4]
 8004554:	460b      	mov	r3, r1
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	0099      	lsls	r1, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004562:	3301      	adds	r3, #1
 8004564:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004568:	2b00      	cmp	r3, #0
 800456a:	bf0c      	ite	eq
 800456c:	2301      	moveq	r3, #1
 800456e:	2300      	movne	r3, #0
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <HAL_I2C_Init+0x196>
 8004576:	2301      	movs	r3, #1
 8004578:	e022      	b.n	80045c0 <HAL_I2C_Init+0x1dc>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10e      	bne.n	80045a0 <HAL_I2C_Init+0x1bc>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	1e58      	subs	r0, r3, #1
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6859      	ldr	r1, [r3, #4]
 800458a:	460b      	mov	r3, r1
 800458c:	005b      	lsls	r3, r3, #1
 800458e:	440b      	add	r3, r1
 8004590:	fbb0 f3f3 	udiv	r3, r0, r3
 8004594:	3301      	adds	r3, #1
 8004596:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800459a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800459e:	e00f      	b.n	80045c0 <HAL_I2C_Init+0x1dc>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	1e58      	subs	r0, r3, #1
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6859      	ldr	r1, [r3, #4]
 80045a8:	460b      	mov	r3, r1
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	440b      	add	r3, r1
 80045ae:	0099      	lsls	r1, r3, #2
 80045b0:	440b      	add	r3, r1
 80045b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80045b6:	3301      	adds	r3, #1
 80045b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80045c0:	6879      	ldr	r1, [r7, #4]
 80045c2:	6809      	ldr	r1, [r1, #0]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	69da      	ldr	r2, [r3, #28]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a1b      	ldr	r3, [r3, #32]
 80045da:	431a      	orrs	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80045ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	6911      	ldr	r1, [r2, #16]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	68d2      	ldr	r2, [r2, #12]
 80045fa:	4311      	orrs	r1, r2
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	430b      	orrs	r3, r1
 8004602:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	695a      	ldr	r2, [r3, #20]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	431a      	orrs	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	430a      	orrs	r2, r1
 800461e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f042 0201 	orr.w	r2, r2, #1
 800462e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2220      	movs	r2, #32
 800463a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	000186a0 	.word	0x000186a0
 800465c:	001e847f 	.word	0x001e847f
 8004660:	003d08ff 	.word	0x003d08ff
 8004664:	431bde83 	.word	0x431bde83
 8004668:	10624dd3 	.word	0x10624dd3

0800466c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b20      	cmp	r3, #32
 8004680:	d129      	bne.n	80046d6 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2224      	movs	r2, #36	@ 0x24
 8004686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f022 0201 	bic.w	r2, r2, #1
 8004698:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 0210 	bic.w	r2, r2, #16
 80046a8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f042 0201 	orr.w	r2, r2, #1
 80046c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80046d2:	2300      	movs	r3, #0
 80046d4:	e000      	b.n	80046d8 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80046d6:	2302      	movs	r3, #2
  }
}
 80046d8:	4618      	mov	r0, r3
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80046ee:	2300      	movs	r3, #0
 80046f0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b20      	cmp	r3, #32
 80046fc:	d12a      	bne.n	8004754 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2224      	movs	r2, #36	@ 0x24
 8004702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f022 0201 	bic.w	r2, r2, #1
 8004714:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800471e:	89fb      	ldrh	r3, [r7, #14]
 8004720:	f023 030f 	bic.w	r3, r3, #15
 8004724:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	b29a      	uxth	r2, r3
 800472a:	89fb      	ldrh	r3, [r7, #14]
 800472c:	4313      	orrs	r3, r2
 800472e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	89fa      	ldrh	r2, [r7, #14]
 8004736:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f042 0201 	orr.w	r2, r2, #1
 8004746:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2220      	movs	r2, #32
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004750:	2300      	movs	r3, #0
 8004752:	e000      	b.n	8004756 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004754:	2302      	movs	r3, #2
  }
}
 8004756:	4618      	mov	r0, r3
 8004758:	3714      	adds	r7, #20
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
	...

08004764 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d101      	bne.n	8004776 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e0bf      	b.n	80048f6 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d106      	bne.n	8004790 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f7fc fbd8 	bl	8000f40 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2202      	movs	r2, #2
 8004794:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	699a      	ldr	r2, [r3, #24]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80047a6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6999      	ldr	r1, [r3, #24]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80047bc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	430a      	orrs	r2, r1
 80047ca:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6899      	ldr	r1, [r3, #8]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004900 <HAL_LTDC_Init+0x19c>)
 80047d8:	400b      	ands	r3, r1
 80047da:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	041b      	lsls	r3, r3, #16
 80047e2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6899      	ldr	r1, [r3, #8]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699a      	ldr	r2, [r3, #24]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	431a      	orrs	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	430a      	orrs	r2, r1
 80047f8:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	68d9      	ldr	r1, [r3, #12]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	4b3e      	ldr	r3, [pc, #248]	@ (8004900 <HAL_LTDC_Init+0x19c>)
 8004806:	400b      	ands	r3, r1
 8004808:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	69db      	ldr	r3, [r3, #28]
 800480e:	041b      	lsls	r3, r3, #16
 8004810:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68d9      	ldr	r1, [r3, #12]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a1a      	ldr	r2, [r3, #32]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6919      	ldr	r1, [r3, #16]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	4b33      	ldr	r3, [pc, #204]	@ (8004900 <HAL_LTDC_Init+0x19c>)
 8004834:	400b      	ands	r3, r1
 8004836:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483c:	041b      	lsls	r3, r3, #16
 800483e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	6919      	ldr	r1, [r3, #16]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	431a      	orrs	r2, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	430a      	orrs	r2, r1
 8004854:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	6959      	ldr	r1, [r3, #20]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	4b27      	ldr	r3, [pc, #156]	@ (8004900 <HAL_LTDC_Init+0x19c>)
 8004862:	400b      	ands	r3, r1
 8004864:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486a:	041b      	lsls	r3, r3, #16
 800486c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	6959      	ldr	r1, [r3, #20]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	431a      	orrs	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	430a      	orrs	r2, r1
 8004882:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800488a:	021b      	lsls	r3, r3, #8
 800488c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004894:	041b      	lsls	r3, r3, #16
 8004896:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80048a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80048ba:	431a      	orrs	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	430a      	orrs	r2, r1
 80048c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f042 0206 	orr.w	r2, r2, #6
 80048d2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	699a      	ldr	r2, [r3, #24]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0201 	orr.w	r2, r2, #1
 80048e2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	f000f800 	.word	0xf000f800

08004904 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004912:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800491a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f003 0304 	and.w	r3, r3, #4
 8004922:	2b00      	cmp	r3, #0
 8004924:	d023      	beq.n	800496e <HAL_LTDC_IRQHandler+0x6a>
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	d01e      	beq.n	800496e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 0204 	bic.w	r2, r2, #4
 800493e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2204      	movs	r2, #4
 8004946:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800494e:	f043 0201 	orr.w	r2, r3, #1
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2204      	movs	r2, #4
 800495c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 f86f 	bl	8004a4c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d023      	beq.n	80049c0 <HAL_LTDC_IRQHandler+0xbc>
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d01e      	beq.n	80049c0 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 0202 	bic.w	r2, r2, #2
 8004990:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2202      	movs	r2, #2
 8004998:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80049a0:	f043 0202 	orr.w	r2, r3, #2
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2204      	movs	r2, #4
 80049ae:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f846 	bl	8004a4c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d01b      	beq.n	8004a02 <HAL_LTDC_IRQHandler+0xfe>
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f003 0301 	and.w	r3, r3, #1
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d016      	beq.n	8004a02 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 0201 	bic.w	r2, r2, #1
 80049e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2201      	movs	r2, #1
 80049ea:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 f82f 	bl	8004a60 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f003 0308 	and.w	r3, r3, #8
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d01b      	beq.n	8004a44 <HAL_LTDC_IRQHandler+0x140>
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f003 0308 	and.w	r3, r3, #8
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d016      	beq.n	8004a44 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f022 0208 	bic.w	r2, r2, #8
 8004a24:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2208      	movs	r2, #8
 8004a2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f818 	bl	8004a74 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8004a44:	bf00      	nop
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8004a54:	bf00      	nop
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8004a68:	bf00      	nop
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8004a7c:	bf00      	nop
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004a88:	b5b0      	push	{r4, r5, r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d101      	bne.n	8004aa2 <HAL_LTDC_ConfigLayer+0x1a>
 8004a9e:	2302      	movs	r3, #2
 8004aa0:	e02c      	b.n	8004afc <HAL_LTDC_ConfigLayer+0x74>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2202      	movs	r2, #2
 8004aae:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2134      	movs	r1, #52	@ 0x34
 8004ab8:	fb01 f303 	mul.w	r3, r1, r3
 8004abc:	4413      	add	r3, r2
 8004abe:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	4614      	mov	r4, r2
 8004ac6:	461d      	mov	r5, r3
 8004ac8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004aca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004acc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ace:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ad0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ad2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ad4:	682b      	ldr	r3, [r5, #0]
 8004ad6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	68b9      	ldr	r1, [r7, #8]
 8004adc:	68f8      	ldr	r0, [r7, #12]
 8004ade:	f000 f811 	bl	8004b04 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bdb0      	pop	{r4, r5, r7, pc}

08004b04 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b089      	sub	sp, #36	@ 0x24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	685a      	ldr	r2, [r3, #4]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	0c1b      	lsrs	r3, r3, #16
 8004b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b20:	4413      	add	r3, r2
 8004b22:	041b      	lsls	r3, r3, #16
 8004b24:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	01db      	lsls	r3, r3, #7
 8004b30:	4413      	add	r3, r2
 8004b32:	3384      	adds	r3, #132	@ 0x84
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	6812      	ldr	r2, [r2, #0]
 8004b3a:	4611      	mov	r1, r2
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	01d2      	lsls	r2, r2, #7
 8004b40:	440a      	add	r2, r1
 8004b42:	3284      	adds	r2, #132	@ 0x84
 8004b44:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004b48:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	0c1b      	lsrs	r3, r3, #16
 8004b56:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004b5a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004b5c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4619      	mov	r1, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	01db      	lsls	r3, r3, #7
 8004b68:	440b      	add	r3, r1
 8004b6a:	3384      	adds	r3, #132	@ 0x84
 8004b6c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004b72:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	68da      	ldr	r2, [r3, #12]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b82:	4413      	add	r3, r2
 8004b84:	041b      	lsls	r3, r3, #16
 8004b86:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	01db      	lsls	r3, r3, #7
 8004b92:	4413      	add	r3, r2
 8004b94:	3384      	adds	r3, #132	@ 0x84
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	6812      	ldr	r2, [r2, #0]
 8004b9c:	4611      	mov	r1, r2
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	01d2      	lsls	r2, r2, #7
 8004ba2:	440a      	add	r2, r1
 8004ba4:	3284      	adds	r2, #132	@ 0x84
 8004ba6:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004baa:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	689a      	ldr	r2, [r3, #8]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004bba:	4413      	add	r3, r2
 8004bbc:	1c5a      	adds	r2, r3, #1
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	01db      	lsls	r3, r3, #7
 8004bc8:	440b      	add	r3, r1
 8004bca:	3384      	adds	r3, #132	@ 0x84
 8004bcc:	4619      	mov	r1, r3
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	461a      	mov	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	01db      	lsls	r3, r3, #7
 8004bde:	4413      	add	r3, r2
 8004be0:	3384      	adds	r3, #132	@ 0x84
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	6812      	ldr	r2, [r2, #0]
 8004be8:	4611      	mov	r1, r2
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	01d2      	lsls	r2, r2, #7
 8004bee:	440a      	add	r2, r1
 8004bf0:	3284      	adds	r2, #132	@ 0x84
 8004bf2:	f023 0307 	bic.w	r3, r3, #7
 8004bf6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	01db      	lsls	r3, r3, #7
 8004c02:	4413      	add	r3, r2
 8004c04:	3384      	adds	r3, #132	@ 0x84
 8004c06:	461a      	mov	r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004c14:	021b      	lsls	r3, r3, #8
 8004c16:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004c1e:	041b      	lsls	r3, r3, #16
 8004c20:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	061b      	lsls	r3, r3, #24
 8004c28:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	461a      	mov	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	01db      	lsls	r3, r3, #7
 8004c34:	4413      	add	r3, r2
 8004c36:	3384      	adds	r3, #132	@ 0x84
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	461a      	mov	r2, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	01db      	lsls	r3, r3, #7
 8004c44:	4413      	add	r3, r2
 8004c46:	3384      	adds	r3, #132	@ 0x84
 8004c48:	461a      	mov	r2, r3
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004c54:	461a      	mov	r2, r3
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	431a      	orrs	r2, r3
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	431a      	orrs	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4619      	mov	r1, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	01db      	lsls	r3, r3, #7
 8004c68:	440b      	add	r3, r1
 8004c6a:	3384      	adds	r3, #132	@ 0x84
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	461a      	mov	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	01db      	lsls	r3, r3, #7
 8004c7e:	4413      	add	r3, r2
 8004c80:	3384      	adds	r3, #132	@ 0x84
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	6812      	ldr	r2, [r2, #0]
 8004c88:	4611      	mov	r1, r2
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	01d2      	lsls	r2, r2, #7
 8004c8e:	440a      	add	r2, r1
 8004c90:	3284      	adds	r2, #132	@ 0x84
 8004c92:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004c96:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	01db      	lsls	r3, r3, #7
 8004ca2:	4413      	add	r3, r2
 8004ca4:	3384      	adds	r3, #132	@ 0x84
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	01db      	lsls	r3, r3, #7
 8004cb8:	4413      	add	r3, r2
 8004cba:	3384      	adds	r3, #132	@ 0x84
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	6812      	ldr	r2, [r2, #0]
 8004cc2:	4611      	mov	r1, r2
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	01d2      	lsls	r2, r2, #7
 8004cc8:	440a      	add	r2, r1
 8004cca:	3284      	adds	r2, #132	@ 0x84
 8004ccc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004cd0:	f023 0307 	bic.w	r3, r3, #7
 8004cd4:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	69da      	ldr	r2, [r3, #28]
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	68f9      	ldr	r1, [r7, #12]
 8004ce0:	6809      	ldr	r1, [r1, #0]
 8004ce2:	4608      	mov	r0, r1
 8004ce4:	6879      	ldr	r1, [r7, #4]
 8004ce6:	01c9      	lsls	r1, r1, #7
 8004ce8:	4401      	add	r1, r0
 8004cea:	3184      	adds	r1, #132	@ 0x84
 8004cec:	4313      	orrs	r3, r2
 8004cee:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	01db      	lsls	r3, r3, #7
 8004cfa:	4413      	add	r3, r2
 8004cfc:	3384      	adds	r3, #132	@ 0x84
 8004cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	461a      	mov	r2, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	01db      	lsls	r3, r3, #7
 8004d0a:	4413      	add	r3, r2
 8004d0c:	3384      	adds	r3, #132	@ 0x84
 8004d0e:	461a      	mov	r2, r3
 8004d10:	2300      	movs	r3, #0
 8004d12:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	461a      	mov	r2, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	01db      	lsls	r3, r3, #7
 8004d1e:	4413      	add	r3, r2
 8004d20:	3384      	adds	r3, #132	@ 0x84
 8004d22:	461a      	mov	r2, r3
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d28:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d102      	bne.n	8004d38 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004d32:	2304      	movs	r3, #4
 8004d34:	61fb      	str	r3, [r7, #28]
 8004d36:	e01b      	b.n	8004d70 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d102      	bne.n	8004d46 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004d40:	2303      	movs	r3, #3
 8004d42:	61fb      	str	r3, [r7, #28]
 8004d44:	e014      	b.n	8004d70 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	2b04      	cmp	r3, #4
 8004d4c:	d00b      	beq.n	8004d66 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d007      	beq.n	8004d66 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004d5a:	2b03      	cmp	r3, #3
 8004d5c:	d003      	beq.n	8004d66 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004d62:	2b07      	cmp	r3, #7
 8004d64:	d102      	bne.n	8004d6c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8004d66:	2302      	movs	r3, #2
 8004d68:	61fb      	str	r3, [r7, #28]
 8004d6a:	e001      	b.n	8004d70 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	461a      	mov	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	01db      	lsls	r3, r3, #7
 8004d7a:	4413      	add	r3, r2
 8004d7c:	3384      	adds	r3, #132	@ 0x84
 8004d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	6812      	ldr	r2, [r2, #0]
 8004d84:	4611      	mov	r1, r2
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	01d2      	lsls	r2, r2, #7
 8004d8a:	440a      	add	r2, r1
 8004d8c:	3284      	adds	r2, #132	@ 0x84
 8004d8e:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004d92:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d98:	69fa      	ldr	r2, [r7, #28]
 8004d9a:	fb02 f303 	mul.w	r3, r2, r3
 8004d9e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	6859      	ldr	r1, [r3, #4]
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	1acb      	subs	r3, r1, r3
 8004daa:	69f9      	ldr	r1, [r7, #28]
 8004dac:	fb01 f303 	mul.w	r3, r1, r3
 8004db0:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004db2:	68f9      	ldr	r1, [r7, #12]
 8004db4:	6809      	ldr	r1, [r1, #0]
 8004db6:	4608      	mov	r0, r1
 8004db8:	6879      	ldr	r1, [r7, #4]
 8004dba:	01c9      	lsls	r1, r1, #7
 8004dbc:	4401      	add	r1, r0
 8004dbe:	3184      	adds	r1, #132	@ 0x84
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	461a      	mov	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	01db      	lsls	r3, r3, #7
 8004dce:	4413      	add	r3, r2
 8004dd0:	3384      	adds	r3, #132	@ 0x84
 8004dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	6812      	ldr	r2, [r2, #0]
 8004dd8:	4611      	mov	r1, r2
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	01d2      	lsls	r2, r2, #7
 8004dde:	440a      	add	r2, r1
 8004de0:	3284      	adds	r2, #132	@ 0x84
 8004de2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004de6:	f023 0307 	bic.w	r3, r3, #7
 8004dea:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	461a      	mov	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	01db      	lsls	r3, r3, #7
 8004df6:	4413      	add	r3, r2
 8004df8:	3384      	adds	r3, #132	@ 0x84
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e00:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	461a      	mov	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	01db      	lsls	r3, r3, #7
 8004e0c:	4413      	add	r3, r2
 8004e0e:	3384      	adds	r3, #132	@ 0x84
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	6812      	ldr	r2, [r2, #0]
 8004e16:	4611      	mov	r1, r2
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	01d2      	lsls	r2, r2, #7
 8004e1c:	440a      	add	r2, r1
 8004e1e:	3284      	adds	r2, #132	@ 0x84
 8004e20:	f043 0301 	orr.w	r3, r3, #1
 8004e24:	6013      	str	r3, [r2, #0]
}
 8004e26:	bf00      	nop
 8004e28:	3724      	adds	r7, #36	@ 0x24
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
	...

08004e34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d101      	bne.n	8004e46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e267      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d075      	beq.n	8004f3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e52:	4b88      	ldr	r3, [pc, #544]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f003 030c 	and.w	r3, r3, #12
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	d00c      	beq.n	8004e78 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e5e:	4b85      	ldr	r3, [pc, #532]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e66:	2b08      	cmp	r3, #8
 8004e68:	d112      	bne.n	8004e90 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e6a:	4b82      	ldr	r3, [pc, #520]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e76:	d10b      	bne.n	8004e90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e78:	4b7e      	ldr	r3, [pc, #504]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d05b      	beq.n	8004f3c <HAL_RCC_OscConfig+0x108>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d157      	bne.n	8004f3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e242      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e98:	d106      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x74>
 8004e9a:	4b76      	ldr	r3, [pc, #472]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a75      	ldr	r2, [pc, #468]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ea4:	6013      	str	r3, [r2, #0]
 8004ea6:	e01d      	b.n	8004ee4 <HAL_RCC_OscConfig+0xb0>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004eb0:	d10c      	bne.n	8004ecc <HAL_RCC_OscConfig+0x98>
 8004eb2:	4b70      	ldr	r3, [pc, #448]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a6f      	ldr	r2, [pc, #444]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004eb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ebc:	6013      	str	r3, [r2, #0]
 8004ebe:	4b6d      	ldr	r3, [pc, #436]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a6c      	ldr	r2, [pc, #432]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004ec4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ec8:	6013      	str	r3, [r2, #0]
 8004eca:	e00b      	b.n	8004ee4 <HAL_RCC_OscConfig+0xb0>
 8004ecc:	4b69      	ldr	r3, [pc, #420]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a68      	ldr	r2, [pc, #416]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004ed2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ed6:	6013      	str	r3, [r2, #0]
 8004ed8:	4b66      	ldr	r3, [pc, #408]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a65      	ldr	r2, [pc, #404]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004ede:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ee2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d013      	beq.n	8004f14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eec:	f7fc fc66 	bl	80017bc <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ef4:	f7fc fc62 	bl	80017bc <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b64      	cmp	r3, #100	@ 0x64
 8004f00:	d901      	bls.n	8004f06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e207      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f06:	4b5b      	ldr	r3, [pc, #364]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d0f0      	beq.n	8004ef4 <HAL_RCC_OscConfig+0xc0>
 8004f12:	e014      	b.n	8004f3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f14:	f7fc fc52 	bl	80017bc <HAL_GetTick>
 8004f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f1a:	e008      	b.n	8004f2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f1c:	f7fc fc4e 	bl	80017bc <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b64      	cmp	r3, #100	@ 0x64
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e1f3      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f2e:	4b51      	ldr	r3, [pc, #324]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1f0      	bne.n	8004f1c <HAL_RCC_OscConfig+0xe8>
 8004f3a:	e000      	b.n	8004f3e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d063      	beq.n	8005012 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f4a:	4b4a      	ldr	r3, [pc, #296]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	f003 030c 	and.w	r3, r3, #12
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00b      	beq.n	8004f6e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f56:	4b47      	ldr	r3, [pc, #284]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f5e:	2b08      	cmp	r3, #8
 8004f60:	d11c      	bne.n	8004f9c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f62:	4b44      	ldr	r3, [pc, #272]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d116      	bne.n	8004f9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f6e:	4b41      	ldr	r3, [pc, #260]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d005      	beq.n	8004f86 <HAL_RCC_OscConfig+0x152>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d001      	beq.n	8004f86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e1c7      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f86:	4b3b      	ldr	r3, [pc, #236]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	00db      	lsls	r3, r3, #3
 8004f94:	4937      	ldr	r1, [pc, #220]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f9a:	e03a      	b.n	8005012 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d020      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fa4:	4b34      	ldr	r3, [pc, #208]	@ (8005078 <HAL_RCC_OscConfig+0x244>)
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004faa:	f7fc fc07 	bl	80017bc <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fb0:	e008      	b.n	8004fc4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fb2:	f7fc fc03 	bl	80017bc <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e1a8      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0302 	and.w	r3, r3, #2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d0f0      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fd0:	4b28      	ldr	r3, [pc, #160]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	00db      	lsls	r3, r3, #3
 8004fde:	4925      	ldr	r1, [pc, #148]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	600b      	str	r3, [r1, #0]
 8004fe4:	e015      	b.n	8005012 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fe6:	4b24      	ldr	r3, [pc, #144]	@ (8005078 <HAL_RCC_OscConfig+0x244>)
 8004fe8:	2200      	movs	r2, #0
 8004fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fec:	f7fc fbe6 	bl	80017bc <HAL_GetTick>
 8004ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ff2:	e008      	b.n	8005006 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ff4:	f7fc fbe2 	bl	80017bc <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e187      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005006:	4b1b      	ldr	r3, [pc, #108]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1f0      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0308 	and.w	r3, r3, #8
 800501a:	2b00      	cmp	r3, #0
 800501c:	d036      	beq.n	800508c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d016      	beq.n	8005054 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005026:	4b15      	ldr	r3, [pc, #84]	@ (800507c <HAL_RCC_OscConfig+0x248>)
 8005028:	2201      	movs	r2, #1
 800502a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800502c:	f7fc fbc6 	bl	80017bc <HAL_GetTick>
 8005030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005032:	e008      	b.n	8005046 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005034:	f7fc fbc2 	bl	80017bc <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b02      	cmp	r3, #2
 8005040:	d901      	bls.n	8005046 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e167      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005046:	4b0b      	ldr	r3, [pc, #44]	@ (8005074 <HAL_RCC_OscConfig+0x240>)
 8005048:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d0f0      	beq.n	8005034 <HAL_RCC_OscConfig+0x200>
 8005052:	e01b      	b.n	800508c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005054:	4b09      	ldr	r3, [pc, #36]	@ (800507c <HAL_RCC_OscConfig+0x248>)
 8005056:	2200      	movs	r2, #0
 8005058:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800505a:	f7fc fbaf 	bl	80017bc <HAL_GetTick>
 800505e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005060:	e00e      	b.n	8005080 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005062:	f7fc fbab 	bl	80017bc <HAL_GetTick>
 8005066:	4602      	mov	r2, r0
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	1ad3      	subs	r3, r2, r3
 800506c:	2b02      	cmp	r3, #2
 800506e:	d907      	bls.n	8005080 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005070:	2303      	movs	r3, #3
 8005072:	e150      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
 8005074:	40023800 	.word	0x40023800
 8005078:	42470000 	.word	0x42470000
 800507c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005080:	4b88      	ldr	r3, [pc, #544]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005082:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005084:	f003 0302 	and.w	r3, r3, #2
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1ea      	bne.n	8005062 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0304 	and.w	r3, r3, #4
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 8097 	beq.w	80051c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800509a:	2300      	movs	r3, #0
 800509c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800509e:	4b81      	ldr	r3, [pc, #516]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 80050a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d10f      	bne.n	80050ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050aa:	2300      	movs	r3, #0
 80050ac:	60bb      	str	r3, [r7, #8]
 80050ae:	4b7d      	ldr	r3, [pc, #500]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 80050b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b2:	4a7c      	ldr	r2, [pc, #496]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 80050b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80050ba:	4b7a      	ldr	r3, [pc, #488]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 80050bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050c2:	60bb      	str	r3, [r7, #8]
 80050c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050c6:	2301      	movs	r3, #1
 80050c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ca:	4b77      	ldr	r3, [pc, #476]	@ (80052a8 <HAL_RCC_OscConfig+0x474>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d118      	bne.n	8005108 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050d6:	4b74      	ldr	r3, [pc, #464]	@ (80052a8 <HAL_RCC_OscConfig+0x474>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a73      	ldr	r2, [pc, #460]	@ (80052a8 <HAL_RCC_OscConfig+0x474>)
 80050dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050e2:	f7fc fb6b 	bl	80017bc <HAL_GetTick>
 80050e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050e8:	e008      	b.n	80050fc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ea:	f7fc fb67 	bl	80017bc <HAL_GetTick>
 80050ee:	4602      	mov	r2, r0
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	2b02      	cmp	r3, #2
 80050f6:	d901      	bls.n	80050fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80050f8:	2303      	movs	r3, #3
 80050fa:	e10c      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050fc:	4b6a      	ldr	r3, [pc, #424]	@ (80052a8 <HAL_RCC_OscConfig+0x474>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005104:	2b00      	cmp	r3, #0
 8005106:	d0f0      	beq.n	80050ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	2b01      	cmp	r3, #1
 800510e:	d106      	bne.n	800511e <HAL_RCC_OscConfig+0x2ea>
 8005110:	4b64      	ldr	r3, [pc, #400]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005114:	4a63      	ldr	r2, [pc, #396]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005116:	f043 0301 	orr.w	r3, r3, #1
 800511a:	6713      	str	r3, [r2, #112]	@ 0x70
 800511c:	e01c      	b.n	8005158 <HAL_RCC_OscConfig+0x324>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	2b05      	cmp	r3, #5
 8005124:	d10c      	bne.n	8005140 <HAL_RCC_OscConfig+0x30c>
 8005126:	4b5f      	ldr	r3, [pc, #380]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800512a:	4a5e      	ldr	r2, [pc, #376]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 800512c:	f043 0304 	orr.w	r3, r3, #4
 8005130:	6713      	str	r3, [r2, #112]	@ 0x70
 8005132:	4b5c      	ldr	r3, [pc, #368]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005134:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005136:	4a5b      	ldr	r2, [pc, #364]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005138:	f043 0301 	orr.w	r3, r3, #1
 800513c:	6713      	str	r3, [r2, #112]	@ 0x70
 800513e:	e00b      	b.n	8005158 <HAL_RCC_OscConfig+0x324>
 8005140:	4b58      	ldr	r3, [pc, #352]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005144:	4a57      	ldr	r2, [pc, #348]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005146:	f023 0301 	bic.w	r3, r3, #1
 800514a:	6713      	str	r3, [r2, #112]	@ 0x70
 800514c:	4b55      	ldr	r3, [pc, #340]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 800514e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005150:	4a54      	ldr	r2, [pc, #336]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005152:	f023 0304 	bic.w	r3, r3, #4
 8005156:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d015      	beq.n	800518c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005160:	f7fc fb2c 	bl	80017bc <HAL_GetTick>
 8005164:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005166:	e00a      	b.n	800517e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005168:	f7fc fb28 	bl	80017bc <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005176:	4293      	cmp	r3, r2
 8005178:	d901      	bls.n	800517e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e0cb      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800517e:	4b49      	ldr	r3, [pc, #292]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005182:	f003 0302 	and.w	r3, r3, #2
 8005186:	2b00      	cmp	r3, #0
 8005188:	d0ee      	beq.n	8005168 <HAL_RCC_OscConfig+0x334>
 800518a:	e014      	b.n	80051b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800518c:	f7fc fb16 	bl	80017bc <HAL_GetTick>
 8005190:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005192:	e00a      	b.n	80051aa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005194:	f7fc fb12 	bl	80017bc <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d901      	bls.n	80051aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e0b5      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051aa:	4b3e      	ldr	r3, [pc, #248]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 80051ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ae:	f003 0302 	and.w	r3, r3, #2
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d1ee      	bne.n	8005194 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80051b6:	7dfb      	ldrb	r3, [r7, #23]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d105      	bne.n	80051c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051bc:	4b39      	ldr	r3, [pc, #228]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 80051be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c0:	4a38      	ldr	r2, [pc, #224]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 80051c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 80a1 	beq.w	8005314 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051d2:	4b34      	ldr	r3, [pc, #208]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f003 030c 	and.w	r3, r3, #12
 80051da:	2b08      	cmp	r3, #8
 80051dc:	d05c      	beq.n	8005298 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	699b      	ldr	r3, [r3, #24]
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d141      	bne.n	800526a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051e6:	4b31      	ldr	r3, [pc, #196]	@ (80052ac <HAL_RCC_OscConfig+0x478>)
 80051e8:	2200      	movs	r2, #0
 80051ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ec:	f7fc fae6 	bl	80017bc <HAL_GetTick>
 80051f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051f2:	e008      	b.n	8005206 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051f4:	f7fc fae2 	bl	80017bc <HAL_GetTick>
 80051f8:	4602      	mov	r2, r0
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d901      	bls.n	8005206 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005202:	2303      	movs	r3, #3
 8005204:	e087      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005206:	4b27      	ldr	r3, [pc, #156]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1f0      	bne.n	80051f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	69da      	ldr	r2, [r3, #28]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a1b      	ldr	r3, [r3, #32]
 800521a:	431a      	orrs	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005220:	019b      	lsls	r3, r3, #6
 8005222:	431a      	orrs	r2, r3
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005228:	085b      	lsrs	r3, r3, #1
 800522a:	3b01      	subs	r3, #1
 800522c:	041b      	lsls	r3, r3, #16
 800522e:	431a      	orrs	r2, r3
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005234:	061b      	lsls	r3, r3, #24
 8005236:	491b      	ldr	r1, [pc, #108]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 8005238:	4313      	orrs	r3, r2
 800523a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800523c:	4b1b      	ldr	r3, [pc, #108]	@ (80052ac <HAL_RCC_OscConfig+0x478>)
 800523e:	2201      	movs	r2, #1
 8005240:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005242:	f7fc fabb 	bl	80017bc <HAL_GetTick>
 8005246:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005248:	e008      	b.n	800525c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800524a:	f7fc fab7 	bl	80017bc <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	2b02      	cmp	r3, #2
 8005256:	d901      	bls.n	800525c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005258:	2303      	movs	r3, #3
 800525a:	e05c      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800525c:	4b11      	ldr	r3, [pc, #68]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d0f0      	beq.n	800524a <HAL_RCC_OscConfig+0x416>
 8005268:	e054      	b.n	8005314 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800526a:	4b10      	ldr	r3, [pc, #64]	@ (80052ac <HAL_RCC_OscConfig+0x478>)
 800526c:	2200      	movs	r2, #0
 800526e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005270:	f7fc faa4 	bl	80017bc <HAL_GetTick>
 8005274:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005276:	e008      	b.n	800528a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005278:	f7fc faa0 	bl	80017bc <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b02      	cmp	r3, #2
 8005284:	d901      	bls.n	800528a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e045      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800528a:	4b06      	ldr	r3, [pc, #24]	@ (80052a4 <HAL_RCC_OscConfig+0x470>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1f0      	bne.n	8005278 <HAL_RCC_OscConfig+0x444>
 8005296:	e03d      	b.n	8005314 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	2b01      	cmp	r3, #1
 800529e:	d107      	bne.n	80052b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e038      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
 80052a4:	40023800 	.word	0x40023800
 80052a8:	40007000 	.word	0x40007000
 80052ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80052b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005320 <HAL_RCC_OscConfig+0x4ec>)
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d028      	beq.n	8005310 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d121      	bne.n	8005310 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d11a      	bne.n	8005310 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80052e0:	4013      	ands	r3, r2
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80052e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d111      	bne.n	8005310 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052f6:	085b      	lsrs	r3, r3, #1
 80052f8:	3b01      	subs	r3, #1
 80052fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d107      	bne.n	8005310 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800530a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800530c:	429a      	cmp	r2, r3
 800530e:	d001      	beq.n	8005314 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e000      	b.n	8005316 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3718      	adds	r7, #24
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	40023800 	.word	0x40023800

08005324 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d101      	bne.n	8005338 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e0cc      	b.n	80054d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005338:	4b68      	ldr	r3, [pc, #416]	@ (80054dc <HAL_RCC_ClockConfig+0x1b8>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 030f 	and.w	r3, r3, #15
 8005340:	683a      	ldr	r2, [r7, #0]
 8005342:	429a      	cmp	r2, r3
 8005344:	d90c      	bls.n	8005360 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005346:	4b65      	ldr	r3, [pc, #404]	@ (80054dc <HAL_RCC_ClockConfig+0x1b8>)
 8005348:	683a      	ldr	r2, [r7, #0]
 800534a:	b2d2      	uxtb	r2, r2
 800534c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800534e:	4b63      	ldr	r3, [pc, #396]	@ (80054dc <HAL_RCC_ClockConfig+0x1b8>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 030f 	and.w	r3, r3, #15
 8005356:	683a      	ldr	r2, [r7, #0]
 8005358:	429a      	cmp	r2, r3
 800535a:	d001      	beq.n	8005360 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e0b8      	b.n	80054d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0302 	and.w	r3, r3, #2
 8005368:	2b00      	cmp	r3, #0
 800536a:	d020      	beq.n	80053ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0304 	and.w	r3, r3, #4
 8005374:	2b00      	cmp	r3, #0
 8005376:	d005      	beq.n	8005384 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005378:	4b59      	ldr	r3, [pc, #356]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	4a58      	ldr	r2, [pc, #352]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 800537e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005382:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 0308 	and.w	r3, r3, #8
 800538c:	2b00      	cmp	r3, #0
 800538e:	d005      	beq.n	800539c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005390:	4b53      	ldr	r3, [pc, #332]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	4a52      	ldr	r2, [pc, #328]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005396:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800539a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800539c:	4b50      	ldr	r3, [pc, #320]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	494d      	ldr	r1, [pc, #308]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 80053aa:	4313      	orrs	r3, r2
 80053ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0301 	and.w	r3, r3, #1
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d044      	beq.n	8005444 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d107      	bne.n	80053d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053c2:	4b47      	ldr	r3, [pc, #284]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d119      	bne.n	8005402 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e07f      	b.n	80054d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d003      	beq.n	80053e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053de:	2b03      	cmp	r3, #3
 80053e0:	d107      	bne.n	80053f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053e2:	4b3f      	ldr	r3, [pc, #252]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d109      	bne.n	8005402 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e06f      	b.n	80054d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053f2:	4b3b      	ldr	r3, [pc, #236]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d101      	bne.n	8005402 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e067      	b.n	80054d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005402:	4b37      	ldr	r3, [pc, #220]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f023 0203 	bic.w	r2, r3, #3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	4934      	ldr	r1, [pc, #208]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005410:	4313      	orrs	r3, r2
 8005412:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005414:	f7fc f9d2 	bl	80017bc <HAL_GetTick>
 8005418:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800541a:	e00a      	b.n	8005432 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800541c:	f7fc f9ce 	bl	80017bc <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	f241 3288 	movw	r2, #5000	@ 0x1388
 800542a:	4293      	cmp	r3, r2
 800542c:	d901      	bls.n	8005432 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e04f      	b.n	80054d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005432:	4b2b      	ldr	r3, [pc, #172]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	f003 020c 	and.w	r2, r3, #12
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	429a      	cmp	r2, r3
 8005442:	d1eb      	bne.n	800541c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005444:	4b25      	ldr	r3, [pc, #148]	@ (80054dc <HAL_RCC_ClockConfig+0x1b8>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 030f 	and.w	r3, r3, #15
 800544c:	683a      	ldr	r2, [r7, #0]
 800544e:	429a      	cmp	r2, r3
 8005450:	d20c      	bcs.n	800546c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005452:	4b22      	ldr	r3, [pc, #136]	@ (80054dc <HAL_RCC_ClockConfig+0x1b8>)
 8005454:	683a      	ldr	r2, [r7, #0]
 8005456:	b2d2      	uxtb	r2, r2
 8005458:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800545a:	4b20      	ldr	r3, [pc, #128]	@ (80054dc <HAL_RCC_ClockConfig+0x1b8>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 030f 	and.w	r3, r3, #15
 8005462:	683a      	ldr	r2, [r7, #0]
 8005464:	429a      	cmp	r2, r3
 8005466:	d001      	beq.n	800546c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e032      	b.n	80054d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0304 	and.w	r3, r3, #4
 8005474:	2b00      	cmp	r3, #0
 8005476:	d008      	beq.n	800548a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005478:	4b19      	ldr	r3, [pc, #100]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	4916      	ldr	r1, [pc, #88]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005486:	4313      	orrs	r3, r2
 8005488:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0308 	and.w	r3, r3, #8
 8005492:	2b00      	cmp	r3, #0
 8005494:	d009      	beq.n	80054aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005496:	4b12      	ldr	r3, [pc, #72]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	00db      	lsls	r3, r3, #3
 80054a4:	490e      	ldr	r1, [pc, #56]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80054aa:	f000 f821 	bl	80054f0 <HAL_RCC_GetSysClockFreq>
 80054ae:	4602      	mov	r2, r0
 80054b0:	4b0b      	ldr	r3, [pc, #44]	@ (80054e0 <HAL_RCC_ClockConfig+0x1bc>)
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	091b      	lsrs	r3, r3, #4
 80054b6:	f003 030f 	and.w	r3, r3, #15
 80054ba:	490a      	ldr	r1, [pc, #40]	@ (80054e4 <HAL_RCC_ClockConfig+0x1c0>)
 80054bc:	5ccb      	ldrb	r3, [r1, r3]
 80054be:	fa22 f303 	lsr.w	r3, r2, r3
 80054c2:	4a09      	ldr	r2, [pc, #36]	@ (80054e8 <HAL_RCC_ClockConfig+0x1c4>)
 80054c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80054c6:	4b09      	ldr	r3, [pc, #36]	@ (80054ec <HAL_RCC_ClockConfig+0x1c8>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7fc f80e 	bl	80014ec <HAL_InitTick>

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	40023c00 	.word	0x40023c00
 80054e0:	40023800 	.word	0x40023800
 80054e4:	0800d70c 	.word	0x0800d70c
 80054e8:	20000000 	.word	0x20000000
 80054ec:	20000004 	.word	0x20000004

080054f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054f4:	b094      	sub	sp, #80	@ 0x50
 80054f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80054fc:	2300      	movs	r3, #0
 80054fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005500:	2300      	movs	r3, #0
 8005502:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005504:	2300      	movs	r3, #0
 8005506:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005508:	4b79      	ldr	r3, [pc, #484]	@ (80056f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f003 030c 	and.w	r3, r3, #12
 8005510:	2b08      	cmp	r3, #8
 8005512:	d00d      	beq.n	8005530 <HAL_RCC_GetSysClockFreq+0x40>
 8005514:	2b08      	cmp	r3, #8
 8005516:	f200 80e1 	bhi.w	80056dc <HAL_RCC_GetSysClockFreq+0x1ec>
 800551a:	2b00      	cmp	r3, #0
 800551c:	d002      	beq.n	8005524 <HAL_RCC_GetSysClockFreq+0x34>
 800551e:	2b04      	cmp	r3, #4
 8005520:	d003      	beq.n	800552a <HAL_RCC_GetSysClockFreq+0x3a>
 8005522:	e0db      	b.n	80056dc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005524:	4b73      	ldr	r3, [pc, #460]	@ (80056f4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005526:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005528:	e0db      	b.n	80056e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800552a:	4b73      	ldr	r3, [pc, #460]	@ (80056f8 <HAL_RCC_GetSysClockFreq+0x208>)
 800552c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800552e:	e0d8      	b.n	80056e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005530:	4b6f      	ldr	r3, [pc, #444]	@ (80056f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005538:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800553a:	4b6d      	ldr	r3, [pc, #436]	@ (80056f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d063      	beq.n	800560e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005546:	4b6a      	ldr	r3, [pc, #424]	@ (80056f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	099b      	lsrs	r3, r3, #6
 800554c:	2200      	movs	r2, #0
 800554e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005550:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005558:	633b      	str	r3, [r7, #48]	@ 0x30
 800555a:	2300      	movs	r3, #0
 800555c:	637b      	str	r3, [r7, #52]	@ 0x34
 800555e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005562:	4622      	mov	r2, r4
 8005564:	462b      	mov	r3, r5
 8005566:	f04f 0000 	mov.w	r0, #0
 800556a:	f04f 0100 	mov.w	r1, #0
 800556e:	0159      	lsls	r1, r3, #5
 8005570:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005574:	0150      	lsls	r0, r2, #5
 8005576:	4602      	mov	r2, r0
 8005578:	460b      	mov	r3, r1
 800557a:	4621      	mov	r1, r4
 800557c:	1a51      	subs	r1, r2, r1
 800557e:	6139      	str	r1, [r7, #16]
 8005580:	4629      	mov	r1, r5
 8005582:	eb63 0301 	sbc.w	r3, r3, r1
 8005586:	617b      	str	r3, [r7, #20]
 8005588:	f04f 0200 	mov.w	r2, #0
 800558c:	f04f 0300 	mov.w	r3, #0
 8005590:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005594:	4659      	mov	r1, fp
 8005596:	018b      	lsls	r3, r1, #6
 8005598:	4651      	mov	r1, sl
 800559a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800559e:	4651      	mov	r1, sl
 80055a0:	018a      	lsls	r2, r1, #6
 80055a2:	4651      	mov	r1, sl
 80055a4:	ebb2 0801 	subs.w	r8, r2, r1
 80055a8:	4659      	mov	r1, fp
 80055aa:	eb63 0901 	sbc.w	r9, r3, r1
 80055ae:	f04f 0200 	mov.w	r2, #0
 80055b2:	f04f 0300 	mov.w	r3, #0
 80055b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055c2:	4690      	mov	r8, r2
 80055c4:	4699      	mov	r9, r3
 80055c6:	4623      	mov	r3, r4
 80055c8:	eb18 0303 	adds.w	r3, r8, r3
 80055cc:	60bb      	str	r3, [r7, #8]
 80055ce:	462b      	mov	r3, r5
 80055d0:	eb49 0303 	adc.w	r3, r9, r3
 80055d4:	60fb      	str	r3, [r7, #12]
 80055d6:	f04f 0200 	mov.w	r2, #0
 80055da:	f04f 0300 	mov.w	r3, #0
 80055de:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80055e2:	4629      	mov	r1, r5
 80055e4:	024b      	lsls	r3, r1, #9
 80055e6:	4621      	mov	r1, r4
 80055e8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80055ec:	4621      	mov	r1, r4
 80055ee:	024a      	lsls	r2, r1, #9
 80055f0:	4610      	mov	r0, r2
 80055f2:	4619      	mov	r1, r3
 80055f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055f6:	2200      	movs	r2, #0
 80055f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005600:	f7fa fdf6 	bl	80001f0 <__aeabi_uldivmod>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	4613      	mov	r3, r2
 800560a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800560c:	e058      	b.n	80056c0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800560e:	4b38      	ldr	r3, [pc, #224]	@ (80056f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	099b      	lsrs	r3, r3, #6
 8005614:	2200      	movs	r2, #0
 8005616:	4618      	mov	r0, r3
 8005618:	4611      	mov	r1, r2
 800561a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800561e:	623b      	str	r3, [r7, #32]
 8005620:	2300      	movs	r3, #0
 8005622:	627b      	str	r3, [r7, #36]	@ 0x24
 8005624:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005628:	4642      	mov	r2, r8
 800562a:	464b      	mov	r3, r9
 800562c:	f04f 0000 	mov.w	r0, #0
 8005630:	f04f 0100 	mov.w	r1, #0
 8005634:	0159      	lsls	r1, r3, #5
 8005636:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800563a:	0150      	lsls	r0, r2, #5
 800563c:	4602      	mov	r2, r0
 800563e:	460b      	mov	r3, r1
 8005640:	4641      	mov	r1, r8
 8005642:	ebb2 0a01 	subs.w	sl, r2, r1
 8005646:	4649      	mov	r1, r9
 8005648:	eb63 0b01 	sbc.w	fp, r3, r1
 800564c:	f04f 0200 	mov.w	r2, #0
 8005650:	f04f 0300 	mov.w	r3, #0
 8005654:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005658:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800565c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005660:	ebb2 040a 	subs.w	r4, r2, sl
 8005664:	eb63 050b 	sbc.w	r5, r3, fp
 8005668:	f04f 0200 	mov.w	r2, #0
 800566c:	f04f 0300 	mov.w	r3, #0
 8005670:	00eb      	lsls	r3, r5, #3
 8005672:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005676:	00e2      	lsls	r2, r4, #3
 8005678:	4614      	mov	r4, r2
 800567a:	461d      	mov	r5, r3
 800567c:	4643      	mov	r3, r8
 800567e:	18e3      	adds	r3, r4, r3
 8005680:	603b      	str	r3, [r7, #0]
 8005682:	464b      	mov	r3, r9
 8005684:	eb45 0303 	adc.w	r3, r5, r3
 8005688:	607b      	str	r3, [r7, #4]
 800568a:	f04f 0200 	mov.w	r2, #0
 800568e:	f04f 0300 	mov.w	r3, #0
 8005692:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005696:	4629      	mov	r1, r5
 8005698:	028b      	lsls	r3, r1, #10
 800569a:	4621      	mov	r1, r4
 800569c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80056a0:	4621      	mov	r1, r4
 80056a2:	028a      	lsls	r2, r1, #10
 80056a4:	4610      	mov	r0, r2
 80056a6:	4619      	mov	r1, r3
 80056a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056aa:	2200      	movs	r2, #0
 80056ac:	61bb      	str	r3, [r7, #24]
 80056ae:	61fa      	str	r2, [r7, #28]
 80056b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056b4:	f7fa fd9c 	bl	80001f0 <__aeabi_uldivmod>
 80056b8:	4602      	mov	r2, r0
 80056ba:	460b      	mov	r3, r1
 80056bc:	4613      	mov	r3, r2
 80056be:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80056c0:	4b0b      	ldr	r3, [pc, #44]	@ (80056f0 <HAL_RCC_GetSysClockFreq+0x200>)
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	0c1b      	lsrs	r3, r3, #16
 80056c6:	f003 0303 	and.w	r3, r3, #3
 80056ca:	3301      	adds	r3, #1
 80056cc:	005b      	lsls	r3, r3, #1
 80056ce:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80056d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80056d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056da:	e002      	b.n	80056e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056dc:	4b05      	ldr	r3, [pc, #20]	@ (80056f4 <HAL_RCC_GetSysClockFreq+0x204>)
 80056de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3750      	adds	r7, #80	@ 0x50
 80056e8:	46bd      	mov	sp, r7
 80056ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056ee:	bf00      	nop
 80056f0:	40023800 	.word	0x40023800
 80056f4:	00f42400 	.word	0x00f42400
 80056f8:	007a1200 	.word	0x007a1200

080056fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056fc:	b480      	push	{r7}
 80056fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005700:	4b03      	ldr	r3, [pc, #12]	@ (8005710 <HAL_RCC_GetHCLKFreq+0x14>)
 8005702:	681b      	ldr	r3, [r3, #0]
}
 8005704:	4618      	mov	r0, r3
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	20000000 	.word	0x20000000

08005714 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005718:	f7ff fff0 	bl	80056fc <HAL_RCC_GetHCLKFreq>
 800571c:	4602      	mov	r2, r0
 800571e:	4b05      	ldr	r3, [pc, #20]	@ (8005734 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	0a9b      	lsrs	r3, r3, #10
 8005724:	f003 0307 	and.w	r3, r3, #7
 8005728:	4903      	ldr	r1, [pc, #12]	@ (8005738 <HAL_RCC_GetPCLK1Freq+0x24>)
 800572a:	5ccb      	ldrb	r3, [r1, r3]
 800572c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005730:	4618      	mov	r0, r3
 8005732:	bd80      	pop	{r7, pc}
 8005734:	40023800 	.word	0x40023800
 8005738:	0800d71c 	.word	0x0800d71c

0800573c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005740:	f7ff ffdc 	bl	80056fc <HAL_RCC_GetHCLKFreq>
 8005744:	4602      	mov	r2, r0
 8005746:	4b05      	ldr	r3, [pc, #20]	@ (800575c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	0b5b      	lsrs	r3, r3, #13
 800574c:	f003 0307 	and.w	r3, r3, #7
 8005750:	4903      	ldr	r1, [pc, #12]	@ (8005760 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005752:	5ccb      	ldrb	r3, [r1, r3]
 8005754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005758:	4618      	mov	r0, r3
 800575a:	bd80      	pop	{r7, pc}
 800575c:	40023800 	.word	0x40023800
 8005760:	0800d71c 	.word	0x0800d71c

08005764 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	220f      	movs	r2, #15
 8005772:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005774:	4b12      	ldr	r3, [pc, #72]	@ (80057c0 <HAL_RCC_GetClockConfig+0x5c>)
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	f003 0203 	and.w	r2, r3, #3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005780:	4b0f      	ldr	r3, [pc, #60]	@ (80057c0 <HAL_RCC_GetClockConfig+0x5c>)
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800578c:	4b0c      	ldr	r3, [pc, #48]	@ (80057c0 <HAL_RCC_GetClockConfig+0x5c>)
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005798:	4b09      	ldr	r3, [pc, #36]	@ (80057c0 <HAL_RCC_GetClockConfig+0x5c>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	08db      	lsrs	r3, r3, #3
 800579e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80057a6:	4b07      	ldr	r3, [pc, #28]	@ (80057c4 <HAL_RCC_GetClockConfig+0x60>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 020f 	and.w	r2, r3, #15
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	601a      	str	r2, [r3, #0]
}
 80057b2:	bf00      	nop
 80057b4:	370c      	adds	r7, #12
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr
 80057be:	bf00      	nop
 80057c0:	40023800 	.word	0x40023800
 80057c4:	40023c00 	.word	0x40023c00

080057c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b086      	sub	sp, #24
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057d0:	2300      	movs	r3, #0
 80057d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80057d4:	2300      	movs	r3, #0
 80057d6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0301 	and.w	r3, r3, #1
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10b      	bne.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d105      	bne.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d075      	beq.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80057fc:	4b91      	ldr	r3, [pc, #580]	@ (8005a44 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80057fe:	2200      	movs	r2, #0
 8005800:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005802:	f7fb ffdb 	bl	80017bc <HAL_GetTick>
 8005806:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005808:	e008      	b.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800580a:	f7fb ffd7 	bl	80017bc <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	2b02      	cmp	r3, #2
 8005816:	d901      	bls.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e189      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800581c:	4b8a      	ldr	r3, [pc, #552]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d1f0      	bne.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b00      	cmp	r3, #0
 8005832:	d009      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	019a      	lsls	r2, r3, #6
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	071b      	lsls	r3, r3, #28
 8005840:	4981      	ldr	r1, [pc, #516]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005842:	4313      	orrs	r3, r2
 8005844:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0302 	and.w	r3, r3, #2
 8005850:	2b00      	cmp	r3, #0
 8005852:	d01f      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005854:	4b7c      	ldr	r3, [pc, #496]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005856:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800585a:	0f1b      	lsrs	r3, r3, #28
 800585c:	f003 0307 	and.w	r3, r3, #7
 8005860:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	019a      	lsls	r2, r3, #6
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	061b      	lsls	r3, r3, #24
 800586e:	431a      	orrs	r2, r3
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	071b      	lsls	r3, r3, #28
 8005874:	4974      	ldr	r1, [pc, #464]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005876:	4313      	orrs	r3, r2
 8005878:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800587c:	4b72      	ldr	r3, [pc, #456]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800587e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005882:	f023 021f 	bic.w	r2, r3, #31
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	69db      	ldr	r3, [r3, #28]
 800588a:	3b01      	subs	r3, #1
 800588c:	496e      	ldr	r1, [pc, #440]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800588e:	4313      	orrs	r3, r2
 8005890:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800589c:	2b00      	cmp	r3, #0
 800589e:	d00d      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	019a      	lsls	r2, r3, #6
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	061b      	lsls	r3, r3, #24
 80058ac:	431a      	orrs	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	071b      	lsls	r3, r3, #28
 80058b4:	4964      	ldr	r1, [pc, #400]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80058bc:	4b61      	ldr	r3, [pc, #388]	@ (8005a44 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80058be:	2201      	movs	r2, #1
 80058c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80058c2:	f7fb ff7b 	bl	80017bc <HAL_GetTick>
 80058c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058c8:	e008      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80058ca:	f7fb ff77 	bl	80017bc <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d901      	bls.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e129      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058dc:	4b5a      	ldr	r3, [pc, #360]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d0f0      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0304 	and.w	r3, r3, #4
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d105      	bne.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d079      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005900:	4b52      	ldr	r3, [pc, #328]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005902:	2200      	movs	r2, #0
 8005904:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005906:	f7fb ff59 	bl	80017bc <HAL_GetTick>
 800590a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800590c:	e008      	b.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800590e:	f7fb ff55 	bl	80017bc <HAL_GetTick>
 8005912:	4602      	mov	r2, r0
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	1ad3      	subs	r3, r2, r3
 8005918:	2b02      	cmp	r3, #2
 800591a:	d901      	bls.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	e107      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005920:	4b49      	ldr	r3, [pc, #292]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005928:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800592c:	d0ef      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0304 	and.w	r3, r3, #4
 8005936:	2b00      	cmp	r3, #0
 8005938:	d020      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800593a:	4b43      	ldr	r3, [pc, #268]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800593c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005940:	0f1b      	lsrs	r3, r3, #28
 8005942:	f003 0307 	and.w	r3, r3, #7
 8005946:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	691b      	ldr	r3, [r3, #16]
 800594c:	019a      	lsls	r2, r3, #6
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	695b      	ldr	r3, [r3, #20]
 8005952:	061b      	lsls	r3, r3, #24
 8005954:	431a      	orrs	r2, r3
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	071b      	lsls	r3, r3, #28
 800595a:	493b      	ldr	r1, [pc, #236]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800595c:	4313      	orrs	r3, r2
 800595e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005962:	4b39      	ldr	r3, [pc, #228]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005964:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005968:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a1b      	ldr	r3, [r3, #32]
 8005970:	3b01      	subs	r3, #1
 8005972:	021b      	lsls	r3, r3, #8
 8005974:	4934      	ldr	r1, [pc, #208]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005976:	4313      	orrs	r3, r2
 8005978:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 0308 	and.w	r3, r3, #8
 8005984:	2b00      	cmp	r3, #0
 8005986:	d01e      	beq.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005988:	4b2f      	ldr	r3, [pc, #188]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800598a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800598e:	0e1b      	lsrs	r3, r3, #24
 8005990:	f003 030f 	and.w	r3, r3, #15
 8005994:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	019a      	lsls	r2, r3, #6
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	061b      	lsls	r3, r3, #24
 80059a0:	431a      	orrs	r2, r3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	071b      	lsls	r3, r3, #28
 80059a8:	4927      	ldr	r1, [pc, #156]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80059b0:	4b25      	ldr	r3, [pc, #148]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059b6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059be:	4922      	ldr	r1, [pc, #136]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80059c6:	4b21      	ldr	r3, [pc, #132]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80059c8:	2201      	movs	r2, #1
 80059ca:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80059cc:	f7fb fef6 	bl	80017bc <HAL_GetTick>
 80059d0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80059d2:	e008      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80059d4:	f7fb fef2 	bl	80017bc <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	2b02      	cmp	r3, #2
 80059e0:	d901      	bls.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e0a4      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80059e6:	4b18      	ldr	r3, [pc, #96]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059f2:	d1ef      	bne.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0320 	and.w	r3, r3, #32
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 808b 	beq.w	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a02:	2300      	movs	r3, #0
 8005a04:	60fb      	str	r3, [r7, #12]
 8005a06:	4b10      	ldr	r3, [pc, #64]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0a:	4a0f      	ldr	r2, [pc, #60]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a12:	4b0d      	ldr	r3, [pc, #52]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a1a:	60fb      	str	r3, [r7, #12]
 8005a1c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005a50 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a0b      	ldr	r2, [pc, #44]	@ (8005a50 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005a24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a28:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a2a:	f7fb fec7 	bl	80017bc <HAL_GetTick>
 8005a2e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005a30:	e010      	b.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a32:	f7fb fec3 	bl	80017bc <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d909      	bls.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e075      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005a44:	42470068 	.word	0x42470068
 8005a48:	40023800 	.word	0x40023800
 8005a4c:	42470070 	.word	0x42470070
 8005a50:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005a54:	4b38      	ldr	r3, [pc, #224]	@ (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d0e8      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a60:	4b36      	ldr	r3, [pc, #216]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a68:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d02f      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a78:	693a      	ldr	r2, [r7, #16]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d028      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a7e:	4b2f      	ldr	r3, [pc, #188]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a86:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a88:	4b2d      	ldr	r3, [pc, #180]	@ (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a8e:	4b2c      	ldr	r3, [pc, #176]	@ (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005a94:	4a29      	ldr	r2, [pc, #164]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a9a:	4b28      	ldr	r3, [pc, #160]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a9e:	f003 0301 	and.w	r3, r3, #1
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d114      	bne.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005aa6:	f7fb fe89 	bl	80017bc <HAL_GetTick>
 8005aaa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aac:	e00a      	b.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aae:	f7fb fe85 	bl	80017bc <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d901      	bls.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	e035      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d0ee      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ad8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005adc:	d10d      	bne.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005ade:	4b17      	ldr	r3, [pc, #92]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005aee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005af2:	4912      	ldr	r1, [pc, #72]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005af4:	4313      	orrs	r3, r2
 8005af6:	608b      	str	r3, [r1, #8]
 8005af8:	e005      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005afa:	4b10      	ldr	r3, [pc, #64]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	4a0f      	ldr	r2, [pc, #60]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005b00:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005b04:	6093      	str	r3, [r2, #8]
 8005b06:	4b0d      	ldr	r3, [pc, #52]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005b08:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b12:	490a      	ldr	r1, [pc, #40]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 0310 	and.w	r3, r3, #16
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d004      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005b2a:	4b06      	ldr	r3, [pc, #24]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005b2c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3718      	adds	r7, #24
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	40007000 	.word	0x40007000
 8005b3c:	40023800 	.word	0x40023800
 8005b40:	42470e40 	.word	0x42470e40
 8005b44:	424711e0 	.word	0x424711e0

08005b48 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d101      	bne.n	8005b5c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e025      	b.n	8005ba8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d106      	bne.n	8005b76 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f7fb fcb1 	bl	80014d8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2202      	movs	r2, #2
 8005b7a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	3304      	adds	r3, #4
 8005b86:	4619      	mov	r1, r3
 8005b88:	4610      	mov	r0, r2
 8005b8a:	f001 f91b 	bl	8006dc4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6818      	ldr	r0, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	461a      	mov	r2, r3
 8005b98:	6839      	ldr	r1, [r7, #0]
 8005b9a:	f001 f970 	bl	8006e7e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3708      	adds	r7, #8
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d101      	bne.n	8005bc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e07b      	b.n	8005cba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d108      	bne.n	8005bdc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bd2:	d009      	beq.n	8005be8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	61da      	str	r2, [r3, #28]
 8005bda:	e005      	b.n	8005be8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d106      	bne.n	8005c08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7fb facc 	bl	80011a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2202      	movs	r2, #2
 8005c0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005c30:	431a      	orrs	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c3a:	431a      	orrs	r2, r3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	f003 0302 	and.w	r3, r3, #2
 8005c44:	431a      	orrs	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	431a      	orrs	r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	69db      	ldr	r3, [r3, #28]
 8005c5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c62:	431a      	orrs	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a1b      	ldr	r3, [r3, #32]
 8005c68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c6c:	ea42 0103 	orr.w	r1, r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c74:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	699b      	ldr	r3, [r3, #24]
 8005c84:	0c1b      	lsrs	r3, r3, #16
 8005c86:	f003 0104 	and.w	r1, r3, #4
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8e:	f003 0210 	and.w	r2, r3, #16
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	430a      	orrs	r2, r1
 8005c98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	69da      	ldr	r2, [r3, #28]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ca8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3708      	adds	r7, #8
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cc2:	b580      	push	{r7, lr}
 8005cc4:	b082      	sub	sp, #8
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d101      	bne.n	8005cd4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e041      	b.n	8005d58 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d106      	bne.n	8005cee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f7fb faa1 	bl	8001230 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2202      	movs	r2, #2
 8005cf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	3304      	adds	r3, #4
 8005cfe:	4619      	mov	r1, r3
 8005d00:	4610      	mov	r0, r2
 8005d02:	f000 fa7d 	bl	8006200 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2201      	movs	r2, #1
 8005d42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3708      	adds	r7, #8
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d001      	beq.n	8005d78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e04e      	b.n	8005e16 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2202      	movs	r2, #2
 8005d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68da      	ldr	r2, [r3, #12]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f042 0201 	orr.w	r2, r2, #1
 8005d8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a23      	ldr	r2, [pc, #140]	@ (8005e24 <HAL_TIM_Base_Start_IT+0xc4>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d022      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x80>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005da2:	d01d      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x80>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a1f      	ldr	r2, [pc, #124]	@ (8005e28 <HAL_TIM_Base_Start_IT+0xc8>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d018      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x80>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a1e      	ldr	r2, [pc, #120]	@ (8005e2c <HAL_TIM_Base_Start_IT+0xcc>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d013      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x80>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a1c      	ldr	r2, [pc, #112]	@ (8005e30 <HAL_TIM_Base_Start_IT+0xd0>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d00e      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x80>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a1b      	ldr	r2, [pc, #108]	@ (8005e34 <HAL_TIM_Base_Start_IT+0xd4>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d009      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x80>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a19      	ldr	r2, [pc, #100]	@ (8005e38 <HAL_TIM_Base_Start_IT+0xd8>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d004      	beq.n	8005de0 <HAL_TIM_Base_Start_IT+0x80>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a18      	ldr	r2, [pc, #96]	@ (8005e3c <HAL_TIM_Base_Start_IT+0xdc>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d111      	bne.n	8005e04 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f003 0307 	and.w	r3, r3, #7
 8005dea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2b06      	cmp	r3, #6
 8005df0:	d010      	beq.n	8005e14 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f042 0201 	orr.w	r2, r2, #1
 8005e00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e02:	e007      	b.n	8005e14 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f042 0201 	orr.w	r2, r2, #1
 8005e12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e14:	2300      	movs	r3, #0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3714      	adds	r7, #20
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	40010000 	.word	0x40010000
 8005e28:	40000400 	.word	0x40000400
 8005e2c:	40000800 	.word	0x40000800
 8005e30:	40000c00 	.word	0x40000c00
 8005e34:	40010400 	.word	0x40010400
 8005e38:	40014000 	.word	0x40014000
 8005e3c:	40001800 	.word	0x40001800

08005e40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f003 0302 	and.w	r3, r3, #2
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d020      	beq.n	8005ea4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f003 0302 	and.w	r3, r3, #2
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d01b      	beq.n	8005ea4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f06f 0202 	mvn.w	r2, #2
 8005e74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	f003 0303 	and.w	r3, r3, #3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d003      	beq.n	8005e92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 f999 	bl	80061c2 <HAL_TIM_IC_CaptureCallback>
 8005e90:	e005      	b.n	8005e9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 f98b 	bl	80061ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f000 f99c 	bl	80061d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	f003 0304 	and.w	r3, r3, #4
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d020      	beq.n	8005ef0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f003 0304 	and.w	r3, r3, #4
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d01b      	beq.n	8005ef0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f06f 0204 	mvn.w	r2, #4
 8005ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2202      	movs	r2, #2
 8005ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	699b      	ldr	r3, [r3, #24]
 8005ece:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d003      	beq.n	8005ede <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 f973 	bl	80061c2 <HAL_TIM_IC_CaptureCallback>
 8005edc:	e005      	b.n	8005eea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 f965 	bl	80061ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 f976 	bl	80061d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	f003 0308 	and.w	r3, r3, #8
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d020      	beq.n	8005f3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f003 0308 	and.w	r3, r3, #8
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d01b      	beq.n	8005f3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f06f 0208 	mvn.w	r2, #8
 8005f0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2204      	movs	r2, #4
 8005f12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	69db      	ldr	r3, [r3, #28]
 8005f1a:	f003 0303 	and.w	r3, r3, #3
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d003      	beq.n	8005f2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 f94d 	bl	80061c2 <HAL_TIM_IC_CaptureCallback>
 8005f28:	e005      	b.n	8005f36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f000 f93f 	bl	80061ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f000 f950 	bl	80061d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	f003 0310 	and.w	r3, r3, #16
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d020      	beq.n	8005f88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f003 0310 	and.w	r3, r3, #16
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d01b      	beq.n	8005f88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f06f 0210 	mvn.w	r2, #16
 8005f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2208      	movs	r2, #8
 8005f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d003      	beq.n	8005f76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 f927 	bl	80061c2 <HAL_TIM_IC_CaptureCallback>
 8005f74:	e005      	b.n	8005f82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 f919 	bl	80061ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f000 f92a 	bl	80061d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	f003 0301 	and.w	r3, r3, #1
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00c      	beq.n	8005fac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f003 0301 	and.w	r3, r3, #1
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d007      	beq.n	8005fac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f06f 0201 	mvn.w	r2, #1
 8005fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7fa fed2 	bl	8000d50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00c      	beq.n	8005fd0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d007      	beq.n	8005fd0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 fae4 	bl	8006598 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00c      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d007      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 f8fb 	bl	80061ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 0320 	and.w	r3, r3, #32
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00c      	beq.n	8006018 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f003 0320 	and.w	r3, r3, #32
 8006004:	2b00      	cmp	r3, #0
 8006006:	d007      	beq.n	8006018 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f06f 0220 	mvn.w	r2, #32
 8006010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fab6 	bl	8006584 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006018:	bf00      	nop
 800601a:	3710      	adds	r7, #16
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800602a:	2300      	movs	r3, #0
 800602c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006034:	2b01      	cmp	r3, #1
 8006036:	d101      	bne.n	800603c <HAL_TIM_ConfigClockSource+0x1c>
 8006038:	2302      	movs	r3, #2
 800603a:	e0b4      	b.n	80061a6 <HAL_TIM_ConfigClockSource+0x186>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2202      	movs	r2, #2
 8006048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800605a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006062:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68ba      	ldr	r2, [r7, #8]
 800606a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006074:	d03e      	beq.n	80060f4 <HAL_TIM_ConfigClockSource+0xd4>
 8006076:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800607a:	f200 8087 	bhi.w	800618c <HAL_TIM_ConfigClockSource+0x16c>
 800607e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006082:	f000 8086 	beq.w	8006192 <HAL_TIM_ConfigClockSource+0x172>
 8006086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800608a:	d87f      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 800608c:	2b70      	cmp	r3, #112	@ 0x70
 800608e:	d01a      	beq.n	80060c6 <HAL_TIM_ConfigClockSource+0xa6>
 8006090:	2b70      	cmp	r3, #112	@ 0x70
 8006092:	d87b      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 8006094:	2b60      	cmp	r3, #96	@ 0x60
 8006096:	d050      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x11a>
 8006098:	2b60      	cmp	r3, #96	@ 0x60
 800609a:	d877      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 800609c:	2b50      	cmp	r3, #80	@ 0x50
 800609e:	d03c      	beq.n	800611a <HAL_TIM_ConfigClockSource+0xfa>
 80060a0:	2b50      	cmp	r3, #80	@ 0x50
 80060a2:	d873      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 80060a4:	2b40      	cmp	r3, #64	@ 0x40
 80060a6:	d058      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x13a>
 80060a8:	2b40      	cmp	r3, #64	@ 0x40
 80060aa:	d86f      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 80060ac:	2b30      	cmp	r3, #48	@ 0x30
 80060ae:	d064      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15a>
 80060b0:	2b30      	cmp	r3, #48	@ 0x30
 80060b2:	d86b      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 80060b4:	2b20      	cmp	r3, #32
 80060b6:	d060      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15a>
 80060b8:	2b20      	cmp	r3, #32
 80060ba:	d867      	bhi.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d05c      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15a>
 80060c0:	2b10      	cmp	r3, #16
 80060c2:	d05a      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x15a>
 80060c4:	e062      	b.n	800618c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060d6:	f000 f9b9 	bl	800644c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	609a      	str	r2, [r3, #8]
      break;
 80060f2:	e04f      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006104:	f000 f9a2 	bl	800644c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	689a      	ldr	r2, [r3, #8]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006116:	609a      	str	r2, [r3, #8]
      break;
 8006118:	e03c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006126:	461a      	mov	r2, r3
 8006128:	f000 f916 	bl	8006358 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2150      	movs	r1, #80	@ 0x50
 8006132:	4618      	mov	r0, r3
 8006134:	f000 f96f 	bl	8006416 <TIM_ITRx_SetConfig>
      break;
 8006138:	e02c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006146:	461a      	mov	r2, r3
 8006148:	f000 f935 	bl	80063b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2160      	movs	r1, #96	@ 0x60
 8006152:	4618      	mov	r0, r3
 8006154:	f000 f95f 	bl	8006416 <TIM_ITRx_SetConfig>
      break;
 8006158:	e01c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006166:	461a      	mov	r2, r3
 8006168:	f000 f8f6 	bl	8006358 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2140      	movs	r1, #64	@ 0x40
 8006172:	4618      	mov	r0, r3
 8006174:	f000 f94f 	bl	8006416 <TIM_ITRx_SetConfig>
      break;
 8006178:	e00c      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4619      	mov	r1, r3
 8006184:	4610      	mov	r0, r2
 8006186:	f000 f946 	bl	8006416 <TIM_ITRx_SetConfig>
      break;
 800618a:	e003      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	73fb      	strb	r3, [r7, #15]
      break;
 8006190:	e000      	b.n	8006194 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006192:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}

080061ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b083      	sub	sp, #12
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061b6:	bf00      	nop
 80061b8:	370c      	adds	r7, #12
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b083      	sub	sp, #12
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061ca:	bf00      	nop
 80061cc:	370c      	adds	r7, #12
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr

080061d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b083      	sub	sp, #12
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061de:	bf00      	nop
 80061e0:	370c      	adds	r7, #12
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr

080061ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061ea:	b480      	push	{r7}
 80061ec:	b083      	sub	sp, #12
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061f2:	bf00      	nop
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
	...

08006200 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006200:	b480      	push	{r7}
 8006202:	b085      	sub	sp, #20
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a46      	ldr	r2, [pc, #280]	@ (800632c <TIM_Base_SetConfig+0x12c>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d013      	beq.n	8006240 <TIM_Base_SetConfig+0x40>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800621e:	d00f      	beq.n	8006240 <TIM_Base_SetConfig+0x40>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a43      	ldr	r2, [pc, #268]	@ (8006330 <TIM_Base_SetConfig+0x130>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d00b      	beq.n	8006240 <TIM_Base_SetConfig+0x40>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a42      	ldr	r2, [pc, #264]	@ (8006334 <TIM_Base_SetConfig+0x134>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d007      	beq.n	8006240 <TIM_Base_SetConfig+0x40>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a41      	ldr	r2, [pc, #260]	@ (8006338 <TIM_Base_SetConfig+0x138>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d003      	beq.n	8006240 <TIM_Base_SetConfig+0x40>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a40      	ldr	r2, [pc, #256]	@ (800633c <TIM_Base_SetConfig+0x13c>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d108      	bne.n	8006252 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006246:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	4313      	orrs	r3, r2
 8006250:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a35      	ldr	r2, [pc, #212]	@ (800632c <TIM_Base_SetConfig+0x12c>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d02b      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006260:	d027      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a32      	ldr	r2, [pc, #200]	@ (8006330 <TIM_Base_SetConfig+0x130>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d023      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a31      	ldr	r2, [pc, #196]	@ (8006334 <TIM_Base_SetConfig+0x134>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d01f      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a30      	ldr	r2, [pc, #192]	@ (8006338 <TIM_Base_SetConfig+0x138>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d01b      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a2f      	ldr	r2, [pc, #188]	@ (800633c <TIM_Base_SetConfig+0x13c>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d017      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a2e      	ldr	r2, [pc, #184]	@ (8006340 <TIM_Base_SetConfig+0x140>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d013      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a2d      	ldr	r2, [pc, #180]	@ (8006344 <TIM_Base_SetConfig+0x144>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d00f      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a2c      	ldr	r2, [pc, #176]	@ (8006348 <TIM_Base_SetConfig+0x148>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d00b      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a2b      	ldr	r2, [pc, #172]	@ (800634c <TIM_Base_SetConfig+0x14c>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d007      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a2a      	ldr	r2, [pc, #168]	@ (8006350 <TIM_Base_SetConfig+0x150>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d003      	beq.n	80062b2 <TIM_Base_SetConfig+0xb2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a29      	ldr	r2, [pc, #164]	@ (8006354 <TIM_Base_SetConfig+0x154>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d108      	bne.n	80062c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	689a      	ldr	r2, [r3, #8]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a10      	ldr	r2, [pc, #64]	@ (800632c <TIM_Base_SetConfig+0x12c>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d003      	beq.n	80062f8 <TIM_Base_SetConfig+0xf8>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a12      	ldr	r2, [pc, #72]	@ (800633c <TIM_Base_SetConfig+0x13c>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d103      	bne.n	8006300 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	691a      	ldr	r2, [r3, #16]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	f003 0301 	and.w	r3, r3, #1
 800630e:	2b01      	cmp	r3, #1
 8006310:	d105      	bne.n	800631e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	f023 0201 	bic.w	r2, r3, #1
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	611a      	str	r2, [r3, #16]
  }
}
 800631e:	bf00      	nop
 8006320:	3714      	adds	r7, #20
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	40010000 	.word	0x40010000
 8006330:	40000400 	.word	0x40000400
 8006334:	40000800 	.word	0x40000800
 8006338:	40000c00 	.word	0x40000c00
 800633c:	40010400 	.word	0x40010400
 8006340:	40014000 	.word	0x40014000
 8006344:	40014400 	.word	0x40014400
 8006348:	40014800 	.word	0x40014800
 800634c:	40001800 	.word	0x40001800
 8006350:	40001c00 	.word	0x40001c00
 8006354:	40002000 	.word	0x40002000

08006358 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006358:	b480      	push	{r7}
 800635a:	b087      	sub	sp, #28
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6a1b      	ldr	r3, [r3, #32]
 8006368:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	f023 0201 	bic.w	r2, r3, #1
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	699b      	ldr	r3, [r3, #24]
 800637a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006382:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	011b      	lsls	r3, r3, #4
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	4313      	orrs	r3, r2
 800638c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f023 030a 	bic.w	r3, r3, #10
 8006394:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	4313      	orrs	r3, r2
 800639c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	621a      	str	r2, [r3, #32]
}
 80063aa:	bf00      	nop
 80063ac:	371c      	adds	r7, #28
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b087      	sub	sp, #28
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	60f8      	str	r0, [r7, #12]
 80063be:	60b9      	str	r1, [r7, #8]
 80063c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6a1b      	ldr	r3, [r3, #32]
 80063c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6a1b      	ldr	r3, [r3, #32]
 80063cc:	f023 0210 	bic.w	r2, r3, #16
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	699b      	ldr	r3, [r3, #24]
 80063d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80063e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	031b      	lsls	r3, r3, #12
 80063e6:	693a      	ldr	r2, [r7, #16]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80063f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	011b      	lsls	r3, r3, #4
 80063f8:	697a      	ldr	r2, [r7, #20]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	621a      	str	r2, [r3, #32]
}
 800640a:	bf00      	nop
 800640c:	371c      	adds	r7, #28
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr

08006416 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006416:	b480      	push	{r7}
 8006418:	b085      	sub	sp, #20
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
 800641e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800642c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800642e:	683a      	ldr	r2, [r7, #0]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	4313      	orrs	r3, r2
 8006434:	f043 0307 	orr.w	r3, r3, #7
 8006438:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	68fa      	ldr	r2, [r7, #12]
 800643e:	609a      	str	r2, [r3, #8]
}
 8006440:	bf00      	nop
 8006442:	3714      	adds	r7, #20
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr

0800644c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800644c:	b480      	push	{r7}
 800644e:	b087      	sub	sp, #28
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
 8006458:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006466:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	021a      	lsls	r2, r3, #8
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	431a      	orrs	r2, r3
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	4313      	orrs	r3, r2
 8006474:	697a      	ldr	r2, [r7, #20]
 8006476:	4313      	orrs	r3, r2
 8006478:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	609a      	str	r2, [r3, #8]
}
 8006480:	bf00      	nop
 8006482:	371c      	adds	r7, #28
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800649c:	2b01      	cmp	r3, #1
 800649e:	d101      	bne.n	80064a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064a0:	2302      	movs	r3, #2
 80064a2:	e05a      	b.n	800655a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2202      	movs	r2, #2
 80064b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	68fa      	ldr	r2, [r7, #12]
 80064dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a21      	ldr	r2, [pc, #132]	@ (8006568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d022      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064f0:	d01d      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a1d      	ldr	r2, [pc, #116]	@ (800656c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d018      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a1b      	ldr	r2, [pc, #108]	@ (8006570 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d013      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a1a      	ldr	r2, [pc, #104]	@ (8006574 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d00e      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a18      	ldr	r2, [pc, #96]	@ (8006578 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d009      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a17      	ldr	r2, [pc, #92]	@ (800657c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d004      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a15      	ldr	r2, [pc, #84]	@ (8006580 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d10c      	bne.n	8006548 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006534:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	68ba      	ldr	r2, [r7, #8]
 800653c:	4313      	orrs	r3, r2
 800653e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68ba      	ldr	r2, [r7, #8]
 8006546:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	3714      	adds	r7, #20
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop
 8006568:	40010000 	.word	0x40010000
 800656c:	40000400 	.word	0x40000400
 8006570:	40000800 	.word	0x40000800
 8006574:	40000c00 	.word	0x40000c00
 8006578:	40010400 	.word	0x40010400
 800657c:	40014000 	.word	0x40014000
 8006580:	40001800 	.word	0x40001800

08006584 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065a0:	bf00      	nop
 80065a2:	370c      	adds	r7, #12
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr

080065ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b082      	sub	sp, #8
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d101      	bne.n	80065be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e042      	b.n	8006644 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d106      	bne.n	80065d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f7fa fe4e 	bl	8001274 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2224      	movs	r2, #36	@ 0x24
 80065dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68da      	ldr	r2, [r3, #12]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f000 f973 	bl	80068dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	691a      	ldr	r2, [r3, #16]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006604:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	695a      	ldr	r2, [r3, #20]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006614:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68da      	ldr	r2, [r3, #12]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006624:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2220      	movs	r2, #32
 8006630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2220      	movs	r2, #32
 8006638:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3708      	adds	r7, #8
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b08a      	sub	sp, #40	@ 0x28
 8006650:	af02      	add	r7, sp, #8
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	60b9      	str	r1, [r7, #8]
 8006656:	603b      	str	r3, [r7, #0]
 8006658:	4613      	mov	r3, r2
 800665a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800665c:	2300      	movs	r3, #0
 800665e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006666:	b2db      	uxtb	r3, r3
 8006668:	2b20      	cmp	r3, #32
 800666a:	d175      	bne.n	8006758 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d002      	beq.n	8006678 <HAL_UART_Transmit+0x2c>
 8006672:	88fb      	ldrh	r3, [r7, #6]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d101      	bne.n	800667c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e06e      	b.n	800675a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2200      	movs	r2, #0
 8006680:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2221      	movs	r2, #33	@ 0x21
 8006686:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800668a:	f7fb f897 	bl	80017bc <HAL_GetTick>
 800668e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	88fa      	ldrh	r2, [r7, #6]
 8006694:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	88fa      	ldrh	r2, [r7, #6]
 800669a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066a4:	d108      	bne.n	80066b8 <HAL_UART_Transmit+0x6c>
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	691b      	ldr	r3, [r3, #16]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d104      	bne.n	80066b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80066ae:	2300      	movs	r3, #0
 80066b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	61bb      	str	r3, [r7, #24]
 80066b6:	e003      	b.n	80066c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066bc:	2300      	movs	r3, #0
 80066be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80066c0:	e02e      	b.n	8006720 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	9300      	str	r3, [sp, #0]
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	2200      	movs	r2, #0
 80066ca:	2180      	movs	r1, #128	@ 0x80
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f000 f848 	bl	8006762 <UART_WaitOnFlagUntilTimeout>
 80066d2:	4603      	mov	r3, r0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d005      	beq.n	80066e4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2220      	movs	r2, #32
 80066dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80066e0:	2303      	movs	r3, #3
 80066e2:	e03a      	b.n	800675a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d10b      	bne.n	8006702 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066ea:	69bb      	ldr	r3, [r7, #24]
 80066ec:	881b      	ldrh	r3, [r3, #0]
 80066ee:	461a      	mov	r2, r3
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	3302      	adds	r3, #2
 80066fe:	61bb      	str	r3, [r7, #24]
 8006700:	e007      	b.n	8006712 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006702:	69fb      	ldr	r3, [r7, #28]
 8006704:	781a      	ldrb	r2, [r3, #0]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	3301      	adds	r3, #1
 8006710:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006716:	b29b      	uxth	r3, r3
 8006718:	3b01      	subs	r3, #1
 800671a:	b29a      	uxth	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006724:	b29b      	uxth	r3, r3
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1cb      	bne.n	80066c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	9300      	str	r3, [sp, #0]
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	2200      	movs	r2, #0
 8006732:	2140      	movs	r1, #64	@ 0x40
 8006734:	68f8      	ldr	r0, [r7, #12]
 8006736:	f000 f814 	bl	8006762 <UART_WaitOnFlagUntilTimeout>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d005      	beq.n	800674c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2220      	movs	r2, #32
 8006744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006748:	2303      	movs	r3, #3
 800674a:	e006      	b.n	800675a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2220      	movs	r2, #32
 8006750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006754:	2300      	movs	r3, #0
 8006756:	e000      	b.n	800675a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006758:	2302      	movs	r3, #2
  }
}
 800675a:	4618      	mov	r0, r3
 800675c:	3720      	adds	r7, #32
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}

08006762 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b086      	sub	sp, #24
 8006766:	af00      	add	r7, sp, #0
 8006768:	60f8      	str	r0, [r7, #12]
 800676a:	60b9      	str	r1, [r7, #8]
 800676c:	603b      	str	r3, [r7, #0]
 800676e:	4613      	mov	r3, r2
 8006770:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006772:	e03b      	b.n	80067ec <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006774:	6a3b      	ldr	r3, [r7, #32]
 8006776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677a:	d037      	beq.n	80067ec <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800677c:	f7fb f81e 	bl	80017bc <HAL_GetTick>
 8006780:	4602      	mov	r2, r0
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	6a3a      	ldr	r2, [r7, #32]
 8006788:	429a      	cmp	r2, r3
 800678a:	d302      	bcc.n	8006792 <UART_WaitOnFlagUntilTimeout+0x30>
 800678c:	6a3b      	ldr	r3, [r7, #32]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d101      	bne.n	8006796 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e03a      	b.n	800680c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	f003 0304 	and.w	r3, r3, #4
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d023      	beq.n	80067ec <UART_WaitOnFlagUntilTimeout+0x8a>
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	2b80      	cmp	r3, #128	@ 0x80
 80067a8:	d020      	beq.n	80067ec <UART_WaitOnFlagUntilTimeout+0x8a>
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	2b40      	cmp	r3, #64	@ 0x40
 80067ae:	d01d      	beq.n	80067ec <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0308 	and.w	r3, r3, #8
 80067ba:	2b08      	cmp	r3, #8
 80067bc:	d116      	bne.n	80067ec <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80067be:	2300      	movs	r3, #0
 80067c0:	617b      	str	r3, [r7, #20]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	617b      	str	r3, [r7, #20]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	617b      	str	r3, [r7, #20]
 80067d2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067d4:	68f8      	ldr	r0, [r7, #12]
 80067d6:	f000 f81d 	bl	8006814 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2208      	movs	r2, #8
 80067de:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2200      	movs	r2, #0
 80067e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	e00f      	b.n	800680c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	4013      	ands	r3, r2
 80067f6:	68ba      	ldr	r2, [r7, #8]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	bf0c      	ite	eq
 80067fc:	2301      	moveq	r3, #1
 80067fe:	2300      	movne	r3, #0
 8006800:	b2db      	uxtb	r3, r3
 8006802:	461a      	mov	r2, r3
 8006804:	79fb      	ldrb	r3, [r7, #7]
 8006806:	429a      	cmp	r2, r3
 8006808:	d0b4      	beq.n	8006774 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3718      	adds	r7, #24
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006814:	b480      	push	{r7}
 8006816:	b095      	sub	sp, #84	@ 0x54
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	330c      	adds	r3, #12
 8006822:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006826:	e853 3f00 	ldrex	r3, [r3]
 800682a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800682c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006832:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	330c      	adds	r3, #12
 800683a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800683c:	643a      	str	r2, [r7, #64]	@ 0x40
 800683e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006842:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006844:	e841 2300 	strex	r3, r2, [r1]
 8006848:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800684a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1e5      	bne.n	800681c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	3314      	adds	r3, #20
 8006856:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	e853 3f00 	ldrex	r3, [r3]
 800685e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	f023 0301 	bic.w	r3, r3, #1
 8006866:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	3314      	adds	r3, #20
 800686e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006870:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006872:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006874:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006876:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006878:	e841 2300 	strex	r3, r2, [r1]
 800687c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800687e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1e5      	bne.n	8006850 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006888:	2b01      	cmp	r3, #1
 800688a:	d119      	bne.n	80068c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	330c      	adds	r3, #12
 8006892:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	e853 3f00 	ldrex	r3, [r3]
 800689a:	60bb      	str	r3, [r7, #8]
   return(result);
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	f023 0310 	bic.w	r3, r3, #16
 80068a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	330c      	adds	r3, #12
 80068aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068ac:	61ba      	str	r2, [r7, #24]
 80068ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b0:	6979      	ldr	r1, [r7, #20]
 80068b2:	69ba      	ldr	r2, [r7, #24]
 80068b4:	e841 2300 	strex	r3, r2, [r1]
 80068b8:	613b      	str	r3, [r7, #16]
   return(result);
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1e5      	bne.n	800688c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2220      	movs	r2, #32
 80068c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2200      	movs	r2, #0
 80068cc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80068ce:	bf00      	nop
 80068d0:	3754      	adds	r7, #84	@ 0x54
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr
	...

080068dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068e0:	b0c0      	sub	sp, #256	@ 0x100
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80068f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068f8:	68d9      	ldr	r1, [r3, #12]
 80068fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	ea40 0301 	orr.w	r3, r0, r1
 8006904:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800690a:	689a      	ldr	r2, [r3, #8]
 800690c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006910:	691b      	ldr	r3, [r3, #16]
 8006912:	431a      	orrs	r2, r3
 8006914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	431a      	orrs	r2, r3
 800691c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	4313      	orrs	r3, r2
 8006924:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006934:	f021 010c 	bic.w	r1, r1, #12
 8006938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006942:	430b      	orrs	r3, r1
 8006944:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006956:	6999      	ldr	r1, [r3, #24]
 8006958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	ea40 0301 	orr.w	r3, r0, r1
 8006962:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	4b8f      	ldr	r3, [pc, #572]	@ (8006ba8 <UART_SetConfig+0x2cc>)
 800696c:	429a      	cmp	r2, r3
 800696e:	d005      	beq.n	800697c <UART_SetConfig+0xa0>
 8006970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	4b8d      	ldr	r3, [pc, #564]	@ (8006bac <UART_SetConfig+0x2d0>)
 8006978:	429a      	cmp	r2, r3
 800697a:	d104      	bne.n	8006986 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800697c:	f7fe fede 	bl	800573c <HAL_RCC_GetPCLK2Freq>
 8006980:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006984:	e003      	b.n	800698e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006986:	f7fe fec5 	bl	8005714 <HAL_RCC_GetPCLK1Freq>
 800698a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800698e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006992:	69db      	ldr	r3, [r3, #28]
 8006994:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006998:	f040 810c 	bne.w	8006bb4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800699c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069a0:	2200      	movs	r2, #0
 80069a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80069a6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80069aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80069ae:	4622      	mov	r2, r4
 80069b0:	462b      	mov	r3, r5
 80069b2:	1891      	adds	r1, r2, r2
 80069b4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80069b6:	415b      	adcs	r3, r3
 80069b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80069be:	4621      	mov	r1, r4
 80069c0:	eb12 0801 	adds.w	r8, r2, r1
 80069c4:	4629      	mov	r1, r5
 80069c6:	eb43 0901 	adc.w	r9, r3, r1
 80069ca:	f04f 0200 	mov.w	r2, #0
 80069ce:	f04f 0300 	mov.w	r3, #0
 80069d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069de:	4690      	mov	r8, r2
 80069e0:	4699      	mov	r9, r3
 80069e2:	4623      	mov	r3, r4
 80069e4:	eb18 0303 	adds.w	r3, r8, r3
 80069e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80069ec:	462b      	mov	r3, r5
 80069ee:	eb49 0303 	adc.w	r3, r9, r3
 80069f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80069f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006a06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006a0a:	460b      	mov	r3, r1
 8006a0c:	18db      	adds	r3, r3, r3
 8006a0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a10:	4613      	mov	r3, r2
 8006a12:	eb42 0303 	adc.w	r3, r2, r3
 8006a16:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006a1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006a20:	f7f9 fbe6 	bl	80001f0 <__aeabi_uldivmod>
 8006a24:	4602      	mov	r2, r0
 8006a26:	460b      	mov	r3, r1
 8006a28:	4b61      	ldr	r3, [pc, #388]	@ (8006bb0 <UART_SetConfig+0x2d4>)
 8006a2a:	fba3 2302 	umull	r2, r3, r3, r2
 8006a2e:	095b      	lsrs	r3, r3, #5
 8006a30:	011c      	lsls	r4, r3, #4
 8006a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a36:	2200      	movs	r2, #0
 8006a38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006a40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006a44:	4642      	mov	r2, r8
 8006a46:	464b      	mov	r3, r9
 8006a48:	1891      	adds	r1, r2, r2
 8006a4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006a4c:	415b      	adcs	r3, r3
 8006a4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006a54:	4641      	mov	r1, r8
 8006a56:	eb12 0a01 	adds.w	sl, r2, r1
 8006a5a:	4649      	mov	r1, r9
 8006a5c:	eb43 0b01 	adc.w	fp, r3, r1
 8006a60:	f04f 0200 	mov.w	r2, #0
 8006a64:	f04f 0300 	mov.w	r3, #0
 8006a68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a74:	4692      	mov	sl, r2
 8006a76:	469b      	mov	fp, r3
 8006a78:	4643      	mov	r3, r8
 8006a7a:	eb1a 0303 	adds.w	r3, sl, r3
 8006a7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a82:	464b      	mov	r3, r9
 8006a84:	eb4b 0303 	adc.w	r3, fp, r3
 8006a88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006a9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006aa0:	460b      	mov	r3, r1
 8006aa2:	18db      	adds	r3, r3, r3
 8006aa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	eb42 0303 	adc.w	r3, r2, r3
 8006aac:	647b      	str	r3, [r7, #68]	@ 0x44
 8006aae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006ab2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006ab6:	f7f9 fb9b 	bl	80001f0 <__aeabi_uldivmod>
 8006aba:	4602      	mov	r2, r0
 8006abc:	460b      	mov	r3, r1
 8006abe:	4611      	mov	r1, r2
 8006ac0:	4b3b      	ldr	r3, [pc, #236]	@ (8006bb0 <UART_SetConfig+0x2d4>)
 8006ac2:	fba3 2301 	umull	r2, r3, r3, r1
 8006ac6:	095b      	lsrs	r3, r3, #5
 8006ac8:	2264      	movs	r2, #100	@ 0x64
 8006aca:	fb02 f303 	mul.w	r3, r2, r3
 8006ace:	1acb      	subs	r3, r1, r3
 8006ad0:	00db      	lsls	r3, r3, #3
 8006ad2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006ad6:	4b36      	ldr	r3, [pc, #216]	@ (8006bb0 <UART_SetConfig+0x2d4>)
 8006ad8:	fba3 2302 	umull	r2, r3, r3, r2
 8006adc:	095b      	lsrs	r3, r3, #5
 8006ade:	005b      	lsls	r3, r3, #1
 8006ae0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006ae4:	441c      	add	r4, r3
 8006ae6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006aea:	2200      	movs	r2, #0
 8006aec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006af0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006af4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006af8:	4642      	mov	r2, r8
 8006afa:	464b      	mov	r3, r9
 8006afc:	1891      	adds	r1, r2, r2
 8006afe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006b00:	415b      	adcs	r3, r3
 8006b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006b08:	4641      	mov	r1, r8
 8006b0a:	1851      	adds	r1, r2, r1
 8006b0c:	6339      	str	r1, [r7, #48]	@ 0x30
 8006b0e:	4649      	mov	r1, r9
 8006b10:	414b      	adcs	r3, r1
 8006b12:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b14:	f04f 0200 	mov.w	r2, #0
 8006b18:	f04f 0300 	mov.w	r3, #0
 8006b1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006b20:	4659      	mov	r1, fp
 8006b22:	00cb      	lsls	r3, r1, #3
 8006b24:	4651      	mov	r1, sl
 8006b26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b2a:	4651      	mov	r1, sl
 8006b2c:	00ca      	lsls	r2, r1, #3
 8006b2e:	4610      	mov	r0, r2
 8006b30:	4619      	mov	r1, r3
 8006b32:	4603      	mov	r3, r0
 8006b34:	4642      	mov	r2, r8
 8006b36:	189b      	adds	r3, r3, r2
 8006b38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b3c:	464b      	mov	r3, r9
 8006b3e:	460a      	mov	r2, r1
 8006b40:	eb42 0303 	adc.w	r3, r2, r3
 8006b44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006b54:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006b58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	18db      	adds	r3, r3, r3
 8006b60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b62:	4613      	mov	r3, r2
 8006b64:	eb42 0303 	adc.w	r3, r2, r3
 8006b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006b6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006b72:	f7f9 fb3d 	bl	80001f0 <__aeabi_uldivmod>
 8006b76:	4602      	mov	r2, r0
 8006b78:	460b      	mov	r3, r1
 8006b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb0 <UART_SetConfig+0x2d4>)
 8006b7c:	fba3 1302 	umull	r1, r3, r3, r2
 8006b80:	095b      	lsrs	r3, r3, #5
 8006b82:	2164      	movs	r1, #100	@ 0x64
 8006b84:	fb01 f303 	mul.w	r3, r1, r3
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	00db      	lsls	r3, r3, #3
 8006b8c:	3332      	adds	r3, #50	@ 0x32
 8006b8e:	4a08      	ldr	r2, [pc, #32]	@ (8006bb0 <UART_SetConfig+0x2d4>)
 8006b90:	fba2 2303 	umull	r2, r3, r2, r3
 8006b94:	095b      	lsrs	r3, r3, #5
 8006b96:	f003 0207 	and.w	r2, r3, #7
 8006b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4422      	add	r2, r4
 8006ba2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ba4:	e106      	b.n	8006db4 <UART_SetConfig+0x4d8>
 8006ba6:	bf00      	nop
 8006ba8:	40011000 	.word	0x40011000
 8006bac:	40011400 	.word	0x40011400
 8006bb0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006bbe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006bc2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006bc6:	4642      	mov	r2, r8
 8006bc8:	464b      	mov	r3, r9
 8006bca:	1891      	adds	r1, r2, r2
 8006bcc:	6239      	str	r1, [r7, #32]
 8006bce:	415b      	adcs	r3, r3
 8006bd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006bd6:	4641      	mov	r1, r8
 8006bd8:	1854      	adds	r4, r2, r1
 8006bda:	4649      	mov	r1, r9
 8006bdc:	eb43 0501 	adc.w	r5, r3, r1
 8006be0:	f04f 0200 	mov.w	r2, #0
 8006be4:	f04f 0300 	mov.w	r3, #0
 8006be8:	00eb      	lsls	r3, r5, #3
 8006bea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006bee:	00e2      	lsls	r2, r4, #3
 8006bf0:	4614      	mov	r4, r2
 8006bf2:	461d      	mov	r5, r3
 8006bf4:	4643      	mov	r3, r8
 8006bf6:	18e3      	adds	r3, r4, r3
 8006bf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006bfc:	464b      	mov	r3, r9
 8006bfe:	eb45 0303 	adc.w	r3, r5, r3
 8006c02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006c16:	f04f 0200 	mov.w	r2, #0
 8006c1a:	f04f 0300 	mov.w	r3, #0
 8006c1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006c22:	4629      	mov	r1, r5
 8006c24:	008b      	lsls	r3, r1, #2
 8006c26:	4621      	mov	r1, r4
 8006c28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c2c:	4621      	mov	r1, r4
 8006c2e:	008a      	lsls	r2, r1, #2
 8006c30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006c34:	f7f9 fadc 	bl	80001f0 <__aeabi_uldivmod>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	460b      	mov	r3, r1
 8006c3c:	4b60      	ldr	r3, [pc, #384]	@ (8006dc0 <UART_SetConfig+0x4e4>)
 8006c3e:	fba3 2302 	umull	r2, r3, r3, r2
 8006c42:	095b      	lsrs	r3, r3, #5
 8006c44:	011c      	lsls	r4, r3, #4
 8006c46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006c50:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006c54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006c58:	4642      	mov	r2, r8
 8006c5a:	464b      	mov	r3, r9
 8006c5c:	1891      	adds	r1, r2, r2
 8006c5e:	61b9      	str	r1, [r7, #24]
 8006c60:	415b      	adcs	r3, r3
 8006c62:	61fb      	str	r3, [r7, #28]
 8006c64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c68:	4641      	mov	r1, r8
 8006c6a:	1851      	adds	r1, r2, r1
 8006c6c:	6139      	str	r1, [r7, #16]
 8006c6e:	4649      	mov	r1, r9
 8006c70:	414b      	adcs	r3, r1
 8006c72:	617b      	str	r3, [r7, #20]
 8006c74:	f04f 0200 	mov.w	r2, #0
 8006c78:	f04f 0300 	mov.w	r3, #0
 8006c7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c80:	4659      	mov	r1, fp
 8006c82:	00cb      	lsls	r3, r1, #3
 8006c84:	4651      	mov	r1, sl
 8006c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c8a:	4651      	mov	r1, sl
 8006c8c:	00ca      	lsls	r2, r1, #3
 8006c8e:	4610      	mov	r0, r2
 8006c90:	4619      	mov	r1, r3
 8006c92:	4603      	mov	r3, r0
 8006c94:	4642      	mov	r2, r8
 8006c96:	189b      	adds	r3, r3, r2
 8006c98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c9c:	464b      	mov	r3, r9
 8006c9e:	460a      	mov	r2, r1
 8006ca0:	eb42 0303 	adc.w	r3, r2, r3
 8006ca4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006cb2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006cb4:	f04f 0200 	mov.w	r2, #0
 8006cb8:	f04f 0300 	mov.w	r3, #0
 8006cbc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006cc0:	4649      	mov	r1, r9
 8006cc2:	008b      	lsls	r3, r1, #2
 8006cc4:	4641      	mov	r1, r8
 8006cc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cca:	4641      	mov	r1, r8
 8006ccc:	008a      	lsls	r2, r1, #2
 8006cce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006cd2:	f7f9 fa8d 	bl	80001f0 <__aeabi_uldivmod>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	460b      	mov	r3, r1
 8006cda:	4611      	mov	r1, r2
 8006cdc:	4b38      	ldr	r3, [pc, #224]	@ (8006dc0 <UART_SetConfig+0x4e4>)
 8006cde:	fba3 2301 	umull	r2, r3, r3, r1
 8006ce2:	095b      	lsrs	r3, r3, #5
 8006ce4:	2264      	movs	r2, #100	@ 0x64
 8006ce6:	fb02 f303 	mul.w	r3, r2, r3
 8006cea:	1acb      	subs	r3, r1, r3
 8006cec:	011b      	lsls	r3, r3, #4
 8006cee:	3332      	adds	r3, #50	@ 0x32
 8006cf0:	4a33      	ldr	r2, [pc, #204]	@ (8006dc0 <UART_SetConfig+0x4e4>)
 8006cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf6:	095b      	lsrs	r3, r3, #5
 8006cf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006cfc:	441c      	add	r4, r3
 8006cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d02:	2200      	movs	r2, #0
 8006d04:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d06:	677a      	str	r2, [r7, #116]	@ 0x74
 8006d08:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006d0c:	4642      	mov	r2, r8
 8006d0e:	464b      	mov	r3, r9
 8006d10:	1891      	adds	r1, r2, r2
 8006d12:	60b9      	str	r1, [r7, #8]
 8006d14:	415b      	adcs	r3, r3
 8006d16:	60fb      	str	r3, [r7, #12]
 8006d18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d1c:	4641      	mov	r1, r8
 8006d1e:	1851      	adds	r1, r2, r1
 8006d20:	6039      	str	r1, [r7, #0]
 8006d22:	4649      	mov	r1, r9
 8006d24:	414b      	adcs	r3, r1
 8006d26:	607b      	str	r3, [r7, #4]
 8006d28:	f04f 0200 	mov.w	r2, #0
 8006d2c:	f04f 0300 	mov.w	r3, #0
 8006d30:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d34:	4659      	mov	r1, fp
 8006d36:	00cb      	lsls	r3, r1, #3
 8006d38:	4651      	mov	r1, sl
 8006d3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d3e:	4651      	mov	r1, sl
 8006d40:	00ca      	lsls	r2, r1, #3
 8006d42:	4610      	mov	r0, r2
 8006d44:	4619      	mov	r1, r3
 8006d46:	4603      	mov	r3, r0
 8006d48:	4642      	mov	r2, r8
 8006d4a:	189b      	adds	r3, r3, r2
 8006d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d4e:	464b      	mov	r3, r9
 8006d50:	460a      	mov	r2, r1
 8006d52:	eb42 0303 	adc.w	r3, r2, r3
 8006d56:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d62:	667a      	str	r2, [r7, #100]	@ 0x64
 8006d64:	f04f 0200 	mov.w	r2, #0
 8006d68:	f04f 0300 	mov.w	r3, #0
 8006d6c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006d70:	4649      	mov	r1, r9
 8006d72:	008b      	lsls	r3, r1, #2
 8006d74:	4641      	mov	r1, r8
 8006d76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d7a:	4641      	mov	r1, r8
 8006d7c:	008a      	lsls	r2, r1, #2
 8006d7e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006d82:	f7f9 fa35 	bl	80001f0 <__aeabi_uldivmod>
 8006d86:	4602      	mov	r2, r0
 8006d88:	460b      	mov	r3, r1
 8006d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006dc0 <UART_SetConfig+0x4e4>)
 8006d8c:	fba3 1302 	umull	r1, r3, r3, r2
 8006d90:	095b      	lsrs	r3, r3, #5
 8006d92:	2164      	movs	r1, #100	@ 0x64
 8006d94:	fb01 f303 	mul.w	r3, r1, r3
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	011b      	lsls	r3, r3, #4
 8006d9c:	3332      	adds	r3, #50	@ 0x32
 8006d9e:	4a08      	ldr	r2, [pc, #32]	@ (8006dc0 <UART_SetConfig+0x4e4>)
 8006da0:	fba2 2303 	umull	r2, r3, r2, r3
 8006da4:	095b      	lsrs	r3, r3, #5
 8006da6:	f003 020f 	and.w	r2, r3, #15
 8006daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4422      	add	r2, r4
 8006db2:	609a      	str	r2, [r3, #8]
}
 8006db4:	bf00      	nop
 8006db6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006dc0:	51eb851f 	.word	0x51eb851f

08006dc4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d123      	bne.n	8006e1e <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006dde:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006de2:	683a      	ldr	r2, [r7, #0]
 8006de4:	6851      	ldr	r1, [r2, #4]
 8006de6:	683a      	ldr	r2, [r7, #0]
 8006de8:	6892      	ldr	r2, [r2, #8]
 8006dea:	4311      	orrs	r1, r2
 8006dec:	683a      	ldr	r2, [r7, #0]
 8006dee:	68d2      	ldr	r2, [r2, #12]
 8006df0:	4311      	orrs	r1, r2
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	6912      	ldr	r2, [r2, #16]
 8006df6:	4311      	orrs	r1, r2
 8006df8:	683a      	ldr	r2, [r7, #0]
 8006dfa:	6952      	ldr	r2, [r2, #20]
 8006dfc:	4311      	orrs	r1, r2
 8006dfe:	683a      	ldr	r2, [r7, #0]
 8006e00:	6992      	ldr	r2, [r2, #24]
 8006e02:	4311      	orrs	r1, r2
 8006e04:	683a      	ldr	r2, [r7, #0]
 8006e06:	69d2      	ldr	r2, [r2, #28]
 8006e08:	4311      	orrs	r1, r2
 8006e0a:	683a      	ldr	r2, [r7, #0]
 8006e0c:	6a12      	ldr	r2, [r2, #32]
 8006e0e:	4311      	orrs	r1, r2
 8006e10:	683a      	ldr	r2, [r7, #0]
 8006e12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006e14:	430a      	orrs	r2, r1
 8006e16:	431a      	orrs	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	601a      	str	r2, [r3, #0]
 8006e1c:	e028      	b.n	8006e70 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	69d9      	ldr	r1, [r3, #28]
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	6a1b      	ldr	r3, [r3, #32]
 8006e2e:	4319      	orrs	r1, r3
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e34:	430b      	orrs	r3, r1
 8006e36:	431a      	orrs	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006e44:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006e48:	683a      	ldr	r2, [r7, #0]
 8006e4a:	6851      	ldr	r1, [r2, #4]
 8006e4c:	683a      	ldr	r2, [r7, #0]
 8006e4e:	6892      	ldr	r2, [r2, #8]
 8006e50:	4311      	orrs	r1, r2
 8006e52:	683a      	ldr	r2, [r7, #0]
 8006e54:	68d2      	ldr	r2, [r2, #12]
 8006e56:	4311      	orrs	r1, r2
 8006e58:	683a      	ldr	r2, [r7, #0]
 8006e5a:	6912      	ldr	r2, [r2, #16]
 8006e5c:	4311      	orrs	r1, r2
 8006e5e:	683a      	ldr	r2, [r7, #0]
 8006e60:	6952      	ldr	r2, [r2, #20]
 8006e62:	4311      	orrs	r1, r2
 8006e64:	683a      	ldr	r2, [r7, #0]
 8006e66:	6992      	ldr	r2, [r2, #24]
 8006e68:	430a      	orrs	r2, r1
 8006e6a:	431a      	orrs	r2, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	370c      	adds	r7, #12
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr

08006e7e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006e7e:	b480      	push	{r7}
 8006e80:	b085      	sub	sp, #20
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	60f8      	str	r0, [r7, #12]
 8006e86:	60b9      	str	r1, [r7, #8]
 8006e88:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d128      	bne.n	8006ee2 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	1e59      	subs	r1, r3, #1
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	011b      	lsls	r3, r3, #4
 8006ea6:	4319      	orrs	r1, r3
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	3b01      	subs	r3, #1
 8006eae:	021b      	lsls	r3, r3, #8
 8006eb0:	4319      	orrs	r1, r3
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	031b      	lsls	r3, r3, #12
 8006eba:	4319      	orrs	r1, r3
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	691b      	ldr	r3, [r3, #16]
 8006ec0:	3b01      	subs	r3, #1
 8006ec2:	041b      	lsls	r3, r3, #16
 8006ec4:	4319      	orrs	r1, r3
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	051b      	lsls	r3, r3, #20
 8006ece:	4319      	orrs	r1, r3
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	699b      	ldr	r3, [r3, #24]
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	061b      	lsls	r3, r3, #24
 8006ed8:	430b      	orrs	r3, r1
 8006eda:	431a      	orrs	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	609a      	str	r2, [r3, #8]
 8006ee0:	e02f      	b.n	8006f42 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006eea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006eee:	68ba      	ldr	r2, [r7, #8]
 8006ef0:	68d2      	ldr	r2, [r2, #12]
 8006ef2:	3a01      	subs	r2, #1
 8006ef4:	0311      	lsls	r1, r2, #12
 8006ef6:	68ba      	ldr	r2, [r7, #8]
 8006ef8:	6952      	ldr	r2, [r2, #20]
 8006efa:	3a01      	subs	r2, #1
 8006efc:	0512      	lsls	r2, r2, #20
 8006efe:	430a      	orrs	r2, r1
 8006f00:	431a      	orrs	r2, r3
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	1e59      	subs	r1, r3, #1
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	011b      	lsls	r3, r3, #4
 8006f1c:	4319      	orrs	r1, r3
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	3b01      	subs	r3, #1
 8006f24:	021b      	lsls	r3, r3, #8
 8006f26:	4319      	orrs	r1, r3
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	041b      	lsls	r3, r3, #16
 8006f30:	4319      	orrs	r1, r3
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	699b      	ldr	r3, [r3, #24]
 8006f36:	3b01      	subs	r3, #1
 8006f38:	061b      	lsls	r3, r3, #24
 8006f3a:	430b      	orrs	r3, r1
 8006f3c:	431a      	orrs	r2, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8006f42:	2300      	movs	r3, #0
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f50:	b084      	sub	sp, #16
 8006f52:	b580      	push	{r7, lr}
 8006f54:	b084      	sub	sp, #16
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
 8006f5a:	f107 001c 	add.w	r0, r7, #28
 8006f5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f62:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d123      	bne.n	8006fb2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f6e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006f7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f82:	687a      	ldr	r2, [r7, #4]
 8006f84:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006f92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d105      	bne.n	8006fa6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 f9dc 	bl	8007364 <USB_CoreReset>
 8006fac:	4603      	mov	r3, r0
 8006fae:	73fb      	strb	r3, [r7, #15]
 8006fb0:	e01b      	b.n	8006fea <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	68db      	ldr	r3, [r3, #12]
 8006fb6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 f9d0 	bl	8007364 <USB_CoreReset>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006fc8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d106      	bne.n	8006fde <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	639a      	str	r2, [r3, #56]	@ 0x38
 8006fdc:	e005      	b.n	8006fea <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006fea:	7fbb      	ldrb	r3, [r7, #30]
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d10b      	bne.n	8007008 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	f043 0206 	orr.w	r2, r3, #6
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	f043 0220 	orr.w	r2, r3, #32
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007008:	7bfb      	ldrb	r3, [r7, #15]
}
 800700a:	4618      	mov	r0, r3
 800700c:	3710      	adds	r7, #16
 800700e:	46bd      	mov	sp, r7
 8007010:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007014:	b004      	add	sp, #16
 8007016:	4770      	bx	lr

08007018 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007018:	b480      	push	{r7}
 800701a:	b083      	sub	sp, #12
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	f043 0201 	orr.w	r2, r3, #1
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	370c      	adds	r7, #12
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr

0800703a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800703a:	b480      	push	{r7}
 800703c:	b083      	sub	sp, #12
 800703e:	af00      	add	r7, sp, #0
 8007040:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f023 0201 	bic.w	r2, r3, #1
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800704e:	2300      	movs	r3, #0
}
 8007050:	4618      	mov	r0, r3
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b084      	sub	sp, #16
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	460b      	mov	r3, r1
 8007066:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007068:	2300      	movs	r3, #0
 800706a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007078:	78fb      	ldrb	r3, [r7, #3]
 800707a:	2b01      	cmp	r3, #1
 800707c:	d115      	bne.n	80070aa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	68db      	ldr	r3, [r3, #12]
 8007082:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800708a:	200a      	movs	r0, #10
 800708c:	f7fa fba2 	bl	80017d4 <HAL_Delay>
      ms += 10U;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	330a      	adds	r3, #10
 8007094:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 f956 	bl	8007348 <USB_GetMode>
 800709c:	4603      	mov	r3, r0
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d01e      	beq.n	80070e0 <USB_SetCurrentMode+0x84>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2bc7      	cmp	r3, #199	@ 0xc7
 80070a6:	d9f0      	bls.n	800708a <USB_SetCurrentMode+0x2e>
 80070a8:	e01a      	b.n	80070e0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80070aa:	78fb      	ldrb	r3, [r7, #3]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d115      	bne.n	80070dc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80070bc:	200a      	movs	r0, #10
 80070be:	f7fa fb89 	bl	80017d4 <HAL_Delay>
      ms += 10U;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	330a      	adds	r3, #10
 80070c6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f000 f93d 	bl	8007348 <USB_GetMode>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d005      	beq.n	80070e0 <USB_SetCurrentMode+0x84>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2bc7      	cmp	r3, #199	@ 0xc7
 80070d8:	d9f0      	bls.n	80070bc <USB_SetCurrentMode+0x60>
 80070da:	e001      	b.n	80070e0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e005      	b.n	80070ec <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2bc8      	cmp	r3, #200	@ 0xc8
 80070e4:	d101      	bne.n	80070ea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	e000      	b.n	80070ec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80070ea:	2300      	movs	r3, #0
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3710      	adds	r7, #16
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b085      	sub	sp, #20
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80070fe:	2300      	movs	r3, #0
 8007100:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	3301      	adds	r3, #1
 8007106:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800710e:	d901      	bls.n	8007114 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007110:	2303      	movs	r3, #3
 8007112:	e01b      	b.n	800714c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	2b00      	cmp	r3, #0
 800711a:	daf2      	bge.n	8007102 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800711c:	2300      	movs	r3, #0
 800711e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	019b      	lsls	r3, r3, #6
 8007124:	f043 0220 	orr.w	r2, r3, #32
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	3301      	adds	r3, #1
 8007130:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007138:	d901      	bls.n	800713e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800713a:	2303      	movs	r3, #3
 800713c:	e006      	b.n	800714c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	f003 0320 	and.w	r3, r3, #32
 8007146:	2b20      	cmp	r3, #32
 8007148:	d0f0      	beq.n	800712c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800714a:	2300      	movs	r3, #0
}
 800714c:	4618      	mov	r0, r3
 800714e:	3714      	adds	r7, #20
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007160:	2300      	movs	r3, #0
 8007162:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	3301      	adds	r3, #1
 8007168:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007170:	d901      	bls.n	8007176 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e018      	b.n	80071a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	691b      	ldr	r3, [r3, #16]
 800717a:	2b00      	cmp	r3, #0
 800717c:	daf2      	bge.n	8007164 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800717e:	2300      	movs	r3, #0
 8007180:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2210      	movs	r2, #16
 8007186:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	3301      	adds	r3, #1
 800718c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007194:	d901      	bls.n	800719a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e006      	b.n	80071a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	691b      	ldr	r3, [r3, #16]
 800719e:	f003 0310 	and.w	r3, r3, #16
 80071a2:	2b10      	cmp	r3, #16
 80071a4:	d0f0      	beq.n	8007188 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80071a6:	2300      	movs	r3, #0
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3714      	adds	r7, #20
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b089      	sub	sp, #36	@ 0x24
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	60f8      	str	r0, [r7, #12]
 80071bc:	60b9      	str	r1, [r7, #8]
 80071be:	4611      	mov	r1, r2
 80071c0:	461a      	mov	r2, r3
 80071c2:	460b      	mov	r3, r1
 80071c4:	71fb      	strb	r3, [r7, #7]
 80071c6:	4613      	mov	r3, r2
 80071c8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80071d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d123      	bne.n	8007222 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80071da:	88bb      	ldrh	r3, [r7, #4]
 80071dc:	3303      	adds	r3, #3
 80071de:	089b      	lsrs	r3, r3, #2
 80071e0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80071e2:	2300      	movs	r3, #0
 80071e4:	61bb      	str	r3, [r7, #24]
 80071e6:	e018      	b.n	800721a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80071e8:	79fb      	ldrb	r3, [r7, #7]
 80071ea:	031a      	lsls	r2, r3, #12
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	4413      	add	r3, r2
 80071f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071f4:	461a      	mov	r2, r3
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	6013      	str	r3, [r2, #0]
      pSrc++;
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	3301      	adds	r3, #1
 8007200:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	3301      	adds	r3, #1
 8007206:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	3301      	adds	r3, #1
 800720c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800720e:	69fb      	ldr	r3, [r7, #28]
 8007210:	3301      	adds	r3, #1
 8007212:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	3301      	adds	r3, #1
 8007218:	61bb      	str	r3, [r7, #24]
 800721a:	69ba      	ldr	r2, [r7, #24]
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	429a      	cmp	r2, r3
 8007220:	d3e2      	bcc.n	80071e8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3724      	adds	r7, #36	@ 0x24
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007230:	b480      	push	{r7}
 8007232:	b08b      	sub	sp, #44	@ 0x2c
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	4613      	mov	r3, r2
 800723c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007246:	88fb      	ldrh	r3, [r7, #6]
 8007248:	089b      	lsrs	r3, r3, #2
 800724a:	b29b      	uxth	r3, r3
 800724c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800724e:	88fb      	ldrh	r3, [r7, #6]
 8007250:	f003 0303 	and.w	r3, r3, #3
 8007254:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007256:	2300      	movs	r3, #0
 8007258:	623b      	str	r3, [r7, #32]
 800725a:	e014      	b.n	8007286 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007266:	601a      	str	r2, [r3, #0]
    pDest++;
 8007268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726a:	3301      	adds	r3, #1
 800726c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800726e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007270:	3301      	adds	r3, #1
 8007272:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007276:	3301      	adds	r3, #1
 8007278:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800727a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727c:	3301      	adds	r3, #1
 800727e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007280:	6a3b      	ldr	r3, [r7, #32]
 8007282:	3301      	adds	r3, #1
 8007284:	623b      	str	r3, [r7, #32]
 8007286:	6a3a      	ldr	r2, [r7, #32]
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	429a      	cmp	r2, r3
 800728c:	d3e6      	bcc.n	800725c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800728e:	8bfb      	ldrh	r3, [r7, #30]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d01e      	beq.n	80072d2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007294:	2300      	movs	r3, #0
 8007296:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800729e:	461a      	mov	r2, r3
 80072a0:	f107 0310 	add.w	r3, r7, #16
 80072a4:	6812      	ldr	r2, [r2, #0]
 80072a6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80072a8:	693a      	ldr	r2, [r7, #16]
 80072aa:	6a3b      	ldr	r3, [r7, #32]
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	00db      	lsls	r3, r3, #3
 80072b0:	fa22 f303 	lsr.w	r3, r2, r3
 80072b4:	b2da      	uxtb	r2, r3
 80072b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b8:	701a      	strb	r2, [r3, #0]
      i++;
 80072ba:	6a3b      	ldr	r3, [r7, #32]
 80072bc:	3301      	adds	r3, #1
 80072be:	623b      	str	r3, [r7, #32]
      pDest++;
 80072c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c2:	3301      	adds	r3, #1
 80072c4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80072c6:	8bfb      	ldrh	r3, [r7, #30]
 80072c8:	3b01      	subs	r3, #1
 80072ca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80072cc:	8bfb      	ldrh	r3, [r7, #30]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d1ea      	bne.n	80072a8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	372c      	adds	r7, #44	@ 0x2c
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	695b      	ldr	r3, [r3, #20]
 80072ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	699b      	ldr	r3, [r3, #24]
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	4013      	ands	r3, r2
 80072f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80072f8:	68fb      	ldr	r3, [r7, #12]
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3714      	adds	r7, #20
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr

08007306 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8007306:	b480      	push	{r7}
 8007308:	b085      	sub	sp, #20
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
 800730e:	460b      	mov	r3, r1
 8007310:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8007316:	78fb      	ldrb	r3, [r7, #3]
 8007318:	015a      	lsls	r2, r3, #5
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	4413      	add	r3, r2
 800731e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8007326:	78fb      	ldrb	r3, [r7, #3]
 8007328:	015a      	lsls	r2, r3, #5
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	4413      	add	r3, r2
 800732e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	68ba      	ldr	r2, [r7, #8]
 8007336:	4013      	ands	r3, r2
 8007338:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800733a:	68bb      	ldr	r3, [r7, #8]
}
 800733c:	4618      	mov	r0, r3
 800733e:	3714      	adds	r7, #20
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	695b      	ldr	r3, [r3, #20]
 8007354:	f003 0301 	and.w	r3, r3, #1
}
 8007358:	4618      	mov	r0, r3
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800736c:	2300      	movs	r3, #0
 800736e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	3301      	adds	r3, #1
 8007374:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800737c:	d901      	bls.n	8007382 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e01b      	b.n	80073ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	2b00      	cmp	r3, #0
 8007388:	daf2      	bge.n	8007370 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800738a:	2300      	movs	r3, #0
 800738c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	f043 0201 	orr.w	r2, r3, #1
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	3301      	adds	r3, #1
 800739e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073a6:	d901      	bls.n	80073ac <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80073a8:	2303      	movs	r3, #3
 80073aa:	e006      	b.n	80073ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	691b      	ldr	r3, [r3, #16]
 80073b0:	f003 0301 	and.w	r3, r3, #1
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d0f0      	beq.n	800739a <USB_CoreReset+0x36>

  return HAL_OK;
 80073b8:	2300      	movs	r3, #0
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3714      	adds	r7, #20
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr
	...

080073c8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80073c8:	b084      	sub	sp, #16
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b086      	sub	sp, #24
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
 80073d2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80073d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80073da:	2300      	movs	r3, #0
 80073dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80073e8:	461a      	mov	r2, r3
 80073ea:	2300      	movs	r3, #0
 80073ec:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073f2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073fe:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800740a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800741a:	2b00      	cmp	r3, #0
 800741c:	d119      	bne.n	8007452 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800741e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007422:	2b01      	cmp	r3, #1
 8007424:	d10a      	bne.n	800743c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	68fa      	ldr	r2, [r7, #12]
 8007430:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007434:	f043 0304 	orr.w	r3, r3, #4
 8007438:	6013      	str	r3, [r2, #0]
 800743a:	e014      	b.n	8007466 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800744a:	f023 0304 	bic.w	r3, r3, #4
 800744e:	6013      	str	r3, [r2, #0]
 8007450:	e009      	b.n	8007466 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68fa      	ldr	r2, [r7, #12]
 800745c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007460:	f023 0304 	bic.w	r3, r3, #4
 8007464:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007466:	2110      	movs	r1, #16
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f7ff fe43 	bl	80070f4 <USB_FlushTxFifo>
 800746e:	4603      	mov	r3, r0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d001      	beq.n	8007478 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f7ff fe6d 	bl	8007158 <USB_FlushRxFifo>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d001      	beq.n	8007488 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007488:	2300      	movs	r3, #0
 800748a:	613b      	str	r3, [r7, #16]
 800748c:	e015      	b.n	80074ba <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	015a      	lsls	r2, r3, #5
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	4413      	add	r3, r2
 8007496:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800749a:	461a      	mov	r2, r3
 800749c:	f04f 33ff 	mov.w	r3, #4294967295
 80074a0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	015a      	lsls	r2, r3, #5
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	4413      	add	r3, r2
 80074aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074ae:	461a      	mov	r2, r3
 80074b0:	2300      	movs	r3, #0
 80074b2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	3301      	adds	r3, #1
 80074b8:	613b      	str	r3, [r7, #16]
 80074ba:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80074be:	461a      	mov	r2, r3
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d3e3      	bcc.n	800748e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f04f 32ff 	mov.w	r2, #4294967295
 80074d2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a18      	ldr	r2, [pc, #96]	@ (8007538 <USB_HostInit+0x170>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d10b      	bne.n	80074f4 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074e2:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4a15      	ldr	r2, [pc, #84]	@ (800753c <USB_HostInit+0x174>)
 80074e8:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a14      	ldr	r2, [pc, #80]	@ (8007540 <USB_HostInit+0x178>)
 80074ee:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80074f2:	e009      	b.n	8007508 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2280      	movs	r2, #128	@ 0x80
 80074f8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a11      	ldr	r2, [pc, #68]	@ (8007544 <USB_HostInit+0x17c>)
 80074fe:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	4a11      	ldr	r2, [pc, #68]	@ (8007548 <USB_HostInit+0x180>)
 8007504:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007508:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800750c:	2b00      	cmp	r3, #0
 800750e:	d105      	bne.n	800751c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	699b      	ldr	r3, [r3, #24]
 8007514:	f043 0210 	orr.w	r2, r3, #16
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	699a      	ldr	r2, [r3, #24]
 8007520:	4b0a      	ldr	r3, [pc, #40]	@ (800754c <USB_HostInit+0x184>)
 8007522:	4313      	orrs	r3, r2
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007528:	7dfb      	ldrb	r3, [r7, #23]
}
 800752a:	4618      	mov	r0, r3
 800752c:	3718      	adds	r7, #24
 800752e:	46bd      	mov	sp, r7
 8007530:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007534:	b004      	add	sp, #16
 8007536:	4770      	bx	lr
 8007538:	40040000 	.word	0x40040000
 800753c:	01000200 	.word	0x01000200
 8007540:	00e00300 	.word	0x00e00300
 8007544:	00600080 	.word	0x00600080
 8007548:	004000e0 	.word	0x004000e0
 800754c:	a3200008 	.word	0xa3200008

08007550 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	460b      	mov	r3, r1
 800755a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68fa      	ldr	r2, [r7, #12]
 800756a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800756e:	f023 0303 	bic.w	r3, r3, #3
 8007572:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	78fb      	ldrb	r3, [r7, #3]
 800757e:	f003 0303 	and.w	r3, r3, #3
 8007582:	68f9      	ldr	r1, [r7, #12]
 8007584:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007588:	4313      	orrs	r3, r2
 800758a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800758c:	78fb      	ldrb	r3, [r7, #3]
 800758e:	2b01      	cmp	r3, #1
 8007590:	d107      	bne.n	80075a2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007598:	461a      	mov	r2, r3
 800759a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800759e:	6053      	str	r3, [r2, #4]
 80075a0:	e00c      	b.n	80075bc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80075a2:	78fb      	ldrb	r3, [r7, #3]
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d107      	bne.n	80075b8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075ae:	461a      	mov	r2, r3
 80075b0:	f241 7370 	movw	r3, #6000	@ 0x1770
 80075b4:	6053      	str	r3, [r2, #4]
 80075b6:	e001      	b.n	80075bc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	e000      	b.n	80075be <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr

080075ca <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80075ca:	b580      	push	{r7, lr}
 80075cc:	b084      	sub	sp, #16
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80075d6:	2300      	movs	r3, #0
 80075d8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80075ea:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80075f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075f8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80075fa:	2064      	movs	r0, #100	@ 0x64
 80075fc:	f7fa f8ea 	bl	80017d4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800760c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800760e:	200a      	movs	r0, #10
 8007610:	f7fa f8e0 	bl	80017d4 <HAL_Delay>

  return HAL_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3710      	adds	r7, #16
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800761e:	b480      	push	{r7}
 8007620:	b085      	sub	sp, #20
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
 8007626:	460b      	mov	r3, r1
 8007628:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800762e:	2300      	movs	r3, #0
 8007630:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007642:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800764a:	2b00      	cmp	r3, #0
 800764c:	d109      	bne.n	8007662 <USB_DriveVbus+0x44>
 800764e:	78fb      	ldrb	r3, [r7, #3]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d106      	bne.n	8007662 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	68fa      	ldr	r2, [r7, #12]
 8007658:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800765c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007660:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007668:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800766c:	d109      	bne.n	8007682 <USB_DriveVbus+0x64>
 800766e:	78fb      	ldrb	r3, [r7, #3]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d106      	bne.n	8007682 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	68fa      	ldr	r2, [r7, #12]
 8007678:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800767c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007680:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007682:	2300      	movs	r3, #0
}
 8007684:	4618      	mov	r0, r3
 8007686:	3714      	adds	r7, #20
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr

08007690 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007690:	b480      	push	{r7}
 8007692:	b085      	sub	sp, #20
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800769c:	2300      	movs	r3, #0
 800769e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	0c5b      	lsrs	r3, r3, #17
 80076ae:	f003 0303 	and.w	r3, r3, #3
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3714      	adds	r7, #20
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr

080076be <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80076be:	b480      	push	{r7}
 80076c0:	b085      	sub	sp, #20
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	b29b      	uxth	r3, r3
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3714      	adds	r7, #20
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b088      	sub	sp, #32
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	4608      	mov	r0, r1
 80076ea:	4611      	mov	r1, r2
 80076ec:	461a      	mov	r2, r3
 80076ee:	4603      	mov	r3, r0
 80076f0:	70fb      	strb	r3, [r7, #3]
 80076f2:	460b      	mov	r3, r1
 80076f4:	70bb      	strb	r3, [r7, #2]
 80076f6:	4613      	mov	r3, r2
 80076f8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80076fa:	2300      	movs	r3, #0
 80076fc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007702:	78fb      	ldrb	r3, [r7, #3]
 8007704:	015a      	lsls	r2, r3, #5
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	4413      	add	r3, r2
 800770a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800770e:	461a      	mov	r2, r3
 8007710:	f04f 33ff 	mov.w	r3, #4294967295
 8007714:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007716:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800771a:	2b03      	cmp	r3, #3
 800771c:	d87c      	bhi.n	8007818 <USB_HC_Init+0x138>
 800771e:	a201      	add	r2, pc, #4	@ (adr r2, 8007724 <USB_HC_Init+0x44>)
 8007720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007724:	08007735 	.word	0x08007735
 8007728:	080077db 	.word	0x080077db
 800772c:	08007735 	.word	0x08007735
 8007730:	0800779d 	.word	0x0800779d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007734:	78fb      	ldrb	r3, [r7, #3]
 8007736:	015a      	lsls	r2, r3, #5
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	4413      	add	r3, r2
 800773c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007740:	461a      	mov	r2, r3
 8007742:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007746:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007748:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800774c:	2b00      	cmp	r3, #0
 800774e:	da10      	bge.n	8007772 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007750:	78fb      	ldrb	r3, [r7, #3]
 8007752:	015a      	lsls	r2, r3, #5
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	4413      	add	r3, r2
 8007758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800775c:	68db      	ldr	r3, [r3, #12]
 800775e:	78fa      	ldrb	r2, [r7, #3]
 8007760:	0151      	lsls	r1, r2, #5
 8007762:	693a      	ldr	r2, [r7, #16]
 8007764:	440a      	add	r2, r1
 8007766:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800776a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800776e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007770:	e055      	b.n	800781e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a6f      	ldr	r2, [pc, #444]	@ (8007934 <USB_HC_Init+0x254>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d151      	bne.n	800781e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800777a:	78fb      	ldrb	r3, [r7, #3]
 800777c:	015a      	lsls	r2, r3, #5
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	4413      	add	r3, r2
 8007782:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007786:	68db      	ldr	r3, [r3, #12]
 8007788:	78fa      	ldrb	r2, [r7, #3]
 800778a:	0151      	lsls	r1, r2, #5
 800778c:	693a      	ldr	r2, [r7, #16]
 800778e:	440a      	add	r2, r1
 8007790:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007794:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007798:	60d3      	str	r3, [r2, #12]
      break;
 800779a:	e040      	b.n	800781e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800779c:	78fb      	ldrb	r3, [r7, #3]
 800779e:	015a      	lsls	r2, r3, #5
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	4413      	add	r3, r2
 80077a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077a8:	461a      	mov	r2, r3
 80077aa:	f240 639d 	movw	r3, #1693	@ 0x69d
 80077ae:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80077b0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	da34      	bge.n	8007822 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80077b8:	78fb      	ldrb	r3, [r7, #3]
 80077ba:	015a      	lsls	r2, r3, #5
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	4413      	add	r3, r2
 80077c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	78fa      	ldrb	r2, [r7, #3]
 80077c8:	0151      	lsls	r1, r2, #5
 80077ca:	693a      	ldr	r2, [r7, #16]
 80077cc:	440a      	add	r2, r1
 80077ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077d6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80077d8:	e023      	b.n	8007822 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80077da:	78fb      	ldrb	r3, [r7, #3]
 80077dc:	015a      	lsls	r2, r3, #5
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	4413      	add	r3, r2
 80077e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077e6:	461a      	mov	r2, r3
 80077e8:	f240 2325 	movw	r3, #549	@ 0x225
 80077ec:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80077ee:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	da17      	bge.n	8007826 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80077f6:	78fb      	ldrb	r3, [r7, #3]
 80077f8:	015a      	lsls	r2, r3, #5
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	4413      	add	r3, r2
 80077fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	78fa      	ldrb	r2, [r7, #3]
 8007806:	0151      	lsls	r1, r2, #5
 8007808:	693a      	ldr	r2, [r7, #16]
 800780a:	440a      	add	r2, r1
 800780c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007810:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007814:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007816:	e006      	b.n	8007826 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	77fb      	strb	r3, [r7, #31]
      break;
 800781c:	e004      	b.n	8007828 <USB_HC_Init+0x148>
      break;
 800781e:	bf00      	nop
 8007820:	e002      	b.n	8007828 <USB_HC_Init+0x148>
      break;
 8007822:	bf00      	nop
 8007824:	e000      	b.n	8007828 <USB_HC_Init+0x148>
      break;
 8007826:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007828:	78fb      	ldrb	r3, [r7, #3]
 800782a:	015a      	lsls	r2, r3, #5
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	4413      	add	r3, r2
 8007830:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007834:	461a      	mov	r2, r3
 8007836:	2300      	movs	r3, #0
 8007838:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800783a:	78fb      	ldrb	r3, [r7, #3]
 800783c:	015a      	lsls	r2, r3, #5
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	4413      	add	r3, r2
 8007842:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	78fa      	ldrb	r2, [r7, #3]
 800784a:	0151      	lsls	r1, r2, #5
 800784c:	693a      	ldr	r2, [r7, #16]
 800784e:	440a      	add	r2, r1
 8007850:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007854:	f043 0302 	orr.w	r3, r3, #2
 8007858:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007860:	699a      	ldr	r2, [r3, #24]
 8007862:	78fb      	ldrb	r3, [r7, #3]
 8007864:	f003 030f 	and.w	r3, r3, #15
 8007868:	2101      	movs	r1, #1
 800786a:	fa01 f303 	lsl.w	r3, r1, r3
 800786e:	6939      	ldr	r1, [r7, #16]
 8007870:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007874:	4313      	orrs	r3, r2
 8007876:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007884:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007888:	2b00      	cmp	r3, #0
 800788a:	da03      	bge.n	8007894 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800788c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007890:	61bb      	str	r3, [r7, #24]
 8007892:	e001      	b.n	8007898 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007894:	2300      	movs	r3, #0
 8007896:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f7ff fef9 	bl	8007690 <USB_GetHostSpeed>
 800789e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80078a0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	d106      	bne.n	80078b6 <USB_HC_Init+0x1d6>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2b02      	cmp	r3, #2
 80078ac:	d003      	beq.n	80078b6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80078ae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80078b2:	617b      	str	r3, [r7, #20]
 80078b4:	e001      	b.n	80078ba <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80078b6:	2300      	movs	r3, #0
 80078b8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80078ba:	787b      	ldrb	r3, [r7, #1]
 80078bc:	059b      	lsls	r3, r3, #22
 80078be:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80078c2:	78bb      	ldrb	r3, [r7, #2]
 80078c4:	02db      	lsls	r3, r3, #11
 80078c6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80078ca:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80078cc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80078d0:	049b      	lsls	r3, r3, #18
 80078d2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80078d6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80078d8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80078da:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80078de:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	431a      	orrs	r2, r3
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80078e8:	78fa      	ldrb	r2, [r7, #3]
 80078ea:	0151      	lsls	r1, r2, #5
 80078ec:	693a      	ldr	r2, [r7, #16]
 80078ee:	440a      	add	r2, r1
 80078f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80078f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80078f8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80078fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80078fe:	2b03      	cmp	r3, #3
 8007900:	d003      	beq.n	800790a <USB_HC_Init+0x22a>
 8007902:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007906:	2b01      	cmp	r3, #1
 8007908:	d10f      	bne.n	800792a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800790a:	78fb      	ldrb	r3, [r7, #3]
 800790c:	015a      	lsls	r2, r3, #5
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	4413      	add	r3, r2
 8007912:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	78fa      	ldrb	r2, [r7, #3]
 800791a:	0151      	lsls	r1, r2, #5
 800791c:	693a      	ldr	r2, [r7, #16]
 800791e:	440a      	add	r2, r1
 8007920:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007924:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007928:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800792a:	7ffb      	ldrb	r3, [r7, #31]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3720      	adds	r7, #32
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}
 8007934:	40040000 	.word	0x40040000

08007938 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b08c      	sub	sp, #48	@ 0x30
 800793c:	af02      	add	r7, sp, #8
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	60b9      	str	r1, [r7, #8]
 8007942:	4613      	mov	r3, r2
 8007944:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	785b      	ldrb	r3, [r3, #1]
 800794e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007950:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007954:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	4a5d      	ldr	r2, [pc, #372]	@ (8007ad0 <USB_HC_StartXfer+0x198>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d12f      	bne.n	80079be <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800795e:	79fb      	ldrb	r3, [r7, #7]
 8007960:	2b01      	cmp	r3, #1
 8007962:	d11c      	bne.n	800799e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	7c9b      	ldrb	r3, [r3, #18]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d003      	beq.n	8007974 <USB_HC_StartXfer+0x3c>
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	7c9b      	ldrb	r3, [r3, #18]
 8007970:	2b02      	cmp	r3, #2
 8007972:	d124      	bne.n	80079be <USB_HC_StartXfer+0x86>
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	799b      	ldrb	r3, [r3, #6]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d120      	bne.n	80079be <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800797c:	69fb      	ldr	r3, [r7, #28]
 800797e:	015a      	lsls	r2, r3, #5
 8007980:	6a3b      	ldr	r3, [r7, #32]
 8007982:	4413      	add	r3, r2
 8007984:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007988:	68db      	ldr	r3, [r3, #12]
 800798a:	69fa      	ldr	r2, [r7, #28]
 800798c:	0151      	lsls	r1, r2, #5
 800798e:	6a3a      	ldr	r2, [r7, #32]
 8007990:	440a      	add	r2, r1
 8007992:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800799a:	60d3      	str	r3, [r2, #12]
 800799c:	e00f      	b.n	80079be <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	791b      	ldrb	r3, [r3, #4]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d10b      	bne.n	80079be <USB_HC_StartXfer+0x86>
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	795b      	ldrb	r3, [r3, #5]
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d107      	bne.n	80079be <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	785b      	ldrb	r3, [r3, #1]
 80079b2:	4619      	mov	r1, r3
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f000 fb6b 	bl	8008090 <USB_DoPing>
        return HAL_OK;
 80079ba:	2300      	movs	r3, #0
 80079bc:	e232      	b.n	8007e24 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	799b      	ldrb	r3, [r3, #6]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d158      	bne.n	8007a78 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80079c6:	2301      	movs	r3, #1
 80079c8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	78db      	ldrb	r3, [r3, #3]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d007      	beq.n	80079e2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80079d2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80079d4:	68ba      	ldr	r2, [r7, #8]
 80079d6:	8a92      	ldrh	r2, [r2, #20]
 80079d8:	fb03 f202 	mul.w	r2, r3, r2
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	61da      	str	r2, [r3, #28]
 80079e0:	e07c      	b.n	8007adc <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	7c9b      	ldrb	r3, [r3, #18]
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	d130      	bne.n	8007a4c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	6a1b      	ldr	r3, [r3, #32]
 80079ee:	2bbc      	cmp	r3, #188	@ 0xbc
 80079f0:	d918      	bls.n	8007a24 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	8a9b      	ldrh	r3, [r3, #20]
 80079f6:	461a      	mov	r2, r3
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	69da      	ldr	r2, [r3, #28]
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d003      	beq.n	8007a14 <USB_HC_StartXfer+0xdc>
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	2b02      	cmp	r3, #2
 8007a12:	d103      	bne.n	8007a1c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	2202      	movs	r2, #2
 8007a18:	60da      	str	r2, [r3, #12]
 8007a1a:	e05f      	b.n	8007adc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	2201      	movs	r2, #1
 8007a20:	60da      	str	r2, [r3, #12]
 8007a22:	e05b      	b.n	8007adc <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	6a1a      	ldr	r2, [r3, #32]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d007      	beq.n	8007a44 <USB_HC_StartXfer+0x10c>
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	68db      	ldr	r3, [r3, #12]
 8007a38:	2b02      	cmp	r3, #2
 8007a3a:	d003      	beq.n	8007a44 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	2204      	movs	r2, #4
 8007a40:	60da      	str	r2, [r3, #12]
 8007a42:	e04b      	b.n	8007adc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	2203      	movs	r2, #3
 8007a48:	60da      	str	r2, [r3, #12]
 8007a4a:	e047      	b.n	8007adc <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007a4c:	79fb      	ldrb	r3, [r7, #7]
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d10d      	bne.n	8007a6e <USB_HC_StartXfer+0x136>
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	6a1b      	ldr	r3, [r3, #32]
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	8a92      	ldrh	r2, [r2, #20]
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d907      	bls.n	8007a6e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007a5e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007a60:	68ba      	ldr	r2, [r7, #8]
 8007a62:	8a92      	ldrh	r2, [r2, #20]
 8007a64:	fb03 f202 	mul.w	r2, r3, r2
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	61da      	str	r2, [r3, #28]
 8007a6c:	e036      	b.n	8007adc <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	6a1a      	ldr	r2, [r3, #32]
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	61da      	str	r2, [r3, #28]
 8007a76:	e031      	b.n	8007adc <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	6a1b      	ldr	r3, [r3, #32]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d018      	beq.n	8007ab2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	6a1b      	ldr	r3, [r3, #32]
 8007a84:	68ba      	ldr	r2, [r7, #8]
 8007a86:	8a92      	ldrh	r2, [r2, #20]
 8007a88:	4413      	add	r3, r2
 8007a8a:	3b01      	subs	r3, #1
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	8a92      	ldrh	r2, [r2, #20]
 8007a90:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a94:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007a96:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007a98:	8b7b      	ldrh	r3, [r7, #26]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d90b      	bls.n	8007ab6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007a9e:	8b7b      	ldrh	r3, [r7, #26]
 8007aa0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007aa2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007aa4:	68ba      	ldr	r2, [r7, #8]
 8007aa6:	8a92      	ldrh	r2, [r2, #20]
 8007aa8:	fb03 f202 	mul.w	r2, r3, r2
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	61da      	str	r2, [r3, #28]
 8007ab0:	e001      	b.n	8007ab6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	78db      	ldrb	r3, [r3, #3]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00a      	beq.n	8007ad4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007abe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007ac0:	68ba      	ldr	r2, [r7, #8]
 8007ac2:	8a92      	ldrh	r2, [r2, #20]
 8007ac4:	fb03 f202 	mul.w	r2, r3, r2
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	61da      	str	r2, [r3, #28]
 8007acc:	e006      	b.n	8007adc <USB_HC_StartXfer+0x1a4>
 8007ace:	bf00      	nop
 8007ad0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	6a1a      	ldr	r2, [r3, #32]
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	69db      	ldr	r3, [r3, #28]
 8007ae0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007ae4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007ae6:	04d9      	lsls	r1, r3, #19
 8007ae8:	4ba3      	ldr	r3, [pc, #652]	@ (8007d78 <USB_HC_StartXfer+0x440>)
 8007aea:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007aec:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	7d9b      	ldrb	r3, [r3, #22]
 8007af2:	075b      	lsls	r3, r3, #29
 8007af4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007af8:	69f9      	ldr	r1, [r7, #28]
 8007afa:	0148      	lsls	r0, r1, #5
 8007afc:	6a39      	ldr	r1, [r7, #32]
 8007afe:	4401      	add	r1, r0
 8007b00:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007b04:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007b06:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007b08:	79fb      	ldrb	r3, [r7, #7]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d009      	beq.n	8007b22 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	6999      	ldr	r1, [r3, #24]
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	015a      	lsls	r2, r3, #5
 8007b16:	6a3b      	ldr	r3, [r7, #32]
 8007b18:	4413      	add	r3, r2
 8007b1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b1e:	460a      	mov	r2, r1
 8007b20:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007b22:	6a3b      	ldr	r3, [r7, #32]
 8007b24:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	f003 0301 	and.w	r3, r3, #1
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	bf0c      	ite	eq
 8007b32:	2301      	moveq	r3, #1
 8007b34:	2300      	movne	r3, #0
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007b3a:	69fb      	ldr	r3, [r7, #28]
 8007b3c:	015a      	lsls	r2, r3, #5
 8007b3e:	6a3b      	ldr	r3, [r7, #32]
 8007b40:	4413      	add	r3, r2
 8007b42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	69fa      	ldr	r2, [r7, #28]
 8007b4a:	0151      	lsls	r1, r2, #5
 8007b4c:	6a3a      	ldr	r2, [r7, #32]
 8007b4e:	440a      	add	r2, r1
 8007b50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b54:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007b58:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	015a      	lsls	r2, r3, #5
 8007b5e:	6a3b      	ldr	r3, [r7, #32]
 8007b60:	4413      	add	r3, r2
 8007b62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	7e7b      	ldrb	r3, [r7, #25]
 8007b6a:	075b      	lsls	r3, r3, #29
 8007b6c:	69f9      	ldr	r1, [r7, #28]
 8007b6e:	0148      	lsls	r0, r1, #5
 8007b70:	6a39      	ldr	r1, [r7, #32]
 8007b72:	4401      	add	r1, r0
 8007b74:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	799b      	ldrb	r3, [r3, #6]
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	f040 80c3 	bne.w	8007d0c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	7c5b      	ldrb	r3, [r3, #17]
 8007b8a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007b8c:	68ba      	ldr	r2, [r7, #8]
 8007b8e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007b90:	4313      	orrs	r3, r2
 8007b92:	69fa      	ldr	r2, [r7, #28]
 8007b94:	0151      	lsls	r1, r2, #5
 8007b96:	6a3a      	ldr	r2, [r7, #32]
 8007b98:	440a      	add	r2, r1
 8007b9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007b9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007ba2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	015a      	lsls	r2, r3, #5
 8007ba8:	6a3b      	ldr	r3, [r7, #32]
 8007baa:	4413      	add	r3, r2
 8007bac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	69fa      	ldr	r2, [r7, #28]
 8007bb4:	0151      	lsls	r1, r2, #5
 8007bb6:	6a3a      	ldr	r2, [r7, #32]
 8007bb8:	440a      	add	r2, r1
 8007bba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bbe:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007bc2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	79db      	ldrb	r3, [r3, #7]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d123      	bne.n	8007c14 <USB_HC_StartXfer+0x2dc>
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	78db      	ldrb	r3, [r3, #3]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d11f      	bne.n	8007c14 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	015a      	lsls	r2, r3, #5
 8007bd8:	6a3b      	ldr	r3, [r7, #32]
 8007bda:	4413      	add	r3, r2
 8007bdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	69fa      	ldr	r2, [r7, #28]
 8007be4:	0151      	lsls	r1, r2, #5
 8007be6:	6a3a      	ldr	r2, [r7, #32]
 8007be8:	440a      	add	r2, r1
 8007bea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bf2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	015a      	lsls	r2, r3, #5
 8007bf8:	6a3b      	ldr	r3, [r7, #32]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c00:	68db      	ldr	r3, [r3, #12]
 8007c02:	69fa      	ldr	r2, [r7, #28]
 8007c04:	0151      	lsls	r1, r2, #5
 8007c06:	6a3a      	ldr	r2, [r7, #32]
 8007c08:	440a      	add	r2, r1
 8007c0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c12:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	7c9b      	ldrb	r3, [r3, #18]
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d003      	beq.n	8007c24 <USB_HC_StartXfer+0x2ec>
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	7c9b      	ldrb	r3, [r3, #18]
 8007c20:	2b03      	cmp	r3, #3
 8007c22:	d117      	bne.n	8007c54 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d113      	bne.n	8007c54 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	78db      	ldrb	r3, [r3, #3]
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d10f      	bne.n	8007c54 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	015a      	lsls	r2, r3, #5
 8007c38:	6a3b      	ldr	r3, [r7, #32]
 8007c3a:	4413      	add	r3, r2
 8007c3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	69fa      	ldr	r2, [r7, #28]
 8007c44:	0151      	lsls	r1, r2, #5
 8007c46:	6a3a      	ldr	r2, [r7, #32]
 8007c48:	440a      	add	r2, r1
 8007c4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c52:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	7c9b      	ldrb	r3, [r3, #18]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d162      	bne.n	8007d22 <USB_HC_StartXfer+0x3ea>
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	78db      	ldrb	r3, [r3, #3]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d15e      	bne.n	8007d22 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	2b03      	cmp	r3, #3
 8007c6c:	d858      	bhi.n	8007d20 <USB_HC_StartXfer+0x3e8>
 8007c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8007c74 <USB_HC_StartXfer+0x33c>)
 8007c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c74:	08007c85 	.word	0x08007c85
 8007c78:	08007ca7 	.word	0x08007ca7
 8007c7c:	08007cc9 	.word	0x08007cc9
 8007c80:	08007ceb 	.word	0x08007ceb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	015a      	lsls	r2, r3, #5
 8007c88:	6a3b      	ldr	r3, [r7, #32]
 8007c8a:	4413      	add	r3, r2
 8007c8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	69fa      	ldr	r2, [r7, #28]
 8007c94:	0151      	lsls	r1, r2, #5
 8007c96:	6a3a      	ldr	r2, [r7, #32]
 8007c98:	440a      	add	r2, r1
 8007c9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ca2:	6053      	str	r3, [r2, #4]
          break;
 8007ca4:	e03d      	b.n	8007d22 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007ca6:	69fb      	ldr	r3, [r7, #28]
 8007ca8:	015a      	lsls	r2, r3, #5
 8007caa:	6a3b      	ldr	r3, [r7, #32]
 8007cac:	4413      	add	r3, r2
 8007cae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	69fa      	ldr	r2, [r7, #28]
 8007cb6:	0151      	lsls	r1, r2, #5
 8007cb8:	6a3a      	ldr	r2, [r7, #32]
 8007cba:	440a      	add	r2, r1
 8007cbc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cc0:	f043 030e 	orr.w	r3, r3, #14
 8007cc4:	6053      	str	r3, [r2, #4]
          break;
 8007cc6:	e02c      	b.n	8007d22 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007cc8:	69fb      	ldr	r3, [r7, #28]
 8007cca:	015a      	lsls	r2, r3, #5
 8007ccc:	6a3b      	ldr	r3, [r7, #32]
 8007cce:	4413      	add	r3, r2
 8007cd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	69fa      	ldr	r2, [r7, #28]
 8007cd8:	0151      	lsls	r1, r2, #5
 8007cda:	6a3a      	ldr	r2, [r7, #32]
 8007cdc:	440a      	add	r2, r1
 8007cde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ce2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007ce6:	6053      	str	r3, [r2, #4]
          break;
 8007ce8:	e01b      	b.n	8007d22 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007cea:	69fb      	ldr	r3, [r7, #28]
 8007cec:	015a      	lsls	r2, r3, #5
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	69fa      	ldr	r2, [r7, #28]
 8007cfa:	0151      	lsls	r1, r2, #5
 8007cfc:	6a3a      	ldr	r2, [r7, #32]
 8007cfe:	440a      	add	r2, r1
 8007d00:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d04:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007d08:	6053      	str	r3, [r2, #4]
          break;
 8007d0a:	e00a      	b.n	8007d22 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	015a      	lsls	r2, r3, #5
 8007d10:	6a3b      	ldr	r3, [r7, #32]
 8007d12:	4413      	add	r3, r2
 8007d14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d18:	461a      	mov	r2, r3
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	6053      	str	r3, [r2, #4]
 8007d1e:	e000      	b.n	8007d22 <USB_HC_StartXfer+0x3ea>
          break;
 8007d20:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007d22:	69fb      	ldr	r3, [r7, #28]
 8007d24:	015a      	lsls	r2, r3, #5
 8007d26:	6a3b      	ldr	r3, [r7, #32]
 8007d28:	4413      	add	r3, r2
 8007d2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d38:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	78db      	ldrb	r3, [r3, #3]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d004      	beq.n	8007d4c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d48:	613b      	str	r3, [r7, #16]
 8007d4a:	e003      	b.n	8007d54 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007d52:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007d5a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007d5c:	69fb      	ldr	r3, [r7, #28]
 8007d5e:	015a      	lsls	r2, r3, #5
 8007d60:	6a3b      	ldr	r3, [r7, #32]
 8007d62:	4413      	add	r3, r2
 8007d64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d68:	461a      	mov	r2, r3
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007d6e:	79fb      	ldrb	r3, [r7, #7]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d003      	beq.n	8007d7c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007d74:	2300      	movs	r3, #0
 8007d76:	e055      	b.n	8007e24 <USB_HC_StartXfer+0x4ec>
 8007d78:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	78db      	ldrb	r3, [r3, #3]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d14e      	bne.n	8007e22 <USB_HC_StartXfer+0x4ea>
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	6a1b      	ldr	r3, [r3, #32]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d04a      	beq.n	8007e22 <USB_HC_StartXfer+0x4ea>
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	79db      	ldrb	r3, [r3, #7]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d146      	bne.n	8007e22 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	7c9b      	ldrb	r3, [r3, #18]
 8007d98:	2b03      	cmp	r3, #3
 8007d9a:	d831      	bhi.n	8007e00 <USB_HC_StartXfer+0x4c8>
 8007d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8007da4 <USB_HC_StartXfer+0x46c>)
 8007d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da2:	bf00      	nop
 8007da4:	08007db5 	.word	0x08007db5
 8007da8:	08007dd9 	.word	0x08007dd9
 8007dac:	08007db5 	.word	0x08007db5
 8007db0:	08007dd9 	.word	0x08007dd9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	6a1b      	ldr	r3, [r3, #32]
 8007db8:	3303      	adds	r3, #3
 8007dba:	089b      	lsrs	r3, r3, #2
 8007dbc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007dbe:	8afa      	ldrh	r2, [r7, #22]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d91c      	bls.n	8007e04 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	699b      	ldr	r3, [r3, #24]
 8007dce:	f043 0220 	orr.w	r2, r3, #32
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	619a      	str	r2, [r3, #24]
        }
        break;
 8007dd6:	e015      	b.n	8007e04 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	6a1b      	ldr	r3, [r3, #32]
 8007ddc:	3303      	adds	r3, #3
 8007dde:	089b      	lsrs	r3, r3, #2
 8007de0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007de2:	8afa      	ldrh	r2, [r7, #22]
 8007de4:	6a3b      	ldr	r3, [r7, #32]
 8007de6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007dea:	691b      	ldr	r3, [r3, #16]
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d90a      	bls.n	8007e08 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	699b      	ldr	r3, [r3, #24]
 8007df6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	619a      	str	r2, [r3, #24]
        }
        break;
 8007dfe:	e003      	b.n	8007e08 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007e00:	bf00      	nop
 8007e02:	e002      	b.n	8007e0a <USB_HC_StartXfer+0x4d2>
        break;
 8007e04:	bf00      	nop
 8007e06:	e000      	b.n	8007e0a <USB_HC_StartXfer+0x4d2>
        break;
 8007e08:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	6999      	ldr	r1, [r3, #24]
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	785a      	ldrb	r2, [r3, #1]
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	6a1b      	ldr	r3, [r3, #32]
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	2000      	movs	r0, #0
 8007e1a:	9000      	str	r0, [sp, #0]
 8007e1c:	68f8      	ldr	r0, [r7, #12]
 8007e1e:	f7ff f9c9 	bl	80071b4 <USB_WritePacket>
  }

  return HAL_OK;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3728      	adds	r7, #40	@ 0x28
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e3e:	695b      	ldr	r3, [r3, #20]
 8007e40:	b29b      	uxth	r3, r3
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3714      	adds	r7, #20
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr

08007e4e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007e4e:	b480      	push	{r7}
 8007e50:	b089      	sub	sp, #36	@ 0x24
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
 8007e56:	460b      	mov	r3, r1
 8007e58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007e5e:	78fb      	ldrb	r3, [r7, #3]
 8007e60:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007e62:	2300      	movs	r3, #0
 8007e64:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	015a      	lsls	r2, r3, #5
 8007e6a:	69fb      	ldr	r3, [r7, #28]
 8007e6c:	4413      	add	r3, r2
 8007e6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	0c9b      	lsrs	r3, r3, #18
 8007e76:	f003 0303 	and.w	r3, r3, #3
 8007e7a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	015a      	lsls	r2, r3, #5
 8007e80:	69fb      	ldr	r3, [r7, #28]
 8007e82:	4413      	add	r3, r2
 8007e84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	0fdb      	lsrs	r3, r3, #31
 8007e8c:	f003 0301 	and.w	r3, r3, #1
 8007e90:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007e92:	69bb      	ldr	r3, [r7, #24]
 8007e94:	015a      	lsls	r2, r3, #5
 8007e96:	69fb      	ldr	r3, [r7, #28]
 8007e98:	4413      	add	r3, r2
 8007e9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	0fdb      	lsrs	r3, r3, #31
 8007ea2:	f003 0301 	and.w	r3, r3, #1
 8007ea6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	f003 0320 	and.w	r3, r3, #32
 8007eb0:	2b20      	cmp	r3, #32
 8007eb2:	d10d      	bne.n	8007ed0 <USB_HC_Halt+0x82>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d10a      	bne.n	8007ed0 <USB_HC_Halt+0x82>
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d005      	beq.n	8007ecc <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d002      	beq.n	8007ecc <USB_HC_Halt+0x7e>
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	2b03      	cmp	r3, #3
 8007eca:	d101      	bne.n	8007ed0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	e0d8      	b.n	8008082 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d002      	beq.n	8007edc <USB_HC_Halt+0x8e>
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	2b02      	cmp	r3, #2
 8007eda:	d173      	bne.n	8007fc4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	015a      	lsls	r2, r3, #5
 8007ee0:	69fb      	ldr	r3, [r7, #28]
 8007ee2:	4413      	add	r3, r2
 8007ee4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	69ba      	ldr	r2, [r7, #24]
 8007eec:	0151      	lsls	r1, r2, #5
 8007eee:	69fa      	ldr	r2, [r7, #28]
 8007ef0:	440a      	add	r2, r1
 8007ef2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ef6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007efa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	f003 0320 	and.w	r3, r3, #32
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d14a      	bne.n	8007f9e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d133      	bne.n	8007f7c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007f14:	69bb      	ldr	r3, [r7, #24]
 8007f16:	015a      	lsls	r2, r3, #5
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	69ba      	ldr	r2, [r7, #24]
 8007f24:	0151      	lsls	r1, r2, #5
 8007f26:	69fa      	ldr	r2, [r7, #28]
 8007f28:	440a      	add	r2, r1
 8007f2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f2e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f32:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007f34:	69bb      	ldr	r3, [r7, #24]
 8007f36:	015a      	lsls	r2, r3, #5
 8007f38:	69fb      	ldr	r3, [r7, #28]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	69ba      	ldr	r2, [r7, #24]
 8007f44:	0151      	lsls	r1, r2, #5
 8007f46:	69fa      	ldr	r2, [r7, #28]
 8007f48:	440a      	add	r2, r1
 8007f4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f52:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	3301      	adds	r3, #1
 8007f58:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007f60:	d82e      	bhi.n	8007fc0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	015a      	lsls	r2, r3, #5
 8007f66:	69fb      	ldr	r3, [r7, #28]
 8007f68:	4413      	add	r3, r2
 8007f6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f78:	d0ec      	beq.n	8007f54 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007f7a:	e081      	b.n	8008080 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	015a      	lsls	r2, r3, #5
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	4413      	add	r3, r2
 8007f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	69ba      	ldr	r2, [r7, #24]
 8007f8c:	0151      	lsls	r1, r2, #5
 8007f8e:	69fa      	ldr	r2, [r7, #28]
 8007f90:	440a      	add	r2, r1
 8007f92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f9a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007f9c:	e070      	b.n	8008080 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	015a      	lsls	r2, r3, #5
 8007fa2:	69fb      	ldr	r3, [r7, #28]
 8007fa4:	4413      	add	r3, r2
 8007fa6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	69ba      	ldr	r2, [r7, #24]
 8007fae:	0151      	lsls	r1, r2, #5
 8007fb0:	69fa      	ldr	r2, [r7, #28]
 8007fb2:	440a      	add	r2, r1
 8007fb4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fb8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007fbc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007fbe:	e05f      	b.n	8008080 <USB_HC_Halt+0x232>
            break;
 8007fc0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007fc2:	e05d      	b.n	8008080 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	015a      	lsls	r2, r3, #5
 8007fc8:	69fb      	ldr	r3, [r7, #28]
 8007fca:	4413      	add	r3, r2
 8007fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	69ba      	ldr	r2, [r7, #24]
 8007fd4:	0151      	lsls	r1, r2, #5
 8007fd6:	69fa      	ldr	r2, [r7, #28]
 8007fd8:	440a      	add	r2, r1
 8007fda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fde:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fe2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007fea:	691b      	ldr	r3, [r3, #16]
 8007fec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d133      	bne.n	800805c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007ff4:	69bb      	ldr	r3, [r7, #24]
 8007ff6:	015a      	lsls	r2, r3, #5
 8007ff8:	69fb      	ldr	r3, [r7, #28]
 8007ffa:	4413      	add	r3, r2
 8007ffc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	69ba      	ldr	r2, [r7, #24]
 8008004:	0151      	lsls	r1, r2, #5
 8008006:	69fa      	ldr	r2, [r7, #28]
 8008008:	440a      	add	r2, r1
 800800a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800800e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008012:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	015a      	lsls	r2, r3, #5
 8008018:	69fb      	ldr	r3, [r7, #28]
 800801a:	4413      	add	r3, r2
 800801c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	69ba      	ldr	r2, [r7, #24]
 8008024:	0151      	lsls	r1, r2, #5
 8008026:	69fa      	ldr	r2, [r7, #28]
 8008028:	440a      	add	r2, r1
 800802a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800802e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008032:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	3301      	adds	r3, #1
 8008038:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008040:	d81d      	bhi.n	800807e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	015a      	lsls	r2, r3, #5
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	4413      	add	r3, r2
 800804a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008054:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008058:	d0ec      	beq.n	8008034 <USB_HC_Halt+0x1e6>
 800805a:	e011      	b.n	8008080 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	015a      	lsls	r2, r3, #5
 8008060:	69fb      	ldr	r3, [r7, #28]
 8008062:	4413      	add	r3, r2
 8008064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	69ba      	ldr	r2, [r7, #24]
 800806c:	0151      	lsls	r1, r2, #5
 800806e:	69fa      	ldr	r2, [r7, #28]
 8008070:	440a      	add	r2, r1
 8008072:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008076:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800807a:	6013      	str	r3, [r2, #0]
 800807c:	e000      	b.n	8008080 <USB_HC_Halt+0x232>
          break;
 800807e:	bf00      	nop
    }
  }

  return HAL_OK;
 8008080:	2300      	movs	r3, #0
}
 8008082:	4618      	mov	r0, r3
 8008084:	3724      	adds	r7, #36	@ 0x24
 8008086:	46bd      	mov	sp, r7
 8008088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808c:	4770      	bx	lr
	...

08008090 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	460b      	mov	r3, r1
 800809a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80080a0:	78fb      	ldrb	r3, [r7, #3]
 80080a2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80080a4:	2301      	movs	r3, #1
 80080a6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	04da      	lsls	r2, r3, #19
 80080ac:	4b15      	ldr	r3, [pc, #84]	@ (8008104 <USB_DoPing+0x74>)
 80080ae:	4013      	ands	r3, r2
 80080b0:	693a      	ldr	r2, [r7, #16]
 80080b2:	0151      	lsls	r1, r2, #5
 80080b4:	697a      	ldr	r2, [r7, #20]
 80080b6:	440a      	add	r2, r1
 80080b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80080c0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	015a      	lsls	r2, r3, #5
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	4413      	add	r3, r2
 80080ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80080d8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80080e0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	015a      	lsls	r2, r3, #5
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	4413      	add	r3, r2
 80080ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080ee:	461a      	mov	r2, r3
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80080f4:	2300      	movs	r3, #0
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	371c      	adds	r7, #28
 80080fa:	46bd      	mov	sp, r7
 80080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	1ff80000 	.word	0x1ff80000

08008108 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b088      	sub	sp, #32
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008110:	2300      	movs	r3, #0
 8008112:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008118:	2300      	movs	r3, #0
 800811a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f7fe ff8c 	bl	800703a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008122:	2110      	movs	r1, #16
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f7fe ffe5 	bl	80070f4 <USB_FlushTxFifo>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d001      	beq.n	8008134 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008130:	2301      	movs	r3, #1
 8008132:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f7ff f80f 	bl	8007158 <USB_FlushRxFifo>
 800813a:	4603      	mov	r3, r0
 800813c:	2b00      	cmp	r3, #0
 800813e:	d001      	beq.n	8008144 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008140:	2301      	movs	r3, #1
 8008142:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008144:	2300      	movs	r3, #0
 8008146:	61bb      	str	r3, [r7, #24]
 8008148:	e01f      	b.n	800818a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800814a:	69bb      	ldr	r3, [r7, #24]
 800814c:	015a      	lsls	r2, r3, #5
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	4413      	add	r3, r2
 8008152:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008160:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008168:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008170:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008172:	69bb      	ldr	r3, [r7, #24]
 8008174:	015a      	lsls	r2, r3, #5
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	4413      	add	r3, r2
 800817a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800817e:	461a      	mov	r2, r3
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008184:	69bb      	ldr	r3, [r7, #24]
 8008186:	3301      	adds	r3, #1
 8008188:	61bb      	str	r3, [r7, #24]
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	2b0f      	cmp	r3, #15
 800818e:	d9dc      	bls.n	800814a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008190:	2300      	movs	r3, #0
 8008192:	61bb      	str	r3, [r7, #24]
 8008194:	e034      	b.n	8008200 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	015a      	lsls	r2, r3, #5
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	4413      	add	r3, r2
 800819e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80081ac:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80081b4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80081bc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	015a      	lsls	r2, r3, #5
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	4413      	add	r3, r2
 80081c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081ca:	461a      	mov	r2, r3
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	3301      	adds	r3, #1
 80081d4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80081dc:	d80c      	bhi.n	80081f8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	015a      	lsls	r2, r3, #5
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	4413      	add	r3, r2
 80081e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80081f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081f4:	d0ec      	beq.n	80081d0 <USB_StopHost+0xc8>
 80081f6:	e000      	b.n	80081fa <USB_StopHost+0xf2>
        break;
 80081f8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80081fa:	69bb      	ldr	r3, [r7, #24]
 80081fc:	3301      	adds	r3, #1
 80081fe:	61bb      	str	r3, [r7, #24]
 8008200:	69bb      	ldr	r3, [r7, #24]
 8008202:	2b0f      	cmp	r3, #15
 8008204:	d9c7      	bls.n	8008196 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800820c:	461a      	mov	r2, r3
 800820e:	f04f 33ff 	mov.w	r3, #4294967295
 8008212:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f04f 32ff 	mov.w	r2, #4294967295
 800821a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f7fe fefb 	bl	8007018 <USB_EnableGlobalInt>

  return ret;
 8008222:	7ffb      	ldrb	r3, [r7, #31]
}
 8008224:	4618      	mov	r0, r3
 8008226:	3720      	adds	r7, #32
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800822c:	b590      	push	{r4, r7, lr}
 800822e:	b089      	sub	sp, #36	@ 0x24
 8008230:	af04      	add	r7, sp, #16
 8008232:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008234:	2301      	movs	r3, #1
 8008236:	2202      	movs	r2, #2
 8008238:	2102      	movs	r1, #2
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 fcd7 	bl	8008bee <USBH_FindInterface>
 8008240:	4603      	mov	r3, r0
 8008242:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008244:	7bfb      	ldrb	r3, [r7, #15]
 8008246:	2bff      	cmp	r3, #255	@ 0xff
 8008248:	d002      	beq.n	8008250 <USBH_CDC_InterfaceInit+0x24>
 800824a:	7bfb      	ldrb	r3, [r7, #15]
 800824c:	2b01      	cmp	r3, #1
 800824e:	d901      	bls.n	8008254 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008250:	2302      	movs	r3, #2
 8008252:	e13d      	b.n	80084d0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008254:	7bfb      	ldrb	r3, [r7, #15]
 8008256:	4619      	mov	r1, r3
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 fcac 	bl	8008bb6 <USBH_SelectInterface>
 800825e:	4603      	mov	r3, r0
 8008260:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008262:	7bbb      	ldrb	r3, [r7, #14]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d001      	beq.n	800826c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008268:	2302      	movs	r3, #2
 800826a:	e131      	b.n	80084d0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008272:	2050      	movs	r0, #80	@ 0x50
 8008274:	f005 f898 	bl	800d3a8 <malloc>
 8008278:	4603      	mov	r3, r0
 800827a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008282:	69db      	ldr	r3, [r3, #28]
 8008284:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d101      	bne.n	8008290 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800828c:	2302      	movs	r3, #2
 800828e:	e11f      	b.n	80084d0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008290:	2250      	movs	r2, #80	@ 0x50
 8008292:	2100      	movs	r1, #0
 8008294:	68b8      	ldr	r0, [r7, #8]
 8008296:	f005 f945 	bl	800d524 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800829a:	7bfb      	ldrb	r3, [r7, #15]
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	211a      	movs	r1, #26
 80082a0:	fb01 f303 	mul.w	r3, r1, r3
 80082a4:	4413      	add	r3, r2
 80082a6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	b25b      	sxtb	r3, r3
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	da15      	bge.n	80082de <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80082b2:	7bfb      	ldrb	r3, [r7, #15]
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	211a      	movs	r1, #26
 80082b8:	fb01 f303 	mul.w	r3, r1, r3
 80082bc:	4413      	add	r3, r2
 80082be:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80082c2:	781a      	ldrb	r2, [r3, #0]
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80082c8:	7bfb      	ldrb	r3, [r7, #15]
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	211a      	movs	r1, #26
 80082ce:	fb01 f303 	mul.w	r3, r1, r3
 80082d2:	4413      	add	r3, r2
 80082d4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80082d8:	881a      	ldrh	r2, [r3, #0]
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	785b      	ldrb	r3, [r3, #1]
 80082e2:	4619      	mov	r1, r3
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f002 fa1c 	bl	800a722 <USBH_AllocPipe>
 80082ea:	4603      	mov	r3, r0
 80082ec:	461a      	mov	r2, r3
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	7819      	ldrb	r1, [r3, #0]
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	7858      	ldrb	r0, [r3, #1]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008306:	68ba      	ldr	r2, [r7, #8]
 8008308:	8952      	ldrh	r2, [r2, #10]
 800830a:	9202      	str	r2, [sp, #8]
 800830c:	2203      	movs	r2, #3
 800830e:	9201      	str	r2, [sp, #4]
 8008310:	9300      	str	r3, [sp, #0]
 8008312:	4623      	mov	r3, r4
 8008314:	4602      	mov	r2, r0
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f002 f9d4 	bl	800a6c4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	2200      	movs	r2, #0
 8008322:	4619      	mov	r1, r3
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f004 ffb9 	bl	800d29c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800832a:	2300      	movs	r3, #0
 800832c:	2200      	movs	r2, #0
 800832e:	210a      	movs	r1, #10
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f000 fc5c 	bl	8008bee <USBH_FindInterface>
 8008336:	4603      	mov	r3, r0
 8008338:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800833a:	7bfb      	ldrb	r3, [r7, #15]
 800833c:	2bff      	cmp	r3, #255	@ 0xff
 800833e:	d002      	beq.n	8008346 <USBH_CDC_InterfaceInit+0x11a>
 8008340:	7bfb      	ldrb	r3, [r7, #15]
 8008342:	2b01      	cmp	r3, #1
 8008344:	d901      	bls.n	800834a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008346:	2302      	movs	r3, #2
 8008348:	e0c2      	b.n	80084d0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800834a:	7bfb      	ldrb	r3, [r7, #15]
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	211a      	movs	r1, #26
 8008350:	fb01 f303 	mul.w	r3, r1, r3
 8008354:	4413      	add	r3, r2
 8008356:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	b25b      	sxtb	r3, r3
 800835e:	2b00      	cmp	r3, #0
 8008360:	da16      	bge.n	8008390 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008362:	7bfb      	ldrb	r3, [r7, #15]
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	211a      	movs	r1, #26
 8008368:	fb01 f303 	mul.w	r3, r1, r3
 800836c:	4413      	add	r3, r2
 800836e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008372:	781a      	ldrb	r2, [r3, #0]
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008378:	7bfb      	ldrb	r3, [r7, #15]
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	211a      	movs	r1, #26
 800837e:	fb01 f303 	mul.w	r3, r1, r3
 8008382:	4413      	add	r3, r2
 8008384:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008388:	881a      	ldrh	r2, [r3, #0]
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	835a      	strh	r2, [r3, #26]
 800838e:	e015      	b.n	80083bc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008390:	7bfb      	ldrb	r3, [r7, #15]
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	211a      	movs	r1, #26
 8008396:	fb01 f303 	mul.w	r3, r1, r3
 800839a:	4413      	add	r3, r2
 800839c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80083a0:	781a      	ldrb	r2, [r3, #0]
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80083a6:	7bfb      	ldrb	r3, [r7, #15]
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	211a      	movs	r1, #26
 80083ac:	fb01 f303 	mul.w	r3, r1, r3
 80083b0:	4413      	add	r3, r2
 80083b2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80083b6:	881a      	ldrh	r2, [r3, #0]
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80083bc:	7bfb      	ldrb	r3, [r7, #15]
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	211a      	movs	r1, #26
 80083c2:	fb01 f303 	mul.w	r3, r1, r3
 80083c6:	4413      	add	r3, r2
 80083c8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	b25b      	sxtb	r3, r3
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	da16      	bge.n	8008402 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80083d4:	7bfb      	ldrb	r3, [r7, #15]
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	211a      	movs	r1, #26
 80083da:	fb01 f303 	mul.w	r3, r1, r3
 80083de:	4413      	add	r3, r2
 80083e0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80083e4:	781a      	ldrb	r2, [r3, #0]
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80083ea:	7bfb      	ldrb	r3, [r7, #15]
 80083ec:	687a      	ldr	r2, [r7, #4]
 80083ee:	211a      	movs	r1, #26
 80083f0:	fb01 f303 	mul.w	r3, r1, r3
 80083f4:	4413      	add	r3, r2
 80083f6:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80083fa:	881a      	ldrh	r2, [r3, #0]
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	835a      	strh	r2, [r3, #26]
 8008400:	e015      	b.n	800842e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008402:	7bfb      	ldrb	r3, [r7, #15]
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	211a      	movs	r1, #26
 8008408:	fb01 f303 	mul.w	r3, r1, r3
 800840c:	4413      	add	r3, r2
 800840e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008412:	781a      	ldrb	r2, [r3, #0]
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008418:	7bfb      	ldrb	r3, [r7, #15]
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	211a      	movs	r1, #26
 800841e:	fb01 f303 	mul.w	r3, r1, r3
 8008422:	4413      	add	r3, r2
 8008424:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008428:	881a      	ldrh	r2, [r3, #0]
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	7b9b      	ldrb	r3, [r3, #14]
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f002 f974 	bl	800a722 <USBH_AllocPipe>
 800843a:	4603      	mov	r3, r0
 800843c:	461a      	mov	r2, r3
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	7bdb      	ldrb	r3, [r3, #15]
 8008446:	4619      	mov	r1, r3
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f002 f96a 	bl	800a722 <USBH_AllocPipe>
 800844e:	4603      	mov	r3, r0
 8008450:	461a      	mov	r2, r3
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	7b59      	ldrb	r1, [r3, #13]
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	7b98      	ldrb	r0, [r3, #14]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800846a:	68ba      	ldr	r2, [r7, #8]
 800846c:	8b12      	ldrh	r2, [r2, #24]
 800846e:	9202      	str	r2, [sp, #8]
 8008470:	2202      	movs	r2, #2
 8008472:	9201      	str	r2, [sp, #4]
 8008474:	9300      	str	r3, [sp, #0]
 8008476:	4623      	mov	r3, r4
 8008478:	4602      	mov	r2, r0
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f002 f922 	bl	800a6c4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	7b19      	ldrb	r1, [r3, #12]
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	7bd8      	ldrb	r0, [r3, #15]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008494:	68ba      	ldr	r2, [r7, #8]
 8008496:	8b52      	ldrh	r2, [r2, #26]
 8008498:	9202      	str	r2, [sp, #8]
 800849a:	2202      	movs	r2, #2
 800849c:	9201      	str	r2, [sp, #4]
 800849e:	9300      	str	r3, [sp, #0]
 80084a0:	4623      	mov	r3, r4
 80084a2:	4602      	mov	r2, r0
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f002 f90d 	bl	800a6c4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	2200      	movs	r2, #0
 80084ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	7b5b      	ldrb	r3, [r3, #13]
 80084b6:	2200      	movs	r2, #0
 80084b8:	4619      	mov	r1, r3
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f004 feee 	bl	800d29c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	7b1b      	ldrb	r3, [r3, #12]
 80084c4:	2200      	movs	r2, #0
 80084c6:	4619      	mov	r1, r3
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f004 fee7 	bl	800d29c <USBH_LL_SetToggle>

  return USBH_OK;
 80084ce:	2300      	movs	r3, #0
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3714      	adds	r7, #20
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd90      	pop	{r4, r7, pc}

080084d8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084e6:	69db      	ldr	r3, [r3, #28]
 80084e8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	781b      	ldrb	r3, [r3, #0]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d00e      	beq.n	8008510 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	4619      	mov	r1, r3
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f002 f902 	bl	800a702 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	4619      	mov	r1, r3
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f002 f92d 	bl	800a764 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2200      	movs	r2, #0
 800850e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	7b1b      	ldrb	r3, [r3, #12]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d00e      	beq.n	8008536 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	7b1b      	ldrb	r3, [r3, #12]
 800851c:	4619      	mov	r1, r3
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f002 f8ef 	bl	800a702 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	7b1b      	ldrb	r3, [r3, #12]
 8008528:	4619      	mov	r1, r3
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f002 f91a 	bl	800a764 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2200      	movs	r2, #0
 8008534:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	7b5b      	ldrb	r3, [r3, #13]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d00e      	beq.n	800855c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	7b5b      	ldrb	r3, [r3, #13]
 8008542:	4619      	mov	r1, r3
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f002 f8dc 	bl	800a702 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	7b5b      	ldrb	r3, [r3, #13]
 800854e:	4619      	mov	r1, r3
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f002 f907 	bl	800a764 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2200      	movs	r2, #0
 800855a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008562:	69db      	ldr	r3, [r3, #28]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d00b      	beq.n	8008580 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800856e:	69db      	ldr	r3, [r3, #28]
 8008570:	4618      	mov	r0, r3
 8008572:	f004 ff21 	bl	800d3b8 <free>
    phost->pActiveClass->pData = 0U;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800857c:	2200      	movs	r2, #0
 800857e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008580:	2300      	movs	r3, #0
}
 8008582:	4618      	mov	r0, r3
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}

0800858a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800858a:	b580      	push	{r7, lr}
 800858c:	b084      	sub	sp, #16
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008598:	69db      	ldr	r3, [r3, #28]
 800859a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	3340      	adds	r3, #64	@ 0x40
 80085a0:	4619      	mov	r1, r3
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f000 f8b1 	bl	800870a <GetLineCoding>
 80085a8:	4603      	mov	r3, r0
 80085aa:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80085ac:	7afb      	ldrb	r3, [r7, #11]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d105      	bne.n	80085be <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80085b8:	2102      	movs	r1, #2
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80085be:	7afb      	ldrb	r3, [r7, #11]
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3710      	adds	r7, #16
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}

080085c8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80085d0:	2301      	movs	r3, #1
 80085d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80085d4:	2300      	movs	r3, #0
 80085d6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80085de:	69db      	ldr	r3, [r3, #28]
 80085e0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80085e8:	2b04      	cmp	r3, #4
 80085ea:	d877      	bhi.n	80086dc <USBH_CDC_Process+0x114>
 80085ec:	a201      	add	r2, pc, #4	@ (adr r2, 80085f4 <USBH_CDC_Process+0x2c>)
 80085ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085f2:	bf00      	nop
 80085f4:	08008609 	.word	0x08008609
 80085f8:	0800860f 	.word	0x0800860f
 80085fc:	0800863f 	.word	0x0800863f
 8008600:	080086b3 	.word	0x080086b3
 8008604:	080086c1 	.word	0x080086c1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008608:	2300      	movs	r3, #0
 800860a:	73fb      	strb	r3, [r7, #15]
      break;
 800860c:	e06d      	b.n	80086ea <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008612:	4619      	mov	r1, r3
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f000 f897 	bl	8008748 <SetLineCoding>
 800861a:	4603      	mov	r3, r0
 800861c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800861e:	7bbb      	ldrb	r3, [r7, #14]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d104      	bne.n	800862e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	2202      	movs	r2, #2
 8008628:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800862c:	e058      	b.n	80086e0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800862e:	7bbb      	ldrb	r3, [r7, #14]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d055      	beq.n	80086e0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	2204      	movs	r2, #4
 8008638:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800863c:	e050      	b.n	80086e0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	3340      	adds	r3, #64	@ 0x40
 8008642:	4619      	mov	r1, r3
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f000 f860 	bl	800870a <GetLineCoding>
 800864a:	4603      	mov	r3, r0
 800864c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800864e:	7bbb      	ldrb	r3, [r7, #14]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d126      	bne.n	80086a2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	2200      	movs	r2, #0
 8008658:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008666:	791b      	ldrb	r3, [r3, #4]
 8008668:	429a      	cmp	r2, r3
 800866a:	d13b      	bne.n	80086e4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008676:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008678:	429a      	cmp	r2, r3
 800867a:	d133      	bne.n	80086e4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008686:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008688:	429a      	cmp	r2, r3
 800868a:	d12b      	bne.n	80086e4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008694:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008696:	429a      	cmp	r2, r3
 8008698:	d124      	bne.n	80086e4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 f982 	bl	80089a4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80086a0:	e020      	b.n	80086e4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80086a2:	7bbb      	ldrb	r3, [r7, #14]
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	d01d      	beq.n	80086e4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	2204      	movs	r2, #4
 80086ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80086b0:	e018      	b.n	80086e4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 f867 	bl	8008786 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 f8f6 	bl	80088aa <CDC_ProcessReception>
      break;
 80086be:	e014      	b.n	80086ea <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80086c0:	2100      	movs	r1, #0
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f001 f988 	bl	80099d8 <USBH_ClrFeature>
 80086c8:	4603      	mov	r3, r0
 80086ca:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80086cc:	7bbb      	ldrb	r3, [r7, #14]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d10a      	bne.n	80086e8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80086da:	e005      	b.n	80086e8 <USBH_CDC_Process+0x120>

    default:
      break;
 80086dc:	bf00      	nop
 80086de:	e004      	b.n	80086ea <USBH_CDC_Process+0x122>
      break;
 80086e0:	bf00      	nop
 80086e2:	e002      	b.n	80086ea <USBH_CDC_Process+0x122>
      break;
 80086e4:	bf00      	nop
 80086e6:	e000      	b.n	80086ea <USBH_CDC_Process+0x122>
      break;
 80086e8:	bf00      	nop

  }

  return status;
 80086ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3710      	adds	r7, #16
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b083      	sub	sp, #12
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	370c      	adds	r7, #12
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr

0800870a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b082      	sub	sp, #8
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
 8008712:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	22a1      	movs	r2, #161	@ 0xa1
 8008718:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2221      	movs	r2, #33	@ 0x21
 800871e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2200      	movs	r2, #0
 8008724:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2207      	movs	r2, #7
 8008730:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	2207      	movs	r2, #7
 8008736:	4619      	mov	r1, r3
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f001 fc82 	bl	800a042 <USBH_CtlReq>
 800873e:	4603      	mov	r3, r0
}
 8008740:	4618      	mov	r0, r3
 8008742:	3708      	adds	r7, #8
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}

08008748 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b082      	sub	sp, #8
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2221      	movs	r2, #33	@ 0x21
 8008756:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2220      	movs	r2, #32
 800875c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2200      	movs	r2, #0
 8008768:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2207      	movs	r2, #7
 800876e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	2207      	movs	r2, #7
 8008774:	4619      	mov	r1, r3
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f001 fc63 	bl	800a042 <USBH_CtlReq>
 800877c:	4603      	mov	r3, r0
}
 800877e:	4618      	mov	r0, r3
 8008780:	3708      	adds	r7, #8
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}

08008786 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008786:	b580      	push	{r7, lr}
 8008788:	b086      	sub	sp, #24
 800878a:	af02      	add	r7, sp, #8
 800878c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008794:	69db      	ldr	r3, [r3, #28]
 8008796:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008798:	2300      	movs	r3, #0
 800879a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d002      	beq.n	80087ac <CDC_ProcessTransmission+0x26>
 80087a6:	2b02      	cmp	r3, #2
 80087a8:	d023      	beq.n	80087f2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80087aa:	e07a      	b.n	80088a2 <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b0:	68fa      	ldr	r2, [r7, #12]
 80087b2:	8b12      	ldrh	r2, [r2, #24]
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d90b      	bls.n	80087d0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	69d9      	ldr	r1, [r3, #28]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	8b1a      	ldrh	r2, [r3, #24]
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	7b5b      	ldrb	r3, [r3, #13]
 80087c4:	2001      	movs	r0, #1
 80087c6:	9000      	str	r0, [sp, #0]
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f001 ff38 	bl	800a63e <USBH_BulkSendData>
 80087ce:	e00b      	b.n	80087e8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80087d8:	b29a      	uxth	r2, r3
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	7b5b      	ldrb	r3, [r3, #13]
 80087de:	2001      	movs	r0, #1
 80087e0:	9000      	str	r0, [sp, #0]
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f001 ff2b 	bl	800a63e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2202      	movs	r2, #2
 80087ec:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80087f0:	e057      	b.n	80088a2 <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	7b5b      	ldrb	r3, [r3, #13]
 80087f6:	4619      	mov	r1, r3
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f004 fd25 	bl	800d248 <USBH_LL_GetURBState>
 80087fe:	4603      	mov	r3, r0
 8008800:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008802:	7afb      	ldrb	r3, [r7, #11]
 8008804:	2b01      	cmp	r3, #1
 8008806:	d136      	bne.n	8008876 <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800880c:	68fa      	ldr	r2, [r7, #12]
 800880e:	8b12      	ldrh	r2, [r2, #24]
 8008810:	4293      	cmp	r3, r2
 8008812:	d90e      	bls.n	8008832 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	8b12      	ldrh	r2, [r2, #24]
 800881c:	1a9a      	subs	r2, r3, r2
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	69db      	ldr	r3, [r3, #28]
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	8b12      	ldrh	r2, [r2, #24]
 800882a:	441a      	add	r2, r3
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	61da      	str	r2, [r3, #28]
 8008830:	e002      	b.n	8008838 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2200      	movs	r2, #0
 8008836:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800883c:	2b00      	cmp	r3, #0
 800883e:	d004      	beq.n	800884a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8008848:	e006      	b.n	8008858 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2200      	movs	r2, #0
 800884e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 f892 	bl	800897c <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2204      	movs	r2, #4
 800885c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800886c:	2200      	movs	r2, #0
 800886e:	4619      	mov	r1, r3
 8008870:	f002 f874 	bl	800a95c <osMessagePut>
      break;
 8008874:	e014      	b.n	80088a0 <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 8008876:	7afb      	ldrb	r3, [r7, #11]
 8008878:	2b02      	cmp	r3, #2
 800887a:	d111      	bne.n	80088a0 <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2201      	movs	r2, #1
 8008880:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2204      	movs	r2, #4
 8008888:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8008898:	2200      	movs	r2, #0
 800889a:	4619      	mov	r1, r3
 800889c:	f002 f85e 	bl	800a95c <osMessagePut>
      break;
 80088a0:	bf00      	nop
  }
}
 80088a2:	bf00      	nop
 80088a4:	3710      	adds	r7, #16
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}

080088aa <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b086      	sub	sp, #24
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80088b8:	69db      	ldr	r3, [r3, #28]
 80088ba:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80088bc:	2300      	movs	r3, #0
 80088be:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80088c6:	2b03      	cmp	r3, #3
 80088c8:	d002      	beq.n	80088d0 <CDC_ProcessReception+0x26>
 80088ca:	2b04      	cmp	r3, #4
 80088cc:	d00e      	beq.n	80088ec <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80088ce:	e051      	b.n	8008974 <CDC_ProcessReception+0xca>
      (void)USBH_BulkReceiveData(phost,
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	6a19      	ldr	r1, [r3, #32]
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	8b5a      	ldrh	r2, [r3, #26]
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	7b1b      	ldrb	r3, [r3, #12]
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f001 fed3 	bl	800a688 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	2204      	movs	r2, #4
 80088e6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80088ea:	e043      	b.n	8008974 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	7b1b      	ldrb	r3, [r3, #12]
 80088f0:	4619      	mov	r1, r3
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f004 fca8 	bl	800d248 <USBH_LL_GetURBState>
 80088f8:	4603      	mov	r3, r0
 80088fa:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80088fc:	7cfb      	ldrb	r3, [r7, #19]
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d137      	bne.n	8008972 <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	7b1b      	ldrb	r3, [r3, #12]
 8008906:	4619      	mov	r1, r3
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f004 fc0b 	bl	800d124 <USBH_LL_GetLastXferSize>
 800890e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008914:	68fa      	ldr	r2, [r7, #12]
 8008916:	429a      	cmp	r2, r3
 8008918:	d016      	beq.n	8008948 <CDC_ProcessReception+0x9e>
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	8b5b      	ldrh	r3, [r3, #26]
 800891e:	461a      	mov	r2, r3
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	4293      	cmp	r3, r2
 8008924:	d110      	bne.n	8008948 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	1ad2      	subs	r2, r2, r3
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	6a1a      	ldr	r2, [r3, #32]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	441a      	add	r2, r3
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	2203      	movs	r2, #3
 8008942:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8008946:	e006      	b.n	8008956 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	2200      	movs	r2, #0
 800894c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f000 f81d 	bl	8008990 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2204      	movs	r2, #4
 800895a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800896a:	2200      	movs	r2, #0
 800896c:	4619      	mov	r1, r3
 800896e:	f001 fff5 	bl	800a95c <osMessagePut>
      break;
 8008972:	bf00      	nop
  }
}
 8008974:	bf00      	nop
 8008976:	3718      	adds	r7, #24
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008984:	bf00      	nop
 8008986:	370c      	adds	r7, #12
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008990:	b480      	push	{r7}
 8008992:	b083      	sub	sp, #12
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008998:	bf00      	nop
 800899a:	370c      	adds	r7, #12
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr

080089a4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b083      	sub	sp, #12
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80089ac:	bf00      	nop
 80089ae:	370c      	adds	r7, #12
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80089b8:	b5b0      	push	{r4, r5, r7, lr}
 80089ba:	b090      	sub	sp, #64	@ 0x40
 80089bc:	af00      	add	r7, sp, #0
 80089be:	60f8      	str	r0, [r7, #12]
 80089c0:	60b9      	str	r1, [r7, #8]
 80089c2:	4613      	mov	r3, r2
 80089c4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d101      	bne.n	80089d0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80089cc:	2302      	movs	r3, #2
 80089ce:	e04d      	b.n	8008a6c <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	79fa      	ldrb	r2, [r7, #7]
 80089d4:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2200      	movs	r2, #0
 80089dc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80089e8:	68f8      	ldr	r0, [r7, #12]
 80089ea:	f000 f847 	bl	8008a7c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2200      	movs	r2, #0
 80089f2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2200      	movs	r2, #0
 80089fa:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d003      	beq.n	8008a1c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	68ba      	ldr	r2, [r7, #8]
 8008a18:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 8008a1c:	4b15      	ldr	r3, [pc, #84]	@ (8008a74 <USBH_Init+0xbc>)
 8008a1e:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8008a22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008a24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8008a28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008a2c:	2100      	movs	r1, #0
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f001 ff6b 	bl	800a90a <osMessageCreate>
 8008a34:	4602      	mov	r2, r0
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8008a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8008a78 <USBH_Init+0xc0>)
 8008a3e:	f107 0414 	add.w	r4, r7, #20
 8008a42:	461d      	mov	r5, r3
 8008a44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008a4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 8008a50:	f107 0314 	add.w	r3, r7, #20
 8008a54:	68f9      	ldr	r1, [r7, #12]
 8008a56:	4618      	mov	r0, r3
 8008a58:	f001 fef7 	bl	800a84a <osThreadCreate>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008a64:	68f8      	ldr	r0, [r7, #12]
 8008a66:	f004 fa9f 	bl	800cfa8 <USBH_LL_Init>

  return USBH_OK;
 8008a6a:	2300      	movs	r3, #0
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3740      	adds	r7, #64	@ 0x40
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bdb0      	pop	{r4, r5, r7, pc}
 8008a74:	0800d6cc 	.word	0x0800d6cc
 8008a78:	0800d6e8 	.word	0x0800d6e8

08008a7c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008a84:	2300      	movs	r3, #0
 8008a86:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008a88:	2300      	movs	r3, #0
 8008a8a:	60fb      	str	r3, [r7, #12]
 8008a8c:	e009      	b.n	8008aa2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	33e0      	adds	r3, #224	@ 0xe0
 8008a94:	009b      	lsls	r3, r3, #2
 8008a96:	4413      	add	r3, r2
 8008a98:	2200      	movs	r2, #0
 8008a9a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	3301      	adds	r3, #1
 8008aa0:	60fb      	str	r3, [r7, #12]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2b0f      	cmp	r3, #15
 8008aa6:	d9f2      	bls.n	8008a8e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	60fb      	str	r3, [r7, #12]
 8008aac:	e009      	b.n	8008ac2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008ab8:	2200      	movs	r2, #0
 8008aba:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	3301      	adds	r3, #1
 8008ac0:	60fb      	str	r3, [r7, #12]
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ac8:	d3f1      	bcc.n	8008aae <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2200      	movs	r2, #0
 8008ace:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2201      	movs	r2, #1
 8008ada:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2240      	movs	r2, #64	@ 0x40
 8008aee:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2201      	movs	r2, #1
 8008b02:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	331c      	adds	r3, #28
 8008b1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008b1e:	2100      	movs	r1, #0
 8008b20:	4618      	mov	r0, r3
 8008b22:	f004 fcff 	bl	800d524 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008b2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008b30:	2100      	movs	r1, #0
 8008b32:	4618      	mov	r0, r3
 8008b34:	f004 fcf6 	bl	800d524 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008b3e:	2212      	movs	r2, #18
 8008b40:	2100      	movs	r1, #0
 8008b42:	4618      	mov	r0, r3
 8008b44:	f004 fcee 	bl	800d524 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008b4e:	223e      	movs	r2, #62	@ 0x3e
 8008b50:	2100      	movs	r1, #0
 8008b52:	4618      	mov	r0, r3
 8008b54:	f004 fce6 	bl	800d524 <memset>

  return USBH_OK;
 8008b58:	2300      	movs	r3, #0
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3710      	adds	r7, #16
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}

08008b62 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008b62:	b480      	push	{r7}
 8008b64:	b085      	sub	sp, #20
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
 8008b6a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d016      	beq.n	8008ba4 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d10e      	bne.n	8008b9e <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008b86:	1c59      	adds	r1, r3, #1
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008b8e:	687a      	ldr	r2, [r7, #4]
 8008b90:	33de      	adds	r3, #222	@ 0xde
 8008b92:	6839      	ldr	r1, [r7, #0]
 8008b94:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008b98:	2300      	movs	r3, #0
 8008b9a:	73fb      	strb	r3, [r7, #15]
 8008b9c:	e004      	b.n	8008ba8 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008b9e:	2302      	movs	r3, #2
 8008ba0:	73fb      	strb	r3, [r7, #15]
 8008ba2:	e001      	b.n	8008ba8 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008ba4:	2302      	movs	r3, #2
 8008ba6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3714      	adds	r7, #20
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr

08008bb6 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	b085      	sub	sp, #20
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
 8008bbe:	460b      	mov	r3, r1
 8008bc0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008bcc:	78fa      	ldrb	r2, [r7, #3]
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d204      	bcs.n	8008bdc <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	78fa      	ldrb	r2, [r7, #3]
 8008bd6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008bda:	e001      	b.n	8008be0 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008bdc:	2302      	movs	r3, #2
 8008bde:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3714      	adds	r7, #20
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr

08008bee <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008bee:	b480      	push	{r7}
 8008bf0:	b087      	sub	sp, #28
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	6078      	str	r0, [r7, #4]
 8008bf6:	4608      	mov	r0, r1
 8008bf8:	4611      	mov	r1, r2
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	70fb      	strb	r3, [r7, #3]
 8008c00:	460b      	mov	r3, r1
 8008c02:	70bb      	strb	r3, [r7, #2]
 8008c04:	4613      	mov	r3, r2
 8008c06:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008c16:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008c18:	e025      	b.n	8008c66 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008c1a:	7dfb      	ldrb	r3, [r7, #23]
 8008c1c:	221a      	movs	r2, #26
 8008c1e:	fb02 f303 	mul.w	r3, r2, r3
 8008c22:	3308      	adds	r3, #8
 8008c24:	68fa      	ldr	r2, [r7, #12]
 8008c26:	4413      	add	r3, r2
 8008c28:	3302      	adds	r3, #2
 8008c2a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	795b      	ldrb	r3, [r3, #5]
 8008c30:	78fa      	ldrb	r2, [r7, #3]
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d002      	beq.n	8008c3c <USBH_FindInterface+0x4e>
 8008c36:	78fb      	ldrb	r3, [r7, #3]
 8008c38:	2bff      	cmp	r3, #255	@ 0xff
 8008c3a:	d111      	bne.n	8008c60 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008c40:	78ba      	ldrb	r2, [r7, #2]
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d002      	beq.n	8008c4c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c46:	78bb      	ldrb	r3, [r7, #2]
 8008c48:	2bff      	cmp	r3, #255	@ 0xff
 8008c4a:	d109      	bne.n	8008c60 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c50:	787a      	ldrb	r2, [r7, #1]
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d002      	beq.n	8008c5c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008c56:	787b      	ldrb	r3, [r7, #1]
 8008c58:	2bff      	cmp	r3, #255	@ 0xff
 8008c5a:	d101      	bne.n	8008c60 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008c5c:	7dfb      	ldrb	r3, [r7, #23]
 8008c5e:	e006      	b.n	8008c6e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008c60:	7dfb      	ldrb	r3, [r7, #23]
 8008c62:	3301      	adds	r3, #1
 8008c64:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008c66:	7dfb      	ldrb	r3, [r7, #23]
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	d9d6      	bls.n	8008c1a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008c6c:	23ff      	movs	r3, #255	@ 0xff
}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	371c      	adds	r7, #28
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr

08008c7a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b082      	sub	sp, #8
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f004 f9d6 	bl	800d034 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008c88:	2101      	movs	r1, #1
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f004 faef 	bl	800d26e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3708      	adds	r7, #8
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
	...

08008c9c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b088      	sub	sp, #32
 8008ca0:	af04      	add	r7, sp, #16
 8008ca2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008ca4:	2302      	movs	r3, #2
 8008ca6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008ca8:	2300      	movs	r3, #0
 8008caa:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d102      	bne.n	8008cbe <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2203      	movs	r2, #3
 8008cbc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	2b0b      	cmp	r3, #11
 8008cc6:	f200 8244 	bhi.w	8009152 <USBH_Process+0x4b6>
 8008cca:	a201      	add	r2, pc, #4	@ (adr r2, 8008cd0 <USBH_Process+0x34>)
 8008ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cd0:	08008d01 	.word	0x08008d01
 8008cd4:	08008d4f 	.word	0x08008d4f
 8008cd8:	08008dd3 	.word	0x08008dd3
 8008cdc:	080090d1 	.word	0x080090d1
 8008ce0:	08009153 	.word	0x08009153
 8008ce4:	08008e8f 	.word	0x08008e8f
 8008ce8:	0800905b 	.word	0x0800905b
 8008cec:	08008ee1 	.word	0x08008ee1
 8008cf0:	08008f1d 	.word	0x08008f1d
 8008cf4:	08008f55 	.word	0x08008f55
 8008cf8:	08008fb3 	.word	0x08008fb3
 8008cfc:	080090b9 	.word	0x080090b9
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f000 8224 	beq.w	8009156 <USBH_Process+0x4ba>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2201      	movs	r2, #1
 8008d12:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008d14:	20c8      	movs	r0, #200	@ 0xc8
 8008d16:	f004 faf4 	bl	800d302 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f004 f9e7 	bl	800d0ee <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8008d44:	2200      	movs	r2, #0
 8008d46:	4619      	mov	r1, r3
 8008d48:	f001 fe08 	bl	800a95c <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008d4c:	e203      	b.n	8009156 <USBH_Process+0x4ba>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	d107      	bne.n	8008d68 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2202      	movs	r2, #2
 8008d64:	701a      	strb	r2, [r3, #0]
 8008d66:	e025      	b.n	8008db4 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008d6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008d72:	d914      	bls.n	8008d9e <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	b2da      	uxtb	r2, r3
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008d8a:	2b03      	cmp	r3, #3
 8008d8c:	d903      	bls.n	8008d96 <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	220d      	movs	r2, #13
 8008d92:	701a      	strb	r2, [r3, #0]
 8008d94:	e00e      	b.n	8008db4 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	701a      	strb	r2, [r3, #0]
 8008d9c:	e00a      	b.n	8008db4 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008da4:	f103 020a 	add.w	r2, r3, #10
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008dae:	200a      	movs	r0, #10
 8008db0:	f004 faa7 	bl	800d302 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2201      	movs	r2, #1
 8008db8:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8008dc8:	2200      	movs	r2, #0
 8008dca:	4619      	mov	r1, r3
 8008dcc:	f001 fdc6 	bl	800a95c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008dd0:	e1c8      	b.n	8009164 <USBH_Process+0x4c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d005      	beq.n	8008de8 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008de2:	2104      	movs	r1, #4
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008de8:	2064      	movs	r0, #100	@ 0x64
 8008dea:	f004 fa8a 	bl	800d302 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f004 f956 	bl	800d0a0 <USBH_LL_GetSpeed>
 8008df4:	4603      	mov	r3, r0
 8008df6:	461a      	mov	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2205      	movs	r2, #5
 8008e02:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008e04:	2100      	movs	r1, #0
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f001 fc8b 	bl	800a722 <USBH_AllocPipe>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	461a      	mov	r2, r3
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008e14:	2180      	movs	r1, #128	@ 0x80
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f001 fc83 	bl	800a722 <USBH_AllocPipe>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	461a      	mov	r2, r3
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	7919      	ldrb	r1, [r3, #4]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008e34:	687a      	ldr	r2, [r7, #4]
 8008e36:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008e38:	9202      	str	r2, [sp, #8]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	9201      	str	r2, [sp, #4]
 8008e3e:	9300      	str	r3, [sp, #0]
 8008e40:	4603      	mov	r3, r0
 8008e42:	2280      	movs	r2, #128	@ 0x80
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f001 fc3d 	bl	800a6c4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	7959      	ldrb	r1, [r3, #5]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008e5a:	687a      	ldr	r2, [r7, #4]
 8008e5c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008e5e:	9202      	str	r2, [sp, #8]
 8008e60:	2200      	movs	r2, #0
 8008e62:	9201      	str	r2, [sp, #4]
 8008e64:	9300      	str	r3, [sp, #0]
 8008e66:	4603      	mov	r3, r0
 8008e68:	2200      	movs	r2, #0
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f001 fc2a 	bl	800a6c4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8008e84:	2200      	movs	r2, #0
 8008e86:	4619      	mov	r1, r3
 8008e88:	f001 fd68 	bl	800a95c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008e8c:	e16a      	b.n	8009164 <USBH_Process+0x4c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 f96e 	bl	8009170 <USBH_HandleEnum>
 8008e94:	4603      	mov	r3, r0
 8008e96:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008e98:	7bbb      	ldrb	r3, [r7, #14]
 8008e9a:	b2db      	uxtb	r3, r3
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	f040 815c 	bne.w	800915a <USBH_Process+0x4be>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d103      	bne.n	8008ebc <USBH_Process+0x220>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2208      	movs	r2, #8
 8008eb8:	701a      	strb	r2, [r3, #0]
 8008eba:	e002      	b.n	8008ec2 <USBH_Process+0x226>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2207      	movs	r2, #7
 8008ec0:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2205      	movs	r2, #5
 8008ec6:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	4619      	mov	r1, r3
 8008eda:	f001 fd3f 	bl	800a95c <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008ede:	e13c      	b.n	800915a <USBH_Process+0x4be>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	f000 8139 	beq.w	800915e <USBH_Process+0x4c2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008ef2:	2101      	movs	r1, #1
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2208      	movs	r2, #8
 8008efc:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2205      	movs	r2, #5
 8008f02:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8008f12:	2200      	movs	r2, #0
 8008f14:	4619      	mov	r1, r3
 8008f16:	f001 fd21 	bl	800a95c <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8008f1a:	e120      	b.n	800915e <USBH_Process+0x4c2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008f22:	4619      	mov	r1, r3
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 fd10 	bl	800994a <USBH_SetCfg>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d102      	bne.n	8008f36 <USBH_Process+0x29a>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2209      	movs	r2, #9
 8008f34:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2201      	movs	r2, #1
 8008f3a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	f001 fd05 	bl	800a95c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008f52:	e107      	b.n	8009164 <USBH_Process+0x4c8>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008f5a:	f003 0320 	and.w	r3, r3, #32
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d015      	beq.n	8008f8e <USBH_Process+0x2f2>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008f62:	2101      	movs	r1, #1
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 fd13 	bl	8009990 <USBH_SetFeature>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008f6e:	7bbb      	ldrb	r3, [r7, #14]
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d103      	bne.n	8008f7e <USBH_Process+0x2e2>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	220a      	movs	r2, #10
 8008f7a:	701a      	strb	r2, [r3, #0]
 8008f7c:	e00a      	b.n	8008f94 <USBH_Process+0x2f8>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8008f7e:	7bbb      	ldrb	r3, [r7, #14]
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	2b03      	cmp	r3, #3
 8008f84:	d106      	bne.n	8008f94 <USBH_Process+0x2f8>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	220a      	movs	r2, #10
 8008f8a:	701a      	strb	r2, [r3, #0]
 8008f8c:	e002      	b.n	8008f94 <USBH_Process+0x2f8>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	220a      	movs	r2, #10
 8008f92:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2201      	movs	r2, #1
 8008f98:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8008fa8:	2200      	movs	r2, #0
 8008faa:	4619      	mov	r1, r3
 8008fac:	f001 fcd6 	bl	800a95c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008fb0:	e0d8      	b.n	8009164 <USBH_Process+0x4c8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d03f      	beq.n	800903c <USBH_Process+0x3a0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	73fb      	strb	r3, [r7, #15]
 8008fc8:	e016      	b.n	8008ff8 <USBH_Process+0x35c>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008fca:	7bfa      	ldrb	r2, [r7, #15]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	32de      	adds	r2, #222	@ 0xde
 8008fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fd4:	791a      	ldrb	r2, [r3, #4]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d108      	bne.n	8008ff2 <USBH_Process+0x356>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008fe0:	7bfa      	ldrb	r2, [r7, #15]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	32de      	adds	r2, #222	@ 0xde
 8008fe6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008ff0:	e005      	b.n	8008ffe <USBH_Process+0x362>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008ff2:	7bfb      	ldrb	r3, [r7, #15]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	73fb      	strb	r3, [r7, #15]
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d0e5      	beq.n	8008fca <USBH_Process+0x32e>
          }
        }

        if (phost->pActiveClass != NULL)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009004:	2b00      	cmp	r3, #0
 8009006:	d016      	beq.n	8009036 <USBH_Process+0x39a>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800900e:	689b      	ldr	r3, [r3, #8]
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	4798      	blx	r3
 8009014:	4603      	mov	r3, r0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d109      	bne.n	800902e <USBH_Process+0x392>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2206      	movs	r2, #6
 800901e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009026:	2103      	movs	r1, #3
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	4798      	blx	r3
 800902c:	e006      	b.n	800903c <USBH_Process+0x3a0>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	220d      	movs	r2, #13
 8009032:	701a      	strb	r2, [r3, #0]
 8009034:	e002      	b.n	800903c <USBH_Process+0x3a0>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	220d      	movs	r2, #13
 800903a:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2205      	movs	r2, #5
 8009040:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009050:	2200      	movs	r2, #0
 8009052:	4619      	mov	r1, r3
 8009054:	f001 fc82 	bl	800a95c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009058:	e084      	b.n	8009164 <USBH_Process+0x4c8>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009060:	2b00      	cmp	r3, #0
 8009062:	d017      	beq.n	8009094 <USBH_Process+0x3f8>
      {
        status = phost->pActiveClass->Requests(phost);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800906a:	691b      	ldr	r3, [r3, #16]
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	4798      	blx	r3
 8009070:	4603      	mov	r3, r0
 8009072:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009074:	7bbb      	ldrb	r3, [r7, #14]
 8009076:	b2db      	uxtb	r3, r3
 8009078:	2b00      	cmp	r3, #0
 800907a:	d103      	bne.n	8009084 <USBH_Process+0x3e8>
        {
          phost->gState = HOST_CLASS;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	220b      	movs	r2, #11
 8009080:	701a      	strb	r2, [r3, #0]
 8009082:	e00a      	b.n	800909a <USBH_Process+0x3fe>
        }
        else if (status == USBH_FAIL)
 8009084:	7bbb      	ldrb	r3, [r7, #14]
 8009086:	b2db      	uxtb	r3, r3
 8009088:	2b02      	cmp	r3, #2
 800908a:	d106      	bne.n	800909a <USBH_Process+0x3fe>
        {
          phost->gState = HOST_ABORT_STATE;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	220d      	movs	r2, #13
 8009090:	701a      	strb	r2, [r3, #0]
 8009092:	e002      	b.n	800909a <USBH_Process+0x3fe>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	220d      	movs	r2, #13
 8009098:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2205      	movs	r2, #5
 800909e:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80090ae:	2200      	movs	r2, #0
 80090b0:	4619      	mov	r1, r3
 80090b2:	f001 fc53 	bl	800a95c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80090b6:	e055      	b.n	8009164 <USBH_Process+0x4c8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d04f      	beq.n	8009162 <USBH_Process+0x4c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090c8:	695b      	ldr	r3, [r3, #20]
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	4798      	blx	r3
      }
      break;
 80090ce:	e048      	b.n	8009162 <USBH_Process+0x4c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f7ff fccf 	bl	8008a7c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d009      	beq.n	80090fc <USBH_Process+0x460>
      {
        phost->pActiveClass->DeInit(phost);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009102:	2b00      	cmp	r3, #0
 8009104:	d005      	beq.n	8009112 <USBH_Process+0x476>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800910c:	2105      	movs	r1, #5
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009118:	b2db      	uxtb	r3, r3
 800911a:	2b01      	cmp	r3, #1
 800911c:	d107      	bne.n	800912e <USBH_Process+0x492>
      {
        phost->device.is_ReEnumerated = 0U;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2200      	movs	r2, #0
 8009122:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f7ff fda7 	bl	8008c7a <USBH_Start>
 800912c:	e002      	b.n	8009134 <USBH_Process+0x498>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f003 ff80 	bl	800d034 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2201      	movs	r2, #1
 8009138:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009148:	2200      	movs	r2, #0
 800914a:	4619      	mov	r1, r3
 800914c:	f001 fc06 	bl	800a95c <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009150:	e008      	b.n	8009164 <USBH_Process+0x4c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8009152:	bf00      	nop
 8009154:	e006      	b.n	8009164 <USBH_Process+0x4c8>
      break;
 8009156:	bf00      	nop
 8009158:	e004      	b.n	8009164 <USBH_Process+0x4c8>
      break;
 800915a:	bf00      	nop
 800915c:	e002      	b.n	8009164 <USBH_Process+0x4c8>
    break;
 800915e:	bf00      	nop
 8009160:	e000      	b.n	8009164 <USBH_Process+0x4c8>
      break;
 8009162:	bf00      	nop
  }
  return USBH_OK;
 8009164:	2300      	movs	r3, #0
}
 8009166:	4618      	mov	r0, r3
 8009168:	3710      	adds	r7, #16
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}
 800916e:	bf00      	nop

08009170 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b088      	sub	sp, #32
 8009174:	af04      	add	r7, sp, #16
 8009176:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009178:	2301      	movs	r3, #1
 800917a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800917c:	2301      	movs	r3, #1
 800917e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	785b      	ldrb	r3, [r3, #1]
 8009184:	2b07      	cmp	r3, #7
 8009186:	f200 8204 	bhi.w	8009592 <USBH_HandleEnum+0x422>
 800918a:	a201      	add	r2, pc, #4	@ (adr r2, 8009190 <USBH_HandleEnum+0x20>)
 800918c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009190:	080091b1 	.word	0x080091b1
 8009194:	0800926b 	.word	0x0800926b
 8009198:	080092d5 	.word	0x080092d5
 800919c:	0800935f 	.word	0x0800935f
 80091a0:	080093c9 	.word	0x080093c9
 80091a4:	08009439 	.word	0x08009439
 80091a8:	080094d5 	.word	0x080094d5
 80091ac:	08009553 	.word	0x08009553
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80091b0:	2108      	movs	r1, #8
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 fae6 	bl	8009784 <USBH_Get_DevDesc>
 80091b8:	4603      	mov	r3, r0
 80091ba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80091bc:	7bbb      	ldrb	r3, [r7, #14]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d12e      	bne.n	8009220 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	7919      	ldrb	r1, [r3, #4]
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80091e6:	9202      	str	r2, [sp, #8]
 80091e8:	2200      	movs	r2, #0
 80091ea:	9201      	str	r2, [sp, #4]
 80091ec:	9300      	str	r3, [sp, #0]
 80091ee:	4603      	mov	r3, r0
 80091f0:	2280      	movs	r2, #128	@ 0x80
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f001 fa66 	bl	800a6c4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	7959      	ldrb	r1, [r3, #5]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800920c:	9202      	str	r2, [sp, #8]
 800920e:	2200      	movs	r2, #0
 8009210:	9201      	str	r2, [sp, #4]
 8009212:	9300      	str	r3, [sp, #0]
 8009214:	4603      	mov	r3, r0
 8009216:	2200      	movs	r2, #0
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f001 fa53 	bl	800a6c4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800921e:	e1ba      	b.n	8009596 <USBH_HandleEnum+0x426>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009220:	7bbb      	ldrb	r3, [r7, #14]
 8009222:	2b03      	cmp	r3, #3
 8009224:	f040 81b7 	bne.w	8009596 <USBH_HandleEnum+0x426>
        phost->device.EnumCnt++;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800922e:	3301      	adds	r3, #1
 8009230:	b2da      	uxtb	r2, r3
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800923e:	2b03      	cmp	r3, #3
 8009240:	d903      	bls.n	800924a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	220d      	movs	r2, #13
 8009246:	701a      	strb	r2, [r3, #0]
      break;
 8009248:	e1a5      	b.n	8009596 <USBH_HandleEnum+0x426>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	795b      	ldrb	r3, [r3, #5]
 800924e:	4619      	mov	r1, r3
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f001 fa87 	bl	800a764 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	791b      	ldrb	r3, [r3, #4]
 800925a:	4619      	mov	r1, r3
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f001 fa81 	bl	800a764 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	701a      	strb	r2, [r3, #0]
      break;
 8009268:	e195      	b.n	8009596 <USBH_HandleEnum+0x426>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800926a:	2112      	movs	r1, #18
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f000 fa89 	bl	8009784 <USBH_Get_DevDesc>
 8009272:	4603      	mov	r3, r0
 8009274:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009276:	7bbb      	ldrb	r3, [r7, #14]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d103      	bne.n	8009284 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2202      	movs	r2, #2
 8009280:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009282:	e18a      	b.n	800959a <USBH_HandleEnum+0x42a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009284:	7bbb      	ldrb	r3, [r7, #14]
 8009286:	2b03      	cmp	r3, #3
 8009288:	f040 8187 	bne.w	800959a <USBH_HandleEnum+0x42a>
        phost->device.EnumCnt++;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009292:	3301      	adds	r3, #1
 8009294:	b2da      	uxtb	r2, r3
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80092a2:	2b03      	cmp	r3, #3
 80092a4:	d903      	bls.n	80092ae <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	220d      	movs	r2, #13
 80092aa:	701a      	strb	r2, [r3, #0]
      break;
 80092ac:	e175      	b.n	800959a <USBH_HandleEnum+0x42a>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	795b      	ldrb	r3, [r3, #5]
 80092b2:	4619      	mov	r1, r3
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f001 fa55 	bl	800a764 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	791b      	ldrb	r3, [r3, #4]
 80092be:	4619      	mov	r1, r3
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f001 fa4f 	bl	800a764 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2200      	movs	r2, #0
 80092ca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2200      	movs	r2, #0
 80092d0:	701a      	strb	r2, [r3, #0]
      break;
 80092d2:	e162      	b.n	800959a <USBH_HandleEnum+0x42a>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80092d4:	2101      	movs	r1, #1
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 fb13 	bl	8009902 <USBH_SetAddress>
 80092dc:	4603      	mov	r3, r0
 80092de:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80092e0:	7bbb      	ldrb	r3, [r7, #14]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d130      	bne.n	8009348 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80092e6:	2002      	movs	r0, #2
 80092e8:	f004 f80b 	bl	800d302 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2201      	movs	r2, #1
 80092f0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2203      	movs	r2, #3
 80092f8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	7919      	ldrb	r1, [r3, #4]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800930e:	9202      	str	r2, [sp, #8]
 8009310:	2200      	movs	r2, #0
 8009312:	9201      	str	r2, [sp, #4]
 8009314:	9300      	str	r3, [sp, #0]
 8009316:	4603      	mov	r3, r0
 8009318:	2280      	movs	r2, #128	@ 0x80
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f001 f9d2 	bl	800a6c4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	7959      	ldrb	r1, [r3, #5]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009330:	687a      	ldr	r2, [r7, #4]
 8009332:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009334:	9202      	str	r2, [sp, #8]
 8009336:	2200      	movs	r2, #0
 8009338:	9201      	str	r2, [sp, #4]
 800933a:	9300      	str	r3, [sp, #0]
 800933c:	4603      	mov	r3, r0
 800933e:	2200      	movs	r2, #0
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f001 f9bf 	bl	800a6c4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009346:	e12a      	b.n	800959e <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009348:	7bbb      	ldrb	r3, [r7, #14]
 800934a:	2b03      	cmp	r3, #3
 800934c:	f040 8127 	bne.w	800959e <USBH_HandleEnum+0x42e>
        phost->gState = HOST_ABORT_STATE;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	220d      	movs	r2, #13
 8009354:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2200      	movs	r2, #0
 800935a:	705a      	strb	r2, [r3, #1]
      break;
 800935c:	e11f      	b.n	800959e <USBH_HandleEnum+0x42e>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800935e:	2109      	movs	r1, #9
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 fa3b 	bl	80097dc <USBH_Get_CfgDesc>
 8009366:	4603      	mov	r3, r0
 8009368:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800936a:	7bbb      	ldrb	r3, [r7, #14]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d103      	bne.n	8009378 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2204      	movs	r2, #4
 8009374:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009376:	e114      	b.n	80095a2 <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009378:	7bbb      	ldrb	r3, [r7, #14]
 800937a:	2b03      	cmp	r3, #3
 800937c:	f040 8111 	bne.w	80095a2 <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009386:	3301      	adds	r3, #1
 8009388:	b2da      	uxtb	r2, r3
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009396:	2b03      	cmp	r3, #3
 8009398:	d903      	bls.n	80093a2 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	220d      	movs	r2, #13
 800939e:	701a      	strb	r2, [r3, #0]
      break;
 80093a0:	e0ff      	b.n	80095a2 <USBH_HandleEnum+0x432>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	795b      	ldrb	r3, [r3, #5]
 80093a6:	4619      	mov	r1, r3
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f001 f9db 	bl	800a764 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	791b      	ldrb	r3, [r3, #4]
 80093b2:	4619      	mov	r1, r3
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f001 f9d5 	bl	800a764 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2200      	movs	r2, #0
 80093be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2200      	movs	r2, #0
 80093c4:	701a      	strb	r2, [r3, #0]
      break;
 80093c6:	e0ec      	b.n	80095a2 <USBH_HandleEnum+0x432>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80093ce:	4619      	mov	r1, r3
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 fa03 	bl	80097dc <USBH_Get_CfgDesc>
 80093d6:	4603      	mov	r3, r0
 80093d8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80093da:	7bbb      	ldrb	r3, [r7, #14]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d103      	bne.n	80093e8 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2205      	movs	r2, #5
 80093e4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80093e6:	e0de      	b.n	80095a6 <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80093e8:	7bbb      	ldrb	r3, [r7, #14]
 80093ea:	2b03      	cmp	r3, #3
 80093ec:	f040 80db 	bne.w	80095a6 <USBH_HandleEnum+0x436>
        phost->device.EnumCnt++;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80093f6:	3301      	adds	r3, #1
 80093f8:	b2da      	uxtb	r2, r3
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009406:	2b03      	cmp	r3, #3
 8009408:	d903      	bls.n	8009412 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	220d      	movs	r2, #13
 800940e:	701a      	strb	r2, [r3, #0]
      break;
 8009410:	e0c9      	b.n	80095a6 <USBH_HandleEnum+0x436>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	795b      	ldrb	r3, [r3, #5]
 8009416:	4619      	mov	r1, r3
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f001 f9a3 	bl	800a764 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	791b      	ldrb	r3, [r3, #4]
 8009422:	4619      	mov	r1, r3
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f001 f99d 	bl	800a764 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2200      	movs	r2, #0
 8009434:	701a      	strb	r2, [r3, #0]
      break;
 8009436:	e0b6      	b.n	80095a6 <USBH_HandleEnum+0x436>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800943e:	2b00      	cmp	r3, #0
 8009440:	d036      	beq.n	80094b0 <USBH_HandleEnum+0x340>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800944e:	23ff      	movs	r3, #255	@ 0xff
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f000 f9ed 	bl	8009830 <USBH_Get_StringDesc>
 8009456:	4603      	mov	r3, r0
 8009458:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800945a:	7bbb      	ldrb	r3, [r7, #14]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d111      	bne.n	8009484 <USBH_HandleEnum+0x314>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2206      	movs	r2, #6
 8009464:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2205      	movs	r2, #5
 800946a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800947a:	2200      	movs	r2, #0
 800947c:	4619      	mov	r1, r3
 800947e:	f001 fa6d 	bl	800a95c <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009482:	e092      	b.n	80095aa <USBH_HandleEnum+0x43a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009484:	7bbb      	ldrb	r3, [r7, #14]
 8009486:	2b03      	cmp	r3, #3
 8009488:	f040 808f 	bne.w	80095aa <USBH_HandleEnum+0x43a>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2206      	movs	r2, #6
 8009490:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2205      	movs	r2, #5
 8009496:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80094a6:	2200      	movs	r2, #0
 80094a8:	4619      	mov	r1, r3
 80094aa:	f001 fa57 	bl	800a95c <osMessagePut>
      break;
 80094ae:	e07c      	b.n	80095aa <USBH_HandleEnum+0x43a>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2206      	movs	r2, #6
 80094b4:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2205      	movs	r2, #5
 80094ba:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80094ca:	2200      	movs	r2, #0
 80094cc:	4619      	mov	r1, r3
 80094ce:	f001 fa45 	bl	800a95c <osMessagePut>
      break;
 80094d2:	e06a      	b.n	80095aa <USBH_HandleEnum+0x43a>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d027      	beq.n	800952e <USBH_HandleEnum+0x3be>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80094ea:	23ff      	movs	r3, #255	@ 0xff
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f000 f99f 	bl	8009830 <USBH_Get_StringDesc>
 80094f2:	4603      	mov	r3, r0
 80094f4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80094f6:	7bbb      	ldrb	r3, [r7, #14]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d103      	bne.n	8009504 <USBH_HandleEnum+0x394>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2207      	movs	r2, #7
 8009500:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009502:	e054      	b.n	80095ae <USBH_HandleEnum+0x43e>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009504:	7bbb      	ldrb	r3, [r7, #14]
 8009506:	2b03      	cmp	r3, #3
 8009508:	d151      	bne.n	80095ae <USBH_HandleEnum+0x43e>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2207      	movs	r2, #7
 800950e:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2205      	movs	r2, #5
 8009514:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009524:	2200      	movs	r2, #0
 8009526:	4619      	mov	r1, r3
 8009528:	f001 fa18 	bl	800a95c <osMessagePut>
      break;
 800952c:	e03f      	b.n	80095ae <USBH_HandleEnum+0x43e>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2207      	movs	r2, #7
 8009532:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2205      	movs	r2, #5
 8009538:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009548:	2200      	movs	r2, #0
 800954a:	4619      	mov	r1, r3
 800954c:	f001 fa06 	bl	800a95c <osMessagePut>
      break;
 8009550:	e02d      	b.n	80095ae <USBH_HandleEnum+0x43e>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009558:	2b00      	cmp	r3, #0
 800955a:	d017      	beq.n	800958c <USBH_HandleEnum+0x41c>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009568:	23ff      	movs	r3, #255	@ 0xff
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f000 f960 	bl	8009830 <USBH_Get_StringDesc>
 8009570:	4603      	mov	r3, r0
 8009572:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009574:	7bbb      	ldrb	r3, [r7, #14]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d102      	bne.n	8009580 <USBH_HandleEnum+0x410>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800957a:	2300      	movs	r3, #0
 800957c:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800957e:	e018      	b.n	80095b2 <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009580:	7bbb      	ldrb	r3, [r7, #14]
 8009582:	2b03      	cmp	r3, #3
 8009584:	d115      	bne.n	80095b2 <USBH_HandleEnum+0x442>
          Status = USBH_OK;
 8009586:	2300      	movs	r3, #0
 8009588:	73fb      	strb	r3, [r7, #15]
      break;
 800958a:	e012      	b.n	80095b2 <USBH_HandleEnum+0x442>
        Status = USBH_OK;
 800958c:	2300      	movs	r3, #0
 800958e:	73fb      	strb	r3, [r7, #15]
      break;
 8009590:	e00f      	b.n	80095b2 <USBH_HandleEnum+0x442>

    default:
      break;
 8009592:	bf00      	nop
 8009594:	e00e      	b.n	80095b4 <USBH_HandleEnum+0x444>
      break;
 8009596:	bf00      	nop
 8009598:	e00c      	b.n	80095b4 <USBH_HandleEnum+0x444>
      break;
 800959a:	bf00      	nop
 800959c:	e00a      	b.n	80095b4 <USBH_HandleEnum+0x444>
      break;
 800959e:	bf00      	nop
 80095a0:	e008      	b.n	80095b4 <USBH_HandleEnum+0x444>
      break;
 80095a2:	bf00      	nop
 80095a4:	e006      	b.n	80095b4 <USBH_HandleEnum+0x444>
      break;
 80095a6:	bf00      	nop
 80095a8:	e004      	b.n	80095b4 <USBH_HandleEnum+0x444>
      break;
 80095aa:	bf00      	nop
 80095ac:	e002      	b.n	80095b4 <USBH_HandleEnum+0x444>
      break;
 80095ae:	bf00      	nop
 80095b0:	e000      	b.n	80095b4 <USBH_HandleEnum+0x444>
      break;
 80095b2:	bf00      	nop
  }
  return Status;
 80095b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3710      	adds	r7, #16
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop

080095c0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b083      	sub	sp, #12
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	683a      	ldr	r2, [r7, #0]
 80095ce:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80095d2:	bf00      	nop
 80095d4:	370c      	adds	r7, #12
 80095d6:	46bd      	mov	sp, r7
 80095d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095dc:	4770      	bx	lr

080095de <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80095de:	b580      	push	{r7, lr}
 80095e0:	b082      	sub	sp, #8
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80095ec:	1c5a      	adds	r2, r3, #1
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f000 f804 	bl	8009602 <USBH_HandleSof>
}
 80095fa:	bf00      	nop
 80095fc:	3708      	adds	r7, #8
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}

08009602 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009602:	b580      	push	{r7, lr}
 8009604:	b082      	sub	sp, #8
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	b2db      	uxtb	r3, r3
 8009610:	2b0b      	cmp	r3, #11
 8009612:	d10a      	bne.n	800962a <USBH_HandleSof+0x28>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800961a:	2b00      	cmp	r3, #0
 800961c:	d005      	beq.n	800962a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009624:	699b      	ldr	r3, [r3, #24]
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	4798      	blx	r3
  }
}
 800962a:	bf00      	nop
 800962c:	3708      	adds	r7, #8
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}

08009632 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009632:	b580      	push	{r7, lr}
 8009634:	b082      	sub	sp, #8
 8009636:	af00      	add	r7, sp, #0
 8009638:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2201      	movs	r2, #1
 800963e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2201      	movs	r2, #1
 8009646:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009656:	2200      	movs	r2, #0
 8009658:	4619      	mov	r1, r3
 800965a:	f001 f97f 	bl	800a95c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800965e:	bf00      	nop
}
 8009660:	3708      	adds	r7, #8
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}

08009666 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009666:	b480      	push	{r7}
 8009668:	b083      	sub	sp, #12
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8009676:	bf00      	nop
}
 8009678:	370c      	adds	r7, #12
 800967a:	46bd      	mov	sp, r7
 800967c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009680:	4770      	bx	lr

08009682 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b082      	sub	sp, #8
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2200      	movs	r2, #0
 8009696:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2201      	movs	r2, #1
 80096a6:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80096b6:	2200      	movs	r2, #0
 80096b8:	4619      	mov	r1, r3
 80096ba:	f001 f94f 	bl	800a95c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80096be:	2300      	movs	r3, #0
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3708      	adds	r7, #8
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2201      	movs	r2, #1
 80096d4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2200      	movs	r2, #0
 80096dc:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2200      	movs	r2, #0
 80096e4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f003 fcbe 	bl	800d06a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	791b      	ldrb	r3, [r3, #4]
 80096f2:	4619      	mov	r1, r3
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f001 f835 	bl	800a764 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	795b      	ldrb	r3, [r3, #5]
 80096fe:	4619      	mov	r1, r3
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f001 f82f 	bl	800a764 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2201      	movs	r2, #1
 800970a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800971a:	2200      	movs	r2, #0
 800971c:	4619      	mov	r1, r3
 800971e:	f001 f91d 	bl	800a95c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009722:	2300      	movs	r3, #0
}
 8009724:	4618      	mov	r0, r3
 8009726:	3708      	adds	r7, #8
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b086      	sub	sp, #24
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 800973a:	f107 030c 	add.w	r3, r7, #12
 800973e:	f04f 32ff 	mov.w	r2, #4294967295
 8009742:	4618      	mov	r0, r3
 8009744:	f001 f94a 	bl	800a9dc <osMessageGet>
    if (event.status == osEventMessage)
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2b10      	cmp	r3, #16
 800974c:	d1f2      	bne.n	8009734 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f7ff faa4 	bl	8008c9c <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8009754:	e7ee      	b.n	8009734 <USBH_Process_OS+0x8>

08009756 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8009756:	b580      	push	{r7, lr}
 8009758:	b082      	sub	sp, #8
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2201      	movs	r2, #1
 8009762:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009772:	2200      	movs	r2, #0
 8009774:	4619      	mov	r1, r3
 8009776:	f001 f8f1 	bl	800a95c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif

  return USBH_OK;
 800977a:	2300      	movs	r3, #0
}
 800977c:	4618      	mov	r0, r3
 800977e:	3708      	adds	r7, #8
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b086      	sub	sp, #24
 8009788:	af02      	add	r7, sp, #8
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	460b      	mov	r3, r1
 800978e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009790:	887b      	ldrh	r3, [r7, #2]
 8009792:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009796:	d901      	bls.n	800979c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009798:	2303      	movs	r3, #3
 800979a:	e01b      	b.n	80097d4 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80097a2:	887b      	ldrh	r3, [r7, #2]
 80097a4:	9300      	str	r3, [sp, #0]
 80097a6:	4613      	mov	r3, r2
 80097a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80097ac:	2100      	movs	r1, #0
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f000 f872 	bl	8009898 <USBH_GetDescriptor>
 80097b4:	4603      	mov	r3, r0
 80097b6:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80097b8:	7bfb      	ldrb	r3, [r7, #15]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d109      	bne.n	80097d2 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80097c4:	887a      	ldrh	r2, [r7, #2]
 80097c6:	4619      	mov	r1, r3
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f000 f929 	bl	8009a20 <USBH_ParseDevDesc>
 80097ce:	4603      	mov	r3, r0
 80097d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80097d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	3710      	adds	r7, #16
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b086      	sub	sp, #24
 80097e0:	af02      	add	r7, sp, #8
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	460b      	mov	r3, r1
 80097e6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	331c      	adds	r3, #28
 80097ec:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80097ee:	887b      	ldrh	r3, [r7, #2]
 80097f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80097f4:	d901      	bls.n	80097fa <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80097f6:	2303      	movs	r3, #3
 80097f8:	e016      	b.n	8009828 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80097fa:	887b      	ldrh	r3, [r7, #2]
 80097fc:	9300      	str	r3, [sp, #0]
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009804:	2100      	movs	r1, #0
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f000 f846 	bl	8009898 <USBH_GetDescriptor>
 800980c:	4603      	mov	r3, r0
 800980e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009810:	7bfb      	ldrb	r3, [r7, #15]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d107      	bne.n	8009826 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009816:	887b      	ldrh	r3, [r7, #2]
 8009818:	461a      	mov	r2, r3
 800981a:	68b9      	ldr	r1, [r7, #8]
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 f9af 	bl	8009b80 <USBH_ParseCfgDesc>
 8009822:	4603      	mov	r3, r0
 8009824:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009826:	7bfb      	ldrb	r3, [r7, #15]
}
 8009828:	4618      	mov	r0, r3
 800982a:	3710      	adds	r7, #16
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}

08009830 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b088      	sub	sp, #32
 8009834:	af02      	add	r7, sp, #8
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	607a      	str	r2, [r7, #4]
 800983a:	461a      	mov	r2, r3
 800983c:	460b      	mov	r3, r1
 800983e:	72fb      	strb	r3, [r7, #11]
 8009840:	4613      	mov	r3, r2
 8009842:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009844:	893b      	ldrh	r3, [r7, #8]
 8009846:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800984a:	d802      	bhi.n	8009852 <USBH_Get_StringDesc+0x22>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d101      	bne.n	8009856 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009852:	2303      	movs	r3, #3
 8009854:	e01c      	b.n	8009890 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009856:	7afb      	ldrb	r3, [r7, #11]
 8009858:	b29b      	uxth	r3, r3
 800985a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800985e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009866:	893b      	ldrh	r3, [r7, #8]
 8009868:	9300      	str	r3, [sp, #0]
 800986a:	460b      	mov	r3, r1
 800986c:	2100      	movs	r1, #0
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f000 f812 	bl	8009898 <USBH_GetDescriptor>
 8009874:	4603      	mov	r3, r0
 8009876:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009878:	7dfb      	ldrb	r3, [r7, #23]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d107      	bne.n	800988e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009884:	893a      	ldrh	r2, [r7, #8]
 8009886:	6879      	ldr	r1, [r7, #4]
 8009888:	4618      	mov	r0, r3
 800988a:	f000 fb8d 	bl	8009fa8 <USBH_ParseStringDesc>
  }

  return status;
 800988e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009890:	4618      	mov	r0, r3
 8009892:	3718      	adds	r7, #24
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
 800989e:	60f8      	str	r0, [r7, #12]
 80098a0:	607b      	str	r3, [r7, #4]
 80098a2:	460b      	mov	r3, r1
 80098a4:	72fb      	strb	r3, [r7, #11]
 80098a6:	4613      	mov	r3, r2
 80098a8:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	789b      	ldrb	r3, [r3, #2]
 80098ae:	2b01      	cmp	r3, #1
 80098b0:	d11c      	bne.n	80098ec <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80098b2:	7afb      	ldrb	r3, [r7, #11]
 80098b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80098b8:	b2da      	uxtb	r2, r3
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	2206      	movs	r2, #6
 80098c2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	893a      	ldrh	r2, [r7, #8]
 80098c8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80098ca:	893b      	ldrh	r3, [r7, #8]
 80098cc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80098d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80098d4:	d104      	bne.n	80098e0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f240 4209 	movw	r2, #1033	@ 0x409
 80098dc:	829a      	strh	r2, [r3, #20]
 80098de:	e002      	b.n	80098e6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2200      	movs	r2, #0
 80098e4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	8b3a      	ldrh	r2, [r7, #24]
 80098ea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80098ec:	8b3b      	ldrh	r3, [r7, #24]
 80098ee:	461a      	mov	r2, r3
 80098f0:	6879      	ldr	r1, [r7, #4]
 80098f2:	68f8      	ldr	r0, [r7, #12]
 80098f4:	f000 fba5 	bl	800a042 <USBH_CtlReq>
 80098f8:	4603      	mov	r3, r0
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3710      	adds	r7, #16
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}

08009902 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009902:	b580      	push	{r7, lr}
 8009904:	b082      	sub	sp, #8
 8009906:	af00      	add	r7, sp, #0
 8009908:	6078      	str	r0, [r7, #4]
 800990a:	460b      	mov	r3, r1
 800990c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	789b      	ldrb	r3, [r3, #2]
 8009912:	2b01      	cmp	r3, #1
 8009914:	d10f      	bne.n	8009936 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2205      	movs	r2, #5
 8009920:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009922:	78fb      	ldrb	r3, [r7, #3]
 8009924:	b29a      	uxth	r2, r3
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2200      	movs	r2, #0
 800992e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009936:	2200      	movs	r2, #0
 8009938:	2100      	movs	r1, #0
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 fb81 	bl	800a042 <USBH_CtlReq>
 8009940:	4603      	mov	r3, r0
}
 8009942:	4618      	mov	r0, r3
 8009944:	3708      	adds	r7, #8
 8009946:	46bd      	mov	sp, r7
 8009948:	bd80      	pop	{r7, pc}

0800994a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800994a:	b580      	push	{r7, lr}
 800994c:	b082      	sub	sp, #8
 800994e:	af00      	add	r7, sp, #0
 8009950:	6078      	str	r0, [r7, #4]
 8009952:	460b      	mov	r3, r1
 8009954:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	789b      	ldrb	r3, [r3, #2]
 800995a:	2b01      	cmp	r3, #1
 800995c:	d10e      	bne.n	800997c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2200      	movs	r2, #0
 8009962:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2209      	movs	r2, #9
 8009968:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	887a      	ldrh	r2, [r7, #2]
 800996e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2200      	movs	r2, #0
 8009974:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2200      	movs	r2, #0
 800997a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800997c:	2200      	movs	r2, #0
 800997e:	2100      	movs	r1, #0
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f000 fb5e 	bl	800a042 <USBH_CtlReq>
 8009986:	4603      	mov	r3, r0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3708      	adds	r7, #8
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b082      	sub	sp, #8
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	460b      	mov	r3, r1
 800999a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	789b      	ldrb	r3, [r3, #2]
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d10f      	bne.n	80099c4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2203      	movs	r2, #3
 80099ae:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80099b0:	78fb      	ldrb	r3, [r7, #3]
 80099b2:	b29a      	uxth	r2, r3
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80099c4:	2200      	movs	r2, #0
 80099c6:	2100      	movs	r1, #0
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 fb3a 	bl	800a042 <USBH_CtlReq>
 80099ce:	4603      	mov	r3, r0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3708      	adds	r7, #8
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b082      	sub	sp, #8
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	460b      	mov	r3, r1
 80099e2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	789b      	ldrb	r3, [r3, #2]
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	d10f      	bne.n	8009a0c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2202      	movs	r2, #2
 80099f0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2201      	movs	r2, #1
 80099f6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2200      	movs	r2, #0
 80099fc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80099fe:	78fb      	ldrb	r3, [r7, #3]
 8009a00:	b29a      	uxth	r2, r3
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	2100      	movs	r1, #0
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 fb16 	bl	800a042 <USBH_CtlReq>
 8009a16:	4603      	mov	r3, r0
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3708      	adds	r7, #8
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd80      	pop	{r7, pc}

08009a20 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b087      	sub	sp, #28
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	60f8      	str	r0, [r7, #12]
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009a34:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009a36:	2300      	movs	r3, #0
 8009a38:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d101      	bne.n	8009a44 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009a40:	2302      	movs	r3, #2
 8009a42:	e094      	b.n	8009b6e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	781a      	ldrb	r2, [r3, #0]
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	785a      	ldrb	r2, [r3, #1]
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	3302      	adds	r3, #2
 8009a58:	781b      	ldrb	r3, [r3, #0]
 8009a5a:	461a      	mov	r2, r3
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	3303      	adds	r3, #3
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	021b      	lsls	r3, r3, #8
 8009a64:	b29b      	uxth	r3, r3
 8009a66:	4313      	orrs	r3, r2
 8009a68:	b29a      	uxth	r2, r3
 8009a6a:	693b      	ldr	r3, [r7, #16]
 8009a6c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	791a      	ldrb	r2, [r3, #4]
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	795a      	ldrb	r2, [r3, #5]
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	799a      	ldrb	r2, [r3, #6]
 8009a82:	693b      	ldr	r3, [r7, #16]
 8009a84:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	79da      	ldrb	r2, [r3, #7]
 8009a8a:	693b      	ldr	r3, [r7, #16]
 8009a8c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d004      	beq.n	8009aa2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	d11b      	bne.n	8009ada <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	79db      	ldrb	r3, [r3, #7]
 8009aa6:	2b20      	cmp	r3, #32
 8009aa8:	dc0f      	bgt.n	8009aca <USBH_ParseDevDesc+0xaa>
 8009aaa:	2b08      	cmp	r3, #8
 8009aac:	db0f      	blt.n	8009ace <USBH_ParseDevDesc+0xae>
 8009aae:	3b08      	subs	r3, #8
 8009ab0:	4a32      	ldr	r2, [pc, #200]	@ (8009b7c <USBH_ParseDevDesc+0x15c>)
 8009ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8009ab6:	f003 0301 	and.w	r3, r3, #1
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	bf14      	ite	ne
 8009abe:	2301      	movne	r3, #1
 8009ac0:	2300      	moveq	r3, #0
 8009ac2:	b2db      	uxtb	r3, r3
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d106      	bne.n	8009ad6 <USBH_ParseDevDesc+0xb6>
 8009ac8:	e001      	b.n	8009ace <USBH_ParseDevDesc+0xae>
 8009aca:	2b40      	cmp	r3, #64	@ 0x40
 8009acc:	d003      	beq.n	8009ad6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	2208      	movs	r2, #8
 8009ad2:	71da      	strb	r2, [r3, #7]
        break;
 8009ad4:	e000      	b.n	8009ad8 <USBH_ParseDevDesc+0xb8>
        break;
 8009ad6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009ad8:	e00e      	b.n	8009af8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009ae0:	2b02      	cmp	r3, #2
 8009ae2:	d107      	bne.n	8009af4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	79db      	ldrb	r3, [r3, #7]
 8009ae8:	2b08      	cmp	r3, #8
 8009aea:	d005      	beq.n	8009af8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	2208      	movs	r2, #8
 8009af0:	71da      	strb	r2, [r3, #7]
 8009af2:	e001      	b.n	8009af8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009af4:	2303      	movs	r3, #3
 8009af6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009af8:	88fb      	ldrh	r3, [r7, #6]
 8009afa:	2b08      	cmp	r3, #8
 8009afc:	d936      	bls.n	8009b6c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	3308      	adds	r3, #8
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	461a      	mov	r2, r3
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	3309      	adds	r3, #9
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	021b      	lsls	r3, r3, #8
 8009b0e:	b29b      	uxth	r3, r3
 8009b10:	4313      	orrs	r3, r2
 8009b12:	b29a      	uxth	r2, r3
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	330a      	adds	r3, #10
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	461a      	mov	r2, r3
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	330b      	adds	r3, #11
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	021b      	lsls	r3, r3, #8
 8009b28:	b29b      	uxth	r3, r3
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	b29a      	uxth	r2, r3
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	330c      	adds	r3, #12
 8009b36:	781b      	ldrb	r3, [r3, #0]
 8009b38:	461a      	mov	r2, r3
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	330d      	adds	r3, #13
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	021b      	lsls	r3, r3, #8
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	4313      	orrs	r3, r2
 8009b46:	b29a      	uxth	r2, r3
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	7b9a      	ldrb	r2, [r3, #14]
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	7bda      	ldrb	r2, [r3, #15]
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	7c1a      	ldrb	r2, [r3, #16]
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	7c5a      	ldrb	r2, [r3, #17]
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009b6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	371c      	adds	r7, #28
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr
 8009b7a:	bf00      	nop
 8009b7c:	01000101 	.word	0x01000101

08009b80 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b08c      	sub	sp, #48	@ 0x30
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	60f8      	str	r0, [r7, #12]
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	4613      	mov	r3, r2
 8009b8c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009b94:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009b96:	2300      	movs	r3, #0
 8009b98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d101      	bne.n	8009bb2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009bae:	2302      	movs	r3, #2
 8009bb0:	e0da      	b.n	8009d68 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb8:	781b      	ldrb	r3, [r3, #0]
 8009bba:	2b09      	cmp	r3, #9
 8009bbc:	d002      	beq.n	8009bc4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc0:	2209      	movs	r2, #9
 8009bc2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	781a      	ldrb	r2, [r3, #0]
 8009bc8:	6a3b      	ldr	r3, [r7, #32]
 8009bca:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	785a      	ldrb	r2, [r3, #1]
 8009bd0:	6a3b      	ldr	r3, [r7, #32]
 8009bd2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	3302      	adds	r3, #2
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	461a      	mov	r2, r3
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	3303      	adds	r3, #3
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	021b      	lsls	r3, r3, #8
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	4313      	orrs	r3, r2
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bee:	bf28      	it	cs
 8009bf0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009bf4:	b29a      	uxth	r2, r3
 8009bf6:	6a3b      	ldr	r3, [r7, #32]
 8009bf8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	791a      	ldrb	r2, [r3, #4]
 8009bfe:	6a3b      	ldr	r3, [r7, #32]
 8009c00:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	795a      	ldrb	r2, [r3, #5]
 8009c06:	6a3b      	ldr	r3, [r7, #32]
 8009c08:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	799a      	ldrb	r2, [r3, #6]
 8009c0e:	6a3b      	ldr	r3, [r7, #32]
 8009c10:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	79da      	ldrb	r2, [r3, #7]
 8009c16:	6a3b      	ldr	r3, [r7, #32]
 8009c18:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	7a1a      	ldrb	r2, [r3, #8]
 8009c1e:	6a3b      	ldr	r3, [r7, #32]
 8009c20:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009c22:	88fb      	ldrh	r3, [r7, #6]
 8009c24:	2b09      	cmp	r3, #9
 8009c26:	f240 809d 	bls.w	8009d64 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8009c2a:	2309      	movs	r3, #9
 8009c2c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009c32:	e081      	b.n	8009d38 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009c34:	f107 0316 	add.w	r3, r7, #22
 8009c38:	4619      	mov	r1, r3
 8009c3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c3c:	f000 f9e7 	bl	800a00e <USBH_GetNextDesc>
 8009c40:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c44:	785b      	ldrb	r3, [r3, #1]
 8009c46:	2b04      	cmp	r3, #4
 8009c48:	d176      	bne.n	8009d38 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c4c:	781b      	ldrb	r3, [r3, #0]
 8009c4e:	2b09      	cmp	r3, #9
 8009c50:	d002      	beq.n	8009c58 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c54:	2209      	movs	r2, #9
 8009c56:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009c58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c5c:	221a      	movs	r2, #26
 8009c5e:	fb02 f303 	mul.w	r3, r2, r3
 8009c62:	3308      	adds	r3, #8
 8009c64:	6a3a      	ldr	r2, [r7, #32]
 8009c66:	4413      	add	r3, r2
 8009c68:	3302      	adds	r3, #2
 8009c6a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009c6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c6e:	69f8      	ldr	r0, [r7, #28]
 8009c70:	f000 f87e 	bl	8009d70 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009c74:	2300      	movs	r3, #0
 8009c76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009c7e:	e043      	b.n	8009d08 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009c80:	f107 0316 	add.w	r3, r7, #22
 8009c84:	4619      	mov	r1, r3
 8009c86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c88:	f000 f9c1 	bl	800a00e <USBH_GetNextDesc>
 8009c8c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c90:	785b      	ldrb	r3, [r3, #1]
 8009c92:	2b05      	cmp	r3, #5
 8009c94:	d138      	bne.n	8009d08 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	795b      	ldrb	r3, [r3, #5]
 8009c9a:	2b01      	cmp	r3, #1
 8009c9c:	d113      	bne.n	8009cc6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009c9e:	69fb      	ldr	r3, [r7, #28]
 8009ca0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009ca2:	2b02      	cmp	r3, #2
 8009ca4:	d003      	beq.n	8009cae <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009ca6:	69fb      	ldr	r3, [r7, #28]
 8009ca8:	799b      	ldrb	r3, [r3, #6]
 8009caa:	2b03      	cmp	r3, #3
 8009cac:	d10b      	bne.n	8009cc6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009cae:	69fb      	ldr	r3, [r7, #28]
 8009cb0:	79db      	ldrb	r3, [r3, #7]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d10b      	bne.n	8009cce <USBH_ParseCfgDesc+0x14e>
 8009cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb8:	781b      	ldrb	r3, [r3, #0]
 8009cba:	2b09      	cmp	r3, #9
 8009cbc:	d007      	beq.n	8009cce <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cc0:	2209      	movs	r2, #9
 8009cc2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009cc4:	e003      	b.n	8009cce <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cc8:	2207      	movs	r2, #7
 8009cca:	701a      	strb	r2, [r3, #0]
 8009ccc:	e000      	b.n	8009cd0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009cce:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009cd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009cd4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009cd8:	3201      	adds	r2, #1
 8009cda:	00d2      	lsls	r2, r2, #3
 8009cdc:	211a      	movs	r1, #26
 8009cde:	fb01 f303 	mul.w	r3, r1, r3
 8009ce2:	4413      	add	r3, r2
 8009ce4:	3308      	adds	r3, #8
 8009ce6:	6a3a      	ldr	r2, [r7, #32]
 8009ce8:	4413      	add	r3, r2
 8009cea:	3304      	adds	r3, #4
 8009cec:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009cee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cf0:	69b9      	ldr	r1, [r7, #24]
 8009cf2:	68f8      	ldr	r0, [r7, #12]
 8009cf4:	f000 f870 	bl	8009dd8 <USBH_ParseEPDesc>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009cfe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009d02:	3301      	adds	r3, #1
 8009d04:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	791b      	ldrb	r3, [r3, #4]
 8009d0c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009d10:	429a      	cmp	r2, r3
 8009d12:	d204      	bcs.n	8009d1e <USBH_ParseCfgDesc+0x19e>
 8009d14:	6a3b      	ldr	r3, [r7, #32]
 8009d16:	885a      	ldrh	r2, [r3, #2]
 8009d18:	8afb      	ldrh	r3, [r7, #22]
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d8b0      	bhi.n	8009c80 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009d1e:	69fb      	ldr	r3, [r7, #28]
 8009d20:	791b      	ldrb	r3, [r3, #4]
 8009d22:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009d26:	429a      	cmp	r2, r3
 8009d28:	d201      	bcs.n	8009d2e <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8009d2a:	2303      	movs	r3, #3
 8009d2c:	e01c      	b.n	8009d68 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8009d2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d32:	3301      	adds	r3, #1
 8009d34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009d38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d3c:	2b01      	cmp	r3, #1
 8009d3e:	d805      	bhi.n	8009d4c <USBH_ParseCfgDesc+0x1cc>
 8009d40:	6a3b      	ldr	r3, [r7, #32]
 8009d42:	885a      	ldrh	r2, [r3, #2]
 8009d44:	8afb      	ldrh	r3, [r7, #22]
 8009d46:	429a      	cmp	r2, r3
 8009d48:	f63f af74 	bhi.w	8009c34 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009d4c:	6a3b      	ldr	r3, [r7, #32]
 8009d4e:	791b      	ldrb	r3, [r3, #4]
 8009d50:	2b02      	cmp	r3, #2
 8009d52:	bf28      	it	cs
 8009d54:	2302      	movcs	r3, #2
 8009d56:	b2db      	uxtb	r3, r3
 8009d58:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	d201      	bcs.n	8009d64 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8009d60:	2303      	movs	r3, #3
 8009d62:	e001      	b.n	8009d68 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8009d64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	3730      	adds	r7, #48	@ 0x30
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}

08009d70 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009d70:	b480      	push	{r7}
 8009d72:	b083      	sub	sp, #12
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
 8009d78:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	781a      	ldrb	r2, [r3, #0]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	785a      	ldrb	r2, [r3, #1]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	789a      	ldrb	r2, [r3, #2]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	78da      	ldrb	r2, [r3, #3]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	3304      	adds	r3, #4
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	2b02      	cmp	r3, #2
 8009da2:	bf28      	it	cs
 8009da4:	2302      	movcs	r3, #2
 8009da6:	b2da      	uxtb	r2, r3
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	795a      	ldrb	r2, [r3, #5]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	799a      	ldrb	r2, [r3, #6]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	79da      	ldrb	r2, [r3, #7]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	7a1a      	ldrb	r2, [r3, #8]
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	721a      	strb	r2, [r3, #8]
}
 8009dcc:	bf00      	nop
 8009dce:	370c      	adds	r7, #12
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b087      	sub	sp, #28
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009de4:	2300      	movs	r3, #0
 8009de6:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	781a      	ldrb	r2, [r3, #0]
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	785a      	ldrb	r2, [r3, #1]
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	789a      	ldrb	r2, [r3, #2]
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	78da      	ldrb	r2, [r3, #3]
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	3304      	adds	r3, #4
 8009e0c:	781b      	ldrb	r3, [r3, #0]
 8009e0e:	461a      	mov	r2, r3
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	3305      	adds	r3, #5
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	021b      	lsls	r3, r3, #8
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	b29a      	uxth	r2, r3
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	799a      	ldrb	r2, [r3, #6]
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	889b      	ldrh	r3, [r3, #4]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d009      	beq.n	8009e46 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009e32:	68bb      	ldr	r3, [r7, #8]
 8009e34:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009e36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e3a:	d804      	bhi.n	8009e46 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009e40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e44:	d901      	bls.n	8009e4a <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009e46:	2303      	movs	r3, #3
 8009e48:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d136      	bne.n	8009ec2 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	78db      	ldrb	r3, [r3, #3]
 8009e58:	f003 0303 	and.w	r3, r3, #3
 8009e5c:	2b02      	cmp	r3, #2
 8009e5e:	d108      	bne.n	8009e72 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	889b      	ldrh	r3, [r3, #4]
 8009e64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e68:	f240 8097 	bls.w	8009f9a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009e6c:	2303      	movs	r3, #3
 8009e6e:	75fb      	strb	r3, [r7, #23]
 8009e70:	e093      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	78db      	ldrb	r3, [r3, #3]
 8009e76:	f003 0303 	and.w	r3, r3, #3
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d107      	bne.n	8009e8e <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009e7e:	68bb      	ldr	r3, [r7, #8]
 8009e80:	889b      	ldrh	r3, [r3, #4]
 8009e82:	2b40      	cmp	r3, #64	@ 0x40
 8009e84:	f240 8089 	bls.w	8009f9a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009e88:	2303      	movs	r3, #3
 8009e8a:	75fb      	strb	r3, [r7, #23]
 8009e8c:	e085      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	78db      	ldrb	r3, [r3, #3]
 8009e92:	f003 0303 	and.w	r3, r3, #3
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	d005      	beq.n	8009ea6 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	78db      	ldrb	r3, [r3, #3]
 8009e9e:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009ea2:	2b03      	cmp	r3, #3
 8009ea4:	d10a      	bne.n	8009ebc <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	799b      	ldrb	r3, [r3, #6]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d003      	beq.n	8009eb6 <USBH_ParseEPDesc+0xde>
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	799b      	ldrb	r3, [r3, #6]
 8009eb2:	2b10      	cmp	r3, #16
 8009eb4:	d970      	bls.n	8009f98 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009eb6:	2303      	movs	r3, #3
 8009eb8:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009eba:	e06d      	b.n	8009f98 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009ebc:	2303      	movs	r3, #3
 8009ebe:	75fb      	strb	r3, [r7, #23]
 8009ec0:	e06b      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009ec8:	2b01      	cmp	r3, #1
 8009eca:	d13c      	bne.n	8009f46 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	78db      	ldrb	r3, [r3, #3]
 8009ed0:	f003 0303 	and.w	r3, r3, #3
 8009ed4:	2b02      	cmp	r3, #2
 8009ed6:	d005      	beq.n	8009ee4 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	78db      	ldrb	r3, [r3, #3]
 8009edc:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d106      	bne.n	8009ef2 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	889b      	ldrh	r3, [r3, #4]
 8009ee8:	2b40      	cmp	r3, #64	@ 0x40
 8009eea:	d956      	bls.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009eec:	2303      	movs	r3, #3
 8009eee:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009ef0:	e053      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	78db      	ldrb	r3, [r3, #3]
 8009ef6:	f003 0303 	and.w	r3, r3, #3
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d10e      	bne.n	8009f1c <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	799b      	ldrb	r3, [r3, #6]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d007      	beq.n	8009f16 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009f0a:	2b10      	cmp	r3, #16
 8009f0c:	d803      	bhi.n	8009f16 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009f12:	2b40      	cmp	r3, #64	@ 0x40
 8009f14:	d941      	bls.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f16:	2303      	movs	r3, #3
 8009f18:	75fb      	strb	r3, [r7, #23]
 8009f1a:	e03e      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	78db      	ldrb	r3, [r3, #3]
 8009f20:	f003 0303 	and.w	r3, r3, #3
 8009f24:	2b03      	cmp	r3, #3
 8009f26:	d10b      	bne.n	8009f40 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	799b      	ldrb	r3, [r3, #6]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d004      	beq.n	8009f3a <USBH_ParseEPDesc+0x162>
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	889b      	ldrh	r3, [r3, #4]
 8009f34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f38:	d32f      	bcc.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f3a:	2303      	movs	r3, #3
 8009f3c:	75fb      	strb	r3, [r7, #23]
 8009f3e:	e02c      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009f40:	2303      	movs	r3, #3
 8009f42:	75fb      	strb	r3, [r7, #23]
 8009f44:	e029      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009f4c:	2b02      	cmp	r3, #2
 8009f4e:	d120      	bne.n	8009f92 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	78db      	ldrb	r3, [r3, #3]
 8009f54:	f003 0303 	and.w	r3, r3, #3
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d106      	bne.n	8009f6a <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	889b      	ldrh	r3, [r3, #4]
 8009f60:	2b08      	cmp	r3, #8
 8009f62:	d01a      	beq.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f64:	2303      	movs	r3, #3
 8009f66:	75fb      	strb	r3, [r7, #23]
 8009f68:	e017      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009f6a:	68bb      	ldr	r3, [r7, #8]
 8009f6c:	78db      	ldrb	r3, [r3, #3]
 8009f6e:	f003 0303 	and.w	r3, r3, #3
 8009f72:	2b03      	cmp	r3, #3
 8009f74:	d10a      	bne.n	8009f8c <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	799b      	ldrb	r3, [r3, #6]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d003      	beq.n	8009f86 <USBH_ParseEPDesc+0x1ae>
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	889b      	ldrh	r3, [r3, #4]
 8009f82:	2b08      	cmp	r3, #8
 8009f84:	d909      	bls.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f86:	2303      	movs	r3, #3
 8009f88:	75fb      	strb	r3, [r7, #23]
 8009f8a:	e006      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009f8c:	2303      	movs	r3, #3
 8009f8e:	75fb      	strb	r3, [r7, #23]
 8009f90:	e003      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009f92:	2303      	movs	r3, #3
 8009f94:	75fb      	strb	r3, [r7, #23]
 8009f96:	e000      	b.n	8009f9a <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009f98:	bf00      	nop
  }

  return status;
 8009f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	371c      	adds	r7, #28
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr

08009fa8 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b087      	sub	sp, #28
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	60f8      	str	r0, [r7, #12]
 8009fb0:	60b9      	str	r1, [r7, #8]
 8009fb2:	4613      	mov	r3, r2
 8009fb4:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	3301      	adds	r3, #1
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	2b03      	cmp	r3, #3
 8009fbe:	d120      	bne.n	800a002 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	781b      	ldrb	r3, [r3, #0]
 8009fc4:	1e9a      	subs	r2, r3, #2
 8009fc6:	88fb      	ldrh	r3, [r7, #6]
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	bf28      	it	cs
 8009fcc:	4613      	movcs	r3, r2
 8009fce:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	3302      	adds	r3, #2
 8009fd4:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	82fb      	strh	r3, [r7, #22]
 8009fda:	e00b      	b.n	8009ff4 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009fdc:	8afb      	ldrh	r3, [r7, #22]
 8009fde:	68fa      	ldr	r2, [r7, #12]
 8009fe0:	4413      	add	r3, r2
 8009fe2:	781a      	ldrb	r2, [r3, #0]
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	3301      	adds	r3, #1
 8009fec:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009fee:	8afb      	ldrh	r3, [r7, #22]
 8009ff0:	3302      	adds	r3, #2
 8009ff2:	82fb      	strh	r3, [r7, #22]
 8009ff4:	8afa      	ldrh	r2, [r7, #22]
 8009ff6:	8abb      	ldrh	r3, [r7, #20]
 8009ff8:	429a      	cmp	r2, r3
 8009ffa:	d3ef      	bcc.n	8009fdc <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	2200      	movs	r2, #0
 800a000:	701a      	strb	r2, [r3, #0]
  }
}
 800a002:	bf00      	nop
 800a004:	371c      	adds	r7, #28
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr

0800a00e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a00e:	b480      	push	{r7}
 800a010:	b085      	sub	sp, #20
 800a012:	af00      	add	r7, sp, #0
 800a014:	6078      	str	r0, [r7, #4]
 800a016:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	881b      	ldrh	r3, [r3, #0]
 800a01c:	687a      	ldr	r2, [r7, #4]
 800a01e:	7812      	ldrb	r2, [r2, #0]
 800a020:	4413      	add	r3, r2
 800a022:	b29a      	uxth	r2, r3
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	781b      	ldrb	r3, [r3, #0]
 800a02c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	4413      	add	r3, r2
 800a032:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a034:	68fb      	ldr	r3, [r7, #12]
}
 800a036:	4618      	mov	r0, r3
 800a038:	3714      	adds	r7, #20
 800a03a:	46bd      	mov	sp, r7
 800a03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a040:	4770      	bx	lr

0800a042 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a042:	b580      	push	{r7, lr}
 800a044:	b086      	sub	sp, #24
 800a046:	af00      	add	r7, sp, #0
 800a048:	60f8      	str	r0, [r7, #12]
 800a04a:	60b9      	str	r1, [r7, #8]
 800a04c:	4613      	mov	r3, r2
 800a04e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a050:	2301      	movs	r3, #1
 800a052:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	789b      	ldrb	r3, [r3, #2]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	d002      	beq.n	800a062 <USBH_CtlReq+0x20>
 800a05c:	2b02      	cmp	r3, #2
 800a05e:	d01d      	beq.n	800a09c <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 800a060:	e043      	b.n	800a0ea <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	68ba      	ldr	r2, [r7, #8]
 800a066:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	88fa      	ldrh	r2, [r7, #6]
 800a06c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	2201      	movs	r2, #1
 800a072:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	2202      	movs	r2, #2
 800a078:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a07a:	2301      	movs	r3, #1
 800a07c:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2203      	movs	r2, #3
 800a082:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a092:	2200      	movs	r2, #0
 800a094:	4619      	mov	r1, r3
 800a096:	f000 fc61 	bl	800a95c <osMessagePut>
      break;
 800a09a:	e026      	b.n	800a0ea <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f000 f829 	bl	800a0f4 <USBH_HandleControl>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a0a6:	7dfb      	ldrb	r3, [r7, #23]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d002      	beq.n	800a0b2 <USBH_CtlReq+0x70>
 800a0ac:	7dfb      	ldrb	r3, [r7, #23]
 800a0ae:	2b03      	cmp	r3, #3
 800a0b0:	d106      	bne.n	800a0c0 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	761a      	strb	r2, [r3, #24]
 800a0be:	e005      	b.n	800a0cc <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 800a0c0:	7dfb      	ldrb	r3, [r7, #23]
 800a0c2:	2b02      	cmp	r3, #2
 800a0c4:	d102      	bne.n	800a0cc <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	2203      	movs	r2, #3
 800a0d0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	4619      	mov	r1, r3
 800a0e4:	f000 fc3a 	bl	800a95c <osMessagePut>
      break;
 800a0e8:	bf00      	nop
  }
  return status;
 800a0ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3718      	adds	r7, #24
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}

0800a0f4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b086      	sub	sp, #24
 800a0f8:	af02      	add	r7, sp, #8
 800a0fa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a100:	2300      	movs	r3, #0
 800a102:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	7e1b      	ldrb	r3, [r3, #24]
 800a108:	3b01      	subs	r3, #1
 800a10a:	2b0a      	cmp	r3, #10
 800a10c:	f200 8229 	bhi.w	800a562 <USBH_HandleControl+0x46e>
 800a110:	a201      	add	r2, pc, #4	@ (adr r2, 800a118 <USBH_HandleControl+0x24>)
 800a112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a116:	bf00      	nop
 800a118:	0800a145 	.word	0x0800a145
 800a11c:	0800a15f 	.word	0x0800a15f
 800a120:	0800a201 	.word	0x0800a201
 800a124:	0800a227 	.word	0x0800a227
 800a128:	0800a2b3 	.word	0x0800a2b3
 800a12c:	0800a2dd 	.word	0x0800a2dd
 800a130:	0800a39f 	.word	0x0800a39f
 800a134:	0800a3c1 	.word	0x0800a3c1
 800a138:	0800a453 	.word	0x0800a453
 800a13c:	0800a479 	.word	0x0800a479
 800a140:	0800a50b 	.word	0x0800a50b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f103 0110 	add.w	r1, r3, #16
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	795b      	ldrb	r3, [r3, #5]
 800a14e:	461a      	mov	r2, r3
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f000 fa17 	bl	800a584 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2202      	movs	r2, #2
 800a15a:	761a      	strb	r2, [r3, #24]
      break;
 800a15c:	e20c      	b.n	800a578 <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	795b      	ldrb	r3, [r3, #5]
 800a162:	4619      	mov	r1, r3
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f003 f86f 	bl	800d248 <USBH_LL_GetURBState>
 800a16a:	4603      	mov	r3, r0
 800a16c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a16e:	7bbb      	ldrb	r3, [r7, #14]
 800a170:	2b01      	cmp	r3, #1
 800a172:	d12c      	bne.n	800a1ce <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	7c1b      	ldrb	r3, [r3, #16]
 800a178:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a17c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	8adb      	ldrh	r3, [r3, #22]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d00a      	beq.n	800a19c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a186:	7b7b      	ldrb	r3, [r7, #13]
 800a188:	2b80      	cmp	r3, #128	@ 0x80
 800a18a:	d103      	bne.n	800a194 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2203      	movs	r2, #3
 800a190:	761a      	strb	r2, [r3, #24]
 800a192:	e00d      	b.n	800a1b0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2205      	movs	r2, #5
 800a198:	761a      	strb	r2, [r3, #24]
 800a19a:	e009      	b.n	800a1b0 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800a19c:	7b7b      	ldrb	r3, [r7, #13]
 800a19e:	2b80      	cmp	r3, #128	@ 0x80
 800a1a0:	d103      	bne.n	800a1aa <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2209      	movs	r2, #9
 800a1a6:	761a      	strb	r2, [r3, #24]
 800a1a8:	e002      	b.n	800a1b0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2207      	movs	r2, #7
 800a1ae:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2203      	movs	r2, #3
 800a1b4:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	4619      	mov	r1, r3
 800a1c8:	f000 fbc8 	bl	800a95c <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a1cc:	e1cb      	b.n	800a566 <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a1ce:	7bbb      	ldrb	r3, [r7, #14]
 800a1d0:	2b04      	cmp	r3, #4
 800a1d2:	d003      	beq.n	800a1dc <USBH_HandleControl+0xe8>
 800a1d4:	7bbb      	ldrb	r3, [r7, #14]
 800a1d6:	2b02      	cmp	r3, #2
 800a1d8:	f040 81c5 	bne.w	800a566 <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	220b      	movs	r2, #11
 800a1e0:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2203      	movs	r2, #3
 800a1e6:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	4619      	mov	r1, r3
 800a1fa:	f000 fbaf 	bl	800a95c <osMessagePut>
      break;
 800a1fe:	e1b2      	b.n	800a566 <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a206:	b29a      	uxth	r2, r3
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6899      	ldr	r1, [r3, #8]
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	899a      	ldrh	r2, [r3, #12]
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	791b      	ldrb	r3, [r3, #4]
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f000 f9f2 	bl	800a602 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2204      	movs	r2, #4
 800a222:	761a      	strb	r2, [r3, #24]
      break;
 800a224:	e1a8      	b.n	800a578 <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	791b      	ldrb	r3, [r3, #4]
 800a22a:	4619      	mov	r1, r3
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	f003 f80b 	bl	800d248 <USBH_LL_GetURBState>
 800a232:	4603      	mov	r3, r0
 800a234:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a236:	7bbb      	ldrb	r3, [r7, #14]
 800a238:	2b01      	cmp	r3, #1
 800a23a:	d110      	bne.n	800a25e <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2209      	movs	r2, #9
 800a240:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2203      	movs	r2, #3
 800a246:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a256:	2200      	movs	r2, #0
 800a258:	4619      	mov	r1, r3
 800a25a:	f000 fb7f 	bl	800a95c <osMessagePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a25e:	7bbb      	ldrb	r3, [r7, #14]
 800a260:	2b05      	cmp	r3, #5
 800a262:	d110      	bne.n	800a286 <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a264:	2303      	movs	r3, #3
 800a266:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2203      	movs	r2, #3
 800a26c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a27c:	2200      	movs	r2, #0
 800a27e:	4619      	mov	r1, r3
 800a280:	f000 fb6c 	bl	800a95c <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a284:	e171      	b.n	800a56a <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 800a286:	7bbb      	ldrb	r3, [r7, #14]
 800a288:	2b04      	cmp	r3, #4
 800a28a:	f040 816e 	bne.w	800a56a <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	220b      	movs	r2, #11
 800a292:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2203      	movs	r2, #3
 800a298:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	4619      	mov	r1, r3
 800a2ac:	f000 fb56 	bl	800a95c <osMessagePut>
      break;
 800a2b0:	e15b      	b.n	800a56a <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6899      	ldr	r1, [r3, #8]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	899a      	ldrh	r2, [r3, #12]
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	795b      	ldrb	r3, [r3, #5]
 800a2be:	2001      	movs	r0, #1
 800a2c0:	9000      	str	r0, [sp, #0]
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 f978 	bl	800a5b8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a2ce:	b29a      	uxth	r2, r3
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2206      	movs	r2, #6
 800a2d8:	761a      	strb	r2, [r3, #24]
      break;
 800a2da:	e14d      	b.n	800a578 <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	795b      	ldrb	r3, [r3, #5]
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f002 ffb0 	bl	800d248 <USBH_LL_GetURBState>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a2ec:	7bbb      	ldrb	r3, [r7, #14]
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	d111      	bne.n	800a316 <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2207      	movs	r2, #7
 800a2f6:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2203      	movs	r2, #3
 800a2fc:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a30c:	2200      	movs	r2, #0
 800a30e:	4619      	mov	r1, r3
 800a310:	f000 fb24 	bl	800a95c <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a314:	e12b      	b.n	800a56e <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 800a316:	7bbb      	ldrb	r3, [r7, #14]
 800a318:	2b05      	cmp	r3, #5
 800a31a:	d113      	bne.n	800a344 <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	220c      	movs	r2, #12
 800a320:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a322:	2303      	movs	r3, #3
 800a324:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2203      	movs	r2, #3
 800a32a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a33a:	2200      	movs	r2, #0
 800a33c:	4619      	mov	r1, r3
 800a33e:	f000 fb0d 	bl	800a95c <osMessagePut>
      break;
 800a342:	e114      	b.n	800a56e <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a344:	7bbb      	ldrb	r3, [r7, #14]
 800a346:	2b02      	cmp	r3, #2
 800a348:	d111      	bne.n	800a36e <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2205      	movs	r2, #5
 800a34e:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2203      	movs	r2, #3
 800a354:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a364:	2200      	movs	r2, #0
 800a366:	4619      	mov	r1, r3
 800a368:	f000 faf8 	bl	800a95c <osMessagePut>
      break;
 800a36c:	e0ff      	b.n	800a56e <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 800a36e:	7bbb      	ldrb	r3, [r7, #14]
 800a370:	2b04      	cmp	r3, #4
 800a372:	f040 80fc 	bne.w	800a56e <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	220b      	movs	r2, #11
 800a37a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a37c:	2302      	movs	r3, #2
 800a37e:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2203      	movs	r2, #3
 800a384:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a394:	2200      	movs	r2, #0
 800a396:	4619      	mov	r1, r3
 800a398:	f000 fae0 	bl	800a95c <osMessagePut>
      break;
 800a39c:	e0e7      	b.n	800a56e <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	791b      	ldrb	r3, [r3, #4]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	2100      	movs	r1, #0
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 f92b 	bl	800a602 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a3b2:	b29a      	uxth	r2, r3
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2208      	movs	r2, #8
 800a3bc:	761a      	strb	r2, [r3, #24]

      break;
 800a3be:	e0db      	b.n	800a578 <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	791b      	ldrb	r3, [r3, #4]
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f002 ff3e 	bl	800d248 <USBH_LL_GetURBState>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a3d0:	7bbb      	ldrb	r3, [r7, #14]
 800a3d2:	2b01      	cmp	r3, #1
 800a3d4:	d113      	bne.n	800a3fe <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	220d      	movs	r2, #13
 800a3da:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2203      	movs	r2, #3
 800a3e4:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	f000 fab0 	bl	800a95c <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a3fc:	e0b9      	b.n	800a572 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 800a3fe:	7bbb      	ldrb	r3, [r7, #14]
 800a400:	2b04      	cmp	r3, #4
 800a402:	d111      	bne.n	800a428 <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	220b      	movs	r2, #11
 800a408:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2203      	movs	r2, #3
 800a40e:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a41e:	2200      	movs	r2, #0
 800a420:	4619      	mov	r1, r3
 800a422:	f000 fa9b 	bl	800a95c <osMessagePut>
      break;
 800a426:	e0a4      	b.n	800a572 <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 800a428:	7bbb      	ldrb	r3, [r7, #14]
 800a42a:	2b05      	cmp	r3, #5
 800a42c:	f040 80a1 	bne.w	800a572 <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 800a430:	2303      	movs	r3, #3
 800a432:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2203      	movs	r2, #3
 800a438:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a448:	2200      	movs	r2, #0
 800a44a:	4619      	mov	r1, r3
 800a44c:	f000 fa86 	bl	800a95c <osMessagePut>
      break;
 800a450:	e08f      	b.n	800a572 <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	795b      	ldrb	r3, [r3, #5]
 800a456:	2201      	movs	r2, #1
 800a458:	9200      	str	r2, [sp, #0]
 800a45a:	2200      	movs	r2, #0
 800a45c:	2100      	movs	r1, #0
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 f8aa 	bl	800a5b8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a46a:	b29a      	uxth	r2, r3
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	220a      	movs	r2, #10
 800a474:	761a      	strb	r2, [r3, #24]
      break;
 800a476:	e07f      	b.n	800a578 <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	795b      	ldrb	r3, [r3, #5]
 800a47c:	4619      	mov	r1, r3
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f002 fee2 	bl	800d248 <USBH_LL_GetURBState>
 800a484:	4603      	mov	r3, r0
 800a486:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a488:	7bbb      	ldrb	r3, [r7, #14]
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	d113      	bne.n	800a4b6 <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 800a48e:	2300      	movs	r3, #0
 800a490:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	220d      	movs	r2, #13
 800a496:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2203      	movs	r2, #3
 800a49c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	f000 fa54 	bl	800a95c <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a4b4:	e05f      	b.n	800a576 <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a4b6:	7bbb      	ldrb	r3, [r7, #14]
 800a4b8:	2b02      	cmp	r3, #2
 800a4ba:	d111      	bne.n	800a4e0 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2209      	movs	r2, #9
 800a4c0:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2203      	movs	r2, #3
 800a4c6:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	4619      	mov	r1, r3
 800a4da:	f000 fa3f 	bl	800a95c <osMessagePut>
      break;
 800a4de:	e04a      	b.n	800a576 <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 800a4e0:	7bbb      	ldrb	r3, [r7, #14]
 800a4e2:	2b04      	cmp	r3, #4
 800a4e4:	d147      	bne.n	800a576 <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	220b      	movs	r2, #11
 800a4ea:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2203      	movs	r2, #3
 800a4f0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800a500:	2200      	movs	r2, #0
 800a502:	4619      	mov	r1, r3
 800a504:	f000 fa2a 	bl	800a95c <osMessagePut>
      break;
 800a508:	e035      	b.n	800a576 <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	7e5b      	ldrb	r3, [r3, #25]
 800a50e:	3301      	adds	r3, #1
 800a510:	b2da      	uxtb	r2, r3
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	765a      	strb	r2, [r3, #25]
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	7e5b      	ldrb	r3, [r3, #25]
 800a51a:	2b02      	cmp	r3, #2
 800a51c:	d806      	bhi.n	800a52c <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2201      	movs	r2, #1
 800a522:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a52a:	e025      	b.n	800a578 <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a532:	2106      	movs	r1, #6
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2200      	movs	r2, #0
 800a53c:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	795b      	ldrb	r3, [r3, #5]
 800a542:	4619      	mov	r1, r3
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f000 f90d 	bl	800a764 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	791b      	ldrb	r3, [r3, #4]
 800a54e:	4619      	mov	r1, r3
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f000 f907 	bl	800a764 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a55c:	2302      	movs	r3, #2
 800a55e:	73fb      	strb	r3, [r7, #15]
      break;
 800a560:	e00a      	b.n	800a578 <USBH_HandleControl+0x484>

    default:
      break;
 800a562:	bf00      	nop
 800a564:	e008      	b.n	800a578 <USBH_HandleControl+0x484>
      break;
 800a566:	bf00      	nop
 800a568:	e006      	b.n	800a578 <USBH_HandleControl+0x484>
      break;
 800a56a:	bf00      	nop
 800a56c:	e004      	b.n	800a578 <USBH_HandleControl+0x484>
      break;
 800a56e:	bf00      	nop
 800a570:	e002      	b.n	800a578 <USBH_HandleControl+0x484>
      break;
 800a572:	bf00      	nop
 800a574:	e000      	b.n	800a578 <USBH_HandleControl+0x484>
      break;
 800a576:	bf00      	nop
  }

  return status;
 800a578:	7bfb      	ldrb	r3, [r7, #15]
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3710      	adds	r7, #16
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}
 800a582:	bf00      	nop

0800a584 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b088      	sub	sp, #32
 800a588:	af04      	add	r7, sp, #16
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	60b9      	str	r1, [r7, #8]
 800a58e:	4613      	mov	r3, r2
 800a590:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a592:	79f9      	ldrb	r1, [r7, #7]
 800a594:	2300      	movs	r3, #0
 800a596:	9303      	str	r3, [sp, #12]
 800a598:	2308      	movs	r3, #8
 800a59a:	9302      	str	r3, [sp, #8]
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	9301      	str	r3, [sp, #4]
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	9300      	str	r3, [sp, #0]
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	68f8      	ldr	r0, [r7, #12]
 800a5aa:	f002 fe1c 	bl	800d1e6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a5ae:	2300      	movs	r3, #0
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3710      	adds	r7, #16
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b088      	sub	sp, #32
 800a5bc:	af04      	add	r7, sp, #16
 800a5be:	60f8      	str	r0, [r7, #12]
 800a5c0:	60b9      	str	r1, [r7, #8]
 800a5c2:	4611      	mov	r1, r2
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	460b      	mov	r3, r1
 800a5c8:	80fb      	strh	r3, [r7, #6]
 800a5ca:	4613      	mov	r3, r2
 800a5cc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d001      	beq.n	800a5dc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a5dc:	7979      	ldrb	r1, [r7, #5]
 800a5de:	7e3b      	ldrb	r3, [r7, #24]
 800a5e0:	9303      	str	r3, [sp, #12]
 800a5e2:	88fb      	ldrh	r3, [r7, #6]
 800a5e4:	9302      	str	r3, [sp, #8]
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	9301      	str	r3, [sp, #4]
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	9300      	str	r3, [sp, #0]
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	68f8      	ldr	r0, [r7, #12]
 800a5f4:	f002 fdf7 	bl	800d1e6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a5f8:	2300      	movs	r3, #0
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3710      	adds	r7, #16
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b088      	sub	sp, #32
 800a606:	af04      	add	r7, sp, #16
 800a608:	60f8      	str	r0, [r7, #12]
 800a60a:	60b9      	str	r1, [r7, #8]
 800a60c:	4611      	mov	r1, r2
 800a60e:	461a      	mov	r2, r3
 800a610:	460b      	mov	r3, r1
 800a612:	80fb      	strh	r3, [r7, #6]
 800a614:	4613      	mov	r3, r2
 800a616:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a618:	7979      	ldrb	r1, [r7, #5]
 800a61a:	2300      	movs	r3, #0
 800a61c:	9303      	str	r3, [sp, #12]
 800a61e:	88fb      	ldrh	r3, [r7, #6]
 800a620:	9302      	str	r3, [sp, #8]
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	9301      	str	r3, [sp, #4]
 800a626:	2301      	movs	r3, #1
 800a628:	9300      	str	r3, [sp, #0]
 800a62a:	2300      	movs	r3, #0
 800a62c:	2201      	movs	r2, #1
 800a62e:	68f8      	ldr	r0, [r7, #12]
 800a630:	f002 fdd9 	bl	800d1e6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a634:	2300      	movs	r3, #0

}
 800a636:	4618      	mov	r0, r3
 800a638:	3710      	adds	r7, #16
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}

0800a63e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a63e:	b580      	push	{r7, lr}
 800a640:	b088      	sub	sp, #32
 800a642:	af04      	add	r7, sp, #16
 800a644:	60f8      	str	r0, [r7, #12]
 800a646:	60b9      	str	r1, [r7, #8]
 800a648:	4611      	mov	r1, r2
 800a64a:	461a      	mov	r2, r3
 800a64c:	460b      	mov	r3, r1
 800a64e:	80fb      	strh	r3, [r7, #6]
 800a650:	4613      	mov	r3, r2
 800a652:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d001      	beq.n	800a662 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a65e:	2300      	movs	r3, #0
 800a660:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a662:	7979      	ldrb	r1, [r7, #5]
 800a664:	7e3b      	ldrb	r3, [r7, #24]
 800a666:	9303      	str	r3, [sp, #12]
 800a668:	88fb      	ldrh	r3, [r7, #6]
 800a66a:	9302      	str	r3, [sp, #8]
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	9301      	str	r3, [sp, #4]
 800a670:	2301      	movs	r3, #1
 800a672:	9300      	str	r3, [sp, #0]
 800a674:	2302      	movs	r3, #2
 800a676:	2200      	movs	r2, #0
 800a678:	68f8      	ldr	r0, [r7, #12]
 800a67a:	f002 fdb4 	bl	800d1e6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a67e:	2300      	movs	r3, #0
}
 800a680:	4618      	mov	r0, r3
 800a682:	3710      	adds	r7, #16
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b088      	sub	sp, #32
 800a68c:	af04      	add	r7, sp, #16
 800a68e:	60f8      	str	r0, [r7, #12]
 800a690:	60b9      	str	r1, [r7, #8]
 800a692:	4611      	mov	r1, r2
 800a694:	461a      	mov	r2, r3
 800a696:	460b      	mov	r3, r1
 800a698:	80fb      	strh	r3, [r7, #6]
 800a69a:	4613      	mov	r3, r2
 800a69c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a69e:	7979      	ldrb	r1, [r7, #5]
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	9303      	str	r3, [sp, #12]
 800a6a4:	88fb      	ldrh	r3, [r7, #6]
 800a6a6:	9302      	str	r3, [sp, #8]
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	9301      	str	r3, [sp, #4]
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	9300      	str	r3, [sp, #0]
 800a6b0:	2302      	movs	r3, #2
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	68f8      	ldr	r0, [r7, #12]
 800a6b6:	f002 fd96 	bl	800d1e6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a6ba:	2300      	movs	r3, #0
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3710      	adds	r7, #16
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b086      	sub	sp, #24
 800a6c8:	af04      	add	r7, sp, #16
 800a6ca:	6078      	str	r0, [r7, #4]
 800a6cc:	4608      	mov	r0, r1
 800a6ce:	4611      	mov	r1, r2
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	70fb      	strb	r3, [r7, #3]
 800a6d6:	460b      	mov	r3, r1
 800a6d8:	70bb      	strb	r3, [r7, #2]
 800a6da:	4613      	mov	r3, r2
 800a6dc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a6de:	7878      	ldrb	r0, [r7, #1]
 800a6e0:	78ba      	ldrb	r2, [r7, #2]
 800a6e2:	78f9      	ldrb	r1, [r7, #3]
 800a6e4:	8b3b      	ldrh	r3, [r7, #24]
 800a6e6:	9302      	str	r3, [sp, #8]
 800a6e8:	7d3b      	ldrb	r3, [r7, #20]
 800a6ea:	9301      	str	r3, [sp, #4]
 800a6ec:	7c3b      	ldrb	r3, [r7, #16]
 800a6ee:	9300      	str	r3, [sp, #0]
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f002 fd29 	bl	800d14a <USBH_LL_OpenPipe>

  return USBH_OK;
 800a6f8:	2300      	movs	r3, #0
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3708      	adds	r7, #8
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}

0800a702 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a702:	b580      	push	{r7, lr}
 800a704:	b082      	sub	sp, #8
 800a706:	af00      	add	r7, sp, #0
 800a708:	6078      	str	r0, [r7, #4]
 800a70a:	460b      	mov	r3, r1
 800a70c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a70e:	78fb      	ldrb	r3, [r7, #3]
 800a710:	4619      	mov	r1, r3
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	f002 fd48 	bl	800d1a8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a718:	2300      	movs	r3, #0
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3708      	adds	r7, #8
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}

0800a722 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	b084      	sub	sp, #16
 800a726:	af00      	add	r7, sp, #0
 800a728:	6078      	str	r0, [r7, #4]
 800a72a:	460b      	mov	r3, r1
 800a72c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f000 f836 	bl	800a7a0 <USBH_GetFreePipe>
 800a734:	4603      	mov	r3, r0
 800a736:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a738:	89fb      	ldrh	r3, [r7, #14]
 800a73a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a73e:	4293      	cmp	r3, r2
 800a740:	d00a      	beq.n	800a758 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a742:	78fa      	ldrb	r2, [r7, #3]
 800a744:	89fb      	ldrh	r3, [r7, #14]
 800a746:	f003 030f 	and.w	r3, r3, #15
 800a74a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a74e:	6879      	ldr	r1, [r7, #4]
 800a750:	33e0      	adds	r3, #224	@ 0xe0
 800a752:	009b      	lsls	r3, r3, #2
 800a754:	440b      	add	r3, r1
 800a756:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a758:	89fb      	ldrh	r3, [r7, #14]
 800a75a:	b2db      	uxtb	r3, r3
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
 800a76c:	460b      	mov	r3, r1
 800a76e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a770:	78fb      	ldrb	r3, [r7, #3]
 800a772:	2b0f      	cmp	r3, #15
 800a774:	d80d      	bhi.n	800a792 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a776:	78fb      	ldrb	r3, [r7, #3]
 800a778:	687a      	ldr	r2, [r7, #4]
 800a77a:	33e0      	adds	r3, #224	@ 0xe0
 800a77c:	009b      	lsls	r3, r3, #2
 800a77e:	4413      	add	r3, r2
 800a780:	685a      	ldr	r2, [r3, #4]
 800a782:	78fb      	ldrb	r3, [r7, #3]
 800a784:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a788:	6879      	ldr	r1, [r7, #4]
 800a78a:	33e0      	adds	r3, #224	@ 0xe0
 800a78c:	009b      	lsls	r3, r3, #2
 800a78e:	440b      	add	r3, r1
 800a790:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a792:	2300      	movs	r3, #0
}
 800a794:	4618      	mov	r0, r3
 800a796:	370c      	adds	r7, #12
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr

0800a7a0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b085      	sub	sp, #20
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	73fb      	strb	r3, [r7, #15]
 800a7b0:	e00f      	b.n	800a7d2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a7b2:	7bfb      	ldrb	r3, [r7, #15]
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	33e0      	adds	r3, #224	@ 0xe0
 800a7b8:	009b      	lsls	r3, r3, #2
 800a7ba:	4413      	add	r3, r2
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d102      	bne.n	800a7cc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a7c6:	7bfb      	ldrb	r3, [r7, #15]
 800a7c8:	b29b      	uxth	r3, r3
 800a7ca:	e007      	b.n	800a7dc <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a7cc:	7bfb      	ldrb	r3, [r7, #15]
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	73fb      	strb	r3, [r7, #15]
 800a7d2:	7bfb      	ldrb	r3, [r7, #15]
 800a7d4:	2b0f      	cmp	r3, #15
 800a7d6:	d9ec      	bls.n	800a7b2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a7d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	3714      	adds	r7, #20
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr

0800a7e8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b085      	sub	sp, #20
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a7f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a7fa:	2b84      	cmp	r3, #132	@ 0x84
 800a7fc:	d005      	beq.n	800a80a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a7fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	4413      	add	r3, r2
 800a806:	3303      	adds	r3, #3
 800a808:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a80a:	68fb      	ldr	r3, [r7, #12]
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3714      	adds	r7, #20
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr

0800a818 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a818:	b480      	push	{r7}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a81e:	f3ef 8305 	mrs	r3, IPSR
 800a822:	607b      	str	r3, [r7, #4]
  return(result);
 800a824:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a826:	2b00      	cmp	r3, #0
 800a828:	bf14      	ite	ne
 800a82a:	2301      	movne	r3, #1
 800a82c:	2300      	moveq	r3, #0
 800a82e:	b2db      	uxtb	r3, r3
}
 800a830:	4618      	mov	r0, r3
 800a832:	370c      	adds	r7, #12
 800a834:	46bd      	mov	sp, r7
 800a836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83a:	4770      	bx	lr

0800a83c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a840:	f001 f922 	bl	800ba88 <vTaskStartScheduler>
  
  return osOK;
 800a844:	2300      	movs	r3, #0
}
 800a846:	4618      	mov	r0, r3
 800a848:	bd80      	pop	{r7, pc}

0800a84a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a84a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a84c:	b089      	sub	sp, #36	@ 0x24
 800a84e:	af04      	add	r7, sp, #16
 800a850:	6078      	str	r0, [r7, #4]
 800a852:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	695b      	ldr	r3, [r3, #20]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d020      	beq.n	800a89e <osThreadCreate+0x54>
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	699b      	ldr	r3, [r3, #24]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d01c      	beq.n	800a89e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	685c      	ldr	r4, [r3, #4]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	691e      	ldr	r6, [r3, #16]
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a876:	4618      	mov	r0, r3
 800a878:	f7ff ffb6 	bl	800a7e8 <makeFreeRtosPriority>
 800a87c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	695b      	ldr	r3, [r3, #20]
 800a882:	687a      	ldr	r2, [r7, #4]
 800a884:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a886:	9202      	str	r2, [sp, #8]
 800a888:	9301      	str	r3, [sp, #4]
 800a88a:	9100      	str	r1, [sp, #0]
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	4632      	mov	r2, r6
 800a890:	4629      	mov	r1, r5
 800a892:	4620      	mov	r0, r4
 800a894:	f000 ff20 	bl	800b6d8 <xTaskCreateStatic>
 800a898:	4603      	mov	r3, r0
 800a89a:	60fb      	str	r3, [r7, #12]
 800a89c:	e01c      	b.n	800a8d8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	685c      	ldr	r4, [r3, #4]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a8aa:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f7ff ff98 	bl	800a7e8 <makeFreeRtosPriority>
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	f107 030c 	add.w	r3, r7, #12
 800a8be:	9301      	str	r3, [sp, #4]
 800a8c0:	9200      	str	r2, [sp, #0]
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	4632      	mov	r2, r6
 800a8c6:	4629      	mov	r1, r5
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	f000 ff65 	bl	800b798 <xTaskCreate>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2b01      	cmp	r3, #1
 800a8d2:	d001      	beq.n	800a8d8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	e000      	b.n	800a8da <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3714      	adds	r7, #20
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a8e2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a8e2:	b580      	push	{r7, lr}
 800a8e4:	b084      	sub	sp, #16
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d001      	beq.n	800a8f8 <osDelay+0x16>
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	e000      	b.n	800a8fa <osDelay+0x18>
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f001 f88e 	bl	800ba1c <vTaskDelay>
  
  return osOK;
 800a900:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a902:	4618      	mov	r0, r3
 800a904:	3710      	adds	r7, #16
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}

0800a90a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800a90a:	b590      	push	{r4, r7, lr}
 800a90c:	b085      	sub	sp, #20
 800a90e:	af02      	add	r7, sp, #8
 800a910:	6078      	str	r0, [r7, #4]
 800a912:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	689b      	ldr	r3, [r3, #8]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d011      	beq.n	800a940 <osMessageCreate+0x36>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	68db      	ldr	r3, [r3, #12]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d00d      	beq.n	800a940 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6818      	ldr	r0, [r3, #0]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6859      	ldr	r1, [r3, #4]
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	689a      	ldr	r2, [r3, #8]
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	68db      	ldr	r3, [r3, #12]
 800a934:	2400      	movs	r4, #0
 800a936:	9400      	str	r4, [sp, #0]
 800a938:	f000 f9e2 	bl	800ad00 <xQueueGenericCreateStatic>
 800a93c:	4603      	mov	r3, r0
 800a93e:	e008      	b.n	800a952 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	6818      	ldr	r0, [r3, #0]
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	685b      	ldr	r3, [r3, #4]
 800a948:	2200      	movs	r2, #0
 800a94a:	4619      	mov	r1, r3
 800a94c:	f000 fa55 	bl	800adfa <xQueueGenericCreate>
 800a950:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800a952:	4618      	mov	r0, r3
 800a954:	370c      	adds	r7, #12
 800a956:	46bd      	mov	sp, r7
 800a958:	bd90      	pop	{r4, r7, pc}
	...

0800a95c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b086      	sub	sp, #24
 800a960:	af00      	add	r7, sp, #0
 800a962:	60f8      	str	r0, [r7, #12]
 800a964:	60b9      	str	r1, [r7, #8]
 800a966:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800a968:	2300      	movs	r3, #0
 800a96a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800a970:	697b      	ldr	r3, [r7, #20]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d101      	bne.n	800a97a <osMessagePut+0x1e>
    ticks = 1;
 800a976:	2301      	movs	r3, #1
 800a978:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800a97a:	f7ff ff4d 	bl	800a818 <inHandlerMode>
 800a97e:	4603      	mov	r3, r0
 800a980:	2b00      	cmp	r3, #0
 800a982:	d018      	beq.n	800a9b6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800a984:	f107 0210 	add.w	r2, r7, #16
 800a988:	f107 0108 	add.w	r1, r7, #8
 800a98c:	2300      	movs	r3, #0
 800a98e:	68f8      	ldr	r0, [r7, #12]
 800a990:	f000 fb90 	bl	800b0b4 <xQueueGenericSendFromISR>
 800a994:	4603      	mov	r3, r0
 800a996:	2b01      	cmp	r3, #1
 800a998:	d001      	beq.n	800a99e <osMessagePut+0x42>
      return osErrorOS;
 800a99a:	23ff      	movs	r3, #255	@ 0xff
 800a99c:	e018      	b.n	800a9d0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a99e:	693b      	ldr	r3, [r7, #16]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d014      	beq.n	800a9ce <osMessagePut+0x72>
 800a9a4:	4b0c      	ldr	r3, [pc, #48]	@ (800a9d8 <osMessagePut+0x7c>)
 800a9a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9aa:	601a      	str	r2, [r3, #0]
 800a9ac:	f3bf 8f4f 	dsb	sy
 800a9b0:	f3bf 8f6f 	isb	sy
 800a9b4:	e00b      	b.n	800a9ce <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800a9b6:	f107 0108 	add.w	r1, r7, #8
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	697a      	ldr	r2, [r7, #20]
 800a9be:	68f8      	ldr	r0, [r7, #12]
 800a9c0:	f000 fa76 	bl	800aeb0 <xQueueGenericSend>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	2b01      	cmp	r3, #1
 800a9c8:	d001      	beq.n	800a9ce <osMessagePut+0x72>
      return osErrorOS;
 800a9ca:	23ff      	movs	r3, #255	@ 0xff
 800a9cc:	e000      	b.n	800a9d0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3718      	adds	r7, #24
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	e000ed04 	.word	0xe000ed04

0800a9dc <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800a9dc:	b590      	push	{r4, r7, lr}
 800a9de:	b08b      	sub	sp, #44	@ 0x2c
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	60f8      	str	r0, [r7, #12]
 800a9e4:	60b9      	str	r1, [r7, #8]
 800a9e6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d10a      	bne.n	800aa0c <osMessageGet+0x30>
    event.status = osErrorParameter;
 800a9f6:	2380      	movs	r3, #128	@ 0x80
 800a9f8:	617b      	str	r3, [r7, #20]
    return event;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	461c      	mov	r4, r3
 800a9fe:	f107 0314 	add.w	r3, r7, #20
 800aa02:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800aa06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800aa0a:	e054      	b.n	800aab6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800aa10:	2300      	movs	r3, #0
 800aa12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa1a:	d103      	bne.n	800aa24 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800aa1c:	f04f 33ff 	mov.w	r3, #4294967295
 800aa20:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa22:	e009      	b.n	800aa38 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d006      	beq.n	800aa38 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800aa2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d101      	bne.n	800aa38 <osMessageGet+0x5c>
      ticks = 1;
 800aa34:	2301      	movs	r3, #1
 800aa36:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800aa38:	f7ff feee 	bl	800a818 <inHandlerMode>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d01c      	beq.n	800aa7c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800aa42:	f107 0220 	add.w	r2, r7, #32
 800aa46:	f107 0314 	add.w	r3, r7, #20
 800aa4a:	3304      	adds	r3, #4
 800aa4c:	4619      	mov	r1, r3
 800aa4e:	68b8      	ldr	r0, [r7, #8]
 800aa50:	f000 fcb0 	bl	800b3b4 <xQueueReceiveFromISR>
 800aa54:	4603      	mov	r3, r0
 800aa56:	2b01      	cmp	r3, #1
 800aa58:	d102      	bne.n	800aa60 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800aa5a:	2310      	movs	r3, #16
 800aa5c:	617b      	str	r3, [r7, #20]
 800aa5e:	e001      	b.n	800aa64 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800aa60:	2300      	movs	r3, #0
 800aa62:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800aa64:	6a3b      	ldr	r3, [r7, #32]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d01d      	beq.n	800aaa6 <osMessageGet+0xca>
 800aa6a:	4b15      	ldr	r3, [pc, #84]	@ (800aac0 <osMessageGet+0xe4>)
 800aa6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa70:	601a      	str	r2, [r3, #0]
 800aa72:	f3bf 8f4f 	dsb	sy
 800aa76:	f3bf 8f6f 	isb	sy
 800aa7a:	e014      	b.n	800aaa6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800aa7c:	f107 0314 	add.w	r3, r7, #20
 800aa80:	3304      	adds	r3, #4
 800aa82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa84:	4619      	mov	r1, r3
 800aa86:	68b8      	ldr	r0, [r7, #8]
 800aa88:	f000 fbb2 	bl	800b1f0 <xQueueReceive>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	2b01      	cmp	r3, #1
 800aa90:	d102      	bne.n	800aa98 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800aa92:	2310      	movs	r3, #16
 800aa94:	617b      	str	r3, [r7, #20]
 800aa96:	e006      	b.n	800aaa6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800aa98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d101      	bne.n	800aaa2 <osMessageGet+0xc6>
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	e000      	b.n	800aaa4 <osMessageGet+0xc8>
 800aaa2:	2340      	movs	r3, #64	@ 0x40
 800aaa4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	461c      	mov	r4, r3
 800aaaa:	f107 0314 	add.w	r3, r7, #20
 800aaae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800aab2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800aab6:	68f8      	ldr	r0, [r7, #12]
 800aab8:	372c      	adds	r7, #44	@ 0x2c
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd90      	pop	{r4, r7, pc}
 800aabe:	bf00      	nop
 800aac0:	e000ed04 	.word	0xe000ed04

0800aac4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800aac4:	b480      	push	{r7}
 800aac6:	b083      	sub	sp, #12
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f103 0208 	add.w	r2, r3, #8
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f04f 32ff 	mov.w	r2, #4294967295
 800aadc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f103 0208 	add.w	r2, r3, #8
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	f103 0208 	add.w	r2, r3, #8
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800aaf8:	bf00      	nop
 800aafa:	370c      	adds	r7, #12
 800aafc:	46bd      	mov	sp, r7
 800aafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab02:	4770      	bx	lr

0800ab04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ab04:	b480      	push	{r7}
 800ab06:	b083      	sub	sp, #12
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ab12:	bf00      	nop
 800ab14:	370c      	adds	r7, #12
 800ab16:	46bd      	mov	sp, r7
 800ab18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1c:	4770      	bx	lr

0800ab1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ab1e:	b480      	push	{r7}
 800ab20:	b085      	sub	sp, #20
 800ab22:	af00      	add	r7, sp, #0
 800ab24:	6078      	str	r0, [r7, #4]
 800ab26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	68fa      	ldr	r2, [r7, #12]
 800ab32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	689a      	ldr	r2, [r3, #8]
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	689b      	ldr	r3, [r3, #8]
 800ab40:	683a      	ldr	r2, [r7, #0]
 800ab42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	683a      	ldr	r2, [r7, #0]
 800ab48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	687a      	ldr	r2, [r7, #4]
 800ab4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	1c5a      	adds	r2, r3, #1
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	601a      	str	r2, [r3, #0]
}
 800ab5a:	bf00      	nop
 800ab5c:	3714      	adds	r7, #20
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab64:	4770      	bx	lr

0800ab66 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ab66:	b480      	push	{r7}
 800ab68:	b085      	sub	sp, #20
 800ab6a:	af00      	add	r7, sp, #0
 800ab6c:	6078      	str	r0, [r7, #4]
 800ab6e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab7c:	d103      	bne.n	800ab86 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	691b      	ldr	r3, [r3, #16]
 800ab82:	60fb      	str	r3, [r7, #12]
 800ab84:	e00c      	b.n	800aba0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	3308      	adds	r3, #8
 800ab8a:	60fb      	str	r3, [r7, #12]
 800ab8c:	e002      	b.n	800ab94 <vListInsert+0x2e>
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	685b      	ldr	r3, [r3, #4]
 800ab92:	60fb      	str	r3, [r7, #12]
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	685b      	ldr	r3, [r3, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	68ba      	ldr	r2, [r7, #8]
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d2f6      	bcs.n	800ab8e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	685a      	ldr	r2, [r3, #4]
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	685b      	ldr	r3, [r3, #4]
 800abac:	683a      	ldr	r2, [r7, #0]
 800abae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	68fa      	ldr	r2, [r7, #12]
 800abb4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	683a      	ldr	r2, [r7, #0]
 800abba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	1c5a      	adds	r2, r3, #1
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	601a      	str	r2, [r3, #0]
}
 800abcc:	bf00      	nop
 800abce:	3714      	adds	r7, #20
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr

0800abd8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800abd8:	b480      	push	{r7}
 800abda:	b085      	sub	sp, #20
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	691b      	ldr	r3, [r3, #16]
 800abe4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	685b      	ldr	r3, [r3, #4]
 800abea:	687a      	ldr	r2, [r7, #4]
 800abec:	6892      	ldr	r2, [r2, #8]
 800abee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	687a      	ldr	r2, [r7, #4]
 800abf6:	6852      	ldr	r2, [r2, #4]
 800abf8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	429a      	cmp	r2, r3
 800ac02:	d103      	bne.n	800ac0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	689a      	ldr	r2, [r3, #8]
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	1e5a      	subs	r2, r3, #1
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3714      	adds	r7, #20
 800ac24:	46bd      	mov	sp, r7
 800ac26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2a:	4770      	bx	lr

0800ac2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b084      	sub	sp, #16
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d10b      	bne.n	800ac58 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ac40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac44:	f383 8811 	msr	BASEPRI, r3
 800ac48:	f3bf 8f6f 	isb	sy
 800ac4c:	f3bf 8f4f 	dsb	sy
 800ac50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ac52:	bf00      	nop
 800ac54:	bf00      	nop
 800ac56:	e7fd      	b.n	800ac54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ac58:	f001 fd86 	bl	800c768 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	681a      	ldr	r2, [r3, #0]
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac64:	68f9      	ldr	r1, [r7, #12]
 800ac66:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ac68:	fb01 f303 	mul.w	r3, r1, r3
 800ac6c:	441a      	add	r2, r3
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	2200      	movs	r2, #0
 800ac76:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681a      	ldr	r2, [r3, #0]
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681a      	ldr	r2, [r3, #0]
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac88:	3b01      	subs	r3, #1
 800ac8a:	68f9      	ldr	r1, [r7, #12]
 800ac8c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ac8e:	fb01 f303 	mul.w	r3, r1, r3
 800ac92:	441a      	add	r2, r3
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	22ff      	movs	r2, #255	@ 0xff
 800ac9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	22ff      	movs	r2, #255	@ 0xff
 800aca4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d114      	bne.n	800acd8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	691b      	ldr	r3, [r3, #16]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d01a      	beq.n	800acec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	3310      	adds	r3, #16
 800acba:	4618      	mov	r0, r3
 800acbc:	f001 f954 	bl	800bf68 <xTaskRemoveFromEventList>
 800acc0:	4603      	mov	r3, r0
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d012      	beq.n	800acec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800acc6:	4b0d      	ldr	r3, [pc, #52]	@ (800acfc <xQueueGenericReset+0xd0>)
 800acc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800accc:	601a      	str	r2, [r3, #0]
 800acce:	f3bf 8f4f 	dsb	sy
 800acd2:	f3bf 8f6f 	isb	sy
 800acd6:	e009      	b.n	800acec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	3310      	adds	r3, #16
 800acdc:	4618      	mov	r0, r3
 800acde:	f7ff fef1 	bl	800aac4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	3324      	adds	r3, #36	@ 0x24
 800ace6:	4618      	mov	r0, r3
 800ace8:	f7ff feec 	bl	800aac4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800acec:	f001 fd6e 	bl	800c7cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800acf0:	2301      	movs	r3, #1
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3710      	adds	r7, #16
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	e000ed04 	.word	0xe000ed04

0800ad00 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b08e      	sub	sp, #56	@ 0x38
 800ad04:	af02      	add	r7, sp, #8
 800ad06:	60f8      	str	r0, [r7, #12]
 800ad08:	60b9      	str	r1, [r7, #8]
 800ad0a:	607a      	str	r2, [r7, #4]
 800ad0c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d10b      	bne.n	800ad2c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ad14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad18:	f383 8811 	msr	BASEPRI, r3
 800ad1c:	f3bf 8f6f 	isb	sy
 800ad20:	f3bf 8f4f 	dsb	sy
 800ad24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ad26:	bf00      	nop
 800ad28:	bf00      	nop
 800ad2a:	e7fd      	b.n	800ad28 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d10b      	bne.n	800ad4a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ad32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad36:	f383 8811 	msr	BASEPRI, r3
 800ad3a:	f3bf 8f6f 	isb	sy
 800ad3e:	f3bf 8f4f 	dsb	sy
 800ad42:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ad44:	bf00      	nop
 800ad46:	bf00      	nop
 800ad48:	e7fd      	b.n	800ad46 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d002      	beq.n	800ad56 <xQueueGenericCreateStatic+0x56>
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d001      	beq.n	800ad5a <xQueueGenericCreateStatic+0x5a>
 800ad56:	2301      	movs	r3, #1
 800ad58:	e000      	b.n	800ad5c <xQueueGenericCreateStatic+0x5c>
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d10b      	bne.n	800ad78 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ad60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad64:	f383 8811 	msr	BASEPRI, r3
 800ad68:	f3bf 8f6f 	isb	sy
 800ad6c:	f3bf 8f4f 	dsb	sy
 800ad70:	623b      	str	r3, [r7, #32]
}
 800ad72:	bf00      	nop
 800ad74:	bf00      	nop
 800ad76:	e7fd      	b.n	800ad74 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d102      	bne.n	800ad84 <xQueueGenericCreateStatic+0x84>
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d101      	bne.n	800ad88 <xQueueGenericCreateStatic+0x88>
 800ad84:	2301      	movs	r3, #1
 800ad86:	e000      	b.n	800ad8a <xQueueGenericCreateStatic+0x8a>
 800ad88:	2300      	movs	r3, #0
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d10b      	bne.n	800ada6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ad8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad92:	f383 8811 	msr	BASEPRI, r3
 800ad96:	f3bf 8f6f 	isb	sy
 800ad9a:	f3bf 8f4f 	dsb	sy
 800ad9e:	61fb      	str	r3, [r7, #28]
}
 800ada0:	bf00      	nop
 800ada2:	bf00      	nop
 800ada4:	e7fd      	b.n	800ada2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ada6:	2348      	movs	r3, #72	@ 0x48
 800ada8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	2b48      	cmp	r3, #72	@ 0x48
 800adae:	d00b      	beq.n	800adc8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800adb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb4:	f383 8811 	msr	BASEPRI, r3
 800adb8:	f3bf 8f6f 	isb	sy
 800adbc:	f3bf 8f4f 	dsb	sy
 800adc0:	61bb      	str	r3, [r7, #24]
}
 800adc2:	bf00      	nop
 800adc4:	bf00      	nop
 800adc6:	e7fd      	b.n	800adc4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800adc8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800adce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add0:	2b00      	cmp	r3, #0
 800add2:	d00d      	beq.n	800adf0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800add4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add6:	2201      	movs	r2, #1
 800add8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800addc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ade0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ade2:	9300      	str	r3, [sp, #0]
 800ade4:	4613      	mov	r3, r2
 800ade6:	687a      	ldr	r2, [r7, #4]
 800ade8:	68b9      	ldr	r1, [r7, #8]
 800adea:	68f8      	ldr	r0, [r7, #12]
 800adec:	f000 f840 	bl	800ae70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800adf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3730      	adds	r7, #48	@ 0x30
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}

0800adfa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800adfa:	b580      	push	{r7, lr}
 800adfc:	b08a      	sub	sp, #40	@ 0x28
 800adfe:	af02      	add	r7, sp, #8
 800ae00:	60f8      	str	r0, [r7, #12]
 800ae02:	60b9      	str	r1, [r7, #8]
 800ae04:	4613      	mov	r3, r2
 800ae06:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d10b      	bne.n	800ae26 <xQueueGenericCreate+0x2c>
	__asm volatile
 800ae0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae12:	f383 8811 	msr	BASEPRI, r3
 800ae16:	f3bf 8f6f 	isb	sy
 800ae1a:	f3bf 8f4f 	dsb	sy
 800ae1e:	613b      	str	r3, [r7, #16]
}
 800ae20:	bf00      	nop
 800ae22:	bf00      	nop
 800ae24:	e7fd      	b.n	800ae22 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	68ba      	ldr	r2, [r7, #8]
 800ae2a:	fb02 f303 	mul.w	r3, r2, r3
 800ae2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ae30:	69fb      	ldr	r3, [r7, #28]
 800ae32:	3348      	adds	r3, #72	@ 0x48
 800ae34:	4618      	mov	r0, r3
 800ae36:	f001 fdb9 	bl	800c9ac <pvPortMalloc>
 800ae3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ae3c:	69bb      	ldr	r3, [r7, #24]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d011      	beq.n	800ae66 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ae42:	69bb      	ldr	r3, [r7, #24]
 800ae44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	3348      	adds	r3, #72	@ 0x48
 800ae4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ae4c:	69bb      	ldr	r3, [r7, #24]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ae54:	79fa      	ldrb	r2, [r7, #7]
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	9300      	str	r3, [sp, #0]
 800ae5a:	4613      	mov	r3, r2
 800ae5c:	697a      	ldr	r2, [r7, #20]
 800ae5e:	68b9      	ldr	r1, [r7, #8]
 800ae60:	68f8      	ldr	r0, [r7, #12]
 800ae62:	f000 f805 	bl	800ae70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ae66:	69bb      	ldr	r3, [r7, #24]
	}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	3720      	adds	r7, #32
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	bd80      	pop	{r7, pc}

0800ae70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b084      	sub	sp, #16
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	60f8      	str	r0, [r7, #12]
 800ae78:	60b9      	str	r1, [r7, #8]
 800ae7a:	607a      	str	r2, [r7, #4]
 800ae7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d103      	bne.n	800ae8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ae84:	69bb      	ldr	r3, [r7, #24]
 800ae86:	69ba      	ldr	r2, [r7, #24]
 800ae88:	601a      	str	r2, [r3, #0]
 800ae8a:	e002      	b.n	800ae92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ae8c:	69bb      	ldr	r3, [r7, #24]
 800ae8e:	687a      	ldr	r2, [r7, #4]
 800ae90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ae92:	69bb      	ldr	r3, [r7, #24]
 800ae94:	68fa      	ldr	r2, [r7, #12]
 800ae96:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ae98:	69bb      	ldr	r3, [r7, #24]
 800ae9a:	68ba      	ldr	r2, [r7, #8]
 800ae9c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ae9e:	2101      	movs	r1, #1
 800aea0:	69b8      	ldr	r0, [r7, #24]
 800aea2:	f7ff fec3 	bl	800ac2c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800aea6:	bf00      	nop
 800aea8:	3710      	adds	r7, #16
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}
	...

0800aeb0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b08e      	sub	sp, #56	@ 0x38
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	60f8      	str	r0, [r7, #12]
 800aeb8:	60b9      	str	r1, [r7, #8]
 800aeba:	607a      	str	r2, [r7, #4]
 800aebc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800aebe:	2300      	movs	r3, #0
 800aec0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800aec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d10b      	bne.n	800aee4 <xQueueGenericSend+0x34>
	__asm volatile
 800aecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed0:	f383 8811 	msr	BASEPRI, r3
 800aed4:	f3bf 8f6f 	isb	sy
 800aed8:	f3bf 8f4f 	dsb	sy
 800aedc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800aede:	bf00      	nop
 800aee0:	bf00      	nop
 800aee2:	e7fd      	b.n	800aee0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d103      	bne.n	800aef2 <xQueueGenericSend+0x42>
 800aeea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d101      	bne.n	800aef6 <xQueueGenericSend+0x46>
 800aef2:	2301      	movs	r3, #1
 800aef4:	e000      	b.n	800aef8 <xQueueGenericSend+0x48>
 800aef6:	2300      	movs	r3, #0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d10b      	bne.n	800af14 <xQueueGenericSend+0x64>
	__asm volatile
 800aefc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af00:	f383 8811 	msr	BASEPRI, r3
 800af04:	f3bf 8f6f 	isb	sy
 800af08:	f3bf 8f4f 	dsb	sy
 800af0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800af0e:	bf00      	nop
 800af10:	bf00      	nop
 800af12:	e7fd      	b.n	800af10 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	2b02      	cmp	r3, #2
 800af18:	d103      	bne.n	800af22 <xQueueGenericSend+0x72>
 800af1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af1e:	2b01      	cmp	r3, #1
 800af20:	d101      	bne.n	800af26 <xQueueGenericSend+0x76>
 800af22:	2301      	movs	r3, #1
 800af24:	e000      	b.n	800af28 <xQueueGenericSend+0x78>
 800af26:	2300      	movs	r3, #0
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d10b      	bne.n	800af44 <xQueueGenericSend+0x94>
	__asm volatile
 800af2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af30:	f383 8811 	msr	BASEPRI, r3
 800af34:	f3bf 8f6f 	isb	sy
 800af38:	f3bf 8f4f 	dsb	sy
 800af3c:	623b      	str	r3, [r7, #32]
}
 800af3e:	bf00      	nop
 800af40:	bf00      	nop
 800af42:	e7fd      	b.n	800af40 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800af44:	f001 f9d2 	bl	800c2ec <xTaskGetSchedulerState>
 800af48:	4603      	mov	r3, r0
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d102      	bne.n	800af54 <xQueueGenericSend+0xa4>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d101      	bne.n	800af58 <xQueueGenericSend+0xa8>
 800af54:	2301      	movs	r3, #1
 800af56:	e000      	b.n	800af5a <xQueueGenericSend+0xaa>
 800af58:	2300      	movs	r3, #0
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d10b      	bne.n	800af76 <xQueueGenericSend+0xc6>
	__asm volatile
 800af5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af62:	f383 8811 	msr	BASEPRI, r3
 800af66:	f3bf 8f6f 	isb	sy
 800af6a:	f3bf 8f4f 	dsb	sy
 800af6e:	61fb      	str	r3, [r7, #28]
}
 800af70:	bf00      	nop
 800af72:	bf00      	nop
 800af74:	e7fd      	b.n	800af72 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800af76:	f001 fbf7 	bl	800c768 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800af7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af82:	429a      	cmp	r2, r3
 800af84:	d302      	bcc.n	800af8c <xQueueGenericSend+0xdc>
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	2b02      	cmp	r3, #2
 800af8a:	d129      	bne.n	800afe0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800af8c:	683a      	ldr	r2, [r7, #0]
 800af8e:	68b9      	ldr	r1, [r7, #8]
 800af90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800af92:	f000 fa91 	bl	800b4b8 <prvCopyDataToQueue>
 800af96:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d010      	beq.n	800afc2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800afa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa2:	3324      	adds	r3, #36	@ 0x24
 800afa4:	4618      	mov	r0, r3
 800afa6:	f000 ffdf 	bl	800bf68 <xTaskRemoveFromEventList>
 800afaa:	4603      	mov	r3, r0
 800afac:	2b00      	cmp	r3, #0
 800afae:	d013      	beq.n	800afd8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800afb0:	4b3f      	ldr	r3, [pc, #252]	@ (800b0b0 <xQueueGenericSend+0x200>)
 800afb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afb6:	601a      	str	r2, [r3, #0]
 800afb8:	f3bf 8f4f 	dsb	sy
 800afbc:	f3bf 8f6f 	isb	sy
 800afc0:	e00a      	b.n	800afd8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800afc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d007      	beq.n	800afd8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800afc8:	4b39      	ldr	r3, [pc, #228]	@ (800b0b0 <xQueueGenericSend+0x200>)
 800afca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afce:	601a      	str	r2, [r3, #0]
 800afd0:	f3bf 8f4f 	dsb	sy
 800afd4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800afd8:	f001 fbf8 	bl	800c7cc <vPortExitCritical>
				return pdPASS;
 800afdc:	2301      	movs	r3, #1
 800afde:	e063      	b.n	800b0a8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d103      	bne.n	800afee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800afe6:	f001 fbf1 	bl	800c7cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800afea:	2300      	movs	r3, #0
 800afec:	e05c      	b.n	800b0a8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800afee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d106      	bne.n	800b002 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aff4:	f107 0314 	add.w	r3, r7, #20
 800aff8:	4618      	mov	r0, r3
 800affa:	f001 f819 	bl	800c030 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800affe:	2301      	movs	r3, #1
 800b000:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b002:	f001 fbe3 	bl	800c7cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b006:	f000 fda1 	bl	800bb4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b00a:	f001 fbad 	bl	800c768 <vPortEnterCritical>
 800b00e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b010:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b014:	b25b      	sxtb	r3, r3
 800b016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b01a:	d103      	bne.n	800b024 <xQueueGenericSend+0x174>
 800b01c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b01e:	2200      	movs	r2, #0
 800b020:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b026:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b02a:	b25b      	sxtb	r3, r3
 800b02c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b030:	d103      	bne.n	800b03a <xQueueGenericSend+0x18a>
 800b032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b034:	2200      	movs	r2, #0
 800b036:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b03a:	f001 fbc7 	bl	800c7cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b03e:	1d3a      	adds	r2, r7, #4
 800b040:	f107 0314 	add.w	r3, r7, #20
 800b044:	4611      	mov	r1, r2
 800b046:	4618      	mov	r0, r3
 800b048:	f001 f808 	bl	800c05c <xTaskCheckForTimeOut>
 800b04c:	4603      	mov	r3, r0
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d124      	bne.n	800b09c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b052:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b054:	f000 fb28 	bl	800b6a8 <prvIsQueueFull>
 800b058:	4603      	mov	r3, r0
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d018      	beq.n	800b090 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b060:	3310      	adds	r3, #16
 800b062:	687a      	ldr	r2, [r7, #4]
 800b064:	4611      	mov	r1, r2
 800b066:	4618      	mov	r0, r3
 800b068:	f000 ff58 	bl	800bf1c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b06c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b06e:	f000 fab3 	bl	800b5d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b072:	f000 fd79 	bl	800bb68 <xTaskResumeAll>
 800b076:	4603      	mov	r3, r0
 800b078:	2b00      	cmp	r3, #0
 800b07a:	f47f af7c 	bne.w	800af76 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b07e:	4b0c      	ldr	r3, [pc, #48]	@ (800b0b0 <xQueueGenericSend+0x200>)
 800b080:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b084:	601a      	str	r2, [r3, #0]
 800b086:	f3bf 8f4f 	dsb	sy
 800b08a:	f3bf 8f6f 	isb	sy
 800b08e:	e772      	b.n	800af76 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b090:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b092:	f000 faa1 	bl	800b5d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b096:	f000 fd67 	bl	800bb68 <xTaskResumeAll>
 800b09a:	e76c      	b.n	800af76 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b09c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b09e:	f000 fa9b 	bl	800b5d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b0a2:	f000 fd61 	bl	800bb68 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b0a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	3738      	adds	r7, #56	@ 0x38
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}
 800b0b0:	e000ed04 	.word	0xe000ed04

0800b0b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b090      	sub	sp, #64	@ 0x40
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	60f8      	str	r0, [r7, #12]
 800b0bc:	60b9      	str	r1, [r7, #8]
 800b0be:	607a      	str	r2, [r7, #4]
 800b0c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b0c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d10b      	bne.n	800b0e4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b0cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0d0:	f383 8811 	msr	BASEPRI, r3
 800b0d4:	f3bf 8f6f 	isb	sy
 800b0d8:	f3bf 8f4f 	dsb	sy
 800b0dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b0de:	bf00      	nop
 800b0e0:	bf00      	nop
 800b0e2:	e7fd      	b.n	800b0e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d103      	bne.n	800b0f2 <xQueueGenericSendFromISR+0x3e>
 800b0ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d101      	bne.n	800b0f6 <xQueueGenericSendFromISR+0x42>
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	e000      	b.n	800b0f8 <xQueueGenericSendFromISR+0x44>
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d10b      	bne.n	800b114 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b0fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b100:	f383 8811 	msr	BASEPRI, r3
 800b104:	f3bf 8f6f 	isb	sy
 800b108:	f3bf 8f4f 	dsb	sy
 800b10c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b10e:	bf00      	nop
 800b110:	bf00      	nop
 800b112:	e7fd      	b.n	800b110 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	2b02      	cmp	r3, #2
 800b118:	d103      	bne.n	800b122 <xQueueGenericSendFromISR+0x6e>
 800b11a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b11c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b11e:	2b01      	cmp	r3, #1
 800b120:	d101      	bne.n	800b126 <xQueueGenericSendFromISR+0x72>
 800b122:	2301      	movs	r3, #1
 800b124:	e000      	b.n	800b128 <xQueueGenericSendFromISR+0x74>
 800b126:	2300      	movs	r3, #0
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d10b      	bne.n	800b144 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b12c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b130:	f383 8811 	msr	BASEPRI, r3
 800b134:	f3bf 8f6f 	isb	sy
 800b138:	f3bf 8f4f 	dsb	sy
 800b13c:	623b      	str	r3, [r7, #32]
}
 800b13e:	bf00      	nop
 800b140:	bf00      	nop
 800b142:	e7fd      	b.n	800b140 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b144:	f001 fbf0 	bl	800c928 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b148:	f3ef 8211 	mrs	r2, BASEPRI
 800b14c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b150:	f383 8811 	msr	BASEPRI, r3
 800b154:	f3bf 8f6f 	isb	sy
 800b158:	f3bf 8f4f 	dsb	sy
 800b15c:	61fa      	str	r2, [r7, #28]
 800b15e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b160:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b162:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b166:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b16a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b16c:	429a      	cmp	r2, r3
 800b16e:	d302      	bcc.n	800b176 <xQueueGenericSendFromISR+0xc2>
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	2b02      	cmp	r3, #2
 800b174:	d12f      	bne.n	800b1d6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b178:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b17c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b184:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b186:	683a      	ldr	r2, [r7, #0]
 800b188:	68b9      	ldr	r1, [r7, #8]
 800b18a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b18c:	f000 f994 	bl	800b4b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b190:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b194:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b198:	d112      	bne.n	800b1c0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b19a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b19c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d016      	beq.n	800b1d0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b1a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1a4:	3324      	adds	r3, #36	@ 0x24
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f000 fede 	bl	800bf68 <xTaskRemoveFromEventList>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d00e      	beq.n	800b1d0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d00b      	beq.n	800b1d0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	601a      	str	r2, [r3, #0]
 800b1be:	e007      	b.n	800b1d0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b1c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b1c4:	3301      	adds	r3, #1
 800b1c6:	b2db      	uxtb	r3, r3
 800b1c8:	b25a      	sxtb	r2, r3
 800b1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b1d4:	e001      	b.n	800b1da <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1dc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b1e4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b1e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3740      	adds	r7, #64	@ 0x40
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b08c      	sub	sp, #48	@ 0x30
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	60f8      	str	r0, [r7, #12]
 800b1f8:	60b9      	str	r1, [r7, #8]
 800b1fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b206:	2b00      	cmp	r3, #0
 800b208:	d10b      	bne.n	800b222 <xQueueReceive+0x32>
	__asm volatile
 800b20a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b20e:	f383 8811 	msr	BASEPRI, r3
 800b212:	f3bf 8f6f 	isb	sy
 800b216:	f3bf 8f4f 	dsb	sy
 800b21a:	623b      	str	r3, [r7, #32]
}
 800b21c:	bf00      	nop
 800b21e:	bf00      	nop
 800b220:	e7fd      	b.n	800b21e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d103      	bne.n	800b230 <xQueueReceive+0x40>
 800b228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b22a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d101      	bne.n	800b234 <xQueueReceive+0x44>
 800b230:	2301      	movs	r3, #1
 800b232:	e000      	b.n	800b236 <xQueueReceive+0x46>
 800b234:	2300      	movs	r3, #0
 800b236:	2b00      	cmp	r3, #0
 800b238:	d10b      	bne.n	800b252 <xQueueReceive+0x62>
	__asm volatile
 800b23a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b23e:	f383 8811 	msr	BASEPRI, r3
 800b242:	f3bf 8f6f 	isb	sy
 800b246:	f3bf 8f4f 	dsb	sy
 800b24a:	61fb      	str	r3, [r7, #28]
}
 800b24c:	bf00      	nop
 800b24e:	bf00      	nop
 800b250:	e7fd      	b.n	800b24e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b252:	f001 f84b 	bl	800c2ec <xTaskGetSchedulerState>
 800b256:	4603      	mov	r3, r0
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d102      	bne.n	800b262 <xQueueReceive+0x72>
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d101      	bne.n	800b266 <xQueueReceive+0x76>
 800b262:	2301      	movs	r3, #1
 800b264:	e000      	b.n	800b268 <xQueueReceive+0x78>
 800b266:	2300      	movs	r3, #0
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d10b      	bne.n	800b284 <xQueueReceive+0x94>
	__asm volatile
 800b26c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b270:	f383 8811 	msr	BASEPRI, r3
 800b274:	f3bf 8f6f 	isb	sy
 800b278:	f3bf 8f4f 	dsb	sy
 800b27c:	61bb      	str	r3, [r7, #24]
}
 800b27e:	bf00      	nop
 800b280:	bf00      	nop
 800b282:	e7fd      	b.n	800b280 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b284:	f001 fa70 	bl	800c768 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b28a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b28c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b290:	2b00      	cmp	r3, #0
 800b292:	d01f      	beq.n	800b2d4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b294:	68b9      	ldr	r1, [r7, #8]
 800b296:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b298:	f000 f978 	bl	800b58c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b29c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b29e:	1e5a      	subs	r2, r3, #1
 800b2a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2a2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b2a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2a6:	691b      	ldr	r3, [r3, #16]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d00f      	beq.n	800b2cc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b2ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ae:	3310      	adds	r3, #16
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	f000 fe59 	bl	800bf68 <xTaskRemoveFromEventList>
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d007      	beq.n	800b2cc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b2bc:	4b3c      	ldr	r3, [pc, #240]	@ (800b3b0 <xQueueReceive+0x1c0>)
 800b2be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2c2:	601a      	str	r2, [r3, #0]
 800b2c4:	f3bf 8f4f 	dsb	sy
 800b2c8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b2cc:	f001 fa7e 	bl	800c7cc <vPortExitCritical>
				return pdPASS;
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	e069      	b.n	800b3a8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d103      	bne.n	800b2e2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b2da:	f001 fa77 	bl	800c7cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	e062      	b.n	800b3a8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b2e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d106      	bne.n	800b2f6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b2e8:	f107 0310 	add.w	r3, r7, #16
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f000 fe9f 	bl	800c030 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b2f6:	f001 fa69 	bl	800c7cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b2fa:	f000 fc27 	bl	800bb4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b2fe:	f001 fa33 	bl	800c768 <vPortEnterCritical>
 800b302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b304:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b308:	b25b      	sxtb	r3, r3
 800b30a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b30e:	d103      	bne.n	800b318 <xQueueReceive+0x128>
 800b310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b312:	2200      	movs	r2, #0
 800b314:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b31a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b31e:	b25b      	sxtb	r3, r3
 800b320:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b324:	d103      	bne.n	800b32e <xQueueReceive+0x13e>
 800b326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b328:	2200      	movs	r2, #0
 800b32a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b32e:	f001 fa4d 	bl	800c7cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b332:	1d3a      	adds	r2, r7, #4
 800b334:	f107 0310 	add.w	r3, r7, #16
 800b338:	4611      	mov	r1, r2
 800b33a:	4618      	mov	r0, r3
 800b33c:	f000 fe8e 	bl	800c05c <xTaskCheckForTimeOut>
 800b340:	4603      	mov	r3, r0
 800b342:	2b00      	cmp	r3, #0
 800b344:	d123      	bne.n	800b38e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b346:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b348:	f000 f998 	bl	800b67c <prvIsQueueEmpty>
 800b34c:	4603      	mov	r3, r0
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d017      	beq.n	800b382 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b354:	3324      	adds	r3, #36	@ 0x24
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	4611      	mov	r1, r2
 800b35a:	4618      	mov	r0, r3
 800b35c:	f000 fdde 	bl	800bf1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b360:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b362:	f000 f939 	bl	800b5d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b366:	f000 fbff 	bl	800bb68 <xTaskResumeAll>
 800b36a:	4603      	mov	r3, r0
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d189      	bne.n	800b284 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b370:	4b0f      	ldr	r3, [pc, #60]	@ (800b3b0 <xQueueReceive+0x1c0>)
 800b372:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b376:	601a      	str	r2, [r3, #0]
 800b378:	f3bf 8f4f 	dsb	sy
 800b37c:	f3bf 8f6f 	isb	sy
 800b380:	e780      	b.n	800b284 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b382:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b384:	f000 f928 	bl	800b5d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b388:	f000 fbee 	bl	800bb68 <xTaskResumeAll>
 800b38c:	e77a      	b.n	800b284 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b38e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b390:	f000 f922 	bl	800b5d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b394:	f000 fbe8 	bl	800bb68 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b398:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b39a:	f000 f96f 	bl	800b67c <prvIsQueueEmpty>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	f43f af6f 	beq.w	800b284 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b3a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	3730      	adds	r7, #48	@ 0x30
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	bd80      	pop	{r7, pc}
 800b3b0:	e000ed04 	.word	0xe000ed04

0800b3b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b08e      	sub	sp, #56	@ 0x38
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	60f8      	str	r0, [r7, #12]
 800b3bc:	60b9      	str	r1, [r7, #8]
 800b3be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b3c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d10b      	bne.n	800b3e2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800b3ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3ce:	f383 8811 	msr	BASEPRI, r3
 800b3d2:	f3bf 8f6f 	isb	sy
 800b3d6:	f3bf 8f4f 	dsb	sy
 800b3da:	623b      	str	r3, [r7, #32]
}
 800b3dc:	bf00      	nop
 800b3de:	bf00      	nop
 800b3e0:	e7fd      	b.n	800b3de <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d103      	bne.n	800b3f0 <xQueueReceiveFromISR+0x3c>
 800b3e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d101      	bne.n	800b3f4 <xQueueReceiveFromISR+0x40>
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	e000      	b.n	800b3f6 <xQueueReceiveFromISR+0x42>
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d10b      	bne.n	800b412 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800b3fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3fe:	f383 8811 	msr	BASEPRI, r3
 800b402:	f3bf 8f6f 	isb	sy
 800b406:	f3bf 8f4f 	dsb	sy
 800b40a:	61fb      	str	r3, [r7, #28]
}
 800b40c:	bf00      	nop
 800b40e:	bf00      	nop
 800b410:	e7fd      	b.n	800b40e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b412:	f001 fa89 	bl	800c928 <vPortValidateInterruptPriority>
	__asm volatile
 800b416:	f3ef 8211 	mrs	r2, BASEPRI
 800b41a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b41e:	f383 8811 	msr	BASEPRI, r3
 800b422:	f3bf 8f6f 	isb	sy
 800b426:	f3bf 8f4f 	dsb	sy
 800b42a:	61ba      	str	r2, [r7, #24]
 800b42c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b42e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b430:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b436:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d02f      	beq.n	800b49e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b440:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b444:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b448:	68b9      	ldr	r1, [r7, #8]
 800b44a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b44c:	f000 f89e 	bl	800b58c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b452:	1e5a      	subs	r2, r3, #1
 800b454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b456:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b458:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b45c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b460:	d112      	bne.n	800b488 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b464:	691b      	ldr	r3, [r3, #16]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d016      	beq.n	800b498 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b46a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b46c:	3310      	adds	r3, #16
 800b46e:	4618      	mov	r0, r3
 800b470:	f000 fd7a 	bl	800bf68 <xTaskRemoveFromEventList>
 800b474:	4603      	mov	r3, r0
 800b476:	2b00      	cmp	r3, #0
 800b478:	d00e      	beq.n	800b498 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d00b      	beq.n	800b498 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2201      	movs	r2, #1
 800b484:	601a      	str	r2, [r3, #0]
 800b486:	e007      	b.n	800b498 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b488:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b48c:	3301      	adds	r3, #1
 800b48e:	b2db      	uxtb	r3, r3
 800b490:	b25a      	sxtb	r2, r3
 800b492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800b498:	2301      	movs	r3, #1
 800b49a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b49c:	e001      	b.n	800b4a2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b4a6:	693b      	ldr	r3, [r7, #16]
 800b4a8:	f383 8811 	msr	BASEPRI, r3
}
 800b4ac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b4ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3738      	adds	r7, #56	@ 0x38
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}

0800b4b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b086      	sub	sp, #24
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	60f8      	str	r0, [r7, #12]
 800b4c0:	60b9      	str	r1, [r7, #8]
 800b4c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10d      	bne.n	800b4f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d14d      	bne.n	800b57a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	689b      	ldr	r3, [r3, #8]
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	f000 ff20 	bl	800c328 <xTaskPriorityDisinherit>
 800b4e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	609a      	str	r2, [r3, #8]
 800b4f0:	e043      	b.n	800b57a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d119      	bne.n	800b52c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	6858      	ldr	r0, [r3, #4]
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b500:	461a      	mov	r2, r3
 800b502:	68b9      	ldr	r1, [r7, #8]
 800b504:	f002 f852 	bl	800d5ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	685a      	ldr	r2, [r3, #4]
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b510:	441a      	add	r2, r3
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	685a      	ldr	r2, [r3, #4]
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	689b      	ldr	r3, [r3, #8]
 800b51e:	429a      	cmp	r2, r3
 800b520:	d32b      	bcc.n	800b57a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	681a      	ldr	r2, [r3, #0]
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	605a      	str	r2, [r3, #4]
 800b52a:	e026      	b.n	800b57a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	68d8      	ldr	r0, [r3, #12]
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b534:	461a      	mov	r2, r3
 800b536:	68b9      	ldr	r1, [r7, #8]
 800b538:	f002 f838 	bl	800d5ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	68da      	ldr	r2, [r3, #12]
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b544:	425b      	negs	r3, r3
 800b546:	441a      	add	r2, r3
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	68da      	ldr	r2, [r3, #12]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	429a      	cmp	r2, r3
 800b556:	d207      	bcs.n	800b568 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	689a      	ldr	r2, [r3, #8]
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b560:	425b      	negs	r3, r3
 800b562:	441a      	add	r2, r3
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2b02      	cmp	r3, #2
 800b56c:	d105      	bne.n	800b57a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d002      	beq.n	800b57a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b574:	693b      	ldr	r3, [r7, #16]
 800b576:	3b01      	subs	r3, #1
 800b578:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	1c5a      	adds	r2, r3, #1
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b582:	697b      	ldr	r3, [r7, #20]
}
 800b584:	4618      	mov	r0, r3
 800b586:	3718      	adds	r7, #24
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b082      	sub	sp, #8
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
 800b594:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d018      	beq.n	800b5d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	68da      	ldr	r2, [r3, #12]
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5a6:	441a      	add	r2, r3
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	68da      	ldr	r2, [r3, #12]
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	689b      	ldr	r3, [r3, #8]
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d303      	bcc.n	800b5c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681a      	ldr	r2, [r3, #0]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	68d9      	ldr	r1, [r3, #12]
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	6838      	ldr	r0, [r7, #0]
 800b5cc:	f001 ffee 	bl	800d5ac <memcpy>
	}
}
 800b5d0:	bf00      	nop
 800b5d2:	3708      	adds	r7, #8
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b084      	sub	sp, #16
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b5e0:	f001 f8c2 	bl	800c768 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b5ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5ec:	e011      	b.n	800b612 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d012      	beq.n	800b61c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	3324      	adds	r3, #36	@ 0x24
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f000 fcb4 	bl	800bf68 <xTaskRemoveFromEventList>
 800b600:	4603      	mov	r3, r0
 800b602:	2b00      	cmp	r3, #0
 800b604:	d001      	beq.n	800b60a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b606:	f000 fd8d 	bl	800c124 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b60a:	7bfb      	ldrb	r3, [r7, #15]
 800b60c:	3b01      	subs	r3, #1
 800b60e:	b2db      	uxtb	r3, r3
 800b610:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b616:	2b00      	cmp	r3, #0
 800b618:	dce9      	bgt.n	800b5ee <prvUnlockQueue+0x16>
 800b61a:	e000      	b.n	800b61e <prvUnlockQueue+0x46>
					break;
 800b61c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	22ff      	movs	r2, #255	@ 0xff
 800b622:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b626:	f001 f8d1 	bl	800c7cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b62a:	f001 f89d 	bl	800c768 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b634:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b636:	e011      	b.n	800b65c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	691b      	ldr	r3, [r3, #16]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d012      	beq.n	800b666 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	3310      	adds	r3, #16
 800b644:	4618      	mov	r0, r3
 800b646:	f000 fc8f 	bl	800bf68 <xTaskRemoveFromEventList>
 800b64a:	4603      	mov	r3, r0
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d001      	beq.n	800b654 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b650:	f000 fd68 	bl	800c124 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b654:	7bbb      	ldrb	r3, [r7, #14]
 800b656:	3b01      	subs	r3, #1
 800b658:	b2db      	uxtb	r3, r3
 800b65a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b65c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b660:	2b00      	cmp	r3, #0
 800b662:	dce9      	bgt.n	800b638 <prvUnlockQueue+0x60>
 800b664:	e000      	b.n	800b668 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b666:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	22ff      	movs	r2, #255	@ 0xff
 800b66c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b670:	f001 f8ac 	bl	800c7cc <vPortExitCritical>
}
 800b674:	bf00      	nop
 800b676:	3710      	adds	r7, #16
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}

0800b67c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b084      	sub	sp, #16
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b684:	f001 f870 	bl	800c768 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d102      	bne.n	800b696 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b690:	2301      	movs	r3, #1
 800b692:	60fb      	str	r3, [r7, #12]
 800b694:	e001      	b.n	800b69a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b696:	2300      	movs	r3, #0
 800b698:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b69a:	f001 f897 	bl	800c7cc <vPortExitCritical>

	return xReturn;
 800b69e:	68fb      	ldr	r3, [r7, #12]
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3710      	adds	r7, #16
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b084      	sub	sp, #16
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b6b0:	f001 f85a 	bl	800c768 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	d102      	bne.n	800b6c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	60fb      	str	r3, [r7, #12]
 800b6c4:	e001      	b.n	800b6ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b6ca:	f001 f87f 	bl	800c7cc <vPortExitCritical>

	return xReturn;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3710      	adds	r7, #16
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}

0800b6d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b08e      	sub	sp, #56	@ 0x38
 800b6dc:	af04      	add	r7, sp, #16
 800b6de:	60f8      	str	r0, [r7, #12]
 800b6e0:	60b9      	str	r1, [r7, #8]
 800b6e2:	607a      	str	r2, [r7, #4]
 800b6e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b6e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d10b      	bne.n	800b704 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b6ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6f0:	f383 8811 	msr	BASEPRI, r3
 800b6f4:	f3bf 8f6f 	isb	sy
 800b6f8:	f3bf 8f4f 	dsb	sy
 800b6fc:	623b      	str	r3, [r7, #32]
}
 800b6fe:	bf00      	nop
 800b700:	bf00      	nop
 800b702:	e7fd      	b.n	800b700 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b706:	2b00      	cmp	r3, #0
 800b708:	d10b      	bne.n	800b722 <xTaskCreateStatic+0x4a>
	__asm volatile
 800b70a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b70e:	f383 8811 	msr	BASEPRI, r3
 800b712:	f3bf 8f6f 	isb	sy
 800b716:	f3bf 8f4f 	dsb	sy
 800b71a:	61fb      	str	r3, [r7, #28]
}
 800b71c:	bf00      	nop
 800b71e:	bf00      	nop
 800b720:	e7fd      	b.n	800b71e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b722:	2358      	movs	r3, #88	@ 0x58
 800b724:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b726:	693b      	ldr	r3, [r7, #16]
 800b728:	2b58      	cmp	r3, #88	@ 0x58
 800b72a:	d00b      	beq.n	800b744 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b72c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b730:	f383 8811 	msr	BASEPRI, r3
 800b734:	f3bf 8f6f 	isb	sy
 800b738:	f3bf 8f4f 	dsb	sy
 800b73c:	61bb      	str	r3, [r7, #24]
}
 800b73e:	bf00      	nop
 800b740:	bf00      	nop
 800b742:	e7fd      	b.n	800b740 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b744:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d01e      	beq.n	800b78a <xTaskCreateStatic+0xb2>
 800b74c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d01b      	beq.n	800b78a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b754:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b758:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b75a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b75e:	2202      	movs	r2, #2
 800b760:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b764:	2300      	movs	r3, #0
 800b766:	9303      	str	r3, [sp, #12]
 800b768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b76a:	9302      	str	r3, [sp, #8]
 800b76c:	f107 0314 	add.w	r3, r7, #20
 800b770:	9301      	str	r3, [sp, #4]
 800b772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b774:	9300      	str	r3, [sp, #0]
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	687a      	ldr	r2, [r7, #4]
 800b77a:	68b9      	ldr	r1, [r7, #8]
 800b77c:	68f8      	ldr	r0, [r7, #12]
 800b77e:	f000 f850 	bl	800b822 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b782:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b784:	f000 f8e0 	bl	800b948 <prvAddNewTaskToReadyList>
 800b788:	e001      	b.n	800b78e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b78a:	2300      	movs	r3, #0
 800b78c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b78e:	697b      	ldr	r3, [r7, #20]
	}
 800b790:	4618      	mov	r0, r3
 800b792:	3728      	adds	r7, #40	@ 0x28
 800b794:	46bd      	mov	sp, r7
 800b796:	bd80      	pop	{r7, pc}

0800b798 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b08c      	sub	sp, #48	@ 0x30
 800b79c:	af04      	add	r7, sp, #16
 800b79e:	60f8      	str	r0, [r7, #12]
 800b7a0:	60b9      	str	r1, [r7, #8]
 800b7a2:	603b      	str	r3, [r7, #0]
 800b7a4:	4613      	mov	r3, r2
 800b7a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b7a8:	88fb      	ldrh	r3, [r7, #6]
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	f001 f8fd 	bl	800c9ac <pvPortMalloc>
 800b7b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b7b4:	697b      	ldr	r3, [r7, #20]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d00e      	beq.n	800b7d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b7ba:	2058      	movs	r0, #88	@ 0x58
 800b7bc:	f001 f8f6 	bl	800c9ac <pvPortMalloc>
 800b7c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b7c2:	69fb      	ldr	r3, [r7, #28]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d003      	beq.n	800b7d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b7c8:	69fb      	ldr	r3, [r7, #28]
 800b7ca:	697a      	ldr	r2, [r7, #20]
 800b7cc:	631a      	str	r2, [r3, #48]	@ 0x30
 800b7ce:	e005      	b.n	800b7dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b7d0:	6978      	ldr	r0, [r7, #20]
 800b7d2:	f001 f9bf 	bl	800cb54 <vPortFree>
 800b7d6:	e001      	b.n	800b7dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b7d8:	2300      	movs	r3, #0
 800b7da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b7dc:	69fb      	ldr	r3, [r7, #28]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d017      	beq.n	800b812 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b7e2:	69fb      	ldr	r3, [r7, #28]
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b7ea:	88fa      	ldrh	r2, [r7, #6]
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	9303      	str	r3, [sp, #12]
 800b7f0:	69fb      	ldr	r3, [r7, #28]
 800b7f2:	9302      	str	r3, [sp, #8]
 800b7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7f6:	9301      	str	r3, [sp, #4]
 800b7f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7fa:	9300      	str	r3, [sp, #0]
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	68b9      	ldr	r1, [r7, #8]
 800b800:	68f8      	ldr	r0, [r7, #12]
 800b802:	f000 f80e 	bl	800b822 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b806:	69f8      	ldr	r0, [r7, #28]
 800b808:	f000 f89e 	bl	800b948 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b80c:	2301      	movs	r3, #1
 800b80e:	61bb      	str	r3, [r7, #24]
 800b810:	e002      	b.n	800b818 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b812:	f04f 33ff 	mov.w	r3, #4294967295
 800b816:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b818:	69bb      	ldr	r3, [r7, #24]
	}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3720      	adds	r7, #32
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}

0800b822 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b822:	b580      	push	{r7, lr}
 800b824:	b088      	sub	sp, #32
 800b826:	af00      	add	r7, sp, #0
 800b828:	60f8      	str	r0, [r7, #12]
 800b82a:	60b9      	str	r1, [r7, #8]
 800b82c:	607a      	str	r2, [r7, #4]
 800b82e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b832:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	009b      	lsls	r3, r3, #2
 800b838:	461a      	mov	r2, r3
 800b83a:	21a5      	movs	r1, #165	@ 0xa5
 800b83c:	f001 fe72 	bl	800d524 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b842:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b84a:	3b01      	subs	r3, #1
 800b84c:	009b      	lsls	r3, r3, #2
 800b84e:	4413      	add	r3, r2
 800b850:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b852:	69bb      	ldr	r3, [r7, #24]
 800b854:	f023 0307 	bic.w	r3, r3, #7
 800b858:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b85a:	69bb      	ldr	r3, [r7, #24]
 800b85c:	f003 0307 	and.w	r3, r3, #7
 800b860:	2b00      	cmp	r3, #0
 800b862:	d00b      	beq.n	800b87c <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b868:	f383 8811 	msr	BASEPRI, r3
 800b86c:	f3bf 8f6f 	isb	sy
 800b870:	f3bf 8f4f 	dsb	sy
 800b874:	617b      	str	r3, [r7, #20]
}
 800b876:	bf00      	nop
 800b878:	bf00      	nop
 800b87a:	e7fd      	b.n	800b878 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d01f      	beq.n	800b8c2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b882:	2300      	movs	r3, #0
 800b884:	61fb      	str	r3, [r7, #28]
 800b886:	e012      	b.n	800b8ae <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b888:	68ba      	ldr	r2, [r7, #8]
 800b88a:	69fb      	ldr	r3, [r7, #28]
 800b88c:	4413      	add	r3, r2
 800b88e:	7819      	ldrb	r1, [r3, #0]
 800b890:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b892:	69fb      	ldr	r3, [r7, #28]
 800b894:	4413      	add	r3, r2
 800b896:	3334      	adds	r3, #52	@ 0x34
 800b898:	460a      	mov	r2, r1
 800b89a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b89c:	68ba      	ldr	r2, [r7, #8]
 800b89e:	69fb      	ldr	r3, [r7, #28]
 800b8a0:	4413      	add	r3, r2
 800b8a2:	781b      	ldrb	r3, [r3, #0]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d006      	beq.n	800b8b6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b8a8:	69fb      	ldr	r3, [r7, #28]
 800b8aa:	3301      	adds	r3, #1
 800b8ac:	61fb      	str	r3, [r7, #28]
 800b8ae:	69fb      	ldr	r3, [r7, #28]
 800b8b0:	2b0f      	cmp	r3, #15
 800b8b2:	d9e9      	bls.n	800b888 <prvInitialiseNewTask+0x66>
 800b8b4:	e000      	b.n	800b8b8 <prvInitialiseNewTask+0x96>
			{
				break;
 800b8b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b8b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b8c0:	e003      	b.n	800b8ca <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b8ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8cc:	2b06      	cmp	r3, #6
 800b8ce:	d901      	bls.n	800b8d4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b8d0:	2306      	movs	r3, #6
 800b8d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b8d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b8d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b8da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b8de:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b8e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8e8:	3304      	adds	r3, #4
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	f7ff f90a 	bl	800ab04 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b8f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8f2:	3318      	adds	r3, #24
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	f7ff f905 	bl	800ab04 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b902:	f1c3 0207 	rsb	r2, r3, #7
 800b906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b908:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b90c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b90e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800b910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b912:	2200      	movs	r2, #0
 800b914:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b918:	2200      	movs	r2, #0
 800b91a:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b91e:	2200      	movs	r2, #0
 800b920:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b924:	683a      	ldr	r2, [r7, #0]
 800b926:	68f9      	ldr	r1, [r7, #12]
 800b928:	69b8      	ldr	r0, [r7, #24]
 800b92a:	f000 fdeb 	bl	800c504 <pxPortInitialiseStack>
 800b92e:	4602      	mov	r2, r0
 800b930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b932:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b936:	2b00      	cmp	r3, #0
 800b938:	d002      	beq.n	800b940 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b93a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b93c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b93e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b940:	bf00      	nop
 800b942:	3720      	adds	r7, #32
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}

0800b948 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b082      	sub	sp, #8
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b950:	f000 ff0a 	bl	800c768 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b954:	4b2a      	ldr	r3, [pc, #168]	@ (800ba00 <prvAddNewTaskToReadyList+0xb8>)
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	3301      	adds	r3, #1
 800b95a:	4a29      	ldr	r2, [pc, #164]	@ (800ba00 <prvAddNewTaskToReadyList+0xb8>)
 800b95c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b95e:	4b29      	ldr	r3, [pc, #164]	@ (800ba04 <prvAddNewTaskToReadyList+0xbc>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d109      	bne.n	800b97a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b966:	4a27      	ldr	r2, [pc, #156]	@ (800ba04 <prvAddNewTaskToReadyList+0xbc>)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b96c:	4b24      	ldr	r3, [pc, #144]	@ (800ba00 <prvAddNewTaskToReadyList+0xb8>)
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	2b01      	cmp	r3, #1
 800b972:	d110      	bne.n	800b996 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b974:	f000 fbfc 	bl	800c170 <prvInitialiseTaskLists>
 800b978:	e00d      	b.n	800b996 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b97a:	4b23      	ldr	r3, [pc, #140]	@ (800ba08 <prvAddNewTaskToReadyList+0xc0>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d109      	bne.n	800b996 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b982:	4b20      	ldr	r3, [pc, #128]	@ (800ba04 <prvAddNewTaskToReadyList+0xbc>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d802      	bhi.n	800b996 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b990:	4a1c      	ldr	r2, [pc, #112]	@ (800ba04 <prvAddNewTaskToReadyList+0xbc>)
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b996:	4b1d      	ldr	r3, [pc, #116]	@ (800ba0c <prvAddNewTaskToReadyList+0xc4>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	3301      	adds	r3, #1
 800b99c:	4a1b      	ldr	r2, [pc, #108]	@ (800ba0c <prvAddNewTaskToReadyList+0xc4>)
 800b99e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9a4:	2201      	movs	r2, #1
 800b9a6:	409a      	lsls	r2, r3
 800b9a8:	4b19      	ldr	r3, [pc, #100]	@ (800ba10 <prvAddNewTaskToReadyList+0xc8>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4313      	orrs	r3, r2
 800b9ae:	4a18      	ldr	r2, [pc, #96]	@ (800ba10 <prvAddNewTaskToReadyList+0xc8>)
 800b9b0:	6013      	str	r3, [r2, #0]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9b6:	4613      	mov	r3, r2
 800b9b8:	009b      	lsls	r3, r3, #2
 800b9ba:	4413      	add	r3, r2
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	4a15      	ldr	r2, [pc, #84]	@ (800ba14 <prvAddNewTaskToReadyList+0xcc>)
 800b9c0:	441a      	add	r2, r3
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	3304      	adds	r3, #4
 800b9c6:	4619      	mov	r1, r3
 800b9c8:	4610      	mov	r0, r2
 800b9ca:	f7ff f8a8 	bl	800ab1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b9ce:	f000 fefd 	bl	800c7cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b9d2:	4b0d      	ldr	r3, [pc, #52]	@ (800ba08 <prvAddNewTaskToReadyList+0xc0>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d00e      	beq.n	800b9f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b9da:	4b0a      	ldr	r3, [pc, #40]	@ (800ba04 <prvAddNewTaskToReadyList+0xbc>)
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d207      	bcs.n	800b9f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b9e8:	4b0b      	ldr	r3, [pc, #44]	@ (800ba18 <prvAddNewTaskToReadyList+0xd0>)
 800b9ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9ee:	601a      	str	r2, [r3, #0]
 800b9f0:	f3bf 8f4f 	dsb	sy
 800b9f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b9f8:	bf00      	nop
 800b9fa:	3708      	adds	r7, #8
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	bd80      	pop	{r7, pc}
 800ba00:	200006f4 	.word	0x200006f4
 800ba04:	200005f4 	.word	0x200005f4
 800ba08:	20000700 	.word	0x20000700
 800ba0c:	20000710 	.word	0x20000710
 800ba10:	200006fc 	.word	0x200006fc
 800ba14:	200005f8 	.word	0x200005f8
 800ba18:	e000ed04 	.word	0xe000ed04

0800ba1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b084      	sub	sp, #16
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ba24:	2300      	movs	r3, #0
 800ba26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d018      	beq.n	800ba60 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ba2e:	4b14      	ldr	r3, [pc, #80]	@ (800ba80 <vTaskDelay+0x64>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d00b      	beq.n	800ba4e <vTaskDelay+0x32>
	__asm volatile
 800ba36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba3a:	f383 8811 	msr	BASEPRI, r3
 800ba3e:	f3bf 8f6f 	isb	sy
 800ba42:	f3bf 8f4f 	dsb	sy
 800ba46:	60bb      	str	r3, [r7, #8]
}
 800ba48:	bf00      	nop
 800ba4a:	bf00      	nop
 800ba4c:	e7fd      	b.n	800ba4a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ba4e:	f000 f87d 	bl	800bb4c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ba52:	2100      	movs	r1, #0
 800ba54:	6878      	ldr	r0, [r7, #4]
 800ba56:	f000 fcef 	bl	800c438 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ba5a:	f000 f885 	bl	800bb68 <xTaskResumeAll>
 800ba5e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d107      	bne.n	800ba76 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ba66:	4b07      	ldr	r3, [pc, #28]	@ (800ba84 <vTaskDelay+0x68>)
 800ba68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba6c:	601a      	str	r2, [r3, #0]
 800ba6e:	f3bf 8f4f 	dsb	sy
 800ba72:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ba76:	bf00      	nop
 800ba78:	3710      	adds	r7, #16
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	bd80      	pop	{r7, pc}
 800ba7e:	bf00      	nop
 800ba80:	2000071c 	.word	0x2000071c
 800ba84:	e000ed04 	.word	0xe000ed04

0800ba88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b08a      	sub	sp, #40	@ 0x28
 800ba8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ba92:	2300      	movs	r3, #0
 800ba94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ba96:	463a      	mov	r2, r7
 800ba98:	1d39      	adds	r1, r7, #4
 800ba9a:	f107 0308 	add.w	r3, r7, #8
 800ba9e:	4618      	mov	r0, r3
 800baa0:	f7f4 fd38 	bl	8000514 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800baa4:	6839      	ldr	r1, [r7, #0]
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	68ba      	ldr	r2, [r7, #8]
 800baaa:	9202      	str	r2, [sp, #8]
 800baac:	9301      	str	r3, [sp, #4]
 800baae:	2300      	movs	r3, #0
 800bab0:	9300      	str	r3, [sp, #0]
 800bab2:	2300      	movs	r3, #0
 800bab4:	460a      	mov	r2, r1
 800bab6:	491f      	ldr	r1, [pc, #124]	@ (800bb34 <vTaskStartScheduler+0xac>)
 800bab8:	481f      	ldr	r0, [pc, #124]	@ (800bb38 <vTaskStartScheduler+0xb0>)
 800baba:	f7ff fe0d 	bl	800b6d8 <xTaskCreateStatic>
 800babe:	4603      	mov	r3, r0
 800bac0:	4a1e      	ldr	r2, [pc, #120]	@ (800bb3c <vTaskStartScheduler+0xb4>)
 800bac2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bac4:	4b1d      	ldr	r3, [pc, #116]	@ (800bb3c <vTaskStartScheduler+0xb4>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d002      	beq.n	800bad2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bacc:	2301      	movs	r3, #1
 800bace:	617b      	str	r3, [r7, #20]
 800bad0:	e001      	b.n	800bad6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bad2:	2300      	movs	r3, #0
 800bad4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d116      	bne.n	800bb0a <vTaskStartScheduler+0x82>
	__asm volatile
 800badc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bae0:	f383 8811 	msr	BASEPRI, r3
 800bae4:	f3bf 8f6f 	isb	sy
 800bae8:	f3bf 8f4f 	dsb	sy
 800baec:	613b      	str	r3, [r7, #16]
}
 800baee:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800baf0:	4b13      	ldr	r3, [pc, #76]	@ (800bb40 <vTaskStartScheduler+0xb8>)
 800baf2:	f04f 32ff 	mov.w	r2, #4294967295
 800baf6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800baf8:	4b12      	ldr	r3, [pc, #72]	@ (800bb44 <vTaskStartScheduler+0xbc>)
 800bafa:	2201      	movs	r2, #1
 800bafc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bafe:	4b12      	ldr	r3, [pc, #72]	@ (800bb48 <vTaskStartScheduler+0xc0>)
 800bb00:	2200      	movs	r2, #0
 800bb02:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bb04:	f000 fd8c 	bl	800c620 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bb08:	e00f      	b.n	800bb2a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb10:	d10b      	bne.n	800bb2a <vTaskStartScheduler+0xa2>
	__asm volatile
 800bb12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb16:	f383 8811 	msr	BASEPRI, r3
 800bb1a:	f3bf 8f6f 	isb	sy
 800bb1e:	f3bf 8f4f 	dsb	sy
 800bb22:	60fb      	str	r3, [r7, #12]
}
 800bb24:	bf00      	nop
 800bb26:	bf00      	nop
 800bb28:	e7fd      	b.n	800bb26 <vTaskStartScheduler+0x9e>
}
 800bb2a:	bf00      	nop
 800bb2c:	3718      	adds	r7, #24
 800bb2e:	46bd      	mov	sp, r7
 800bb30:	bd80      	pop	{r7, pc}
 800bb32:	bf00      	nop
 800bb34:	0800d704 	.word	0x0800d704
 800bb38:	0800c13d 	.word	0x0800c13d
 800bb3c:	20000718 	.word	0x20000718
 800bb40:	20000714 	.word	0x20000714
 800bb44:	20000700 	.word	0x20000700
 800bb48:	200006f8 	.word	0x200006f8

0800bb4c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bb4c:	b480      	push	{r7}
 800bb4e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bb50:	4b04      	ldr	r3, [pc, #16]	@ (800bb64 <vTaskSuspendAll+0x18>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	3301      	adds	r3, #1
 800bb56:	4a03      	ldr	r2, [pc, #12]	@ (800bb64 <vTaskSuspendAll+0x18>)
 800bb58:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bb5a:	bf00      	nop
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb62:	4770      	bx	lr
 800bb64:	2000071c 	.word	0x2000071c

0800bb68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	b084      	sub	sp, #16
 800bb6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bb6e:	2300      	movs	r3, #0
 800bb70:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bb72:	2300      	movs	r3, #0
 800bb74:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bb76:	4b42      	ldr	r3, [pc, #264]	@ (800bc80 <xTaskResumeAll+0x118>)
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d10b      	bne.n	800bb96 <xTaskResumeAll+0x2e>
	__asm volatile
 800bb7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb82:	f383 8811 	msr	BASEPRI, r3
 800bb86:	f3bf 8f6f 	isb	sy
 800bb8a:	f3bf 8f4f 	dsb	sy
 800bb8e:	603b      	str	r3, [r7, #0]
}
 800bb90:	bf00      	nop
 800bb92:	bf00      	nop
 800bb94:	e7fd      	b.n	800bb92 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bb96:	f000 fde7 	bl	800c768 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bb9a:	4b39      	ldr	r3, [pc, #228]	@ (800bc80 <xTaskResumeAll+0x118>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	3b01      	subs	r3, #1
 800bba0:	4a37      	ldr	r2, [pc, #220]	@ (800bc80 <xTaskResumeAll+0x118>)
 800bba2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bba4:	4b36      	ldr	r3, [pc, #216]	@ (800bc80 <xTaskResumeAll+0x118>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d161      	bne.n	800bc70 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bbac:	4b35      	ldr	r3, [pc, #212]	@ (800bc84 <xTaskResumeAll+0x11c>)
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d05d      	beq.n	800bc70 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bbb4:	e02e      	b.n	800bc14 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bbb6:	4b34      	ldr	r3, [pc, #208]	@ (800bc88 <xTaskResumeAll+0x120>)
 800bbb8:	68db      	ldr	r3, [r3, #12]
 800bbba:	68db      	ldr	r3, [r3, #12]
 800bbbc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	3318      	adds	r3, #24
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f7ff f808 	bl	800abd8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	3304      	adds	r3, #4
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f7ff f803 	bl	800abd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	409a      	lsls	r2, r3
 800bbda:	4b2c      	ldr	r3, [pc, #176]	@ (800bc8c <xTaskResumeAll+0x124>)
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	4a2a      	ldr	r2, [pc, #168]	@ (800bc8c <xTaskResumeAll+0x124>)
 800bbe2:	6013      	str	r3, [r2, #0]
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbe8:	4613      	mov	r3, r2
 800bbea:	009b      	lsls	r3, r3, #2
 800bbec:	4413      	add	r3, r2
 800bbee:	009b      	lsls	r3, r3, #2
 800bbf0:	4a27      	ldr	r2, [pc, #156]	@ (800bc90 <xTaskResumeAll+0x128>)
 800bbf2:	441a      	add	r2, r3
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	3304      	adds	r3, #4
 800bbf8:	4619      	mov	r1, r3
 800bbfa:	4610      	mov	r0, r2
 800bbfc:	f7fe ff8f 	bl	800ab1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc04:	4b23      	ldr	r3, [pc, #140]	@ (800bc94 <xTaskResumeAll+0x12c>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	d302      	bcc.n	800bc14 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bc0e:	4b22      	ldr	r3, [pc, #136]	@ (800bc98 <xTaskResumeAll+0x130>)
 800bc10:	2201      	movs	r2, #1
 800bc12:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bc14:	4b1c      	ldr	r3, [pc, #112]	@ (800bc88 <xTaskResumeAll+0x120>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d1cc      	bne.n	800bbb6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d001      	beq.n	800bc26 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bc22:	f000 fb43 	bl	800c2ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bc26:	4b1d      	ldr	r3, [pc, #116]	@ (800bc9c <xTaskResumeAll+0x134>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d010      	beq.n	800bc54 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bc32:	f000 f837 	bl	800bca4 <xTaskIncrementTick>
 800bc36:	4603      	mov	r3, r0
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d002      	beq.n	800bc42 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800bc3c:	4b16      	ldr	r3, [pc, #88]	@ (800bc98 <xTaskResumeAll+0x130>)
 800bc3e:	2201      	movs	r2, #1
 800bc40:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	3b01      	subs	r3, #1
 800bc46:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d1f1      	bne.n	800bc32 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800bc4e:	4b13      	ldr	r3, [pc, #76]	@ (800bc9c <xTaskResumeAll+0x134>)
 800bc50:	2200      	movs	r2, #0
 800bc52:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bc54:	4b10      	ldr	r3, [pc, #64]	@ (800bc98 <xTaskResumeAll+0x130>)
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d009      	beq.n	800bc70 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bc60:	4b0f      	ldr	r3, [pc, #60]	@ (800bca0 <xTaskResumeAll+0x138>)
 800bc62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc66:	601a      	str	r2, [r3, #0]
 800bc68:	f3bf 8f4f 	dsb	sy
 800bc6c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bc70:	f000 fdac 	bl	800c7cc <vPortExitCritical>

	return xAlreadyYielded;
 800bc74:	68bb      	ldr	r3, [r7, #8]
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	3710      	adds	r7, #16
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	bd80      	pop	{r7, pc}
 800bc7e:	bf00      	nop
 800bc80:	2000071c 	.word	0x2000071c
 800bc84:	200006f4 	.word	0x200006f4
 800bc88:	200006b4 	.word	0x200006b4
 800bc8c:	200006fc 	.word	0x200006fc
 800bc90:	200005f8 	.word	0x200005f8
 800bc94:	200005f4 	.word	0x200005f4
 800bc98:	20000708 	.word	0x20000708
 800bc9c:	20000704 	.word	0x20000704
 800bca0:	e000ed04 	.word	0xe000ed04

0800bca4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b086      	sub	sp, #24
 800bca8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bcaa:	2300      	movs	r3, #0
 800bcac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bcae:	4b4f      	ldr	r3, [pc, #316]	@ (800bdec <xTaskIncrementTick+0x148>)
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	f040 808f 	bne.w	800bdd6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bcb8:	4b4d      	ldr	r3, [pc, #308]	@ (800bdf0 <xTaskIncrementTick+0x14c>)
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	3301      	adds	r3, #1
 800bcbe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bcc0:	4a4b      	ldr	r2, [pc, #300]	@ (800bdf0 <xTaskIncrementTick+0x14c>)
 800bcc2:	693b      	ldr	r3, [r7, #16]
 800bcc4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d121      	bne.n	800bd10 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800bccc:	4b49      	ldr	r3, [pc, #292]	@ (800bdf4 <xTaskIncrementTick+0x150>)
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d00b      	beq.n	800bcee <xTaskIncrementTick+0x4a>
	__asm volatile
 800bcd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcda:	f383 8811 	msr	BASEPRI, r3
 800bcde:	f3bf 8f6f 	isb	sy
 800bce2:	f3bf 8f4f 	dsb	sy
 800bce6:	603b      	str	r3, [r7, #0]
}
 800bce8:	bf00      	nop
 800bcea:	bf00      	nop
 800bcec:	e7fd      	b.n	800bcea <xTaskIncrementTick+0x46>
 800bcee:	4b41      	ldr	r3, [pc, #260]	@ (800bdf4 <xTaskIncrementTick+0x150>)
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	60fb      	str	r3, [r7, #12]
 800bcf4:	4b40      	ldr	r3, [pc, #256]	@ (800bdf8 <xTaskIncrementTick+0x154>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	4a3e      	ldr	r2, [pc, #248]	@ (800bdf4 <xTaskIncrementTick+0x150>)
 800bcfa:	6013      	str	r3, [r2, #0]
 800bcfc:	4a3e      	ldr	r2, [pc, #248]	@ (800bdf8 <xTaskIncrementTick+0x154>)
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	6013      	str	r3, [r2, #0]
 800bd02:	4b3e      	ldr	r3, [pc, #248]	@ (800bdfc <xTaskIncrementTick+0x158>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	3301      	adds	r3, #1
 800bd08:	4a3c      	ldr	r2, [pc, #240]	@ (800bdfc <xTaskIncrementTick+0x158>)
 800bd0a:	6013      	str	r3, [r2, #0]
 800bd0c:	f000 face 	bl	800c2ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bd10:	4b3b      	ldr	r3, [pc, #236]	@ (800be00 <xTaskIncrementTick+0x15c>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	693a      	ldr	r2, [r7, #16]
 800bd16:	429a      	cmp	r2, r3
 800bd18:	d348      	bcc.n	800bdac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd1a:	4b36      	ldr	r3, [pc, #216]	@ (800bdf4 <xTaskIncrementTick+0x150>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d104      	bne.n	800bd2e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd24:	4b36      	ldr	r3, [pc, #216]	@ (800be00 <xTaskIncrementTick+0x15c>)
 800bd26:	f04f 32ff 	mov.w	r2, #4294967295
 800bd2a:	601a      	str	r2, [r3, #0]
					break;
 800bd2c:	e03e      	b.n	800bdac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd2e:	4b31      	ldr	r3, [pc, #196]	@ (800bdf4 <xTaskIncrementTick+0x150>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	68db      	ldr	r3, [r3, #12]
 800bd34:	68db      	ldr	r3, [r3, #12]
 800bd36:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	685b      	ldr	r3, [r3, #4]
 800bd3c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bd3e:	693a      	ldr	r2, [r7, #16]
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	429a      	cmp	r2, r3
 800bd44:	d203      	bcs.n	800bd4e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bd46:	4a2e      	ldr	r2, [pc, #184]	@ (800be00 <xTaskIncrementTick+0x15c>)
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bd4c:	e02e      	b.n	800bdac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	3304      	adds	r3, #4
 800bd52:	4618      	mov	r0, r3
 800bd54:	f7fe ff40 	bl	800abd8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bd58:	68bb      	ldr	r3, [r7, #8]
 800bd5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d004      	beq.n	800bd6a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	3318      	adds	r3, #24
 800bd64:	4618      	mov	r0, r3
 800bd66:	f7fe ff37 	bl	800abd8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd6e:	2201      	movs	r2, #1
 800bd70:	409a      	lsls	r2, r3
 800bd72:	4b24      	ldr	r3, [pc, #144]	@ (800be04 <xTaskIncrementTick+0x160>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	4313      	orrs	r3, r2
 800bd78:	4a22      	ldr	r2, [pc, #136]	@ (800be04 <xTaskIncrementTick+0x160>)
 800bd7a:	6013      	str	r3, [r2, #0]
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd80:	4613      	mov	r3, r2
 800bd82:	009b      	lsls	r3, r3, #2
 800bd84:	4413      	add	r3, r2
 800bd86:	009b      	lsls	r3, r3, #2
 800bd88:	4a1f      	ldr	r2, [pc, #124]	@ (800be08 <xTaskIncrementTick+0x164>)
 800bd8a:	441a      	add	r2, r3
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	3304      	adds	r3, #4
 800bd90:	4619      	mov	r1, r3
 800bd92:	4610      	mov	r0, r2
 800bd94:	f7fe fec3 	bl	800ab1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bd98:	68bb      	ldr	r3, [r7, #8]
 800bd9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd9c:	4b1b      	ldr	r3, [pc, #108]	@ (800be0c <xTaskIncrementTick+0x168>)
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bda2:	429a      	cmp	r2, r3
 800bda4:	d3b9      	bcc.n	800bd1a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800bda6:	2301      	movs	r3, #1
 800bda8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bdaa:	e7b6      	b.n	800bd1a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bdac:	4b17      	ldr	r3, [pc, #92]	@ (800be0c <xTaskIncrementTick+0x168>)
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdb2:	4915      	ldr	r1, [pc, #84]	@ (800be08 <xTaskIncrementTick+0x164>)
 800bdb4:	4613      	mov	r3, r2
 800bdb6:	009b      	lsls	r3, r3, #2
 800bdb8:	4413      	add	r3, r2
 800bdba:	009b      	lsls	r3, r3, #2
 800bdbc:	440b      	add	r3, r1
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	2b01      	cmp	r3, #1
 800bdc2:	d901      	bls.n	800bdc8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bdc8:	4b11      	ldr	r3, [pc, #68]	@ (800be10 <xTaskIncrementTick+0x16c>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d007      	beq.n	800bde0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800bdd0:	2301      	movs	r3, #1
 800bdd2:	617b      	str	r3, [r7, #20]
 800bdd4:	e004      	b.n	800bde0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bdd6:	4b0f      	ldr	r3, [pc, #60]	@ (800be14 <xTaskIncrementTick+0x170>)
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	3301      	adds	r3, #1
 800bddc:	4a0d      	ldr	r2, [pc, #52]	@ (800be14 <xTaskIncrementTick+0x170>)
 800bdde:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bde0:	697b      	ldr	r3, [r7, #20]
}
 800bde2:	4618      	mov	r0, r3
 800bde4:	3718      	adds	r7, #24
 800bde6:	46bd      	mov	sp, r7
 800bde8:	bd80      	pop	{r7, pc}
 800bdea:	bf00      	nop
 800bdec:	2000071c 	.word	0x2000071c
 800bdf0:	200006f8 	.word	0x200006f8
 800bdf4:	200006ac 	.word	0x200006ac
 800bdf8:	200006b0 	.word	0x200006b0
 800bdfc:	2000070c 	.word	0x2000070c
 800be00:	20000714 	.word	0x20000714
 800be04:	200006fc 	.word	0x200006fc
 800be08:	200005f8 	.word	0x200005f8
 800be0c:	200005f4 	.word	0x200005f4
 800be10:	20000708 	.word	0x20000708
 800be14:	20000704 	.word	0x20000704

0800be18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b088      	sub	sp, #32
 800be1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800be1e:	4b3a      	ldr	r3, [pc, #232]	@ (800bf08 <vTaskSwitchContext+0xf0>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d003      	beq.n	800be2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800be26:	4b39      	ldr	r3, [pc, #228]	@ (800bf0c <vTaskSwitchContext+0xf4>)
 800be28:	2201      	movs	r2, #1
 800be2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800be2c:	e067      	b.n	800befe <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 800be2e:	4b37      	ldr	r3, [pc, #220]	@ (800bf0c <vTaskSwitchContext+0xf4>)
 800be30:	2200      	movs	r2, #0
 800be32:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800be34:	4b36      	ldr	r3, [pc, #216]	@ (800bf10 <vTaskSwitchContext+0xf8>)
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be3a:	61fb      	str	r3, [r7, #28]
 800be3c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800be40:	61bb      	str	r3, [r7, #24]
 800be42:	69fb      	ldr	r3, [r7, #28]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	69ba      	ldr	r2, [r7, #24]
 800be48:	429a      	cmp	r2, r3
 800be4a:	d111      	bne.n	800be70 <vTaskSwitchContext+0x58>
 800be4c:	69fb      	ldr	r3, [r7, #28]
 800be4e:	3304      	adds	r3, #4
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	69ba      	ldr	r2, [r7, #24]
 800be54:	429a      	cmp	r2, r3
 800be56:	d10b      	bne.n	800be70 <vTaskSwitchContext+0x58>
 800be58:	69fb      	ldr	r3, [r7, #28]
 800be5a:	3308      	adds	r3, #8
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	69ba      	ldr	r2, [r7, #24]
 800be60:	429a      	cmp	r2, r3
 800be62:	d105      	bne.n	800be70 <vTaskSwitchContext+0x58>
 800be64:	69fb      	ldr	r3, [r7, #28]
 800be66:	330c      	adds	r3, #12
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	69ba      	ldr	r2, [r7, #24]
 800be6c:	429a      	cmp	r2, r3
 800be6e:	d008      	beq.n	800be82 <vTaskSwitchContext+0x6a>
 800be70:	4b27      	ldr	r3, [pc, #156]	@ (800bf10 <vTaskSwitchContext+0xf8>)
 800be72:	681a      	ldr	r2, [r3, #0]
 800be74:	4b26      	ldr	r3, [pc, #152]	@ (800bf10 <vTaskSwitchContext+0xf8>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	3334      	adds	r3, #52	@ 0x34
 800be7a:	4619      	mov	r1, r3
 800be7c:	4610      	mov	r0, r2
 800be7e:	f7f4 fb36 	bl	80004ee <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be82:	4b24      	ldr	r3, [pc, #144]	@ (800bf14 <vTaskSwitchContext+0xfc>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	fab3 f383 	clz	r3, r3
 800be8e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800be90:	7afb      	ldrb	r3, [r7, #11]
 800be92:	f1c3 031f 	rsb	r3, r3, #31
 800be96:	617b      	str	r3, [r7, #20]
 800be98:	491f      	ldr	r1, [pc, #124]	@ (800bf18 <vTaskSwitchContext+0x100>)
 800be9a:	697a      	ldr	r2, [r7, #20]
 800be9c:	4613      	mov	r3, r2
 800be9e:	009b      	lsls	r3, r3, #2
 800bea0:	4413      	add	r3, r2
 800bea2:	009b      	lsls	r3, r3, #2
 800bea4:	440b      	add	r3, r1
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d10b      	bne.n	800bec4 <vTaskSwitchContext+0xac>
	__asm volatile
 800beac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beb0:	f383 8811 	msr	BASEPRI, r3
 800beb4:	f3bf 8f6f 	isb	sy
 800beb8:	f3bf 8f4f 	dsb	sy
 800bebc:	607b      	str	r3, [r7, #4]
}
 800bebe:	bf00      	nop
 800bec0:	bf00      	nop
 800bec2:	e7fd      	b.n	800bec0 <vTaskSwitchContext+0xa8>
 800bec4:	697a      	ldr	r2, [r7, #20]
 800bec6:	4613      	mov	r3, r2
 800bec8:	009b      	lsls	r3, r3, #2
 800beca:	4413      	add	r3, r2
 800becc:	009b      	lsls	r3, r3, #2
 800bece:	4a12      	ldr	r2, [pc, #72]	@ (800bf18 <vTaskSwitchContext+0x100>)
 800bed0:	4413      	add	r3, r2
 800bed2:	613b      	str	r3, [r7, #16]
 800bed4:	693b      	ldr	r3, [r7, #16]
 800bed6:	685b      	ldr	r3, [r3, #4]
 800bed8:	685a      	ldr	r2, [r3, #4]
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	605a      	str	r2, [r3, #4]
 800bede:	693b      	ldr	r3, [r7, #16]
 800bee0:	685a      	ldr	r2, [r3, #4]
 800bee2:	693b      	ldr	r3, [r7, #16]
 800bee4:	3308      	adds	r3, #8
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d104      	bne.n	800bef4 <vTaskSwitchContext+0xdc>
 800beea:	693b      	ldr	r3, [r7, #16]
 800beec:	685b      	ldr	r3, [r3, #4]
 800beee:	685a      	ldr	r2, [r3, #4]
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	605a      	str	r2, [r3, #4]
 800bef4:	693b      	ldr	r3, [r7, #16]
 800bef6:	685b      	ldr	r3, [r3, #4]
 800bef8:	68db      	ldr	r3, [r3, #12]
 800befa:	4a05      	ldr	r2, [pc, #20]	@ (800bf10 <vTaskSwitchContext+0xf8>)
 800befc:	6013      	str	r3, [r2, #0]
}
 800befe:	bf00      	nop
 800bf00:	3720      	adds	r7, #32
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}
 800bf06:	bf00      	nop
 800bf08:	2000071c 	.word	0x2000071c
 800bf0c:	20000708 	.word	0x20000708
 800bf10:	200005f4 	.word	0x200005f4
 800bf14:	200006fc 	.word	0x200006fc
 800bf18:	200005f8 	.word	0x200005f8

0800bf1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b084      	sub	sp, #16
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
 800bf24:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d10b      	bne.n	800bf44 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800bf2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf30:	f383 8811 	msr	BASEPRI, r3
 800bf34:	f3bf 8f6f 	isb	sy
 800bf38:	f3bf 8f4f 	dsb	sy
 800bf3c:	60fb      	str	r3, [r7, #12]
}
 800bf3e:	bf00      	nop
 800bf40:	bf00      	nop
 800bf42:	e7fd      	b.n	800bf40 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bf44:	4b07      	ldr	r3, [pc, #28]	@ (800bf64 <vTaskPlaceOnEventList+0x48>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	3318      	adds	r3, #24
 800bf4a:	4619      	mov	r1, r3
 800bf4c:	6878      	ldr	r0, [r7, #4]
 800bf4e:	f7fe fe0a 	bl	800ab66 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bf52:	2101      	movs	r1, #1
 800bf54:	6838      	ldr	r0, [r7, #0]
 800bf56:	f000 fa6f 	bl	800c438 <prvAddCurrentTaskToDelayedList>
}
 800bf5a:	bf00      	nop
 800bf5c:	3710      	adds	r7, #16
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}
 800bf62:	bf00      	nop
 800bf64:	200005f4 	.word	0x200005f4

0800bf68 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b086      	sub	sp, #24
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	68db      	ldr	r3, [r3, #12]
 800bf74:	68db      	ldr	r3, [r3, #12]
 800bf76:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d10b      	bne.n	800bf96 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800bf7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf82:	f383 8811 	msr	BASEPRI, r3
 800bf86:	f3bf 8f6f 	isb	sy
 800bf8a:	f3bf 8f4f 	dsb	sy
 800bf8e:	60fb      	str	r3, [r7, #12]
}
 800bf90:	bf00      	nop
 800bf92:	bf00      	nop
 800bf94:	e7fd      	b.n	800bf92 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bf96:	693b      	ldr	r3, [r7, #16]
 800bf98:	3318      	adds	r3, #24
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f7fe fe1c 	bl	800abd8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bfa0:	4b1d      	ldr	r3, [pc, #116]	@ (800c018 <xTaskRemoveFromEventList+0xb0>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d11c      	bne.n	800bfe2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bfa8:	693b      	ldr	r3, [r7, #16]
 800bfaa:	3304      	adds	r3, #4
 800bfac:	4618      	mov	r0, r3
 800bfae:	f7fe fe13 	bl	800abd8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bfb2:	693b      	ldr	r3, [r7, #16]
 800bfb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	409a      	lsls	r2, r3
 800bfba:	4b18      	ldr	r3, [pc, #96]	@ (800c01c <xTaskRemoveFromEventList+0xb4>)
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	4313      	orrs	r3, r2
 800bfc0:	4a16      	ldr	r2, [pc, #88]	@ (800c01c <xTaskRemoveFromEventList+0xb4>)
 800bfc2:	6013      	str	r3, [r2, #0]
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfc8:	4613      	mov	r3, r2
 800bfca:	009b      	lsls	r3, r3, #2
 800bfcc:	4413      	add	r3, r2
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	4a13      	ldr	r2, [pc, #76]	@ (800c020 <xTaskRemoveFromEventList+0xb8>)
 800bfd2:	441a      	add	r2, r3
 800bfd4:	693b      	ldr	r3, [r7, #16]
 800bfd6:	3304      	adds	r3, #4
 800bfd8:	4619      	mov	r1, r3
 800bfda:	4610      	mov	r0, r2
 800bfdc:	f7fe fd9f 	bl	800ab1e <vListInsertEnd>
 800bfe0:	e005      	b.n	800bfee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	3318      	adds	r3, #24
 800bfe6:	4619      	mov	r1, r3
 800bfe8:	480e      	ldr	r0, [pc, #56]	@ (800c024 <xTaskRemoveFromEventList+0xbc>)
 800bfea:	f7fe fd98 	bl	800ab1e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bff2:	4b0d      	ldr	r3, [pc, #52]	@ (800c028 <xTaskRemoveFromEventList+0xc0>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bff8:	429a      	cmp	r2, r3
 800bffa:	d905      	bls.n	800c008 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bffc:	2301      	movs	r3, #1
 800bffe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c000:	4b0a      	ldr	r3, [pc, #40]	@ (800c02c <xTaskRemoveFromEventList+0xc4>)
 800c002:	2201      	movs	r2, #1
 800c004:	601a      	str	r2, [r3, #0]
 800c006:	e001      	b.n	800c00c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c008:	2300      	movs	r3, #0
 800c00a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c00c:	697b      	ldr	r3, [r7, #20]
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3718      	adds	r7, #24
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
 800c016:	bf00      	nop
 800c018:	2000071c 	.word	0x2000071c
 800c01c:	200006fc 	.word	0x200006fc
 800c020:	200005f8 	.word	0x200005f8
 800c024:	200006b4 	.word	0x200006b4
 800c028:	200005f4 	.word	0x200005f4
 800c02c:	20000708 	.word	0x20000708

0800c030 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c030:	b480      	push	{r7}
 800c032:	b083      	sub	sp, #12
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c038:	4b06      	ldr	r3, [pc, #24]	@ (800c054 <vTaskInternalSetTimeOutState+0x24>)
 800c03a:	681a      	ldr	r2, [r3, #0]
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c040:	4b05      	ldr	r3, [pc, #20]	@ (800c058 <vTaskInternalSetTimeOutState+0x28>)
 800c042:	681a      	ldr	r2, [r3, #0]
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	605a      	str	r2, [r3, #4]
}
 800c048:	bf00      	nop
 800c04a:	370c      	adds	r7, #12
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr
 800c054:	2000070c 	.word	0x2000070c
 800c058:	200006f8 	.word	0x200006f8

0800c05c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b088      	sub	sp, #32
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
 800c064:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d10b      	bne.n	800c084 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c06c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c070:	f383 8811 	msr	BASEPRI, r3
 800c074:	f3bf 8f6f 	isb	sy
 800c078:	f3bf 8f4f 	dsb	sy
 800c07c:	613b      	str	r3, [r7, #16]
}
 800c07e:	bf00      	nop
 800c080:	bf00      	nop
 800c082:	e7fd      	b.n	800c080 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d10b      	bne.n	800c0a2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c08a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c08e:	f383 8811 	msr	BASEPRI, r3
 800c092:	f3bf 8f6f 	isb	sy
 800c096:	f3bf 8f4f 	dsb	sy
 800c09a:	60fb      	str	r3, [r7, #12]
}
 800c09c:	bf00      	nop
 800c09e:	bf00      	nop
 800c0a0:	e7fd      	b.n	800c09e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c0a2:	f000 fb61 	bl	800c768 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c0a6:	4b1d      	ldr	r3, [pc, #116]	@ (800c11c <xTaskCheckForTimeOut+0xc0>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	685b      	ldr	r3, [r3, #4]
 800c0b0:	69ba      	ldr	r2, [r7, #24]
 800c0b2:	1ad3      	subs	r3, r2, r3
 800c0b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0be:	d102      	bne.n	800c0c6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	61fb      	str	r3, [r7, #28]
 800c0c4:	e023      	b.n	800c10e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681a      	ldr	r2, [r3, #0]
 800c0ca:	4b15      	ldr	r3, [pc, #84]	@ (800c120 <xTaskCheckForTimeOut+0xc4>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d007      	beq.n	800c0e2 <xTaskCheckForTimeOut+0x86>
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	685b      	ldr	r3, [r3, #4]
 800c0d6:	69ba      	ldr	r2, [r7, #24]
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	d302      	bcc.n	800c0e2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c0dc:	2301      	movs	r3, #1
 800c0de:	61fb      	str	r3, [r7, #28]
 800c0e0:	e015      	b.n	800c10e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c0e2:	683b      	ldr	r3, [r7, #0]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	697a      	ldr	r2, [r7, #20]
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	d20b      	bcs.n	800c104 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c0ec:	683b      	ldr	r3, [r7, #0]
 800c0ee:	681a      	ldr	r2, [r3, #0]
 800c0f0:	697b      	ldr	r3, [r7, #20]
 800c0f2:	1ad2      	subs	r2, r2, r3
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c0f8:	6878      	ldr	r0, [r7, #4]
 800c0fa:	f7ff ff99 	bl	800c030 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c0fe:	2300      	movs	r3, #0
 800c100:	61fb      	str	r3, [r7, #28]
 800c102:	e004      	b.n	800c10e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	2200      	movs	r2, #0
 800c108:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c10a:	2301      	movs	r3, #1
 800c10c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c10e:	f000 fb5d 	bl	800c7cc <vPortExitCritical>

	return xReturn;
 800c112:	69fb      	ldr	r3, [r7, #28]
}
 800c114:	4618      	mov	r0, r3
 800c116:	3720      	adds	r7, #32
 800c118:	46bd      	mov	sp, r7
 800c11a:	bd80      	pop	{r7, pc}
 800c11c:	200006f8 	.word	0x200006f8
 800c120:	2000070c 	.word	0x2000070c

0800c124 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c124:	b480      	push	{r7}
 800c126:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c128:	4b03      	ldr	r3, [pc, #12]	@ (800c138 <vTaskMissedYield+0x14>)
 800c12a:	2201      	movs	r2, #1
 800c12c:	601a      	str	r2, [r3, #0]
}
 800c12e:	bf00      	nop
 800c130:	46bd      	mov	sp, r7
 800c132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c136:	4770      	bx	lr
 800c138:	20000708 	.word	0x20000708

0800c13c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b082      	sub	sp, #8
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c144:	f000 f854 	bl	800c1f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c148:	4b07      	ldr	r3, [pc, #28]	@ (800c168 <prvIdleTask+0x2c>)
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	2b01      	cmp	r3, #1
 800c14e:	d907      	bls.n	800c160 <prvIdleTask+0x24>
			{
				taskYIELD();
 800c150:	4b06      	ldr	r3, [pc, #24]	@ (800c16c <prvIdleTask+0x30>)
 800c152:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c156:	601a      	str	r2, [r3, #0]
 800c158:	f3bf 8f4f 	dsb	sy
 800c15c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800c160:	f7f4 f9be 	bl	80004e0 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800c164:	e7ee      	b.n	800c144 <prvIdleTask+0x8>
 800c166:	bf00      	nop
 800c168:	200005f8 	.word	0x200005f8
 800c16c:	e000ed04 	.word	0xe000ed04

0800c170 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b082      	sub	sp, #8
 800c174:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c176:	2300      	movs	r3, #0
 800c178:	607b      	str	r3, [r7, #4]
 800c17a:	e00c      	b.n	800c196 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	4613      	mov	r3, r2
 800c180:	009b      	lsls	r3, r3, #2
 800c182:	4413      	add	r3, r2
 800c184:	009b      	lsls	r3, r3, #2
 800c186:	4a12      	ldr	r2, [pc, #72]	@ (800c1d0 <prvInitialiseTaskLists+0x60>)
 800c188:	4413      	add	r3, r2
 800c18a:	4618      	mov	r0, r3
 800c18c:	f7fe fc9a 	bl	800aac4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	3301      	adds	r3, #1
 800c194:	607b      	str	r3, [r7, #4]
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	2b06      	cmp	r3, #6
 800c19a:	d9ef      	bls.n	800c17c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c19c:	480d      	ldr	r0, [pc, #52]	@ (800c1d4 <prvInitialiseTaskLists+0x64>)
 800c19e:	f7fe fc91 	bl	800aac4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c1a2:	480d      	ldr	r0, [pc, #52]	@ (800c1d8 <prvInitialiseTaskLists+0x68>)
 800c1a4:	f7fe fc8e 	bl	800aac4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c1a8:	480c      	ldr	r0, [pc, #48]	@ (800c1dc <prvInitialiseTaskLists+0x6c>)
 800c1aa:	f7fe fc8b 	bl	800aac4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c1ae:	480c      	ldr	r0, [pc, #48]	@ (800c1e0 <prvInitialiseTaskLists+0x70>)
 800c1b0:	f7fe fc88 	bl	800aac4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c1b4:	480b      	ldr	r0, [pc, #44]	@ (800c1e4 <prvInitialiseTaskLists+0x74>)
 800c1b6:	f7fe fc85 	bl	800aac4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c1ba:	4b0b      	ldr	r3, [pc, #44]	@ (800c1e8 <prvInitialiseTaskLists+0x78>)
 800c1bc:	4a05      	ldr	r2, [pc, #20]	@ (800c1d4 <prvInitialiseTaskLists+0x64>)
 800c1be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c1c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c1ec <prvInitialiseTaskLists+0x7c>)
 800c1c2:	4a05      	ldr	r2, [pc, #20]	@ (800c1d8 <prvInitialiseTaskLists+0x68>)
 800c1c4:	601a      	str	r2, [r3, #0]
}
 800c1c6:	bf00      	nop
 800c1c8:	3708      	adds	r7, #8
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	bd80      	pop	{r7, pc}
 800c1ce:	bf00      	nop
 800c1d0:	200005f8 	.word	0x200005f8
 800c1d4:	20000684 	.word	0x20000684
 800c1d8:	20000698 	.word	0x20000698
 800c1dc:	200006b4 	.word	0x200006b4
 800c1e0:	200006c8 	.word	0x200006c8
 800c1e4:	200006e0 	.word	0x200006e0
 800c1e8:	200006ac 	.word	0x200006ac
 800c1ec:	200006b0 	.word	0x200006b0

0800c1f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b082      	sub	sp, #8
 800c1f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c1f6:	e019      	b.n	800c22c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c1f8:	f000 fab6 	bl	800c768 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1fc:	4b10      	ldr	r3, [pc, #64]	@ (800c240 <prvCheckTasksWaitingTermination+0x50>)
 800c1fe:	68db      	ldr	r3, [r3, #12]
 800c200:	68db      	ldr	r3, [r3, #12]
 800c202:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	3304      	adds	r3, #4
 800c208:	4618      	mov	r0, r3
 800c20a:	f7fe fce5 	bl	800abd8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c20e:	4b0d      	ldr	r3, [pc, #52]	@ (800c244 <prvCheckTasksWaitingTermination+0x54>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	3b01      	subs	r3, #1
 800c214:	4a0b      	ldr	r2, [pc, #44]	@ (800c244 <prvCheckTasksWaitingTermination+0x54>)
 800c216:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c218:	4b0b      	ldr	r3, [pc, #44]	@ (800c248 <prvCheckTasksWaitingTermination+0x58>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	3b01      	subs	r3, #1
 800c21e:	4a0a      	ldr	r2, [pc, #40]	@ (800c248 <prvCheckTasksWaitingTermination+0x58>)
 800c220:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c222:	f000 fad3 	bl	800c7cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f000 f810 	bl	800c24c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c22c:	4b06      	ldr	r3, [pc, #24]	@ (800c248 <prvCheckTasksWaitingTermination+0x58>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d1e1      	bne.n	800c1f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c234:	bf00      	nop
 800c236:	bf00      	nop
 800c238:	3708      	adds	r7, #8
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}
 800c23e:	bf00      	nop
 800c240:	200006c8 	.word	0x200006c8
 800c244:	200006f4 	.word	0x200006f4
 800c248:	200006dc 	.word	0x200006dc

0800c24c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b084      	sub	sp, #16
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d108      	bne.n	800c270 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c262:	4618      	mov	r0, r3
 800c264:	f000 fc76 	bl	800cb54 <vPortFree>
				vPortFree( pxTCB );
 800c268:	6878      	ldr	r0, [r7, #4]
 800c26a:	f000 fc73 	bl	800cb54 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c26e:	e019      	b.n	800c2a4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800c276:	2b01      	cmp	r3, #1
 800c278:	d103      	bne.n	800c282 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f000 fc6a 	bl	800cb54 <vPortFree>
	}
 800c280:	e010      	b.n	800c2a4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800c288:	2b02      	cmp	r3, #2
 800c28a:	d00b      	beq.n	800c2a4 <prvDeleteTCB+0x58>
	__asm volatile
 800c28c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c290:	f383 8811 	msr	BASEPRI, r3
 800c294:	f3bf 8f6f 	isb	sy
 800c298:	f3bf 8f4f 	dsb	sy
 800c29c:	60fb      	str	r3, [r7, #12]
}
 800c29e:	bf00      	nop
 800c2a0:	bf00      	nop
 800c2a2:	e7fd      	b.n	800c2a0 <prvDeleteTCB+0x54>
	}
 800c2a4:	bf00      	nop
 800c2a6:	3710      	adds	r7, #16
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	bd80      	pop	{r7, pc}

0800c2ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	b083      	sub	sp, #12
 800c2b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c2b2:	4b0c      	ldr	r3, [pc, #48]	@ (800c2e4 <prvResetNextTaskUnblockTime+0x38>)
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d104      	bne.n	800c2c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c2bc:	4b0a      	ldr	r3, [pc, #40]	@ (800c2e8 <prvResetNextTaskUnblockTime+0x3c>)
 800c2be:	f04f 32ff 	mov.w	r2, #4294967295
 800c2c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c2c4:	e008      	b.n	800c2d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2c6:	4b07      	ldr	r3, [pc, #28]	@ (800c2e4 <prvResetNextTaskUnblockTime+0x38>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	68db      	ldr	r3, [r3, #12]
 800c2cc:	68db      	ldr	r3, [r3, #12]
 800c2ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	685b      	ldr	r3, [r3, #4]
 800c2d4:	4a04      	ldr	r2, [pc, #16]	@ (800c2e8 <prvResetNextTaskUnblockTime+0x3c>)
 800c2d6:	6013      	str	r3, [r2, #0]
}
 800c2d8:	bf00      	nop
 800c2da:	370c      	adds	r7, #12
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e2:	4770      	bx	lr
 800c2e4:	200006ac 	.word	0x200006ac
 800c2e8:	20000714 	.word	0x20000714

0800c2ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b083      	sub	sp, #12
 800c2f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c2f2:	4b0b      	ldr	r3, [pc, #44]	@ (800c320 <xTaskGetSchedulerState+0x34>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d102      	bne.n	800c300 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	607b      	str	r3, [r7, #4]
 800c2fe:	e008      	b.n	800c312 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c300:	4b08      	ldr	r3, [pc, #32]	@ (800c324 <xTaskGetSchedulerState+0x38>)
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d102      	bne.n	800c30e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c308:	2302      	movs	r3, #2
 800c30a:	607b      	str	r3, [r7, #4]
 800c30c:	e001      	b.n	800c312 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c30e:	2300      	movs	r3, #0
 800c310:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c312:	687b      	ldr	r3, [r7, #4]
	}
 800c314:	4618      	mov	r0, r3
 800c316:	370c      	adds	r7, #12
 800c318:	46bd      	mov	sp, r7
 800c31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31e:	4770      	bx	lr
 800c320:	20000700 	.word	0x20000700
 800c324:	2000071c 	.word	0x2000071c

0800c328 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c328:	b580      	push	{r7, lr}
 800c32a:	b086      	sub	sp, #24
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c334:	2300      	movs	r3, #0
 800c336:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d070      	beq.n	800c420 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c33e:	4b3b      	ldr	r3, [pc, #236]	@ (800c42c <xTaskPriorityDisinherit+0x104>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	693a      	ldr	r2, [r7, #16]
 800c344:	429a      	cmp	r2, r3
 800c346:	d00b      	beq.n	800c360 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c34c:	f383 8811 	msr	BASEPRI, r3
 800c350:	f3bf 8f6f 	isb	sy
 800c354:	f3bf 8f4f 	dsb	sy
 800c358:	60fb      	str	r3, [r7, #12]
}
 800c35a:	bf00      	nop
 800c35c:	bf00      	nop
 800c35e:	e7fd      	b.n	800c35c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c360:	693b      	ldr	r3, [r7, #16]
 800c362:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c364:	2b00      	cmp	r3, #0
 800c366:	d10b      	bne.n	800c380 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c36c:	f383 8811 	msr	BASEPRI, r3
 800c370:	f3bf 8f6f 	isb	sy
 800c374:	f3bf 8f4f 	dsb	sy
 800c378:	60bb      	str	r3, [r7, #8]
}
 800c37a:	bf00      	nop
 800c37c:	bf00      	nop
 800c37e:	e7fd      	b.n	800c37c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c384:	1e5a      	subs	r2, r3, #1
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c38a:	693b      	ldr	r3, [r7, #16]
 800c38c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c38e:	693b      	ldr	r3, [r7, #16]
 800c390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c392:	429a      	cmp	r2, r3
 800c394:	d044      	beq.n	800c420 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d140      	bne.n	800c420 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c39e:	693b      	ldr	r3, [r7, #16]
 800c3a0:	3304      	adds	r3, #4
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f7fe fc18 	bl	800abd8 <uxListRemove>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d115      	bne.n	800c3da <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3b2:	491f      	ldr	r1, [pc, #124]	@ (800c430 <xTaskPriorityDisinherit+0x108>)
 800c3b4:	4613      	mov	r3, r2
 800c3b6:	009b      	lsls	r3, r3, #2
 800c3b8:	4413      	add	r3, r2
 800c3ba:	009b      	lsls	r3, r3, #2
 800c3bc:	440b      	add	r3, r1
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d10a      	bne.n	800c3da <xTaskPriorityDisinherit+0xb2>
 800c3c4:	693b      	ldr	r3, [r7, #16]
 800c3c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3c8:	2201      	movs	r2, #1
 800c3ca:	fa02 f303 	lsl.w	r3, r2, r3
 800c3ce:	43da      	mvns	r2, r3
 800c3d0:	4b18      	ldr	r3, [pc, #96]	@ (800c434 <xTaskPriorityDisinherit+0x10c>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	4013      	ands	r3, r2
 800c3d6:	4a17      	ldr	r2, [pc, #92]	@ (800c434 <xTaskPriorityDisinherit+0x10c>)
 800c3d8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c3da:	693b      	ldr	r3, [r7, #16]
 800c3dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3e2:	693b      	ldr	r3, [r7, #16]
 800c3e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3e6:	f1c3 0207 	rsb	r2, r3, #7
 800c3ea:	693b      	ldr	r3, [r7, #16]
 800c3ec:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	409a      	lsls	r2, r3
 800c3f6:	4b0f      	ldr	r3, [pc, #60]	@ (800c434 <xTaskPriorityDisinherit+0x10c>)
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	4a0d      	ldr	r2, [pc, #52]	@ (800c434 <xTaskPriorityDisinherit+0x10c>)
 800c3fe:	6013      	str	r3, [r2, #0]
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c404:	4613      	mov	r3, r2
 800c406:	009b      	lsls	r3, r3, #2
 800c408:	4413      	add	r3, r2
 800c40a:	009b      	lsls	r3, r3, #2
 800c40c:	4a08      	ldr	r2, [pc, #32]	@ (800c430 <xTaskPriorityDisinherit+0x108>)
 800c40e:	441a      	add	r2, r3
 800c410:	693b      	ldr	r3, [r7, #16]
 800c412:	3304      	adds	r3, #4
 800c414:	4619      	mov	r1, r3
 800c416:	4610      	mov	r0, r2
 800c418:	f7fe fb81 	bl	800ab1e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c41c:	2301      	movs	r3, #1
 800c41e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c420:	697b      	ldr	r3, [r7, #20]
	}
 800c422:	4618      	mov	r0, r3
 800c424:	3718      	adds	r7, #24
 800c426:	46bd      	mov	sp, r7
 800c428:	bd80      	pop	{r7, pc}
 800c42a:	bf00      	nop
 800c42c:	200005f4 	.word	0x200005f4
 800c430:	200005f8 	.word	0x200005f8
 800c434:	200006fc 	.word	0x200006fc

0800c438 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b084      	sub	sp, #16
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c442:	4b29      	ldr	r3, [pc, #164]	@ (800c4e8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c448:	4b28      	ldr	r3, [pc, #160]	@ (800c4ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	3304      	adds	r3, #4
 800c44e:	4618      	mov	r0, r3
 800c450:	f7fe fbc2 	bl	800abd8 <uxListRemove>
 800c454:	4603      	mov	r3, r0
 800c456:	2b00      	cmp	r3, #0
 800c458:	d10b      	bne.n	800c472 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c45a:	4b24      	ldr	r3, [pc, #144]	@ (800c4ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c460:	2201      	movs	r2, #1
 800c462:	fa02 f303 	lsl.w	r3, r2, r3
 800c466:	43da      	mvns	r2, r3
 800c468:	4b21      	ldr	r3, [pc, #132]	@ (800c4f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	4013      	ands	r3, r2
 800c46e:	4a20      	ldr	r2, [pc, #128]	@ (800c4f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c470:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c478:	d10a      	bne.n	800c490 <prvAddCurrentTaskToDelayedList+0x58>
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d007      	beq.n	800c490 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c480:	4b1a      	ldr	r3, [pc, #104]	@ (800c4ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	3304      	adds	r3, #4
 800c486:	4619      	mov	r1, r3
 800c488:	481a      	ldr	r0, [pc, #104]	@ (800c4f4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c48a:	f7fe fb48 	bl	800ab1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c48e:	e026      	b.n	800c4de <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c490:	68fa      	ldr	r2, [r7, #12]
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	4413      	add	r3, r2
 800c496:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c498:	4b14      	ldr	r3, [pc, #80]	@ (800c4ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	68ba      	ldr	r2, [r7, #8]
 800c49e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c4a0:	68ba      	ldr	r2, [r7, #8]
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	429a      	cmp	r2, r3
 800c4a6:	d209      	bcs.n	800c4bc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4a8:	4b13      	ldr	r3, [pc, #76]	@ (800c4f8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c4aa:	681a      	ldr	r2, [r3, #0]
 800c4ac:	4b0f      	ldr	r3, [pc, #60]	@ (800c4ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	3304      	adds	r3, #4
 800c4b2:	4619      	mov	r1, r3
 800c4b4:	4610      	mov	r0, r2
 800c4b6:	f7fe fb56 	bl	800ab66 <vListInsert>
}
 800c4ba:	e010      	b.n	800c4de <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4bc:	4b0f      	ldr	r3, [pc, #60]	@ (800c4fc <prvAddCurrentTaskToDelayedList+0xc4>)
 800c4be:	681a      	ldr	r2, [r3, #0]
 800c4c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c4ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	3304      	adds	r3, #4
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	4610      	mov	r0, r2
 800c4ca:	f7fe fb4c 	bl	800ab66 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c4ce:	4b0c      	ldr	r3, [pc, #48]	@ (800c500 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	68ba      	ldr	r2, [r7, #8]
 800c4d4:	429a      	cmp	r2, r3
 800c4d6:	d202      	bcs.n	800c4de <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c4d8:	4a09      	ldr	r2, [pc, #36]	@ (800c500 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c4da:	68bb      	ldr	r3, [r7, #8]
 800c4dc:	6013      	str	r3, [r2, #0]
}
 800c4de:	bf00      	nop
 800c4e0:	3710      	adds	r7, #16
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bd80      	pop	{r7, pc}
 800c4e6:	bf00      	nop
 800c4e8:	200006f8 	.word	0x200006f8
 800c4ec:	200005f4 	.word	0x200005f4
 800c4f0:	200006fc 	.word	0x200006fc
 800c4f4:	200006e0 	.word	0x200006e0
 800c4f8:	200006b0 	.word	0x200006b0
 800c4fc:	200006ac 	.word	0x200006ac
 800c500:	20000714 	.word	0x20000714

0800c504 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c504:	b480      	push	{r7}
 800c506:	b085      	sub	sp, #20
 800c508:	af00      	add	r7, sp, #0
 800c50a:	60f8      	str	r0, [r7, #12]
 800c50c:	60b9      	str	r1, [r7, #8]
 800c50e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	3b04      	subs	r3, #4
 800c514:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c51c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	3b04      	subs	r3, #4
 800c522:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	f023 0201 	bic.w	r2, r3, #1
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	3b04      	subs	r3, #4
 800c532:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c534:	4a0c      	ldr	r2, [pc, #48]	@ (800c568 <pxPortInitialiseStack+0x64>)
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	3b14      	subs	r3, #20
 800c53e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c540:	687a      	ldr	r2, [r7, #4]
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	3b04      	subs	r3, #4
 800c54a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	f06f 0202 	mvn.w	r2, #2
 800c552:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	3b20      	subs	r3, #32
 800c558:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c55a:	68fb      	ldr	r3, [r7, #12]
}
 800c55c:	4618      	mov	r0, r3
 800c55e:	3714      	adds	r7, #20
 800c560:	46bd      	mov	sp, r7
 800c562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c566:	4770      	bx	lr
 800c568:	0800c56d 	.word	0x0800c56d

0800c56c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c56c:	b480      	push	{r7}
 800c56e:	b085      	sub	sp, #20
 800c570:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c572:	2300      	movs	r3, #0
 800c574:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c576:	4b13      	ldr	r3, [pc, #76]	@ (800c5c4 <prvTaskExitError+0x58>)
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c57e:	d00b      	beq.n	800c598 <prvTaskExitError+0x2c>
	__asm volatile
 800c580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c584:	f383 8811 	msr	BASEPRI, r3
 800c588:	f3bf 8f6f 	isb	sy
 800c58c:	f3bf 8f4f 	dsb	sy
 800c590:	60fb      	str	r3, [r7, #12]
}
 800c592:	bf00      	nop
 800c594:	bf00      	nop
 800c596:	e7fd      	b.n	800c594 <prvTaskExitError+0x28>
	__asm volatile
 800c598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c59c:	f383 8811 	msr	BASEPRI, r3
 800c5a0:	f3bf 8f6f 	isb	sy
 800c5a4:	f3bf 8f4f 	dsb	sy
 800c5a8:	60bb      	str	r3, [r7, #8]
}
 800c5aa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c5ac:	bf00      	nop
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d0fc      	beq.n	800c5ae <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c5b4:	bf00      	nop
 800c5b6:	bf00      	nop
 800c5b8:	3714      	adds	r7, #20
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c0:	4770      	bx	lr
 800c5c2:	bf00      	nop
 800c5c4:	2000002c 	.word	0x2000002c
	...

0800c5d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c5d0:	4b07      	ldr	r3, [pc, #28]	@ (800c5f0 <pxCurrentTCBConst2>)
 800c5d2:	6819      	ldr	r1, [r3, #0]
 800c5d4:	6808      	ldr	r0, [r1, #0]
 800c5d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5da:	f380 8809 	msr	PSP, r0
 800c5de:	f3bf 8f6f 	isb	sy
 800c5e2:	f04f 0000 	mov.w	r0, #0
 800c5e6:	f380 8811 	msr	BASEPRI, r0
 800c5ea:	4770      	bx	lr
 800c5ec:	f3af 8000 	nop.w

0800c5f0 <pxCurrentTCBConst2>:
 800c5f0:	200005f4 	.word	0x200005f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c5f4:	bf00      	nop
 800c5f6:	bf00      	nop

0800c5f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c5f8:	4808      	ldr	r0, [pc, #32]	@ (800c61c <prvPortStartFirstTask+0x24>)
 800c5fa:	6800      	ldr	r0, [r0, #0]
 800c5fc:	6800      	ldr	r0, [r0, #0]
 800c5fe:	f380 8808 	msr	MSP, r0
 800c602:	f04f 0000 	mov.w	r0, #0
 800c606:	f380 8814 	msr	CONTROL, r0
 800c60a:	b662      	cpsie	i
 800c60c:	b661      	cpsie	f
 800c60e:	f3bf 8f4f 	dsb	sy
 800c612:	f3bf 8f6f 	isb	sy
 800c616:	df00      	svc	0
 800c618:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c61a:	bf00      	nop
 800c61c:	e000ed08 	.word	0xe000ed08

0800c620 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b086      	sub	sp, #24
 800c624:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c626:	4b47      	ldr	r3, [pc, #284]	@ (800c744 <xPortStartScheduler+0x124>)
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	4a47      	ldr	r2, [pc, #284]	@ (800c748 <xPortStartScheduler+0x128>)
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d10b      	bne.n	800c648 <xPortStartScheduler+0x28>
	__asm volatile
 800c630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c634:	f383 8811 	msr	BASEPRI, r3
 800c638:	f3bf 8f6f 	isb	sy
 800c63c:	f3bf 8f4f 	dsb	sy
 800c640:	613b      	str	r3, [r7, #16]
}
 800c642:	bf00      	nop
 800c644:	bf00      	nop
 800c646:	e7fd      	b.n	800c644 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c648:	4b3e      	ldr	r3, [pc, #248]	@ (800c744 <xPortStartScheduler+0x124>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	4a3f      	ldr	r2, [pc, #252]	@ (800c74c <xPortStartScheduler+0x12c>)
 800c64e:	4293      	cmp	r3, r2
 800c650:	d10b      	bne.n	800c66a <xPortStartScheduler+0x4a>
	__asm volatile
 800c652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c656:	f383 8811 	msr	BASEPRI, r3
 800c65a:	f3bf 8f6f 	isb	sy
 800c65e:	f3bf 8f4f 	dsb	sy
 800c662:	60fb      	str	r3, [r7, #12]
}
 800c664:	bf00      	nop
 800c666:	bf00      	nop
 800c668:	e7fd      	b.n	800c666 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c66a:	4b39      	ldr	r3, [pc, #228]	@ (800c750 <xPortStartScheduler+0x130>)
 800c66c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	781b      	ldrb	r3, [r3, #0]
 800c672:	b2db      	uxtb	r3, r3
 800c674:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	22ff      	movs	r2, #255	@ 0xff
 800c67a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	781b      	ldrb	r3, [r3, #0]
 800c680:	b2db      	uxtb	r3, r3
 800c682:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c684:	78fb      	ldrb	r3, [r7, #3]
 800c686:	b2db      	uxtb	r3, r3
 800c688:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c68c:	b2da      	uxtb	r2, r3
 800c68e:	4b31      	ldr	r3, [pc, #196]	@ (800c754 <xPortStartScheduler+0x134>)
 800c690:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c692:	4b31      	ldr	r3, [pc, #196]	@ (800c758 <xPortStartScheduler+0x138>)
 800c694:	2207      	movs	r2, #7
 800c696:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c698:	e009      	b.n	800c6ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c69a:	4b2f      	ldr	r3, [pc, #188]	@ (800c758 <xPortStartScheduler+0x138>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	3b01      	subs	r3, #1
 800c6a0:	4a2d      	ldr	r2, [pc, #180]	@ (800c758 <xPortStartScheduler+0x138>)
 800c6a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c6a4:	78fb      	ldrb	r3, [r7, #3]
 800c6a6:	b2db      	uxtb	r3, r3
 800c6a8:	005b      	lsls	r3, r3, #1
 800c6aa:	b2db      	uxtb	r3, r3
 800c6ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c6ae:	78fb      	ldrb	r3, [r7, #3]
 800c6b0:	b2db      	uxtb	r3, r3
 800c6b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c6b6:	2b80      	cmp	r3, #128	@ 0x80
 800c6b8:	d0ef      	beq.n	800c69a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c6ba:	4b27      	ldr	r3, [pc, #156]	@ (800c758 <xPortStartScheduler+0x138>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	f1c3 0307 	rsb	r3, r3, #7
 800c6c2:	2b04      	cmp	r3, #4
 800c6c4:	d00b      	beq.n	800c6de <xPortStartScheduler+0xbe>
	__asm volatile
 800c6c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6ca:	f383 8811 	msr	BASEPRI, r3
 800c6ce:	f3bf 8f6f 	isb	sy
 800c6d2:	f3bf 8f4f 	dsb	sy
 800c6d6:	60bb      	str	r3, [r7, #8]
}
 800c6d8:	bf00      	nop
 800c6da:	bf00      	nop
 800c6dc:	e7fd      	b.n	800c6da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c6de:	4b1e      	ldr	r3, [pc, #120]	@ (800c758 <xPortStartScheduler+0x138>)
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	021b      	lsls	r3, r3, #8
 800c6e4:	4a1c      	ldr	r2, [pc, #112]	@ (800c758 <xPortStartScheduler+0x138>)
 800c6e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c6e8:	4b1b      	ldr	r3, [pc, #108]	@ (800c758 <xPortStartScheduler+0x138>)
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c6f0:	4a19      	ldr	r2, [pc, #100]	@ (800c758 <xPortStartScheduler+0x138>)
 800c6f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	b2da      	uxtb	r2, r3
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c6fc:	4b17      	ldr	r3, [pc, #92]	@ (800c75c <xPortStartScheduler+0x13c>)
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	4a16      	ldr	r2, [pc, #88]	@ (800c75c <xPortStartScheduler+0x13c>)
 800c702:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c706:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c708:	4b14      	ldr	r3, [pc, #80]	@ (800c75c <xPortStartScheduler+0x13c>)
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	4a13      	ldr	r2, [pc, #76]	@ (800c75c <xPortStartScheduler+0x13c>)
 800c70e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c712:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c714:	f000 f8da 	bl	800c8cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c718:	4b11      	ldr	r3, [pc, #68]	@ (800c760 <xPortStartScheduler+0x140>)
 800c71a:	2200      	movs	r2, #0
 800c71c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c71e:	f000 f8f9 	bl	800c914 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c722:	4b10      	ldr	r3, [pc, #64]	@ (800c764 <xPortStartScheduler+0x144>)
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	4a0f      	ldr	r2, [pc, #60]	@ (800c764 <xPortStartScheduler+0x144>)
 800c728:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c72c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c72e:	f7ff ff63 	bl	800c5f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c732:	f7ff fb71 	bl	800be18 <vTaskSwitchContext>
	prvTaskExitError();
 800c736:	f7ff ff19 	bl	800c56c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c73a:	2300      	movs	r3, #0
}
 800c73c:	4618      	mov	r0, r3
 800c73e:	3718      	adds	r7, #24
 800c740:	46bd      	mov	sp, r7
 800c742:	bd80      	pop	{r7, pc}
 800c744:	e000ed00 	.word	0xe000ed00
 800c748:	410fc271 	.word	0x410fc271
 800c74c:	410fc270 	.word	0x410fc270
 800c750:	e000e400 	.word	0xe000e400
 800c754:	20000720 	.word	0x20000720
 800c758:	20000724 	.word	0x20000724
 800c75c:	e000ed20 	.word	0xe000ed20
 800c760:	2000002c 	.word	0x2000002c
 800c764:	e000ef34 	.word	0xe000ef34

0800c768 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c768:	b480      	push	{r7}
 800c76a:	b083      	sub	sp, #12
 800c76c:	af00      	add	r7, sp, #0
	__asm volatile
 800c76e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c772:	f383 8811 	msr	BASEPRI, r3
 800c776:	f3bf 8f6f 	isb	sy
 800c77a:	f3bf 8f4f 	dsb	sy
 800c77e:	607b      	str	r3, [r7, #4]
}
 800c780:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c782:	4b10      	ldr	r3, [pc, #64]	@ (800c7c4 <vPortEnterCritical+0x5c>)
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	3301      	adds	r3, #1
 800c788:	4a0e      	ldr	r2, [pc, #56]	@ (800c7c4 <vPortEnterCritical+0x5c>)
 800c78a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c78c:	4b0d      	ldr	r3, [pc, #52]	@ (800c7c4 <vPortEnterCritical+0x5c>)
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	2b01      	cmp	r3, #1
 800c792:	d110      	bne.n	800c7b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c794:	4b0c      	ldr	r3, [pc, #48]	@ (800c7c8 <vPortEnterCritical+0x60>)
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	b2db      	uxtb	r3, r3
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d00b      	beq.n	800c7b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800c79e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7a2:	f383 8811 	msr	BASEPRI, r3
 800c7a6:	f3bf 8f6f 	isb	sy
 800c7aa:	f3bf 8f4f 	dsb	sy
 800c7ae:	603b      	str	r3, [r7, #0]
}
 800c7b0:	bf00      	nop
 800c7b2:	bf00      	nop
 800c7b4:	e7fd      	b.n	800c7b2 <vPortEnterCritical+0x4a>
	}
}
 800c7b6:	bf00      	nop
 800c7b8:	370c      	adds	r7, #12
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c0:	4770      	bx	lr
 800c7c2:	bf00      	nop
 800c7c4:	2000002c 	.word	0x2000002c
 800c7c8:	e000ed04 	.word	0xe000ed04

0800c7cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c7cc:	b480      	push	{r7}
 800c7ce:	b083      	sub	sp, #12
 800c7d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c7d2:	4b12      	ldr	r3, [pc, #72]	@ (800c81c <vPortExitCritical+0x50>)
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d10b      	bne.n	800c7f2 <vPortExitCritical+0x26>
	__asm volatile
 800c7da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7de:	f383 8811 	msr	BASEPRI, r3
 800c7e2:	f3bf 8f6f 	isb	sy
 800c7e6:	f3bf 8f4f 	dsb	sy
 800c7ea:	607b      	str	r3, [r7, #4]
}
 800c7ec:	bf00      	nop
 800c7ee:	bf00      	nop
 800c7f0:	e7fd      	b.n	800c7ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c7f2:	4b0a      	ldr	r3, [pc, #40]	@ (800c81c <vPortExitCritical+0x50>)
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	3b01      	subs	r3, #1
 800c7f8:	4a08      	ldr	r2, [pc, #32]	@ (800c81c <vPortExitCritical+0x50>)
 800c7fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c7fc:	4b07      	ldr	r3, [pc, #28]	@ (800c81c <vPortExitCritical+0x50>)
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d105      	bne.n	800c810 <vPortExitCritical+0x44>
 800c804:	2300      	movs	r3, #0
 800c806:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c808:	683b      	ldr	r3, [r7, #0]
 800c80a:	f383 8811 	msr	BASEPRI, r3
}
 800c80e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c810:	bf00      	nop
 800c812:	370c      	adds	r7, #12
 800c814:	46bd      	mov	sp, r7
 800c816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81a:	4770      	bx	lr
 800c81c:	2000002c 	.word	0x2000002c

0800c820 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c820:	f3ef 8009 	mrs	r0, PSP
 800c824:	f3bf 8f6f 	isb	sy
 800c828:	4b15      	ldr	r3, [pc, #84]	@ (800c880 <pxCurrentTCBConst>)
 800c82a:	681a      	ldr	r2, [r3, #0]
 800c82c:	f01e 0f10 	tst.w	lr, #16
 800c830:	bf08      	it	eq
 800c832:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c836:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c83a:	6010      	str	r0, [r2, #0]
 800c83c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c840:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c844:	f380 8811 	msr	BASEPRI, r0
 800c848:	f3bf 8f4f 	dsb	sy
 800c84c:	f3bf 8f6f 	isb	sy
 800c850:	f7ff fae2 	bl	800be18 <vTaskSwitchContext>
 800c854:	f04f 0000 	mov.w	r0, #0
 800c858:	f380 8811 	msr	BASEPRI, r0
 800c85c:	bc09      	pop	{r0, r3}
 800c85e:	6819      	ldr	r1, [r3, #0]
 800c860:	6808      	ldr	r0, [r1, #0]
 800c862:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c866:	f01e 0f10 	tst.w	lr, #16
 800c86a:	bf08      	it	eq
 800c86c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c870:	f380 8809 	msr	PSP, r0
 800c874:	f3bf 8f6f 	isb	sy
 800c878:	4770      	bx	lr
 800c87a:	bf00      	nop
 800c87c:	f3af 8000 	nop.w

0800c880 <pxCurrentTCBConst>:
 800c880:	200005f4 	.word	0x200005f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c884:	bf00      	nop
 800c886:	bf00      	nop

0800c888 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b082      	sub	sp, #8
 800c88c:	af00      	add	r7, sp, #0
	__asm volatile
 800c88e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c892:	f383 8811 	msr	BASEPRI, r3
 800c896:	f3bf 8f6f 	isb	sy
 800c89a:	f3bf 8f4f 	dsb	sy
 800c89e:	607b      	str	r3, [r7, #4]
}
 800c8a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c8a2:	f7ff f9ff 	bl	800bca4 <xTaskIncrementTick>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d003      	beq.n	800c8b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c8ac:	4b06      	ldr	r3, [pc, #24]	@ (800c8c8 <SysTick_Handler+0x40>)
 800c8ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8b2:	601a      	str	r2, [r3, #0]
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	f383 8811 	msr	BASEPRI, r3
}
 800c8be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c8c0:	bf00      	nop
 800c8c2:	3708      	adds	r7, #8
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}
 800c8c8:	e000ed04 	.word	0xe000ed04

0800c8cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c8d0:	4b0b      	ldr	r3, [pc, #44]	@ (800c900 <vPortSetupTimerInterrupt+0x34>)
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c8d6:	4b0b      	ldr	r3, [pc, #44]	@ (800c904 <vPortSetupTimerInterrupt+0x38>)
 800c8d8:	2200      	movs	r2, #0
 800c8da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c8dc:	4b0a      	ldr	r3, [pc, #40]	@ (800c908 <vPortSetupTimerInterrupt+0x3c>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	4a0a      	ldr	r2, [pc, #40]	@ (800c90c <vPortSetupTimerInterrupt+0x40>)
 800c8e2:	fba2 2303 	umull	r2, r3, r2, r3
 800c8e6:	099b      	lsrs	r3, r3, #6
 800c8e8:	4a09      	ldr	r2, [pc, #36]	@ (800c910 <vPortSetupTimerInterrupt+0x44>)
 800c8ea:	3b01      	subs	r3, #1
 800c8ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c8ee:	4b04      	ldr	r3, [pc, #16]	@ (800c900 <vPortSetupTimerInterrupt+0x34>)
 800c8f0:	2207      	movs	r2, #7
 800c8f2:	601a      	str	r2, [r3, #0]
}
 800c8f4:	bf00      	nop
 800c8f6:	46bd      	mov	sp, r7
 800c8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fc:	4770      	bx	lr
 800c8fe:	bf00      	nop
 800c900:	e000e010 	.word	0xe000e010
 800c904:	e000e018 	.word	0xe000e018
 800c908:	20000000 	.word	0x20000000
 800c90c:	10624dd3 	.word	0x10624dd3
 800c910:	e000e014 	.word	0xe000e014

0800c914 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c914:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c924 <vPortEnableVFP+0x10>
 800c918:	6801      	ldr	r1, [r0, #0]
 800c91a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c91e:	6001      	str	r1, [r0, #0]
 800c920:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c922:	bf00      	nop
 800c924:	e000ed88 	.word	0xe000ed88

0800c928 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c928:	b480      	push	{r7}
 800c92a:	b085      	sub	sp, #20
 800c92c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c92e:	f3ef 8305 	mrs	r3, IPSR
 800c932:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	2b0f      	cmp	r3, #15
 800c938:	d915      	bls.n	800c966 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c93a:	4a18      	ldr	r2, [pc, #96]	@ (800c99c <vPortValidateInterruptPriority+0x74>)
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	4413      	add	r3, r2
 800c940:	781b      	ldrb	r3, [r3, #0]
 800c942:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c944:	4b16      	ldr	r3, [pc, #88]	@ (800c9a0 <vPortValidateInterruptPriority+0x78>)
 800c946:	781b      	ldrb	r3, [r3, #0]
 800c948:	7afa      	ldrb	r2, [r7, #11]
 800c94a:	429a      	cmp	r2, r3
 800c94c:	d20b      	bcs.n	800c966 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c94e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c952:	f383 8811 	msr	BASEPRI, r3
 800c956:	f3bf 8f6f 	isb	sy
 800c95a:	f3bf 8f4f 	dsb	sy
 800c95e:	607b      	str	r3, [r7, #4]
}
 800c960:	bf00      	nop
 800c962:	bf00      	nop
 800c964:	e7fd      	b.n	800c962 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c966:	4b0f      	ldr	r3, [pc, #60]	@ (800c9a4 <vPortValidateInterruptPriority+0x7c>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c96e:	4b0e      	ldr	r3, [pc, #56]	@ (800c9a8 <vPortValidateInterruptPriority+0x80>)
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	429a      	cmp	r2, r3
 800c974:	d90b      	bls.n	800c98e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c97a:	f383 8811 	msr	BASEPRI, r3
 800c97e:	f3bf 8f6f 	isb	sy
 800c982:	f3bf 8f4f 	dsb	sy
 800c986:	603b      	str	r3, [r7, #0]
}
 800c988:	bf00      	nop
 800c98a:	bf00      	nop
 800c98c:	e7fd      	b.n	800c98a <vPortValidateInterruptPriority+0x62>
	}
 800c98e:	bf00      	nop
 800c990:	3714      	adds	r7, #20
 800c992:	46bd      	mov	sp, r7
 800c994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c998:	4770      	bx	lr
 800c99a:	bf00      	nop
 800c99c:	e000e3f0 	.word	0xe000e3f0
 800c9a0:	20000720 	.word	0x20000720
 800c9a4:	e000ed0c 	.word	0xe000ed0c
 800c9a8:	20000724 	.word	0x20000724

0800c9ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b08a      	sub	sp, #40	@ 0x28
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c9b8:	f7ff f8c8 	bl	800bb4c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c9bc:	4b5f      	ldr	r3, [pc, #380]	@ (800cb3c <pvPortMalloc+0x190>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d101      	bne.n	800c9c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c9c4:	f000 f92a 	bl	800cc1c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c9c8:	4b5d      	ldr	r3, [pc, #372]	@ (800cb40 <pvPortMalloc+0x194>)
 800c9ca:	681a      	ldr	r2, [r3, #0]
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	4013      	ands	r3, r2
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	f040 8095 	bne.w	800cb00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d01e      	beq.n	800ca1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c9dc:	2208      	movs	r2, #8
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	4413      	add	r3, r2
 800c9e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f003 0307 	and.w	r3, r3, #7
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d015      	beq.n	800ca1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	f023 0307 	bic.w	r3, r3, #7
 800c9f4:	3308      	adds	r3, #8
 800c9f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	f003 0307 	and.w	r3, r3, #7
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d00b      	beq.n	800ca1a <pvPortMalloc+0x6e>
	__asm volatile
 800ca02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca06:	f383 8811 	msr	BASEPRI, r3
 800ca0a:	f3bf 8f6f 	isb	sy
 800ca0e:	f3bf 8f4f 	dsb	sy
 800ca12:	617b      	str	r3, [r7, #20]
}
 800ca14:	bf00      	nop
 800ca16:	bf00      	nop
 800ca18:	e7fd      	b.n	800ca16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d06f      	beq.n	800cb00 <pvPortMalloc+0x154>
 800ca20:	4b48      	ldr	r3, [pc, #288]	@ (800cb44 <pvPortMalloc+0x198>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	687a      	ldr	r2, [r7, #4]
 800ca26:	429a      	cmp	r2, r3
 800ca28:	d86a      	bhi.n	800cb00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ca2a:	4b47      	ldr	r3, [pc, #284]	@ (800cb48 <pvPortMalloc+0x19c>)
 800ca2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ca2e:	4b46      	ldr	r3, [pc, #280]	@ (800cb48 <pvPortMalloc+0x19c>)
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ca34:	e004      	b.n	800ca40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ca36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ca3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ca40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca42:	685b      	ldr	r3, [r3, #4]
 800ca44:	687a      	ldr	r2, [r7, #4]
 800ca46:	429a      	cmp	r2, r3
 800ca48:	d903      	bls.n	800ca52 <pvPortMalloc+0xa6>
 800ca4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d1f1      	bne.n	800ca36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ca52:	4b3a      	ldr	r3, [pc, #232]	@ (800cb3c <pvPortMalloc+0x190>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca58:	429a      	cmp	r2, r3
 800ca5a:	d051      	beq.n	800cb00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ca5c:	6a3b      	ldr	r3, [r7, #32]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	2208      	movs	r2, #8
 800ca62:	4413      	add	r3, r2
 800ca64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ca66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca68:	681a      	ldr	r2, [r3, #0]
 800ca6a:	6a3b      	ldr	r3, [r7, #32]
 800ca6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ca6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca70:	685a      	ldr	r2, [r3, #4]
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	1ad2      	subs	r2, r2, r3
 800ca76:	2308      	movs	r3, #8
 800ca78:	005b      	lsls	r3, r3, #1
 800ca7a:	429a      	cmp	r2, r3
 800ca7c:	d920      	bls.n	800cac0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ca7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	4413      	add	r3, r2
 800ca84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ca86:	69bb      	ldr	r3, [r7, #24]
 800ca88:	f003 0307 	and.w	r3, r3, #7
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d00b      	beq.n	800caa8 <pvPortMalloc+0xfc>
	__asm volatile
 800ca90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca94:	f383 8811 	msr	BASEPRI, r3
 800ca98:	f3bf 8f6f 	isb	sy
 800ca9c:	f3bf 8f4f 	dsb	sy
 800caa0:	613b      	str	r3, [r7, #16]
}
 800caa2:	bf00      	nop
 800caa4:	bf00      	nop
 800caa6:	e7fd      	b.n	800caa4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800caa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caaa:	685a      	ldr	r2, [r3, #4]
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	1ad2      	subs	r2, r2, r3
 800cab0:	69bb      	ldr	r3, [r7, #24]
 800cab2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cab6:	687a      	ldr	r2, [r7, #4]
 800cab8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800caba:	69b8      	ldr	r0, [r7, #24]
 800cabc:	f000 f910 	bl	800cce0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cac0:	4b20      	ldr	r3, [pc, #128]	@ (800cb44 <pvPortMalloc+0x198>)
 800cac2:	681a      	ldr	r2, [r3, #0]
 800cac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac6:	685b      	ldr	r3, [r3, #4]
 800cac8:	1ad3      	subs	r3, r2, r3
 800caca:	4a1e      	ldr	r2, [pc, #120]	@ (800cb44 <pvPortMalloc+0x198>)
 800cacc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cace:	4b1d      	ldr	r3, [pc, #116]	@ (800cb44 <pvPortMalloc+0x198>)
 800cad0:	681a      	ldr	r2, [r3, #0]
 800cad2:	4b1e      	ldr	r3, [pc, #120]	@ (800cb4c <pvPortMalloc+0x1a0>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	429a      	cmp	r2, r3
 800cad8:	d203      	bcs.n	800cae2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cada:	4b1a      	ldr	r3, [pc, #104]	@ (800cb44 <pvPortMalloc+0x198>)
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	4a1b      	ldr	r2, [pc, #108]	@ (800cb4c <pvPortMalloc+0x1a0>)
 800cae0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cae4:	685a      	ldr	r2, [r3, #4]
 800cae6:	4b16      	ldr	r3, [pc, #88]	@ (800cb40 <pvPortMalloc+0x194>)
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	431a      	orrs	r2, r3
 800caec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800caf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caf2:	2200      	movs	r2, #0
 800caf4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800caf6:	4b16      	ldr	r3, [pc, #88]	@ (800cb50 <pvPortMalloc+0x1a4>)
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	3301      	adds	r3, #1
 800cafc:	4a14      	ldr	r2, [pc, #80]	@ (800cb50 <pvPortMalloc+0x1a4>)
 800cafe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cb00:	f7ff f832 	bl	800bb68 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800cb04:	69fb      	ldr	r3, [r7, #28]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d101      	bne.n	800cb0e <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800cb0a:	f7f3 fcfb 	bl	8000504 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb0e:	69fb      	ldr	r3, [r7, #28]
 800cb10:	f003 0307 	and.w	r3, r3, #7
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d00b      	beq.n	800cb30 <pvPortMalloc+0x184>
	__asm volatile
 800cb18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb1c:	f383 8811 	msr	BASEPRI, r3
 800cb20:	f3bf 8f6f 	isb	sy
 800cb24:	f3bf 8f4f 	dsb	sy
 800cb28:	60fb      	str	r3, [r7, #12]
}
 800cb2a:	bf00      	nop
 800cb2c:	bf00      	nop
 800cb2e:	e7fd      	b.n	800cb2c <pvPortMalloc+0x180>
	return pvReturn;
 800cb30:	69fb      	ldr	r3, [r7, #28]
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	3728      	adds	r7, #40	@ 0x28
 800cb36:	46bd      	mov	sp, r7
 800cb38:	bd80      	pop	{r7, pc}
 800cb3a:	bf00      	nop
 800cb3c:	20008730 	.word	0x20008730
 800cb40:	20008744 	.word	0x20008744
 800cb44:	20008734 	.word	0x20008734
 800cb48:	20008728 	.word	0x20008728
 800cb4c:	20008738 	.word	0x20008738
 800cb50:	2000873c 	.word	0x2000873c

0800cb54 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b086      	sub	sp, #24
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d04f      	beq.n	800cc06 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cb66:	2308      	movs	r3, #8
 800cb68:	425b      	negs	r3, r3
 800cb6a:	697a      	ldr	r2, [r7, #20]
 800cb6c:	4413      	add	r3, r2
 800cb6e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cb70:	697b      	ldr	r3, [r7, #20]
 800cb72:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	685a      	ldr	r2, [r3, #4]
 800cb78:	4b25      	ldr	r3, [pc, #148]	@ (800cc10 <vPortFree+0xbc>)
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	4013      	ands	r3, r2
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d10b      	bne.n	800cb9a <vPortFree+0x46>
	__asm volatile
 800cb82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb86:	f383 8811 	msr	BASEPRI, r3
 800cb8a:	f3bf 8f6f 	isb	sy
 800cb8e:	f3bf 8f4f 	dsb	sy
 800cb92:	60fb      	str	r3, [r7, #12]
}
 800cb94:	bf00      	nop
 800cb96:	bf00      	nop
 800cb98:	e7fd      	b.n	800cb96 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cb9a:	693b      	ldr	r3, [r7, #16]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d00b      	beq.n	800cbba <vPortFree+0x66>
	__asm volatile
 800cba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cba6:	f383 8811 	msr	BASEPRI, r3
 800cbaa:	f3bf 8f6f 	isb	sy
 800cbae:	f3bf 8f4f 	dsb	sy
 800cbb2:	60bb      	str	r3, [r7, #8]
}
 800cbb4:	bf00      	nop
 800cbb6:	bf00      	nop
 800cbb8:	e7fd      	b.n	800cbb6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cbba:	693b      	ldr	r3, [r7, #16]
 800cbbc:	685a      	ldr	r2, [r3, #4]
 800cbbe:	4b14      	ldr	r3, [pc, #80]	@ (800cc10 <vPortFree+0xbc>)
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	4013      	ands	r3, r2
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d01e      	beq.n	800cc06 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cbc8:	693b      	ldr	r3, [r7, #16]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d11a      	bne.n	800cc06 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cbd0:	693b      	ldr	r3, [r7, #16]
 800cbd2:	685a      	ldr	r2, [r3, #4]
 800cbd4:	4b0e      	ldr	r3, [pc, #56]	@ (800cc10 <vPortFree+0xbc>)
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	43db      	mvns	r3, r3
 800cbda:	401a      	ands	r2, r3
 800cbdc:	693b      	ldr	r3, [r7, #16]
 800cbde:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cbe0:	f7fe ffb4 	bl	800bb4c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cbe4:	693b      	ldr	r3, [r7, #16]
 800cbe6:	685a      	ldr	r2, [r3, #4]
 800cbe8:	4b0a      	ldr	r3, [pc, #40]	@ (800cc14 <vPortFree+0xc0>)
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	4413      	add	r3, r2
 800cbee:	4a09      	ldr	r2, [pc, #36]	@ (800cc14 <vPortFree+0xc0>)
 800cbf0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cbf2:	6938      	ldr	r0, [r7, #16]
 800cbf4:	f000 f874 	bl	800cce0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cbf8:	4b07      	ldr	r3, [pc, #28]	@ (800cc18 <vPortFree+0xc4>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	3301      	adds	r3, #1
 800cbfe:	4a06      	ldr	r2, [pc, #24]	@ (800cc18 <vPortFree+0xc4>)
 800cc00:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cc02:	f7fe ffb1 	bl	800bb68 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cc06:	bf00      	nop
 800cc08:	3718      	adds	r7, #24
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bd80      	pop	{r7, pc}
 800cc0e:	bf00      	nop
 800cc10:	20008744 	.word	0x20008744
 800cc14:	20008734 	.word	0x20008734
 800cc18:	20008740 	.word	0x20008740

0800cc1c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	b085      	sub	sp, #20
 800cc20:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cc22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cc26:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cc28:	4b27      	ldr	r3, [pc, #156]	@ (800ccc8 <prvHeapInit+0xac>)
 800cc2a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	f003 0307 	and.w	r3, r3, #7
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d00c      	beq.n	800cc50 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	3307      	adds	r3, #7
 800cc3a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	f023 0307 	bic.w	r3, r3, #7
 800cc42:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cc44:	68ba      	ldr	r2, [r7, #8]
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	1ad3      	subs	r3, r2, r3
 800cc4a:	4a1f      	ldr	r2, [pc, #124]	@ (800ccc8 <prvHeapInit+0xac>)
 800cc4c:	4413      	add	r3, r2
 800cc4e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cc54:	4a1d      	ldr	r2, [pc, #116]	@ (800cccc <prvHeapInit+0xb0>)
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cc5a:	4b1c      	ldr	r3, [pc, #112]	@ (800cccc <prvHeapInit+0xb0>)
 800cc5c:	2200      	movs	r2, #0
 800cc5e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	68ba      	ldr	r2, [r7, #8]
 800cc64:	4413      	add	r3, r2
 800cc66:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cc68:	2208      	movs	r2, #8
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	1a9b      	subs	r3, r3, r2
 800cc6e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	f023 0307 	bic.w	r3, r3, #7
 800cc76:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	4a15      	ldr	r2, [pc, #84]	@ (800ccd0 <prvHeapInit+0xb4>)
 800cc7c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cc7e:	4b14      	ldr	r3, [pc, #80]	@ (800ccd0 <prvHeapInit+0xb4>)
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	2200      	movs	r2, #0
 800cc84:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cc86:	4b12      	ldr	r3, [pc, #72]	@ (800ccd0 <prvHeapInit+0xb4>)
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	68fa      	ldr	r2, [r7, #12]
 800cc96:	1ad2      	subs	r2, r2, r3
 800cc98:	683b      	ldr	r3, [r7, #0]
 800cc9a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cc9c:	4b0c      	ldr	r3, [pc, #48]	@ (800ccd0 <prvHeapInit+0xb4>)
 800cc9e:	681a      	ldr	r2, [r3, #0]
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	685b      	ldr	r3, [r3, #4]
 800cca8:	4a0a      	ldr	r2, [pc, #40]	@ (800ccd4 <prvHeapInit+0xb8>)
 800ccaa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ccac:	683b      	ldr	r3, [r7, #0]
 800ccae:	685b      	ldr	r3, [r3, #4]
 800ccb0:	4a09      	ldr	r2, [pc, #36]	@ (800ccd8 <prvHeapInit+0xbc>)
 800ccb2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ccb4:	4b09      	ldr	r3, [pc, #36]	@ (800ccdc <prvHeapInit+0xc0>)
 800ccb6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ccba:	601a      	str	r2, [r3, #0]
}
 800ccbc:	bf00      	nop
 800ccbe:	3714      	adds	r7, #20
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc6:	4770      	bx	lr
 800ccc8:	20000728 	.word	0x20000728
 800cccc:	20008728 	.word	0x20008728
 800ccd0:	20008730 	.word	0x20008730
 800ccd4:	20008738 	.word	0x20008738
 800ccd8:	20008734 	.word	0x20008734
 800ccdc:	20008744 	.word	0x20008744

0800cce0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cce0:	b480      	push	{r7}
 800cce2:	b085      	sub	sp, #20
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cce8:	4b28      	ldr	r3, [pc, #160]	@ (800cd8c <prvInsertBlockIntoFreeList+0xac>)
 800ccea:	60fb      	str	r3, [r7, #12]
 800ccec:	e002      	b.n	800ccf4 <prvInsertBlockIntoFreeList+0x14>
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	60fb      	str	r3, [r7, #12]
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	687a      	ldr	r2, [r7, #4]
 800ccfa:	429a      	cmp	r2, r3
 800ccfc:	d8f7      	bhi.n	800ccee <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	685b      	ldr	r3, [r3, #4]
 800cd06:	68ba      	ldr	r2, [r7, #8]
 800cd08:	4413      	add	r3, r2
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	429a      	cmp	r2, r3
 800cd0e:	d108      	bne.n	800cd22 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	685a      	ldr	r2, [r3, #4]
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	685b      	ldr	r3, [r3, #4]
 800cd18:	441a      	add	r2, r3
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	685b      	ldr	r3, [r3, #4]
 800cd2a:	68ba      	ldr	r2, [r7, #8]
 800cd2c:	441a      	add	r2, r3
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d118      	bne.n	800cd68 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	681a      	ldr	r2, [r3, #0]
 800cd3a:	4b15      	ldr	r3, [pc, #84]	@ (800cd90 <prvInsertBlockIntoFreeList+0xb0>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	429a      	cmp	r2, r3
 800cd40:	d00d      	beq.n	800cd5e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	685a      	ldr	r2, [r3, #4]
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	685b      	ldr	r3, [r3, #4]
 800cd4c:	441a      	add	r2, r3
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	681a      	ldr	r2, [r3, #0]
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	601a      	str	r2, [r3, #0]
 800cd5c:	e008      	b.n	800cd70 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cd5e:	4b0c      	ldr	r3, [pc, #48]	@ (800cd90 <prvInsertBlockIntoFreeList+0xb0>)
 800cd60:	681a      	ldr	r2, [r3, #0]
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	601a      	str	r2, [r3, #0]
 800cd66:	e003      	b.n	800cd70 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	681a      	ldr	r2, [r3, #0]
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cd70:	68fa      	ldr	r2, [r7, #12]
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	429a      	cmp	r2, r3
 800cd76:	d002      	beq.n	800cd7e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	687a      	ldr	r2, [r7, #4]
 800cd7c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cd7e:	bf00      	nop
 800cd80:	3714      	adds	r7, #20
 800cd82:	46bd      	mov	sp, r7
 800cd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd88:	4770      	bx	lr
 800cd8a:	bf00      	nop
 800cd8c:	20008728 	.word	0x20008728
 800cd90:	20008730 	.word	0x20008730

0800cd94 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 800cd98:	2200      	movs	r2, #0
 800cd9a:	490e      	ldr	r1, [pc, #56]	@ (800cdd4 <MX_USB_HOST_Init+0x40>)
 800cd9c:	480e      	ldr	r0, [pc, #56]	@ (800cdd8 <MX_USB_HOST_Init+0x44>)
 800cd9e:	f7fb fe0b 	bl	80089b8 <USBH_Init>
 800cda2:	4603      	mov	r3, r0
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d001      	beq.n	800cdac <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800cda8:	f7f3 ffe4 	bl	8000d74 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 800cdac:	490b      	ldr	r1, [pc, #44]	@ (800cddc <MX_USB_HOST_Init+0x48>)
 800cdae:	480a      	ldr	r0, [pc, #40]	@ (800cdd8 <MX_USB_HOST_Init+0x44>)
 800cdb0:	f7fb fed7 	bl	8008b62 <USBH_RegisterClass>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d001      	beq.n	800cdbe <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800cdba:	f7f3 ffdb 	bl	8000d74 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 800cdbe:	4806      	ldr	r0, [pc, #24]	@ (800cdd8 <MX_USB_HOST_Init+0x44>)
 800cdc0:	f7fb ff5b 	bl	8008c7a <USBH_Start>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d001      	beq.n	800cdce <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800cdca:	f7f3 ffd3 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800cdce:	bf00      	nop
 800cdd0:	bd80      	pop	{r7, pc}
 800cdd2:	bf00      	nop
 800cdd4:	0800cde1 	.word	0x0800cde1
 800cdd8:	20008748 	.word	0x20008748
 800cddc:	2000000c 	.word	0x2000000c

0800cde0 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800cde0:	b480      	push	{r7}
 800cde2:	b083      	sub	sp, #12
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	6078      	str	r0, [r7, #4]
 800cde8:	460b      	mov	r3, r1
 800cdea:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800cdec:	78fb      	ldrb	r3, [r7, #3]
 800cdee:	3b01      	subs	r3, #1
 800cdf0:	2b04      	cmp	r3, #4
 800cdf2:	d819      	bhi.n	800ce28 <USBH_UserProcess+0x48>
 800cdf4:	a201      	add	r2, pc, #4	@ (adr r2, 800cdfc <USBH_UserProcess+0x1c>)
 800cdf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdfa:	bf00      	nop
 800cdfc:	0800ce29 	.word	0x0800ce29
 800ce00:	0800ce19 	.word	0x0800ce19
 800ce04:	0800ce29 	.word	0x0800ce29
 800ce08:	0800ce21 	.word	0x0800ce21
 800ce0c:	0800ce11 	.word	0x0800ce11
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ce10:	4b09      	ldr	r3, [pc, #36]	@ (800ce38 <USBH_UserProcess+0x58>)
 800ce12:	2203      	movs	r2, #3
 800ce14:	701a      	strb	r2, [r3, #0]
  break;
 800ce16:	e008      	b.n	800ce2a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ce18:	4b07      	ldr	r3, [pc, #28]	@ (800ce38 <USBH_UserProcess+0x58>)
 800ce1a:	2202      	movs	r2, #2
 800ce1c:	701a      	strb	r2, [r3, #0]
  break;
 800ce1e:	e004      	b.n	800ce2a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ce20:	4b05      	ldr	r3, [pc, #20]	@ (800ce38 <USBH_UserProcess+0x58>)
 800ce22:	2201      	movs	r2, #1
 800ce24:	701a      	strb	r2, [r3, #0]
  break;
 800ce26:	e000      	b.n	800ce2a <USBH_UserProcess+0x4a>

  default:
  break;
 800ce28:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ce2a:	bf00      	nop
 800ce2c:	370c      	adds	r7, #12
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce34:	4770      	bx	lr
 800ce36:	bf00      	nop
 800ce38:	20008b2c 	.word	0x20008b2c

0800ce3c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b08a      	sub	sp, #40	@ 0x28
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ce44:	f107 0314 	add.w	r3, r7, #20
 800ce48:	2200      	movs	r2, #0
 800ce4a:	601a      	str	r2, [r3, #0]
 800ce4c:	605a      	str	r2, [r3, #4]
 800ce4e:	609a      	str	r2, [r3, #8]
 800ce50:	60da      	str	r2, [r3, #12]
 800ce52:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	4a24      	ldr	r2, [pc, #144]	@ (800ceec <HAL_HCD_MspInit+0xb0>)
 800ce5a:	4293      	cmp	r3, r2
 800ce5c:	d141      	bne.n	800cee2 <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ce5e:	2300      	movs	r3, #0
 800ce60:	613b      	str	r3, [r7, #16]
 800ce62:	4b23      	ldr	r3, [pc, #140]	@ (800cef0 <HAL_HCD_MspInit+0xb4>)
 800ce64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce66:	4a22      	ldr	r2, [pc, #136]	@ (800cef0 <HAL_HCD_MspInit+0xb4>)
 800ce68:	f043 0302 	orr.w	r3, r3, #2
 800ce6c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ce6e:	4b20      	ldr	r3, [pc, #128]	@ (800cef0 <HAL_HCD_MspInit+0xb4>)
 800ce70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce72:	f003 0302 	and.w	r3, r3, #2
 800ce76:	613b      	str	r3, [r7, #16]
 800ce78:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800ce7a:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800ce7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce80:	2302      	movs	r3, #2
 800ce82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce84:	2300      	movs	r3, #0
 800ce86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ce88:	2300      	movs	r3, #0
 800ce8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800ce8c:	230c      	movs	r3, #12
 800ce8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce90:	f107 0314 	add.w	r3, r7, #20
 800ce94:	4619      	mov	r1, r3
 800ce96:	4817      	ldr	r0, [pc, #92]	@ (800cef4 <HAL_HCD_MspInit+0xb8>)
 800ce98:	f7f4 ffaa 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800ce9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cea0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cea2:	2300      	movs	r3, #0
 800cea4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cea6:	2300      	movs	r3, #0
 800cea8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800ceaa:	f107 0314 	add.w	r3, r7, #20
 800ceae:	4619      	mov	r1, r3
 800ceb0:	4810      	ldr	r0, [pc, #64]	@ (800cef4 <HAL_HCD_MspInit+0xb8>)
 800ceb2:	f7f4 ff9d 	bl	8001df0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	60fb      	str	r3, [r7, #12]
 800ceba:	4b0d      	ldr	r3, [pc, #52]	@ (800cef0 <HAL_HCD_MspInit+0xb4>)
 800cebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cebe:	4a0c      	ldr	r2, [pc, #48]	@ (800cef0 <HAL_HCD_MspInit+0xb4>)
 800cec0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800cec4:	6313      	str	r3, [r2, #48]	@ 0x30
 800cec6:	4b0a      	ldr	r3, [pc, #40]	@ (800cef0 <HAL_HCD_MspInit+0xb4>)
 800cec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ceca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cece:	60fb      	str	r3, [r7, #12]
 800ced0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 800ced2:	2200      	movs	r2, #0
 800ced4:	2105      	movs	r1, #5
 800ced6:	204d      	movs	r0, #77	@ 0x4d
 800ced8:	f7f4 fd58 	bl	800198c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800cedc:	204d      	movs	r0, #77	@ 0x4d
 800cede:	f7f4 fd71 	bl	80019c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800cee2:	bf00      	nop
 800cee4:	3728      	adds	r7, #40	@ 0x28
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bd80      	pop	{r7, pc}
 800ceea:	bf00      	nop
 800ceec:	40040000 	.word	0x40040000
 800cef0:	40023800 	.word	0x40023800
 800cef4:	40020400 	.word	0x40020400

0800cef8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800cef8:	b580      	push	{r7, lr}
 800cefa:	b082      	sub	sp, #8
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cf06:	4618      	mov	r0, r3
 800cf08:	f7fc fb69 	bl	80095de <USBH_LL_IncTimer>
}
 800cf0c:	bf00      	nop
 800cf0e:	3708      	adds	r7, #8
 800cf10:	46bd      	mov	sp, r7
 800cf12:	bd80      	pop	{r7, pc}

0800cf14 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b082      	sub	sp, #8
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cf22:	4618      	mov	r0, r3
 800cf24:	f7fc fbad 	bl	8009682 <USBH_LL_Connect>
}
 800cf28:	bf00      	nop
 800cf2a:	3708      	adds	r7, #8
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bd80      	pop	{r7, pc}

0800cf30 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b082      	sub	sp, #8
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cf3e:	4618      	mov	r0, r3
 800cf40:	f7fc fbc2 	bl	80096c8 <USBH_LL_Disconnect>
}
 800cf44:	bf00      	nop
 800cf46:	3708      	adds	r7, #8
 800cf48:	46bd      	mov	sp, r7
 800cf4a:	bd80      	pop	{r7, pc}

0800cf4c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b082      	sub	sp, #8
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
 800cf54:	460b      	mov	r3, r1
 800cf56:	70fb      	strb	r3, [r7, #3]
 800cf58:	4613      	mov	r3, r2
 800cf5a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cf62:	4618      	mov	r0, r3
 800cf64:	f7fc fbf7 	bl	8009756 <USBH_LL_NotifyURBChange>
#endif
}
 800cf68:	bf00      	nop
 800cf6a:	3708      	adds	r7, #8
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	bd80      	pop	{r7, pc}

0800cf70 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b082      	sub	sp, #8
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f7fc fb57 	bl	8009632 <USBH_LL_PortEnabled>
}
 800cf84:	bf00      	nop
 800cf86:	3708      	adds	r7, #8
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	bd80      	pop	{r7, pc}

0800cf8c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b082      	sub	sp, #8
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	f7fc fb63 	bl	8009666 <USBH_LL_PortDisabled>
}
 800cfa0:	bf00      	nop
 800cfa2:	3708      	adds	r7, #8
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}

0800cfa8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b082      	sub	sp, #8
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d132      	bne.n	800d020 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800cfba:	4a1c      	ldr	r2, [pc, #112]	@ (800d02c <USBH_LL_Init+0x84>)
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	4a19      	ldr	r2, [pc, #100]	@ (800d02c <USBH_LL_Init+0x84>)
 800cfc6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800cfca:	4b18      	ldr	r3, [pc, #96]	@ (800d02c <USBH_LL_Init+0x84>)
 800cfcc:	4a18      	ldr	r2, [pc, #96]	@ (800d030 <USBH_LL_Init+0x88>)
 800cfce:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 800cfd0:	4b16      	ldr	r3, [pc, #88]	@ (800d02c <USBH_LL_Init+0x84>)
 800cfd2:	220c      	movs	r2, #12
 800cfd4:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800cfd6:	4b15      	ldr	r3, [pc, #84]	@ (800d02c <USBH_LL_Init+0x84>)
 800cfd8:	2201      	movs	r2, #1
 800cfda:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800cfdc:	4b13      	ldr	r3, [pc, #76]	@ (800d02c <USBH_LL_Init+0x84>)
 800cfde:	2200      	movs	r2, #0
 800cfe0:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800cfe2:	4b12      	ldr	r3, [pc, #72]	@ (800d02c <USBH_LL_Init+0x84>)
 800cfe4:	2202      	movs	r2, #2
 800cfe6:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800cfe8:	4b10      	ldr	r3, [pc, #64]	@ (800d02c <USBH_LL_Init+0x84>)
 800cfea:	2200      	movs	r2, #0
 800cfec:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800cfee:	4b0f      	ldr	r3, [pc, #60]	@ (800d02c <USBH_LL_Init+0x84>)
 800cff0:	2200      	movs	r2, #0
 800cff2:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800cff4:	4b0d      	ldr	r3, [pc, #52]	@ (800d02c <USBH_LL_Init+0x84>)
 800cff6:	2200      	movs	r2, #0
 800cff8:	739a      	strb	r2, [r3, #14]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800cffa:	4b0c      	ldr	r3, [pc, #48]	@ (800d02c <USBH_LL_Init+0x84>)
 800cffc:	2200      	movs	r2, #0
 800cffe:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800d000:	480a      	ldr	r0, [pc, #40]	@ (800d02c <USBH_LL_Init+0x84>)
 800d002:	f7f5 f8ba 	bl	800217a <HAL_HCD_Init>
 800d006:	4603      	mov	r3, r0
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d001      	beq.n	800d010 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 800d00c:	f7f3 feb2 	bl	8000d74 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800d010:	4806      	ldr	r0, [pc, #24]	@ (800d02c <USBH_LL_Init+0x84>)
 800d012:	f7f5 fd1b 	bl	8002a4c <HAL_HCD_GetCurrentFrame>
 800d016:	4603      	mov	r3, r0
 800d018:	4619      	mov	r1, r3
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f7fc fad0 	bl	80095c0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d020:	2300      	movs	r3, #0
}
 800d022:	4618      	mov	r0, r3
 800d024:	3708      	adds	r7, #8
 800d026:	46bd      	mov	sp, r7
 800d028:	bd80      	pop	{r7, pc}
 800d02a:	bf00      	nop
 800d02c:	20008b30 	.word	0x20008b30
 800d030:	40040000 	.word	0x40040000

0800d034 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b084      	sub	sp, #16
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d03c:	2300      	movs	r3, #0
 800d03e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d040:	2300      	movs	r3, #0
 800d042:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d04a:	4618      	mov	r0, r3
 800d04c:	f7f5 fc86 	bl	800295c <HAL_HCD_Start>
 800d050:	4603      	mov	r3, r0
 800d052:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d054:	7bfb      	ldrb	r3, [r7, #15]
 800d056:	4618      	mov	r0, r3
 800d058:	f000 f95e 	bl	800d318 <USBH_Get_USB_Status>
 800d05c:	4603      	mov	r3, r0
 800d05e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d060:	7bbb      	ldrb	r3, [r7, #14]
}
 800d062:	4618      	mov	r0, r3
 800d064:	3710      	adds	r7, #16
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}

0800d06a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d06a:	b580      	push	{r7, lr}
 800d06c:	b084      	sub	sp, #16
 800d06e:	af00      	add	r7, sp, #0
 800d070:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d072:	2300      	movs	r3, #0
 800d074:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d076:	2300      	movs	r3, #0
 800d078:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d080:	4618      	mov	r0, r3
 800d082:	f7f5 fc8e 	bl	80029a2 <HAL_HCD_Stop>
 800d086:	4603      	mov	r3, r0
 800d088:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d08a:	7bfb      	ldrb	r3, [r7, #15]
 800d08c:	4618      	mov	r0, r3
 800d08e:	f000 f943 	bl	800d318 <USBH_Get_USB_Status>
 800d092:	4603      	mov	r3, r0
 800d094:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d096:	7bbb      	ldrb	r3, [r7, #14]
}
 800d098:	4618      	mov	r0, r3
 800d09a:	3710      	adds	r7, #16
 800d09c:	46bd      	mov	sp, r7
 800d09e:	bd80      	pop	{r7, pc}

0800d0a0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b084      	sub	sp, #16
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d0a8:	2301      	movs	r3, #1
 800d0aa:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f7f5 fcd8 	bl	8002a68 <HAL_HCD_GetCurrentSpeed>
 800d0b8:	4603      	mov	r3, r0
 800d0ba:	2b02      	cmp	r3, #2
 800d0bc:	d00c      	beq.n	800d0d8 <USBH_LL_GetSpeed+0x38>
 800d0be:	2b02      	cmp	r3, #2
 800d0c0:	d80d      	bhi.n	800d0de <USBH_LL_GetSpeed+0x3e>
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d002      	beq.n	800d0cc <USBH_LL_GetSpeed+0x2c>
 800d0c6:	2b01      	cmp	r3, #1
 800d0c8:	d003      	beq.n	800d0d2 <USBH_LL_GetSpeed+0x32>
 800d0ca:	e008      	b.n	800d0de <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	73fb      	strb	r3, [r7, #15]
    break;
 800d0d0:	e008      	b.n	800d0e4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d0d2:	2301      	movs	r3, #1
 800d0d4:	73fb      	strb	r3, [r7, #15]
    break;
 800d0d6:	e005      	b.n	800d0e4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d0d8:	2302      	movs	r3, #2
 800d0da:	73fb      	strb	r3, [r7, #15]
    break;
 800d0dc:	e002      	b.n	800d0e4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d0de:	2301      	movs	r3, #1
 800d0e0:	73fb      	strb	r3, [r7, #15]
    break;
 800d0e2:	bf00      	nop
  }
  return  speed;
 800d0e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	3710      	adds	r7, #16
 800d0ea:	46bd      	mov	sp, r7
 800d0ec:	bd80      	pop	{r7, pc}

0800d0ee <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d0ee:	b580      	push	{r7, lr}
 800d0f0:	b084      	sub	sp, #16
 800d0f2:	af00      	add	r7, sp, #0
 800d0f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d104:	4618      	mov	r0, r3
 800d106:	f7f5 fc69 	bl	80029dc <HAL_HCD_ResetPort>
 800d10a:	4603      	mov	r3, r0
 800d10c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d10e:	7bfb      	ldrb	r3, [r7, #15]
 800d110:	4618      	mov	r0, r3
 800d112:	f000 f901 	bl	800d318 <USBH_Get_USB_Status>
 800d116:	4603      	mov	r3, r0
 800d118:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d11a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d11c:	4618      	mov	r0, r3
 800d11e:	3710      	adds	r7, #16
 800d120:	46bd      	mov	sp, r7
 800d122:	bd80      	pop	{r7, pc}

0800d124 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b082      	sub	sp, #8
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
 800d12c:	460b      	mov	r3, r1
 800d12e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d136:	78fa      	ldrb	r2, [r7, #3]
 800d138:	4611      	mov	r1, r2
 800d13a:	4618      	mov	r0, r3
 800d13c:	f7f5 fc71 	bl	8002a22 <HAL_HCD_HC_GetXferCount>
 800d140:	4603      	mov	r3, r0
}
 800d142:	4618      	mov	r0, r3
 800d144:	3708      	adds	r7, #8
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}

0800d14a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d14a:	b590      	push	{r4, r7, lr}
 800d14c:	b089      	sub	sp, #36	@ 0x24
 800d14e:	af04      	add	r7, sp, #16
 800d150:	6078      	str	r0, [r7, #4]
 800d152:	4608      	mov	r0, r1
 800d154:	4611      	mov	r1, r2
 800d156:	461a      	mov	r2, r3
 800d158:	4603      	mov	r3, r0
 800d15a:	70fb      	strb	r3, [r7, #3]
 800d15c:	460b      	mov	r3, r1
 800d15e:	70bb      	strb	r3, [r7, #2]
 800d160:	4613      	mov	r3, r2
 800d162:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d164:	2300      	movs	r3, #0
 800d166:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d168:	2300      	movs	r3, #0
 800d16a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d172:	787c      	ldrb	r4, [r7, #1]
 800d174:	78ba      	ldrb	r2, [r7, #2]
 800d176:	78f9      	ldrb	r1, [r7, #3]
 800d178:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d17a:	9302      	str	r3, [sp, #8]
 800d17c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d180:	9301      	str	r3, [sp, #4]
 800d182:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d186:	9300      	str	r3, [sp, #0]
 800d188:	4623      	mov	r3, r4
 800d18a:	f7f5 f85d 	bl	8002248 <HAL_HCD_HC_Init>
 800d18e:	4603      	mov	r3, r0
 800d190:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d192:	7bfb      	ldrb	r3, [r7, #15]
 800d194:	4618      	mov	r0, r3
 800d196:	f000 f8bf 	bl	800d318 <USBH_Get_USB_Status>
 800d19a:	4603      	mov	r3, r0
 800d19c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d19e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	3714      	adds	r7, #20
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	bd90      	pop	{r4, r7, pc}

0800d1a8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b084      	sub	sp, #16
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]
 800d1b0:	460b      	mov	r3, r1
 800d1b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d1c2:	78fa      	ldrb	r2, [r7, #3]
 800d1c4:	4611      	mov	r1, r2
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f7f5 f8f6 	bl	80023b8 <HAL_HCD_HC_Halt>
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d1d0:	7bfb      	ldrb	r3, [r7, #15]
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f000 f8a0 	bl	800d318 <USBH_Get_USB_Status>
 800d1d8:	4603      	mov	r3, r0
 800d1da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d1dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1de:	4618      	mov	r0, r3
 800d1e0:	3710      	adds	r7, #16
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	bd80      	pop	{r7, pc}

0800d1e6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d1e6:	b590      	push	{r4, r7, lr}
 800d1e8:	b089      	sub	sp, #36	@ 0x24
 800d1ea:	af04      	add	r7, sp, #16
 800d1ec:	6078      	str	r0, [r7, #4]
 800d1ee:	4608      	mov	r0, r1
 800d1f0:	4611      	mov	r1, r2
 800d1f2:	461a      	mov	r2, r3
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	70fb      	strb	r3, [r7, #3]
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	70bb      	strb	r3, [r7, #2]
 800d1fc:	4613      	mov	r3, r2
 800d1fe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d200:	2300      	movs	r3, #0
 800d202:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d204:	2300      	movs	r3, #0
 800d206:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d20e:	787c      	ldrb	r4, [r7, #1]
 800d210:	78ba      	ldrb	r2, [r7, #2]
 800d212:	78f9      	ldrb	r1, [r7, #3]
 800d214:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800d218:	9303      	str	r3, [sp, #12]
 800d21a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d21c:	9302      	str	r3, [sp, #8]
 800d21e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d220:	9301      	str	r3, [sp, #4]
 800d222:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d226:	9300      	str	r3, [sp, #0]
 800d228:	4623      	mov	r3, r4
 800d22a:	f7f5 f8e9 	bl	8002400 <HAL_HCD_HC_SubmitRequest>
 800d22e:	4603      	mov	r3, r0
 800d230:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d232:	7bfb      	ldrb	r3, [r7, #15]
 800d234:	4618      	mov	r0, r3
 800d236:	f000 f86f 	bl	800d318 <USBH_Get_USB_Status>
 800d23a:	4603      	mov	r3, r0
 800d23c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d23e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d240:	4618      	mov	r0, r3
 800d242:	3714      	adds	r7, #20
 800d244:	46bd      	mov	sp, r7
 800d246:	bd90      	pop	{r4, r7, pc}

0800d248 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b082      	sub	sp, #8
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
 800d250:	460b      	mov	r3, r1
 800d252:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d25a:	78fa      	ldrb	r2, [r7, #3]
 800d25c:	4611      	mov	r1, r2
 800d25e:	4618      	mov	r0, r3
 800d260:	f7f5 fbca 	bl	80029f8 <HAL_HCD_HC_GetURBState>
 800d264:	4603      	mov	r3, r0
}
 800d266:	4618      	mov	r0, r3
 800d268:	3708      	adds	r7, #8
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}

0800d26e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d26e:	b580      	push	{r7, lr}
 800d270:	b082      	sub	sp, #8
 800d272:	af00      	add	r7, sp, #0
 800d274:	6078      	str	r0, [r7, #4]
 800d276:	460b      	mov	r3, r1
 800d278:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d280:	2b00      	cmp	r3, #0
 800d282:	d103      	bne.n	800d28c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 800d284:	78fb      	ldrb	r3, [r7, #3]
 800d286:	4618      	mov	r0, r3
 800d288:	f000 f872 	bl	800d370 <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d28c:	20c8      	movs	r0, #200	@ 0xc8
 800d28e:	f7f4 faa1 	bl	80017d4 <HAL_Delay>
  return USBH_OK;
 800d292:	2300      	movs	r3, #0
}
 800d294:	4618      	mov	r0, r3
 800d296:	3708      	adds	r7, #8
 800d298:	46bd      	mov	sp, r7
 800d29a:	bd80      	pop	{r7, pc}

0800d29c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d29c:	b480      	push	{r7}
 800d29e:	b085      	sub	sp, #20
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
 800d2a4:	460b      	mov	r3, r1
 800d2a6:	70fb      	strb	r3, [r7, #3]
 800d2a8:	4613      	mov	r3, r2
 800d2aa:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d2b2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d2b4:	78fa      	ldrb	r2, [r7, #3]
 800d2b6:	68f9      	ldr	r1, [r7, #12]
 800d2b8:	4613      	mov	r3, r2
 800d2ba:	011b      	lsls	r3, r3, #4
 800d2bc:	1a9b      	subs	r3, r3, r2
 800d2be:	009b      	lsls	r3, r3, #2
 800d2c0:	440b      	add	r3, r1
 800d2c2:	3317      	adds	r3, #23
 800d2c4:	781b      	ldrb	r3, [r3, #0]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d00a      	beq.n	800d2e0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d2ca:	78fa      	ldrb	r2, [r7, #3]
 800d2cc:	68f9      	ldr	r1, [r7, #12]
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	011b      	lsls	r3, r3, #4
 800d2d2:	1a9b      	subs	r3, r3, r2
 800d2d4:	009b      	lsls	r3, r3, #2
 800d2d6:	440b      	add	r3, r1
 800d2d8:	333c      	adds	r3, #60	@ 0x3c
 800d2da:	78ba      	ldrb	r2, [r7, #2]
 800d2dc:	701a      	strb	r2, [r3, #0]
 800d2de:	e009      	b.n	800d2f4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d2e0:	78fa      	ldrb	r2, [r7, #3]
 800d2e2:	68f9      	ldr	r1, [r7, #12]
 800d2e4:	4613      	mov	r3, r2
 800d2e6:	011b      	lsls	r3, r3, #4
 800d2e8:	1a9b      	subs	r3, r3, r2
 800d2ea:	009b      	lsls	r3, r3, #2
 800d2ec:	440b      	add	r3, r1
 800d2ee:	333d      	adds	r3, #61	@ 0x3d
 800d2f0:	78ba      	ldrb	r2, [r7, #2]
 800d2f2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d2f4:	2300      	movs	r3, #0
}
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	3714      	adds	r7, #20
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d300:	4770      	bx	lr

0800d302 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d302:	b580      	push	{r7, lr}
 800d304:	b082      	sub	sp, #8
 800d306:	af00      	add	r7, sp, #0
 800d308:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f7f4 fa62 	bl	80017d4 <HAL_Delay>
}
 800d310:	bf00      	nop
 800d312:	3708      	adds	r7, #8
 800d314:	46bd      	mov	sp, r7
 800d316:	bd80      	pop	{r7, pc}

0800d318 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d318:	b480      	push	{r7}
 800d31a:	b085      	sub	sp, #20
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	4603      	mov	r3, r0
 800d320:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d322:	2300      	movs	r3, #0
 800d324:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d326:	79fb      	ldrb	r3, [r7, #7]
 800d328:	2b03      	cmp	r3, #3
 800d32a:	d817      	bhi.n	800d35c <USBH_Get_USB_Status+0x44>
 800d32c:	a201      	add	r2, pc, #4	@ (adr r2, 800d334 <USBH_Get_USB_Status+0x1c>)
 800d32e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d332:	bf00      	nop
 800d334:	0800d345 	.word	0x0800d345
 800d338:	0800d34b 	.word	0x0800d34b
 800d33c:	0800d351 	.word	0x0800d351
 800d340:	0800d357 	.word	0x0800d357
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d344:	2300      	movs	r3, #0
 800d346:	73fb      	strb	r3, [r7, #15]
    break;
 800d348:	e00b      	b.n	800d362 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d34a:	2302      	movs	r3, #2
 800d34c:	73fb      	strb	r3, [r7, #15]
    break;
 800d34e:	e008      	b.n	800d362 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d350:	2301      	movs	r3, #1
 800d352:	73fb      	strb	r3, [r7, #15]
    break;
 800d354:	e005      	b.n	800d362 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d356:	2302      	movs	r3, #2
 800d358:	73fb      	strb	r3, [r7, #15]
    break;
 800d35a:	e002      	b.n	800d362 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d35c:	2302      	movs	r3, #2
 800d35e:	73fb      	strb	r3, [r7, #15]
    break;
 800d360:	bf00      	nop
  }
  return usb_status;
 800d362:	7bfb      	ldrb	r3, [r7, #15]
}
 800d364:	4618      	mov	r0, r3
 800d366:	3714      	adds	r7, #20
 800d368:	46bd      	mov	sp, r7
 800d36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36e:	4770      	bx	lr

0800d370 <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b084      	sub	sp, #16
 800d374:	af00      	add	r7, sp, #0
 800d376:	4603      	mov	r3, r0
 800d378:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d37a:	79fb      	ldrb	r3, [r7, #7]
 800d37c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 800d37e:	79fb      	ldrb	r3, [r7, #7]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d102      	bne.n	800d38a <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800d384:	2301      	movs	r3, #1
 800d386:	73fb      	strb	r3, [r7, #15]
 800d388:	e001      	b.n	800d38e <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800d38a:	2300      	movs	r3, #0
 800d38c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 800d38e:	7bfb      	ldrb	r3, [r7, #15]
 800d390:	461a      	mov	r2, r3
 800d392:	2110      	movs	r1, #16
 800d394:	4803      	ldr	r0, [pc, #12]	@ (800d3a4 <MX_DriverVbusHS+0x34>)
 800d396:	f7f4 fed7 	bl	8002148 <HAL_GPIO_WritePin>
}
 800d39a:	bf00      	nop
 800d39c:	3710      	adds	r7, #16
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	bd80      	pop	{r7, pc}
 800d3a2:	bf00      	nop
 800d3a4:	40020800 	.word	0x40020800

0800d3a8 <malloc>:
 800d3a8:	4b02      	ldr	r3, [pc, #8]	@ (800d3b4 <malloc+0xc>)
 800d3aa:	4601      	mov	r1, r0
 800d3ac:	6818      	ldr	r0, [r3, #0]
 800d3ae:	f000 b82d 	b.w	800d40c <_malloc_r>
 800d3b2:	bf00      	nop
 800d3b4:	20000030 	.word	0x20000030

0800d3b8 <free>:
 800d3b8:	4b02      	ldr	r3, [pc, #8]	@ (800d3c4 <free+0xc>)
 800d3ba:	4601      	mov	r1, r0
 800d3bc:	6818      	ldr	r0, [r3, #0]
 800d3be:	f000 b903 	b.w	800d5c8 <_free_r>
 800d3c2:	bf00      	nop
 800d3c4:	20000030 	.word	0x20000030

0800d3c8 <sbrk_aligned>:
 800d3c8:	b570      	push	{r4, r5, r6, lr}
 800d3ca:	4e0f      	ldr	r6, [pc, #60]	@ (800d408 <sbrk_aligned+0x40>)
 800d3cc:	460c      	mov	r4, r1
 800d3ce:	6831      	ldr	r1, [r6, #0]
 800d3d0:	4605      	mov	r5, r0
 800d3d2:	b911      	cbnz	r1, 800d3da <sbrk_aligned+0x12>
 800d3d4:	f000 f8ae 	bl	800d534 <_sbrk_r>
 800d3d8:	6030      	str	r0, [r6, #0]
 800d3da:	4621      	mov	r1, r4
 800d3dc:	4628      	mov	r0, r5
 800d3de:	f000 f8a9 	bl	800d534 <_sbrk_r>
 800d3e2:	1c43      	adds	r3, r0, #1
 800d3e4:	d103      	bne.n	800d3ee <sbrk_aligned+0x26>
 800d3e6:	f04f 34ff 	mov.w	r4, #4294967295
 800d3ea:	4620      	mov	r0, r4
 800d3ec:	bd70      	pop	{r4, r5, r6, pc}
 800d3ee:	1cc4      	adds	r4, r0, #3
 800d3f0:	f024 0403 	bic.w	r4, r4, #3
 800d3f4:	42a0      	cmp	r0, r4
 800d3f6:	d0f8      	beq.n	800d3ea <sbrk_aligned+0x22>
 800d3f8:	1a21      	subs	r1, r4, r0
 800d3fa:	4628      	mov	r0, r5
 800d3fc:	f000 f89a 	bl	800d534 <_sbrk_r>
 800d400:	3001      	adds	r0, #1
 800d402:	d1f2      	bne.n	800d3ea <sbrk_aligned+0x22>
 800d404:	e7ef      	b.n	800d3e6 <sbrk_aligned+0x1e>
 800d406:	bf00      	nop
 800d408:	20008f10 	.word	0x20008f10

0800d40c <_malloc_r>:
 800d40c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d410:	1ccd      	adds	r5, r1, #3
 800d412:	f025 0503 	bic.w	r5, r5, #3
 800d416:	3508      	adds	r5, #8
 800d418:	2d0c      	cmp	r5, #12
 800d41a:	bf38      	it	cc
 800d41c:	250c      	movcc	r5, #12
 800d41e:	2d00      	cmp	r5, #0
 800d420:	4606      	mov	r6, r0
 800d422:	db01      	blt.n	800d428 <_malloc_r+0x1c>
 800d424:	42a9      	cmp	r1, r5
 800d426:	d904      	bls.n	800d432 <_malloc_r+0x26>
 800d428:	230c      	movs	r3, #12
 800d42a:	6033      	str	r3, [r6, #0]
 800d42c:	2000      	movs	r0, #0
 800d42e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d432:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d508 <_malloc_r+0xfc>
 800d436:	f000 f869 	bl	800d50c <__malloc_lock>
 800d43a:	f8d8 3000 	ldr.w	r3, [r8]
 800d43e:	461c      	mov	r4, r3
 800d440:	bb44      	cbnz	r4, 800d494 <_malloc_r+0x88>
 800d442:	4629      	mov	r1, r5
 800d444:	4630      	mov	r0, r6
 800d446:	f7ff ffbf 	bl	800d3c8 <sbrk_aligned>
 800d44a:	1c43      	adds	r3, r0, #1
 800d44c:	4604      	mov	r4, r0
 800d44e:	d158      	bne.n	800d502 <_malloc_r+0xf6>
 800d450:	f8d8 4000 	ldr.w	r4, [r8]
 800d454:	4627      	mov	r7, r4
 800d456:	2f00      	cmp	r7, #0
 800d458:	d143      	bne.n	800d4e2 <_malloc_r+0xd6>
 800d45a:	2c00      	cmp	r4, #0
 800d45c:	d04b      	beq.n	800d4f6 <_malloc_r+0xea>
 800d45e:	6823      	ldr	r3, [r4, #0]
 800d460:	4639      	mov	r1, r7
 800d462:	4630      	mov	r0, r6
 800d464:	eb04 0903 	add.w	r9, r4, r3
 800d468:	f000 f864 	bl	800d534 <_sbrk_r>
 800d46c:	4581      	cmp	r9, r0
 800d46e:	d142      	bne.n	800d4f6 <_malloc_r+0xea>
 800d470:	6821      	ldr	r1, [r4, #0]
 800d472:	1a6d      	subs	r5, r5, r1
 800d474:	4629      	mov	r1, r5
 800d476:	4630      	mov	r0, r6
 800d478:	f7ff ffa6 	bl	800d3c8 <sbrk_aligned>
 800d47c:	3001      	adds	r0, #1
 800d47e:	d03a      	beq.n	800d4f6 <_malloc_r+0xea>
 800d480:	6823      	ldr	r3, [r4, #0]
 800d482:	442b      	add	r3, r5
 800d484:	6023      	str	r3, [r4, #0]
 800d486:	f8d8 3000 	ldr.w	r3, [r8]
 800d48a:	685a      	ldr	r2, [r3, #4]
 800d48c:	bb62      	cbnz	r2, 800d4e8 <_malloc_r+0xdc>
 800d48e:	f8c8 7000 	str.w	r7, [r8]
 800d492:	e00f      	b.n	800d4b4 <_malloc_r+0xa8>
 800d494:	6822      	ldr	r2, [r4, #0]
 800d496:	1b52      	subs	r2, r2, r5
 800d498:	d420      	bmi.n	800d4dc <_malloc_r+0xd0>
 800d49a:	2a0b      	cmp	r2, #11
 800d49c:	d917      	bls.n	800d4ce <_malloc_r+0xc2>
 800d49e:	1961      	adds	r1, r4, r5
 800d4a0:	42a3      	cmp	r3, r4
 800d4a2:	6025      	str	r5, [r4, #0]
 800d4a4:	bf18      	it	ne
 800d4a6:	6059      	strne	r1, [r3, #4]
 800d4a8:	6863      	ldr	r3, [r4, #4]
 800d4aa:	bf08      	it	eq
 800d4ac:	f8c8 1000 	streq.w	r1, [r8]
 800d4b0:	5162      	str	r2, [r4, r5]
 800d4b2:	604b      	str	r3, [r1, #4]
 800d4b4:	4630      	mov	r0, r6
 800d4b6:	f000 f82f 	bl	800d518 <__malloc_unlock>
 800d4ba:	f104 000b 	add.w	r0, r4, #11
 800d4be:	1d23      	adds	r3, r4, #4
 800d4c0:	f020 0007 	bic.w	r0, r0, #7
 800d4c4:	1ac2      	subs	r2, r0, r3
 800d4c6:	bf1c      	itt	ne
 800d4c8:	1a1b      	subne	r3, r3, r0
 800d4ca:	50a3      	strne	r3, [r4, r2]
 800d4cc:	e7af      	b.n	800d42e <_malloc_r+0x22>
 800d4ce:	6862      	ldr	r2, [r4, #4]
 800d4d0:	42a3      	cmp	r3, r4
 800d4d2:	bf0c      	ite	eq
 800d4d4:	f8c8 2000 	streq.w	r2, [r8]
 800d4d8:	605a      	strne	r2, [r3, #4]
 800d4da:	e7eb      	b.n	800d4b4 <_malloc_r+0xa8>
 800d4dc:	4623      	mov	r3, r4
 800d4de:	6864      	ldr	r4, [r4, #4]
 800d4e0:	e7ae      	b.n	800d440 <_malloc_r+0x34>
 800d4e2:	463c      	mov	r4, r7
 800d4e4:	687f      	ldr	r7, [r7, #4]
 800d4e6:	e7b6      	b.n	800d456 <_malloc_r+0x4a>
 800d4e8:	461a      	mov	r2, r3
 800d4ea:	685b      	ldr	r3, [r3, #4]
 800d4ec:	42a3      	cmp	r3, r4
 800d4ee:	d1fb      	bne.n	800d4e8 <_malloc_r+0xdc>
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	6053      	str	r3, [r2, #4]
 800d4f4:	e7de      	b.n	800d4b4 <_malloc_r+0xa8>
 800d4f6:	230c      	movs	r3, #12
 800d4f8:	6033      	str	r3, [r6, #0]
 800d4fa:	4630      	mov	r0, r6
 800d4fc:	f000 f80c 	bl	800d518 <__malloc_unlock>
 800d500:	e794      	b.n	800d42c <_malloc_r+0x20>
 800d502:	6005      	str	r5, [r0, #0]
 800d504:	e7d6      	b.n	800d4b4 <_malloc_r+0xa8>
 800d506:	bf00      	nop
 800d508:	20008f14 	.word	0x20008f14

0800d50c <__malloc_lock>:
 800d50c:	4801      	ldr	r0, [pc, #4]	@ (800d514 <__malloc_lock+0x8>)
 800d50e:	f000 b84b 	b.w	800d5a8 <__retarget_lock_acquire_recursive>
 800d512:	bf00      	nop
 800d514:	20009054 	.word	0x20009054

0800d518 <__malloc_unlock>:
 800d518:	4801      	ldr	r0, [pc, #4]	@ (800d520 <__malloc_unlock+0x8>)
 800d51a:	f000 b846 	b.w	800d5aa <__retarget_lock_release_recursive>
 800d51e:	bf00      	nop
 800d520:	20009054 	.word	0x20009054

0800d524 <memset>:
 800d524:	4402      	add	r2, r0
 800d526:	4603      	mov	r3, r0
 800d528:	4293      	cmp	r3, r2
 800d52a:	d100      	bne.n	800d52e <memset+0xa>
 800d52c:	4770      	bx	lr
 800d52e:	f803 1b01 	strb.w	r1, [r3], #1
 800d532:	e7f9      	b.n	800d528 <memset+0x4>

0800d534 <_sbrk_r>:
 800d534:	b538      	push	{r3, r4, r5, lr}
 800d536:	4d06      	ldr	r5, [pc, #24]	@ (800d550 <_sbrk_r+0x1c>)
 800d538:	2300      	movs	r3, #0
 800d53a:	4604      	mov	r4, r0
 800d53c:	4608      	mov	r0, r1
 800d53e:	602b      	str	r3, [r5, #0]
 800d540:	f7f4 f894 	bl	800166c <_sbrk>
 800d544:	1c43      	adds	r3, r0, #1
 800d546:	d102      	bne.n	800d54e <_sbrk_r+0x1a>
 800d548:	682b      	ldr	r3, [r5, #0]
 800d54a:	b103      	cbz	r3, 800d54e <_sbrk_r+0x1a>
 800d54c:	6023      	str	r3, [r4, #0]
 800d54e:	bd38      	pop	{r3, r4, r5, pc}
 800d550:	20009050 	.word	0x20009050

0800d554 <__errno>:
 800d554:	4b01      	ldr	r3, [pc, #4]	@ (800d55c <__errno+0x8>)
 800d556:	6818      	ldr	r0, [r3, #0]
 800d558:	4770      	bx	lr
 800d55a:	bf00      	nop
 800d55c:	20000030 	.word	0x20000030

0800d560 <__libc_init_array>:
 800d560:	b570      	push	{r4, r5, r6, lr}
 800d562:	4d0d      	ldr	r5, [pc, #52]	@ (800d598 <__libc_init_array+0x38>)
 800d564:	4c0d      	ldr	r4, [pc, #52]	@ (800d59c <__libc_init_array+0x3c>)
 800d566:	1b64      	subs	r4, r4, r5
 800d568:	10a4      	asrs	r4, r4, #2
 800d56a:	2600      	movs	r6, #0
 800d56c:	42a6      	cmp	r6, r4
 800d56e:	d109      	bne.n	800d584 <__libc_init_array+0x24>
 800d570:	4d0b      	ldr	r5, [pc, #44]	@ (800d5a0 <__libc_init_array+0x40>)
 800d572:	4c0c      	ldr	r4, [pc, #48]	@ (800d5a4 <__libc_init_array+0x44>)
 800d574:	f000 f872 	bl	800d65c <_init>
 800d578:	1b64      	subs	r4, r4, r5
 800d57a:	10a4      	asrs	r4, r4, #2
 800d57c:	2600      	movs	r6, #0
 800d57e:	42a6      	cmp	r6, r4
 800d580:	d105      	bne.n	800d58e <__libc_init_array+0x2e>
 800d582:	bd70      	pop	{r4, r5, r6, pc}
 800d584:	f855 3b04 	ldr.w	r3, [r5], #4
 800d588:	4798      	blx	r3
 800d58a:	3601      	adds	r6, #1
 800d58c:	e7ee      	b.n	800d56c <__libc_init_array+0xc>
 800d58e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d592:	4798      	blx	r3
 800d594:	3601      	adds	r6, #1
 800d596:	e7f2      	b.n	800d57e <__libc_init_array+0x1e>
 800d598:	0800d72c 	.word	0x0800d72c
 800d59c:	0800d72c 	.word	0x0800d72c
 800d5a0:	0800d72c 	.word	0x0800d72c
 800d5a4:	0800d730 	.word	0x0800d730

0800d5a8 <__retarget_lock_acquire_recursive>:
 800d5a8:	4770      	bx	lr

0800d5aa <__retarget_lock_release_recursive>:
 800d5aa:	4770      	bx	lr

0800d5ac <memcpy>:
 800d5ac:	440a      	add	r2, r1
 800d5ae:	4291      	cmp	r1, r2
 800d5b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d5b4:	d100      	bne.n	800d5b8 <memcpy+0xc>
 800d5b6:	4770      	bx	lr
 800d5b8:	b510      	push	{r4, lr}
 800d5ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d5be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d5c2:	4291      	cmp	r1, r2
 800d5c4:	d1f9      	bne.n	800d5ba <memcpy+0xe>
 800d5c6:	bd10      	pop	{r4, pc}

0800d5c8 <_free_r>:
 800d5c8:	b538      	push	{r3, r4, r5, lr}
 800d5ca:	4605      	mov	r5, r0
 800d5cc:	2900      	cmp	r1, #0
 800d5ce:	d041      	beq.n	800d654 <_free_r+0x8c>
 800d5d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d5d4:	1f0c      	subs	r4, r1, #4
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	bfb8      	it	lt
 800d5da:	18e4      	addlt	r4, r4, r3
 800d5dc:	f7ff ff96 	bl	800d50c <__malloc_lock>
 800d5e0:	4a1d      	ldr	r2, [pc, #116]	@ (800d658 <_free_r+0x90>)
 800d5e2:	6813      	ldr	r3, [r2, #0]
 800d5e4:	b933      	cbnz	r3, 800d5f4 <_free_r+0x2c>
 800d5e6:	6063      	str	r3, [r4, #4]
 800d5e8:	6014      	str	r4, [r2, #0]
 800d5ea:	4628      	mov	r0, r5
 800d5ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d5f0:	f7ff bf92 	b.w	800d518 <__malloc_unlock>
 800d5f4:	42a3      	cmp	r3, r4
 800d5f6:	d908      	bls.n	800d60a <_free_r+0x42>
 800d5f8:	6820      	ldr	r0, [r4, #0]
 800d5fa:	1821      	adds	r1, r4, r0
 800d5fc:	428b      	cmp	r3, r1
 800d5fe:	bf01      	itttt	eq
 800d600:	6819      	ldreq	r1, [r3, #0]
 800d602:	685b      	ldreq	r3, [r3, #4]
 800d604:	1809      	addeq	r1, r1, r0
 800d606:	6021      	streq	r1, [r4, #0]
 800d608:	e7ed      	b.n	800d5e6 <_free_r+0x1e>
 800d60a:	461a      	mov	r2, r3
 800d60c:	685b      	ldr	r3, [r3, #4]
 800d60e:	b10b      	cbz	r3, 800d614 <_free_r+0x4c>
 800d610:	42a3      	cmp	r3, r4
 800d612:	d9fa      	bls.n	800d60a <_free_r+0x42>
 800d614:	6811      	ldr	r1, [r2, #0]
 800d616:	1850      	adds	r0, r2, r1
 800d618:	42a0      	cmp	r0, r4
 800d61a:	d10b      	bne.n	800d634 <_free_r+0x6c>
 800d61c:	6820      	ldr	r0, [r4, #0]
 800d61e:	4401      	add	r1, r0
 800d620:	1850      	adds	r0, r2, r1
 800d622:	4283      	cmp	r3, r0
 800d624:	6011      	str	r1, [r2, #0]
 800d626:	d1e0      	bne.n	800d5ea <_free_r+0x22>
 800d628:	6818      	ldr	r0, [r3, #0]
 800d62a:	685b      	ldr	r3, [r3, #4]
 800d62c:	6053      	str	r3, [r2, #4]
 800d62e:	4408      	add	r0, r1
 800d630:	6010      	str	r0, [r2, #0]
 800d632:	e7da      	b.n	800d5ea <_free_r+0x22>
 800d634:	d902      	bls.n	800d63c <_free_r+0x74>
 800d636:	230c      	movs	r3, #12
 800d638:	602b      	str	r3, [r5, #0]
 800d63a:	e7d6      	b.n	800d5ea <_free_r+0x22>
 800d63c:	6820      	ldr	r0, [r4, #0]
 800d63e:	1821      	adds	r1, r4, r0
 800d640:	428b      	cmp	r3, r1
 800d642:	bf04      	itt	eq
 800d644:	6819      	ldreq	r1, [r3, #0]
 800d646:	685b      	ldreq	r3, [r3, #4]
 800d648:	6063      	str	r3, [r4, #4]
 800d64a:	bf04      	itt	eq
 800d64c:	1809      	addeq	r1, r1, r0
 800d64e:	6021      	streq	r1, [r4, #0]
 800d650:	6054      	str	r4, [r2, #4]
 800d652:	e7ca      	b.n	800d5ea <_free_r+0x22>
 800d654:	bd38      	pop	{r3, r4, r5, pc}
 800d656:	bf00      	nop
 800d658:	20008f14 	.word	0x20008f14

0800d65c <_init>:
 800d65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d65e:	bf00      	nop
 800d660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d662:	bc08      	pop	{r3}
 800d664:	469e      	mov	lr, r3
 800d666:	4770      	bx	lr

0800d668 <_fini>:
 800d668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d66a:	bf00      	nop
 800d66c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d66e:	bc08      	pop	{r3}
 800d670:	469e      	mov	lr, r3
 800d672:	4770      	bx	lr
