[INFO]: Run Directory: /openlane/designs/decoder3to8/runs/run1/
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: designs/decoder3to8/runs/run1/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/decoder3to8/runs/run1/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/decoder3to8/runs/run1/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 188.6 and height 176.8.
[INFO]: Running IO Placement...
[INFO]: Running Tap/Decap Insertion (log: designs/decoder3to8/runs/run1/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/decoder3to8/runs/run1/logs/floorplan/6-pdn.log)...
[INFO]: Running Global Placement (log: designs/decoder3to8/runs/run1/logs/placement/7-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/decoder3to8/runs/run1/logs/placement/8-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/decoder3to8/runs/run1/logs/placement/9-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/decoder3to8/runs/run1/logs/placement/10-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/decoder3to8/runs/run1/logs/placement/11-dpl_sta.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/decoder3to8/runs/run1/logs/routing/12-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/decoder3to8/runs/run1/logs/routing/13-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/decoder3to8/runs/run1/logs/routing/14-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/decoder3to8/runs/run1/logs/routing/15-rsz_timing_sta.log)...
[INFO]: Running Global Routing (log: designs/decoder3to8/runs/run1/logs/routing/16-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[INFO]: Writing Verilog (log: designs/decoder3to8/runs/run1/logs/routing/16-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/decoder3to8/runs/run1/logs/routing/18-grt_sta.log)...
[INFO]: Running Fill Insertion (log: designs/decoder3to8/runs/run1/logs/routing/19-fill.log)...
[INFO]: Running Detailed Routing (log: designs/decoder3to8/runs/run1/logs/routing/20-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: designs/decoder3to8/runs/run1/logs/routing/21-wire_lengths.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/decoder3to8/runs/run1/logs/signoff/22-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/decoder3to8/runs/run1/logs/signoff/22-lef.log)...
[INFO]: Running Magic DRC (log: designs/decoder3to8/runs/run1/logs/signoff/23-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Writing Powered Verilog (logs: designs/decoder3to8/runs/run1/logs/signoff/24-write_powered_def.log, designs/decoder3to8/runs/run1/logs/signoff/24-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: designs/decoder3to8/runs/run1/logs/signoff/24-write_powered_verilog.log)...
[INFO]: Running LVS (log: designs/decoder3to8/runs/run1/logs/signoff/26-lvs.lef.log)...
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/decoder3to8/runs/run1/logs/signoff/27-arc.log)...
[INFO]: Running Magic Spice Export from LEF (log: designs/decoder3to8/runs/run1/logs/signoff/28-spice.log)...
