Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.88 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.88 secs
 
--> Reading design: p4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "p4.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "p4"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : p4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Acer\Desktop\Arquitectura\p4\p4.vhd" into library work
Parsing entity <p4>.
Parsing architecture <A_p4> of entity <p4>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <p4> (architecture <A_p4>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <p4>.
    Related source file is "C:\Users\Acer\Desktop\Arquitectura\p4\p4.vhd".
        tam_palabra = 16
        tam_bus = 4
    Found 16-bit register for signal <fileRegister<1>>.
    Found 16-bit register for signal <fileRegister<2>>.
    Found 16-bit register for signal <fileRegister<3>>.
    Found 16-bit register for signal <fileRegister<4>>.
    Found 16-bit register for signal <fileRegister<5>>.
    Found 16-bit register for signal <fileRegister<6>>.
    Found 16-bit register for signal <fileRegister<7>>.
    Found 16-bit register for signal <fileRegister<8>>.
    Found 16-bit register for signal <fileRegister<9>>.
    Found 16-bit register for signal <fileRegister<10>>.
    Found 16-bit register for signal <fileRegister<11>>.
    Found 16-bit register for signal <fileRegister<12>>.
    Found 16-bit register for signal <fileRegister<13>>.
    Found 16-bit register for signal <fileRegister<14>>.
    Found 16-bit register for signal <fileRegister<15>>.
    Found 16-bit register for signal <fileRegister<0>>.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fileRegister>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fileRegister>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 16-to-1 multiplexer for signal <readData1> created at line 48.
    Found 16-bit 16-to-1 multiplexer for signal <readData2> created at line 51.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred 102 Multiplexer(s).
Unit <p4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 16
 16-bit register                                       : 16
# Multiplexers                                         : 102
 1-bit 2-to-1 multiplexer                              : 96
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 256
 Flip-Flops                                            : 256
# Multiplexers                                         : 132
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 96
 16-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <p4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block p4, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 256
 Flip-Flops                                            : 256

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : p4.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 337
#      LUT2                        : 3
#      LUT3                        : 14
#      LUT4                        : 8
#      LUT5                        : 28
#      LUT6                        : 184
#      MUXF7                       : 68
#      MUXF8                       : 32
# FlipFlops/Latches                : 256
#      FDCE                        : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 36
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             256  out of  126800     0%  
 Number of Slice LUTs:                  237  out of  63400     0%  
    Number used as Logic:               237  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    338
   Number with an unused Flip Flop:      82  out of    338    24%  
   Number with an unused LUT:           101  out of    338    29%  
   Number of fully used LUT-FF pairs:   155  out of    338    45%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                  69  out of    210    32%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 256   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.757ns (Maximum Frequency: 266.188MHz)
   Minimum input arrival time before clock: 3.634ns
   Maximum output required time after clock: 2.105ns
   Maximum combinational path delay: 1.982ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.757ns (frequency: 266.188MHz)
  Total number of paths / destination ports: 68608 / 256
-------------------------------------------------------------------------
Delay:               3.757ns (Levels of Logic = 6)
  Source:            fileRegister_6_6 (FF)
  Destination:       fileRegister_1_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: fileRegister_6_6 to fileRegister_1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.398   0.654  fileRegister_6_6 (fileRegister_6_6)
     LUT6:I2->O            1   0.105   0.000  mux12_51 (mux12_51)
     MUXF7:I1->O           1   0.308   0.000  mux12_4_f7 (mux12_4_f7)
     MUXF8:I0->O          10   0.244   0.699  mux12_2_f8 (readData1_6_OBUF)
     LUT6:I2->O            3   0.105   0.661  SHAMT<1>171 (SHAMT<1>_mmx_out3)
     LUT6:I2->O            1   0.105   0.357  Mmux_aux2283_SW0 (N30)
     LUT6:I5->O           16   0.105   0.000  Mmux_aux2283 (aux2<7>)
     FDCE:D                    0.015          fileRegister_1_7
    ----------------------------------------
    Total                      3.757ns (1.385ns logic, 2.372ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 53568 / 768
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 7)
  Source:            readR<1> (PAD)
  Destination:       fileRegister_1_7 (FF)
  Destination Clock: clk rising

  Data Path: readR<1> to fileRegister_1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.001   0.929  readR_1_IBUF (readR_1_IBUF)
     LUT6:I0->O            1   0.105   0.000  mux12_51 (mux12_51)
     MUXF7:I1->O           1   0.308   0.000  mux12_4_f7 (mux12_4_f7)
     MUXF8:I0->O          10   0.244   0.699  mux12_2_f8 (readData1_6_OBUF)
     LUT6:I2->O            3   0.105   0.661  SHAMT<1>171 (SHAMT<1>_mmx_out3)
     LUT6:I2->O            1   0.105   0.357  Mmux_aux2283_SW0 (N30)
     LUT6:I5->O           16   0.105   0.000  Mmux_aux2283 (aux2<7>)
     FDCE:D                    0.015          fileRegister_1_7
    ----------------------------------------
    Total                      3.634ns (0.988ns logic, 2.646ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 512 / 32
-------------------------------------------------------------------------
Offset:              2.105ns (Levels of Logic = 4)
  Source:            fileRegister_6_15 (FF)
  Destination:       readData1<15> (PAD)
  Source Clock:      clk rising

  Data Path: fileRegister_6_15 to readData1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.398   0.654  fileRegister_6_15 (fileRegister_6_15)
     LUT6:I2->O            1   0.105   0.000  mux6_51 (mux6_51)
     MUXF7:I1->O           1   0.308   0.000  mux6_4_f7 (mux6_4_f7)
     MUXF8:I0->O          11   0.244   0.395  mux6_2_f8 (readData1_15_OBUF)
     OBUF:I->O                 0.000          readData1_15_OBUF (readData1<15>)
    ----------------------------------------
    Total                      2.105ns (1.055ns logic, 1.049ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 352 / 32
-------------------------------------------------------------------------
Delay:               1.982ns (Levels of Logic = 5)
  Source:            readR<1> (PAD)
  Destination:       readData1<15> (PAD)

  Data Path: readR<1> to readData1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.001   0.929  readR_1_IBUF (readR_1_IBUF)
     LUT6:I0->O            1   0.105   0.000  mux_51 (mux_51)
     MUXF7:I1->O           1   0.308   0.000  mux_4_f7 (mux_4_f7)
     MUXF8:I0->O          11   0.244   0.395  mux_2_f8 (readData1_0_OBUF)
     OBUF:I->O                 0.000          readData1_0_OBUF (readData1<0>)
    ----------------------------------------
    Total                      1.982ns (0.658ns logic, 1.324ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.757|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 75.00 secs
Total CPU time to Xst completion: 75.17 secs
 
--> 

Total memory usage is 298492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

