

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_STREAM_OUT'
================================================================
* Date:           Tue Dec 17 15:07:15 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STREAM_OUT  |      512|      512|         9|          8|          1|    64|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %theta, void @empty_10, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i"   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.59ns)   --->   "%icmp_ln209 = icmp_eq  i7 %i_1, i7 64" [sgd.cpp:209]   --->   Operation 18 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln209 = add i7 %i_1, i7 1" [sgd.cpp:209]   --->   Operation 20 'add' 'add_ln209' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %for.body.i.split, void %if.end44.loopexit.exitStub" [sgd.cpp:209]   --->   Operation 21 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_119 = trunc i7 %i_1"   --->   Operation 22 'trunc' 'empty_119' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_119, i4 0"   --->   Operation 23 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln594 = zext i10 %tmp_6"   --->   Operation 24 'zext' 'zext_ln594' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%theta_local_V_addr = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594"   --->   Operation 25 'getelementptr' 'theta_local_V_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.20ns)   --->   "%theta_local_V_load = load i10 %theta_local_V_addr"   --->   Operation 26 'load' 'theta_local_V_load' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln214 = or i10 %tmp_6, i10 1" [sgd.cpp:214]   --->   Operation 27 'or' 'or_ln214' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln594_1 = zext i10 %or_ln214"   --->   Operation 28 'zext' 'zext_ln594_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%theta_local_V_addr_1 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_1"   --->   Operation 29 'getelementptr' 'theta_local_V_addr_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.20ns)   --->   "%theta_local_V_load_1 = load i10 %theta_local_V_addr_1"   --->   Operation 30 'load' 'theta_local_V_load_1' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln209 = store i7 %add_ln209, i7 %i" [sgd.cpp:209]   --->   Operation 31 'store' 'store_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.38>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 32 [1/2] (1.20ns)   --->   "%theta_local_V_load = load i10 %theta_local_V_addr"   --->   Operation 32 'load' 'theta_local_V_load' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 33 [1/2] (1.20ns)   --->   "%theta_local_V_load_1 = load i10 %theta_local_V_addr_1"   --->   Operation 33 'load' 'theta_local_V_load_1' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln214_1 = or i10 %tmp_6, i10 2" [sgd.cpp:214]   --->   Operation 34 'or' 'or_ln214_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln594_2 = zext i10 %or_ln214_1"   --->   Operation 35 'zext' 'zext_ln594_2' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%theta_local_V_addr_2 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_2"   --->   Operation 36 'getelementptr' 'theta_local_V_addr_2' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.20ns)   --->   "%theta_local_V_load_2 = load i10 %theta_local_V_addr_2"   --->   Operation 37 'load' 'theta_local_V_load_2' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln214_2 = or i10 %tmp_6, i10 3" [sgd.cpp:214]   --->   Operation 38 'or' 'or_ln214_2' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln594_3 = zext i10 %or_ln214_2"   --->   Operation 39 'zext' 'zext_ln594_3' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%theta_local_V_addr_3 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_3"   --->   Operation 40 'getelementptr' 'theta_local_V_addr_3' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.20ns)   --->   "%theta_local_V_load_3 = load i10 %theta_local_V_addr_3"   --->   Operation 41 'load' 'theta_local_V_load_3' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 42 [1/2] (1.20ns)   --->   "%theta_local_V_load_2 = load i10 %theta_local_V_addr_2"   --->   Operation 42 'load' 'theta_local_V_load_2' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 43 [1/2] (1.20ns)   --->   "%theta_local_V_load_3 = load i10 %theta_local_V_addr_3"   --->   Operation 43 'load' 'theta_local_V_load_3' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln214_3 = or i10 %tmp_6, i10 4" [sgd.cpp:214]   --->   Operation 44 'or' 'or_ln214_3' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln594_4 = zext i10 %or_ln214_3"   --->   Operation 45 'zext' 'zext_ln594_4' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%theta_local_V_addr_4 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_4"   --->   Operation 46 'getelementptr' 'theta_local_V_addr_4' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.20ns)   --->   "%theta_local_V_load_4 = load i10 %theta_local_V_addr_4"   --->   Operation 47 'load' 'theta_local_V_load_4' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln214_4 = or i10 %tmp_6, i10 5" [sgd.cpp:214]   --->   Operation 48 'or' 'or_ln214_4' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln594_5 = zext i10 %or_ln214_4"   --->   Operation 49 'zext' 'zext_ln594_5' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%theta_local_V_addr_5 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_5"   --->   Operation 50 'getelementptr' 'theta_local_V_addr_5' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.20ns)   --->   "%theta_local_V_load_5 = load i10 %theta_local_V_addr_5"   --->   Operation 51 'load' 'theta_local_V_load_5' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 52 [1/2] (1.20ns)   --->   "%theta_local_V_load_4 = load i10 %theta_local_V_addr_4"   --->   Operation 52 'load' 'theta_local_V_load_4' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 53 [1/2] (1.20ns)   --->   "%theta_local_V_load_5 = load i10 %theta_local_V_addr_5"   --->   Operation 53 'load' 'theta_local_V_load_5' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln214_5 = or i10 %tmp_6, i10 6" [sgd.cpp:214]   --->   Operation 54 'or' 'or_ln214_5' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln594_6 = zext i10 %or_ln214_5"   --->   Operation 55 'zext' 'zext_ln594_6' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%theta_local_V_addr_6 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_6"   --->   Operation 56 'getelementptr' 'theta_local_V_addr_6' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (1.20ns)   --->   "%theta_local_V_load_6 = load i10 %theta_local_V_addr_6"   --->   Operation 57 'load' 'theta_local_V_load_6' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln214_6 = or i10 %tmp_6, i10 7" [sgd.cpp:214]   --->   Operation 58 'or' 'or_ln214_6' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln594_7 = zext i10 %or_ln214_6"   --->   Operation 59 'zext' 'zext_ln594_7' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%theta_local_V_addr_7 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_7"   --->   Operation 60 'getelementptr' 'theta_local_V_addr_7' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.20ns)   --->   "%theta_local_V_load_7 = load i10 %theta_local_V_addr_7"   --->   Operation 61 'load' 'theta_local_V_load_7' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 62 [1/2] (1.20ns)   --->   "%theta_local_V_load_6 = load i10 %theta_local_V_addr_6"   --->   Operation 62 'load' 'theta_local_V_load_6' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 63 [1/2] (1.20ns)   --->   "%theta_local_V_load_7 = load i10 %theta_local_V_addr_7"   --->   Operation 63 'load' 'theta_local_V_load_7' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln214_7 = or i10 %tmp_6, i10 8" [sgd.cpp:214]   --->   Operation 64 'or' 'or_ln214_7' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln594_8 = zext i10 %or_ln214_7"   --->   Operation 65 'zext' 'zext_ln594_8' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%theta_local_V_addr_8 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_8"   --->   Operation 66 'getelementptr' 'theta_local_V_addr_8' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (1.20ns)   --->   "%theta_local_V_load_8 = load i10 %theta_local_V_addr_8"   --->   Operation 67 'load' 'theta_local_V_load_8' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln214_8 = or i10 %tmp_6, i10 9" [sgd.cpp:214]   --->   Operation 68 'or' 'or_ln214_8' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln594_9 = zext i10 %or_ln214_8"   --->   Operation 69 'zext' 'zext_ln594_9' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%theta_local_V_addr_9 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_9"   --->   Operation 70 'getelementptr' 'theta_local_V_addr_9' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (1.20ns)   --->   "%theta_local_V_load_9 = load i10 %theta_local_V_addr_9"   --->   Operation 71 'load' 'theta_local_V_load_9' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 72 [1/2] (1.20ns)   --->   "%theta_local_V_load_8 = load i10 %theta_local_V_addr_8"   --->   Operation 72 'load' 'theta_local_V_load_8' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 73 [1/2] (1.20ns)   --->   "%theta_local_V_load_9 = load i10 %theta_local_V_addr_9"   --->   Operation 73 'load' 'theta_local_V_load_9' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln214_9 = or i10 %tmp_6, i10 10" [sgd.cpp:214]   --->   Operation 74 'or' 'or_ln214_9' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln594_10 = zext i10 %or_ln214_9"   --->   Operation 75 'zext' 'zext_ln594_10' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%theta_local_V_addr_10 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_10"   --->   Operation 76 'getelementptr' 'theta_local_V_addr_10' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (1.20ns)   --->   "%theta_local_V_load_10 = load i10 %theta_local_V_addr_10"   --->   Operation 77 'load' 'theta_local_V_load_10' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln214_10 = or i10 %tmp_6, i10 11" [sgd.cpp:214]   --->   Operation 78 'or' 'or_ln214_10' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln594_11 = zext i10 %or_ln214_10"   --->   Operation 79 'zext' 'zext_ln594_11' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%theta_local_V_addr_11 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_11"   --->   Operation 80 'getelementptr' 'theta_local_V_addr_11' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (1.20ns)   --->   "%theta_local_V_load_11 = load i10 %theta_local_V_addr_11"   --->   Operation 81 'load' 'theta_local_V_load_11' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 82 [1/2] (1.20ns)   --->   "%theta_local_V_load_10 = load i10 %theta_local_V_addr_10"   --->   Operation 82 'load' 'theta_local_V_load_10' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 83 [1/2] (1.20ns)   --->   "%theta_local_V_load_11 = load i10 %theta_local_V_addr_11"   --->   Operation 83 'load' 'theta_local_V_load_11' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln214_11 = or i10 %tmp_6, i10 12" [sgd.cpp:214]   --->   Operation 84 'or' 'or_ln214_11' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln594_12 = zext i10 %or_ln214_11"   --->   Operation 85 'zext' 'zext_ln594_12' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%theta_local_V_addr_12 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_12"   --->   Operation 86 'getelementptr' 'theta_local_V_addr_12' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (1.20ns)   --->   "%theta_local_V_load_12 = load i10 %theta_local_V_addr_12"   --->   Operation 87 'load' 'theta_local_V_load_12' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln214_12 = or i10 %tmp_6, i10 13" [sgd.cpp:214]   --->   Operation 88 'or' 'or_ln214_12' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln594_13 = zext i10 %or_ln214_12"   --->   Operation 89 'zext' 'zext_ln594_13' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%theta_local_V_addr_13 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_13"   --->   Operation 90 'getelementptr' 'theta_local_V_addr_13' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (1.20ns)   --->   "%theta_local_V_load_13 = load i10 %theta_local_V_addr_13"   --->   Operation 91 'load' 'theta_local_V_load_13' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 1.20>
ST_8 : Operation 92 [1/2] (1.20ns)   --->   "%theta_local_V_load_12 = load i10 %theta_local_V_addr_12"   --->   Operation 92 'load' 'theta_local_V_load_12' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 93 [1/2] (1.20ns)   --->   "%theta_local_V_load_13 = load i10 %theta_local_V_addr_13"   --->   Operation 93 'load' 'theta_local_V_load_13' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln214_13 = or i10 %tmp_6, i10 14" [sgd.cpp:214]   --->   Operation 94 'or' 'or_ln214_13' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln594_14 = zext i10 %or_ln214_13"   --->   Operation 95 'zext' 'zext_ln594_14' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%theta_local_V_addr_14 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_14"   --->   Operation 96 'getelementptr' 'theta_local_V_addr_14' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (1.20ns)   --->   "%theta_local_V_load_14 = load i10 %theta_local_V_addr_14"   --->   Operation 97 'load' 'theta_local_V_load_14' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln214_14 = or i10 %tmp_6, i10 15" [sgd.cpp:214]   --->   Operation 98 'or' 'or_ln214_14' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln594_15 = zext i10 %or_ln214_14"   --->   Operation 99 'zext' 'zext_ln594_15' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%theta_local_V_addr_15 = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln594_15"   --->   Operation 100 'getelementptr' 'theta_local_V_addr_15' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (1.20ns)   --->   "%theta_local_V_load_15 = load i10 %theta_local_V_addr_15"   --->   Operation 101 'load' 'theta_local_V_load_15' <Predicate = (!icmp_ln209)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 2.40>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%i_4_cast29 = zext i7 %i_1"   --->   Operation 102 'zext' 'i_4_cast29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sgd.cpp:212]   --->   Operation 103 'specloopname' 'specloopname_ln212' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/2] (1.20ns)   --->   "%theta_local_V_load_14 = load i10 %theta_local_V_addr_14"   --->   Operation 104 'load' 'theta_local_V_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 105 [1/2] (1.20ns)   --->   "%theta_local_V_load_15 = load i10 %theta_local_V_addr_15"   --->   Operation 105 'load' 'theta_local_V_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_1_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %theta_local_V_load_15, i32 %theta_local_V_load_14, i32 %theta_local_V_load_13, i32 %theta_local_V_load_12, i32 %theta_local_V_load_11, i32 %theta_local_V_load_10, i32 %theta_local_V_load_9, i32 %theta_local_V_load_8, i32 %theta_local_V_load_7, i32 %theta_local_V_load_6, i32 %theta_local_V_load_5, i32 %theta_local_V_load_4, i32 %theta_local_V_load_3, i32 %theta_local_V_load_2, i32 %theta_local_V_load_1, i32 %theta_local_V_load"   --->   Operation 106 'bitconcatenate' 'p_Result_1_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%theta_addr = getelementptr i512 %theta, i64 0, i64 %i_4_cast29" [sgd.cpp:215]   --->   Operation 107 'getelementptr' 'theta_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.20ns)   --->   "%store_ln215 = store i512 %p_Result_1_s, i6 %theta_addr" [sgd.cpp:215]   --->   Operation 108 'store' 'store_ln215' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 64> <RAM>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln209 = br void %for.body.i" [sgd.cpp:209]   --->   Operation 109 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i') on local variable 'i' [8]  (0 ns)
	'getelementptr' operation ('theta_local_V_addr') [20]  (0 ns)
	'load' operation ('theta_local_V_load') on array 'theta_local_V' [21]  (1.2 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('theta_local_V_load') on array 'theta_local_V' [21]  (1.2 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'load' operation ('theta_local_V_load_2') on array 'theta_local_V' [29]  (1.2 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'load' operation ('theta_local_V_load_4') on array 'theta_local_V' [37]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('theta_local_V_load_6') on array 'theta_local_V' [45]  (1.2 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'load' operation ('theta_local_V_load_8') on array 'theta_local_V' [53]  (1.2 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'load' operation ('theta_local_V_load_10') on array 'theta_local_V' [61]  (1.2 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	'load' operation ('theta_local_V_load_12') on array 'theta_local_V' [69]  (1.2 ns)

 <State 9>: 2.4ns
The critical path consists of the following:
	'load' operation ('theta_local_V_load_14') on array 'theta_local_V' [77]  (1.2 ns)
	'store' operation ('store_ln215', sgd.cpp:215) of variable 'p_Result_1_s' on array 'theta' [84]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
