<html><body><samp><pre>
<!@TC:1595410213>
# Wed Jul 22 14:59:48 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Lakshman\LIBERO_SETUP\synplify_O201809MSP1-1
OS: Windows 6.2

Hostname: HYD-LT-I34848

Implementation : synthesis_1
<a name=mapperReport78></a>Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1595410213> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1595410213> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1595410213> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1595410213> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1595410213> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410213> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410213> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410213> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410213> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410213> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410213> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410213> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:88:11:88:28:@N:MO111:@XP_MSG">corebclksclkalign.v(88)</a><!@TM:1595410213> | Tristate driver PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:87:11:87:25:@N:MO111:@XP_MSG">corebclksclkalign.v(87)</a><!@TM:1595410213> | Tristate driver PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:86:11:86:22:@N:MO111:@XP_MSG">corebclksclkalign.v(86)</a><!@TM:1595410213> | Tristate driver PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1214:3:1214:9:@W:BN132:@XP_MSG">icb_bclksclkalign.v(1214)</a><!@TM:1595410213> | Removing sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.skip_trng_reg[2:0] because it is equivalent to instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.restart_reg[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:469:0:469:6:@W:BN132:@XP_MSG">pll_bclksclkalign.v(469)</a><!@TM:1595410213> | Removing sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.skip_trng_reg[2:0] because it is equivalent to instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.restart_reg[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\corerxiodbitalign_c0\corerxiodbitalign_c0_0\rtl\vlog\core\corerxiodbitalign.v:254:3:254:9:@N:MO230:@XP_MSG">corerxiodbitalign.v(254)</a><!@TM:1595410213> | Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1(verilog) instance tap_cnt[7:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\corerxiodbitalign_c0\corerxiodbitalign_c0_0\rtl\vlog\core\corerxiodbitalign.v:254:3:254:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(254)</a><!@TM:1595410213> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1(verilog) instance emflag_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\corerxiodbitalign_c0\corerxiodbitalign_c0_0\rtl\vlog\core\corerxiodbitalign.v:254:3:254:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(254)</a><!@TM:1595410213> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1(verilog) instance timeout_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\corerxiodbitalign_c0\corerxiodbitalign_c0_0\rtl\vlog\core\corerxiodbitalign.v:968:3:968:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(968)</a><!@TM:1595410213> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1(verilog) instance rst_cnt[9:0] 
Encoding state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog))
original code -> new code
   000000 -> 000000
   000001 -> 000001
   000010 -> 000011
   000011 -> 000010
   000100 -> 000110
   000101 -> 000111
   000110 -> 000101
   000111 -> 000100
   001000 -> 001100
   001001 -> 001101
   001010 -> 001111
   001011 -> 001110
   001100 -> 001010
   001101 -> 001011
   001110 -> 001001
   001111 -> 001000
   010000 -> 011000
   010001 -> 011001
   010010 -> 011011
   010011 -> 011010
   010100 -> 011110
   010101 -> 011111
   010110 -> 011101
   010111 -> 011100
   011000 -> 010100
   011001 -> 010101
   011010 -> 010111
   011011 -> 010110
   011100 -> 010010
   011101 -> 010011
   011110 -> 010001
   011111 -> 010000
   100000 -> 110000
   100001 -> 110001
   100010 -> 110011
   100011 -> 110010
   100100 -> 110110
   100101 -> 110111
   100110 -> 110101
   100111 -> 110100
   101000 -> 111100
   101001 -> 111101
   101010 -> 111111
   101011 -> 111110
   101100 -> 111010
   101101 -> 111011
   101110 -> 111001
   101111 -> 111000
   110000 -> 101000
   110001 -> 101001
   110010 -> 101011
   110011 -> 101010
   110100 -> 101110
   110101 -> 101111
   110110 -> 101101
   110111 -> 101100
   111000 -> 100100
   111001 -> 100101
   111010 -> 100111
   111011 -> 100110
   111100 -> 100010
   111101 -> 100011
   111110 -> 100001
   111111 -> 100000
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:214:3:214:9:@N:MO225:@XP_MSG">icb_bclksclkalign.v(214)</a><!@TM:1595410213> | There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:660:3:660:9:@W:MO129:@XP_MSG">icb_bclksclkalign.v(660)</a><!@TM:1595410213> | Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_2 is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:991:3:991:9:@N:MO231:@XP_MSG">icb_bclksclkalign.v(991)</a><!@TM:1595410213> | Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance tapcnt_offset[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:947:3:947:9:@N:MO231:@XP_MSG">icb_bclksclkalign.v(947)</a><!@TM:1595410213> | Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance tap_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:907:3:907:9:@N:MO231:@XP_MSG">icb_bclksclkalign.v(907)</a><!@TM:1595410213> | Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance timeout_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1007:3:1007:9:@N:MO231:@XP_MSG">icb_bclksclkalign.v(1007)</a><!@TM:1595410213> | Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance emflag_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1191:3:1191:9:@N:MO231:@XP_MSG">icb_bclksclkalign.v(1191)</a><!@TM:1595410213> | Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance rst_cnt[9:0] 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1203:3:1203:9:@W:MO129:@XP_MSG">icb_bclksclkalign.v(1203)</a><!@TM:1595410213> | Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.restart_edge_reg[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1203:3:1203:9:@W:MO129:@XP_MSG">icb_bclksclkalign.v(1203)</a><!@TM:1595410213> | Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.restart_edge_reg[2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1171:3:1171:9:@W:MO160:@XP_MSG">icb_bclksclkalign.v(1171)</a><!@TM:1595410213> | Register bit clkalign_hold_state[5] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1171:3:1171:9:@W:MO160:@XP_MSG">icb_bclksclkalign.v(1171)</a><!@TM:1595410213> | Register bit clkalign_hold_state[4] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1171:3:1171:9:@W:MO160:@XP_MSG">icb_bclksclkalign.v(1171)</a><!@TM:1595410213> | Register bit clkalign_hold_state[3] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1171:3:1171:9:@W:MO160:@XP_MSG">icb_bclksclkalign.v(1171)</a><!@TM:1595410213> | Register bit clkalign_hold_state[2] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1171:3:1171:9:@W:MO160:@XP_MSG">icb_bclksclkalign.v(1171)</a><!@TM:1595410213> | Register bit clkalign_hold_state[1] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1171:3:1171:9:@W:MO161:@XP_MSG">icb_bclksclkalign.v(1171)</a><!@TM:1595410213> | Register bit clkalign_hold_state[0] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:652:3:652:9:@W:MO129:@XP_MSG">icb_bclksclkalign.v(652)</a><!@TM:1595410213> | Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_1 is reduced to a combinational gate by constant propagation.</font>
Encoding state machine current_state[31:0] (in view: work.PLL_BCLKSCLKALIGN_Z5(verilog))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[17] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[18] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[19] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[20] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[21] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[22] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[23] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[24] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[25] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[26] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[27] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[28] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[29] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[30] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[31] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@W:MO160:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410213> | Register bit current_state[16] (in view view:work.PLL_BCLKSCLKALIGN_Z5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:290:0:290:6:@N:MO231:@XP_MSG">pll_bclksclkalign.v(290)</a><!@TM:1595410213> | Found counter in view:work.PLL_BCLKSCLKALIGN_Z5(verilog) instance dly_cnt[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:179:0:179:6:@N:MO231:@XP_MSG">pll_bclksclkalign.v(179)</a><!@TM:1595410213> | Found counter in view:work.PLL_BCLKSCLKALIGN_Z5(verilog) instance transition_check_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:251:0:251:6:@N:MO231:@XP_MSG">pll_bclksclkalign.v(251)</a><!@TM:1595410213> | Found counter in view:work.PLL_BCLKSCLKALIGN_Z5(verilog) instance vcophsel_bclk[6:0] 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:457:0:457:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(457)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.restart_edge_reg[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:457:0:457:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(457)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.restart_edge_reg[2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:446:0:446:6:@W:MO129:@XP_MSG">pll_bclksclkalign.v(446)</a><!@TM:1595410213> | Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.rst_clk_align_trng is reduced to a combinational gate by constant propagation.</font>

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 158MB peak: 159MB)


Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 195MB peak: 196MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 196MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 196MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 158MB peak: 196MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 159MB peak: 196MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 159MB peak: 196MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 158MB peak: 196MB)


Finished preparing to map (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 158MB peak: 196MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 179MB peak: 196MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -0.34ns		2989 /      1506
   2		0h:00m:10s		    -0.45ns		2947 /      1506
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\corerxiodbitalign_c0\corerxiodbitalign_c0_0\rtl\vlog\core\corerxiodbitalign.v:254:3:254:9:@N:FX271:@XP_MSG">corerxiodbitalign.v(254)</a><!@TM:1595410213> | Replicating instance rx_trng_done (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1595410213> | Replicating instance clkalign_curr_state_ns_5_0_.m164 (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) with 256 loads 3 times to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1595410213> | Replicating instance clkalign_curr_state_ns_5_0_.m165 (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) with 256 loads 3 times to improve timing. 
Timing driven replication report
Added 1 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   3		0h:00m:11s		    -0.03ns		2953 /      1507
   4		0h:00m:11s		     0.07ns		2954 /      1507
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1595410213> | Promoting Net PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 on CLKINT  I_139  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1595410213> | Promoting Net HS_IO_CLK_FIFO_Y on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1595410213> | Promoting Net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_140  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1595410213> | Promoting Net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0_TX_DQS on CLKINT  I_141  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1595410213> | Promoting Net PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 on CLKINT  I_142  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1595410213> | Promoting Net HS_IO_CLK_CASCADED_Y on CLKINT  I_2  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:19s; Memory used current: 181MB peak: 196MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:19s; Memory used current: 185MB peak: 196MB)



@S |Clock Optimization Summary


<a name=clockReport79></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
11 gated/generated clock tree(s) driving 1524 clock pin(s) of sequential element(s)
0 instances converted, 1524 sequential instances remain driven by gated/generated clocks

============================================= Non-Gated/Non-Generated Clocks ==============================================
Clock Tree ID     Driving Element                        Drive Element Type          Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------------------------
<a href="@|S:PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|E:ACT_UNIQUE_debouncer_0.DFF2@|F:@syn_sample_clock_path1==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0     clock definition on PLL     8          ACT_UNIQUE_debouncer_0.DFF2
===========================================================================================================================
=================================================================================================================================== Gated/Generated Clocks ===================================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                        Explanation                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:PF_IOD_GENERIC_RX_C1_0.HS_IO_CLK_FIFO@|E:PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       PF_IOD_GENERIC_RX_C1_0.HS_IO_CLK_FIFO                     HS_IO_CLK              3          PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL                                        No gated clock conversion method for cell cell:work.LANECTRL                             
<a href="@|S:PF_IOD_TX_CCC_C0_0.PF_CCC_0.hs_io_clk_3@|E:PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX.I_IOD_0@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       PF_IOD_TX_CCC_C0_0.PF_CCC_0.hs_io_clk_3                   HS_IO_CLK              3          PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX.I_IOD_0                                               No gated clock conversion method for cell cell:work.IOD                                  
<a href="@|S:PF_IOD_GENERIC_RX_C1_0.HS_IO_CLK_CASCADED@|E:PF_IOD_GENERIC_RX_C1_0.PF_CLK_DIV_RXCLK.I_CDD@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       PF_IOD_GENERIC_RX_C1_0.HS_IO_CLK_CASCADED                 HS_IO_CLK              2          PF_IOD_GENERIC_RX_C1_0.PF_CLK_DIV_RXCLK.I_CDD                                          No gated clock conversion method for cell cell:work.ICB_CLKDIVDELAY                      
<a href="@|S:PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL@|E:PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX_CLK.I_IOD_0@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL     LANECTRL               2          PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX_CLK.I_IOD_0                                           No gated clock conversion method for cell cell:work.IOD                                  
<a href="@|S:PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL@|E:PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX_CLK.I_IOD_0@|F:@syn_sample_clock_path1==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL     LANECTRL               2          PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX_CLK.I_IOD_0                                           No gated clock conversion method for cell cell:work.IOD                                  
<a href="@|S:PF_IOD_TX_CCC_C0_0.PF_CCC_0.hs_io_clk_7@|E:PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX_CLK.I_IOD_0@|F:@syn_sample_clock_path2==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       PF_IOD_TX_CCC_C0_0.PF_CCC_0.hs_io_clk_7                   HS_IO_CLK              2          PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX_CLK.I_IOD_0                                           No gated clock conversion method for cell cell:work.IOD                                  
<a href="@|S:PF_OSC_C1_0.PF_OSC_C1_0.I_OSC_160@|E:PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       PF_OSC_C1_0.PF_OSC_C1_0.I_OSC_160                         OSC_RC160MHZ           1          PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                     No gated clock conversion method for cell cell:work.PLL                                  
<a href="@|S:PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL@|E:PF_IOD_GENERIC_RX_C1_0.PF_IOD_RX.I_IOD_0@|F:@syn_sample_clock_path1==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL           LANECTRL               1          PF_IOD_GENERIC_RX_C1_0.PF_IOD_RX.I_IOD_0                                               No gated clock conversion method for cell cell:work.IOD                                  
<a href="@|S:PF_IOD_GENERIC_RX_C1_0.HS_IO_CLK_RX@|E:PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL@|F:@syn_sample_clock_path2==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       PF_IOD_GENERIC_RX_C1_0.HS_IO_CLK_RX                       HS_IO_CLK              1          PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL                                        No gated clock conversion method for cell cell:work.LANECTRL                             
<a href="@|S:PF_IOD_GENERIC_RX_C1_0.PF_CLK_DIV_FIFO.I_CDD@|E:PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL_PAUSE_SYNC.pipe_fall\.pause_sync_0@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       PF_IOD_GENERIC_RX_C1_0.PF_CLK_DIV_FIFO.I_CDD              ICB_CLKDIVDELAY        1443       PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL_PAUSE_SYNC.pipe_fall\.pause_sync_0     Need declared clock or clock from port to derive clock from ff                           
<a href="@|S:PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0@|E:prbsgen_parallel_fab_0.prbs_out_o[3]@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0                    PLL                    64         prbsgen_parallel_fab_0.prbs_out_o[3]                                                   Multiple clocks on generating sequential element from nets PF_CCC_C0_0_OUT0_FABCLK_0, GND
==============================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:19s; Memory used current: 150MB peak: 196MB)

Writing Analyst data base C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:20s; Memory used current: 179MB peak: 196MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1595410213> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1595410213> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1595410213> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1595410213> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1595410213> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1595410213> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1595410213> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1595410213> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:21s; Memory used current: 177MB peak: 196MB)


Start final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:22s; Memory used current: 177MB peak: 196MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_osc_c1\pf_osc_c1_0\pf_osc_c1_pf_osc_c1_0_pf_osc.v:13:17:13:26:@W:MT246:@XP_MSG">pf_osc_c1_pf_osc_c1_0_pf_osc.v(13)</a><!@TM:1595410213> | Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1595410213> | Found clock RX_CLK_P with period 1.43ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1595410213> | Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 7.14ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1595410213> | Found clock PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV with period 5.71ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1595410213> | Found clock PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT0 with period 1.43ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1595410213> | Found clock PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT1 with period 1.43ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1595410213> | Found clock PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2 with period 5.71ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1595410213> | Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1595410213> | Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.TX_DQS.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1595410213> | Found inferred clock PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY|CLK_OUT_HS_IO_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_IOD_GENERIC_RX_C1_0.PF_CLK_DIV_RXCLK.PF_CLK_DIV_RXCLK_CLK_OUT_HS_IO_CLK.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1595410213> | Found inferred clock PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY|CLK_OUT_HS_IO_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_IOD_GENERIC_RX_C1_0.PF_CLK_DIV_FIFO.PF_CLK_DIV_FIFO_CLK_OUT_HS_IO_CLK.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1595410213> | Found inferred clock PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL|RX_DQS_90_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.PF_LANECTRL_0_RX_DQS_90[0].</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1595410213> | Found inferred clock PF_OSC_C1_PF_OSC_C1_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_OSC_C1_0.PF_OSC_C1_0.I_OSC_160_CLK_c.</font> 


<a name=timingReport80></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Wed Jul 22 15:00:13 2020
#


Top view:               IOG_IOD_DDRX4_COMP
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\designer\IOG_IOD_DDRX4_COMP\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1595410213> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1595410213> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary81></a>Performance Summary</a>
*******************


Worst slack in design: 0.535

                                                                                            Requested     Estimated     Requested     Estimated               Clock                                                        Clock              
Starting Clock                                                                              Frequency     Frequency     Period        Period        Slack     Type                                                         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                     140.0 MHz     742.9 MHz     7.143         1.346         5.797     declared                                                     default_clkgroup   
PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV                                          175.0 MHz     193.1 MHz     5.714         5.179         0.535     generated (from RX_CLK_P)                                    default_clkgroup   
PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY|CLK_OUT_HS_IO_CLK_inferred_clock      100.0 MHz     NA            10.000        NA            NA        inferred                                                     Inferred_clkgroup_3
PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY|CLK_OUT_HS_IO_CLK_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred                                                     Inferred_clkgroup_2
PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL|RX_DQS_90_inferred_clock[0]                  100.0 MHz     NA            10.000        NA            NA        inferred                                                     Inferred_clkgroup_4
PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock              100.0 MHz     NA            10.000        NA            NA        inferred                                                     Inferred_clkgroup_0
PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock                  100.0 MHz     NA            10.000        NA            NA        inferred                                                     Inferred_clkgroup_1
PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT0                                                 700.0 MHz     NA            1.429         NA            NA        generated (from PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0)     default_clkgroup   
PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT1                                                 700.0 MHz     NA            1.429         NA            NA        generated (from PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0)     default_clkgroup   
PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2                                                 175.0 MHz     342.8 MHz     5.714         2.917         2.797     generated (from PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0)     default_clkgroup   
PF_OSC_C1_PF_OSC_C1_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock                                 100.0 MHz     NA            10.000        NA            NA        inferred                                                     Inferred_clkgroup_5
RX_CLK_P                                                                                    700.0 MHz     NA            1.429         NA            NA        declared                                                     default_clkgroup   
==============================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships82></a>Clock Relationships</a>
*******************

Clocks                                                                                                  |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                            Ending                                              |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0             PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0             |  7.143       5.797  |  No paths    -      |  No paths    -      |  No paths    -    
PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV  PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV  |  5.714       0.535  |  No paths    -      |  2.857       2.653  |  No paths    -    
PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2         PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV  |  5.714       3.808  |  No paths    -      |  No paths    -      |  No paths    -    
PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2         PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2         |  5.714       2.797  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo83></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport84></a>Detailed Report for Clock: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</a>
====================================



<a name=startingSlack85></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                                  Arrival          
Instance                            Reference                                   Type     Pin     Net          Time        Slack
                                    Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------------
ACT_UNIQUE_debouncer_0.DFF2         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       DFF2         0.171       5.797
ACT_UNIQUE_debouncer_0.DFF1         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       DFF1         0.171       5.864
ACT_UNIQUE_debouncer_0.q_reg[3]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       q_reg[3]     0.171       5.876
ACT_UNIQUE_debouncer_0.q_reg[1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       q_reg[1]     0.122       6.060
ACT_UNIQUE_debouncer_0.q_reg[0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       q_reg[0]     0.171       6.072
ACT_UNIQUE_debouncer_0.q_reg[2]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       q_reg[2]     0.171       6.556
===============================================================================================================================


<a name=endingSlack86></a>Ending Points with Worst Slack</a>
******************************

                                    Starting                                                                   Required          
Instance                            Reference                                   Type     Pin     Net           Time         Slack
                                    Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------
ACT_UNIQUE_debouncer_0.q_reg[3]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       q_next[3]     7.143        5.797
ACT_UNIQUE_debouncer_0.q_reg[2]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       q_next[2]     7.143        5.876
ACT_UNIQUE_debouncer_0.q_reg[0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       q_next[0]     7.143        5.935
ACT_UNIQUE_debouncer_0.q_reg[1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       q_next[1]     7.143        5.935
ACT_UNIQUE_debouncer_0.DB_OUT       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      q_reg[3]      7.052        6.479
ACT_UNIQUE_debouncer_0.DB_OUT       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       DFF2          7.143        6.759
ACT_UNIQUE_debouncer_0.DFF2         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       DFF1          7.143        6.759
=================================================================================================================================



<a name=worstPaths87></a>Worst Path Information</a>
<a href="C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synlog\IOG_IOD_DDRX4_COMP_fpga_mapper.srr:srsfC:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs:fp:51837:52710:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.143
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.143

    - Propagation time:                      1.346
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.797

    Number of logic level(s):                2
    Starting point:                          ACT_UNIQUE_debouncer_0.DFF2 / Q
    Ending point:                            ACT_UNIQUE_debouncer_0.q_reg[3] / D
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] on pin CLK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ACT_UNIQUE_debouncer_0.DFF2          SLE      Q        Out     0.171     0.171       -         
DFF2                                 Net      -        -       0.213     -           2         
ACT_UNIQUE_debouncer_0.q_reset       CFG2     B        In      -         0.384       -         
ACT_UNIQUE_debouncer_0.q_reset       CFG2     Y        Out     0.170     0.554       -         
q_reset                              Net      -        -       0.451     -           4         
ACT_UNIQUE_debouncer_0.q_next[3]     CFG4     D        In      -         1.005       -         
ACT_UNIQUE_debouncer_0.q_next[3]     CFG4     Y        Out     0.308     1.313       -         
q_next[3]                            Net      -        -       0.033     -           1         
ACT_UNIQUE_debouncer_0.q_reg[3]      SLE      D        In      -         1.346       -         
===============================================================================================
Total path delay (propagation time + setup) of 1.346 is 0.649(48.2%) logic and 0.697(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport88></a>Detailed Report for Clock: PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV</a>
====================================



<a name=startingSlack89></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                             Starting                                                                                           Arrival          
Instance                                                                                                                     Reference                                              Type     Pin     Net                        Time        Slack
                                                                                                                             Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       clkalign_curr_state[2]     0.122       0.535
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       clkalign_curr_state[4]     0.171       0.550
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]                     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       cnt[1]                     0.122       0.900
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]                     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       CO0_0                      0.122       0.908
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       clkalign_curr_state[3]     0.171       1.043
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       clkalign_curr_state[1]     0.122       1.079
CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[0]                                             PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       timeout_cnt[0]             0.171       1.162
CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[4]                                             PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       timeout_cnt[4]             0.171       1.252
CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[1]                                             PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       timeout_cnt[1]             0.171       1.266
CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[2]                                             PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       timeout_cnt[2]             0.171       1.308
=================================================================================================================================================================================================================================================


<a name=endingSlack90></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                         Starting                                                                               Required          
Instance                                                                                                                 Reference                                              Type     Pin     Net            Time         Slack
                                                                                                                         Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[0]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      EN      N_165_fast     5.623        0.535
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[1]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      EN      N_165_fast     5.623        0.535
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[2]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      EN      N_165_fast     5.623        0.535
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[3]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      EN      N_165_fast     5.623        0.535
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[4]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      EN      N_165_fast     5.623        0.535
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[5]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      EN      N_165_fast     5.623        0.535
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[6]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      EN      N_165_fast     5.623        0.535
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[7]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      EN      N_165_fast     5.623        0.535
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[8]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      EN      N_165_fast     5.623        0.535
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[9]     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      EN      N_165_fast     5.623        0.535
==================================================================================================================================================================================================================================



<a name=worstPaths91></a>Worst Path Information</a>
<a href="C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synlog\IOG_IOD_DDRX4_COMP_fpga_mapper.srr:srsfC:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs:fp:62192:65612:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.714
    - Setup time:                            0.091
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.623

    - Propagation time:                      5.088
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.535

    Number of logic level(s):                4
    Starting point:                          PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2] / Q
    Ending point:                            PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[64] / EN
    The start point is clocked by            PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV [rising] on pin CLK
    The end   point is clocked by            PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV [rising] on pin CLK

Instance / Net                                                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]                                                SLE      Q        Out     0.122     0.122       -         
clkalign_curr_state[2]                                                                                                                                                  Net      -        -       0.899     -           50        
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_13_0_0_974_a3     CFG2     B        In      -         1.021       -         
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_13_0_0_974_a3     CFG2     Y        Out     0.170     1.190       -         
N_528_i_0                                                                                                                                                               Net      -        -       0.753     -           13        
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state_ns_5_0_.m161                                      CFG4     D        In      -         1.944       -         
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state_ns_5_0_.m161                                      CFG4     Y        Out     0.282     2.226       -         
N_192_mux                                                                                                                                                               Net      -        -       0.693     -           9         
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state_ns_5_0_.m162                                      CFG4     D        In      -         2.919       -         
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state_ns_5_0_.m162                                      CFG4     Y        Out     0.282     3.201       -         
N_163                                                                                                                                                                   Net      -        -       0.666     -           8         
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state_ns_5_0_.m164                                      CFG3     C        In      -         3.867       -         
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state_ns_5_0_.m164                                      CFG3     Y        Out     0.251     4.118       -         
N_165                                                                                                                                                                   Net      -        -       0.970     -           64        
PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[64]                                                    SLE      EN       In      -         5.088       -         
==================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.179 is 1.198(23.1%) logic and 3.981(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport92></a>Detailed Report for Clock: PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2</a>
====================================



<a name=startingSlack93></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                   Starting                                                                                                                       Arrival          
Instance                                                                                                           Reference                                       Type     Pin            Net                                                    Time        Slack
                                                                                                                   Clock                                                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_IOD_GENERIC_TX_C0_0.PF_IOD_CLK_TRAINING.I_IOD_0                                                                 PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     IOD      RX_DATA[2]     PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[0]     1.912       2.797
PF_IOD_GENERIC_TX_C0_0.PF_IOD_CLK_TRAINING.I_IOD_0                                                                 PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     IOD      RX_DATA[6]     PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[2]     1.922       2.818
PF_IOD_GENERIC_TX_C0_0.PF_IOD_CLK_TRAINING.I_IOD_0                                                                 PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     IOD      RX_DATA[4]     PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[1]     1.910       2.857
PF_IOD_GENERIC_TX_C0_0.PF_IOD_CLK_TRAINING.I_IOD_0                                                                 PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     IOD      RX_DATA[8]     PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3]     1.917       2.881
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.dly_cnt[0]               PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      Q              dly_cnt[0]                                             0.122       3.124
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.dly_cnt[1]               PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      Q              dly_cnt[1]                                             0.122       3.233
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.current_state[4]         PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      Q              current_state[4]                                       0.122       3.315
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.current_state[13]        PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      Q              current_state[13]                                      0.122       3.386
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.reset_cycle_count[0]     PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      Q              reset_cycle_count[0]                                   0.171       3.408
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.dly_cnt[2]               PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      Q              dly_cnt[2]                                             0.122       3.417
===================================================================================================================================================================================================================================================================


<a name=endingSlack94></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                   Starting                                                                                                                Required          
Instance                                                                                                           Reference                                       Type     Pin     Net                                                    Time         Slack
                                                                                                                   Clock                                                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.transition_detected      PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      D       transition_detected_3                                  5.714        2.797
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.dly_cnt[0]               PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      EN      N_95_i                                                 5.623        3.124
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.dly_cnt[1]               PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      EN      N_95_i                                                 5.623        3.124
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.dly_cnt[2]               PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      EN      N_95_i                                                 5.623        3.124
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.dly_cnt[3]               PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      EN      N_95_i                                                 5.623        3.124
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.dly_cnt[4]               PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      EN      N_95_i                                                 5.623        3.124
PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL_PAUSE_SYNC.pipe\.pause_sync_0                                PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      D       OR2_PAUSE_Y                                            5.714        3.386
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.reset_cycle_count[1]     PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      D       N_47_i                                                 5.714        3.408
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.bclk_igear_rx_reg[2]     PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      D       PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[2]     5.714        3.444
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.bclk_igear_rx_reg[3]     PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2     SLE      D       PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3]     5.714        3.449
=============================================================================================================================================================================================================================================================



<a name=worstPaths95></a>Worst Path Information</a>
<a href="C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synlog\IOG_IOD_DDRX4_COMP_fpga_mapper.srr:srsfC:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs:fp:75726:77517:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.714

    - Propagation time:                      2.917
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.797

    Number of logic level(s):                2
    Starting point:                          PF_IOD_GENERIC_TX_C0_0.PF_IOD_CLK_TRAINING.I_IOD_0 / RX_DATA[2]
    Ending point:                            PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.transition_detected / D
    The start point is clocked by            PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2 [rising] on pin RX_CLK
    The end   point is clocked by            PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2 [rising] on pin CLK

Instance / Net                                                                                                                                Pin            Pin               Arrival     No. of    
Name                                                                                                                                 Type     Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_IOD_GENERIC_TX_C0_0.PF_IOD_CLK_TRAINING.I_IOD_0                                                                                   IOD      RX_DATA[2]     Out     1.912     1.912       -         
PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[0]                                                                                   Net      -              -       0.349     -           3         
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.register_rx\.un4_transition_detected_0     CFG4     D              In      -         2.261       -         
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.register_rx\.un4_transition_detected_0     CFG4     Y              Out     0.308     2.569       -         
un4_transition_detected_0                                                                                                            Net      -              -       0.033     -           1         
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.register_rx\.transition_detected_3         CFG4     D              In      -         2.602       -         
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.register_rx\.transition_detected_3         CFG4     Y              Out     0.282     2.884       -         
transition_detected_3                                                                                                                Net      -              -       0.033     -           1         
PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1\.U_PLL_BCLKSCLKALIGN.transition_detected                        SLE      D              In      -         2.917       -         
=====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.917 is 2.502(85.8%) logic and 0.415(14.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:22s; Memory used current: 177MB peak: 196MB)


Finished timing report (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:22s; Memory used current: 177MB peak: 196MB)

---------------------------------------
<a name=resourceUsage96></a>Resource Usage Report for IOG_IOD_DDRX4_COMP </a>

Mapping to part: mpf300tfcg1152-1
Cell usage:
BUFF            1 use
CLKINT          10 uses
HS_IO_CLK       5 uses
ICB_CLKDIVDELAY  2 uses
IOD             5 uses
LANECTRL        2 uses
MX2             1 use
OR2             1 use
OSC_RC160MHZ    1 use
PLL             2 uses
CFG1           16 uses
CFG2           156 uses
CFG3           183 uses
CFG4           561 uses

Carry cells:
ARI1            224 uses - used for arithmetic functions
ARI1            742 uses - used for Wide-Mux implementation
Total ARI1      966 uses


Sequential Cells: 
SLE            1507 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 26
I/O primitives: 22
INBUF          5 uses
INBUF_DIFF     2 uses
OUTBUF         13 uses
OUTBUF_DIFF    2 uses


Global Clock Buffers: 10

Total LUTs:    1882

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1507 + 0 + 0 + 0 = 1507;
Total number of LUTs after P&R:  1882 + 0 + 0 + 0 = 1882;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:22s; Memory used current: 43MB peak: 196MB)

Process took 0h:00m:25s realtime, 0h:00m:22s cputime
# Wed Jul 22 15:00:13 2020

###########################################################]

</pre></samp></body></html>
