-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Crypto1_Configurable_PE_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    input1_val : IN STD_LOGIC_VECTOR (31 downto 0);
    input2_val : IN STD_LOGIC_VECTOR (31 downto 0);
    twiddle_factor_val2 : IN STD_LOGIC_VECTOR (31 downto 0);
    MOD_INDEX : IN STD_LOGIC_VECTOR (1 downto 0);
    op : IN STD_LOGIC_VECTOR (2 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Crypto1_Configurable_PE_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv31_40002001 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000000010000000000001";
    constant ap_const_lv31_40012001 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000010010000000000001";
    constant ap_const_lv31_40020001 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000100000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";

attribute shreg_extract : string;
    signal MOD_INDEX_read_reg_348 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal MOD_INDEX_read_reg_348_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal MOD_INDEX_read_reg_348_pp0_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal twiddle_factor_val2_read_reg_355 : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366 : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_read_reg_366_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln190_fu_107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_372_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp1_fu_113_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp1_reg_376 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln76_fu_135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_381 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp1_1_fu_141_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp1_1_reg_386 : STD_LOGIC_VECTOR (31 downto 0);
    signal res2_temp_2_fu_167_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res2_temp_2_reg_391 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln208_1_reg_396 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter1_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter2_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter3_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter4_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter5_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter6_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter7_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter8_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter9_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter10_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter11_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter12_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter13_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter14_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter15_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter16_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln208_1_reg_396_pp0_iter17_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln208_1_fu_231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_1_reg_402_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MUL_MOD_fu_90_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_reg_407 : STD_LOGIC_VECTOR (31 downto 0);
    signal res1_temp_2_fu_268_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res1_temp_2_reg_413 : STD_LOGIC_VECTOR (31 downto 0);
    signal res2_temp_5_fu_294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res2_temp_5_reg_418 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MUL_MOD_fu_100_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_1_reg_423 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MUL_MOD_fu_90_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call0 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call0 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call0 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call0 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call0 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call0 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp27 : BOOLEAN;
    signal grp_MUL_MOD_fu_100_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call19 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call19 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call19 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call19 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call19 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call19 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call19 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call19 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call19 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call19 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call19 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call19 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call19 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call19 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call19 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call19 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call19 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call19 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call19 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp48 : BOOLEAN;
    signal ap_phi_mux_phi_ln215_phi_fu_75_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln215_reg_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln215_1_phi_fu_84_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln215_1_reg_81 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln210_fu_329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln76_cast_fu_119_p5 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln76_fu_131_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res2_temp_fu_147_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_153_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal res2_temp_1_fu_161_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_fu_175_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln76_fu_191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp1_2_fu_196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_206_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln186_fu_202_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_fu_220_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln208_fu_227_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln208_fu_216_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln76_3_cast_fu_241_p5 : STD_LOGIC_VECTOR (30 downto 0);
    signal res1_temp_fu_237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln76_1_fu_252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln76_1_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res1_temp_1_fu_262_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res2_temp_3_fu_276_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_fu_280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal res2_temp_4_fu_288_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1_fu_305_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln209_fu_302_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln210_fu_318_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln210_fu_325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln210_fu_314_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal input1_val_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal input2_val_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal twiddle_factor_val2_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal MOD_INDEX_int_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal op_int_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component Crypto1_MUL_MOD IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        input1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        input2_val : IN STD_LOGIC_VECTOR (31 downto 0);
        MOD_INDEX : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component Crypto1_mux_3_2_31_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        din2 : IN STD_LOGIC_VECTOR (30 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;



begin
    grp_MUL_MOD_fu_90 : component Crypto1_MUL_MOD
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        input1_val => input2_val_int_reg,
        input2_val => twiddle_factor_val2_int_reg,
        MOD_INDEX => MOD_INDEX_int_reg,
        ap_return => grp_MUL_MOD_fu_90_ap_return,
        ap_ce => grp_MUL_MOD_fu_90_ap_ce);

    grp_MUL_MOD_fu_100 : component Crypto1_MUL_MOD
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        input1_val => res2_temp_2_reg_391,
        input2_val => twiddle_factor_val2_read_reg_355,
        MOD_INDEX => MOD_INDEX_read_reg_348,
        ap_return => grp_MUL_MOD_fu_100_ap_return,
        ap_ce => grp_MUL_MOD_fu_100_ap_ce);

    mux_3_2_31_1_0_U58 : component Crypto1_mux_3_2_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => ap_const_lv31_40002001,
        din1 => ap_const_lv31_40012001,
        din2 => ap_const_lv31_40020001,
        din3 => MOD_INDEX_int_reg,
        dout => zext_ln76_cast_fu_119_p5);

    mux_3_2_31_1_0_U59 : component Crypto1_mux_3_2_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => ap_const_lv31_40002001,
        din1 => ap_const_lv31_40012001,
        din2 => ap_const_lv31_40020001,
        din3 => MOD_INDEX_read_reg_348_pp0_iter16_reg,
        dout => zext_ln76_3_cast_fu_241_p5);





    MOD_INDEX_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            MOD_INDEX_int_reg <= MOD_INDEX;
        end if;
    end process;

    input1_val_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            input1_val_int_reg <= input1_val;
        end if;
    end process;

    input2_val_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            input2_val_int_reg <= input2_val;
        end if;
    end process;

    op_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            op_int_reg <= op;
        end if;
    end process;

    twiddle_factor_val2_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            twiddle_factor_val2_int_reg <= twiddle_factor_val2;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                MOD_INDEX_read_reg_348 <= MOD_INDEX_int_reg;
                MOD_INDEX_read_reg_348_pp0_iter10_reg <= MOD_INDEX_read_reg_348_pp0_iter9_reg;
                MOD_INDEX_read_reg_348_pp0_iter11_reg <= MOD_INDEX_read_reg_348_pp0_iter10_reg;
                MOD_INDEX_read_reg_348_pp0_iter12_reg <= MOD_INDEX_read_reg_348_pp0_iter11_reg;
                MOD_INDEX_read_reg_348_pp0_iter13_reg <= MOD_INDEX_read_reg_348_pp0_iter12_reg;
                MOD_INDEX_read_reg_348_pp0_iter14_reg <= MOD_INDEX_read_reg_348_pp0_iter13_reg;
                MOD_INDEX_read_reg_348_pp0_iter15_reg <= MOD_INDEX_read_reg_348_pp0_iter14_reg;
                MOD_INDEX_read_reg_348_pp0_iter16_reg <= MOD_INDEX_read_reg_348_pp0_iter15_reg;
                MOD_INDEX_read_reg_348_pp0_iter1_reg <= MOD_INDEX_read_reg_348;
                MOD_INDEX_read_reg_348_pp0_iter2_reg <= MOD_INDEX_read_reg_348_pp0_iter1_reg;
                MOD_INDEX_read_reg_348_pp0_iter3_reg <= MOD_INDEX_read_reg_348_pp0_iter2_reg;
                MOD_INDEX_read_reg_348_pp0_iter4_reg <= MOD_INDEX_read_reg_348_pp0_iter3_reg;
                MOD_INDEX_read_reg_348_pp0_iter5_reg <= MOD_INDEX_read_reg_348_pp0_iter4_reg;
                MOD_INDEX_read_reg_348_pp0_iter6_reg <= MOD_INDEX_read_reg_348_pp0_iter5_reg;
                MOD_INDEX_read_reg_348_pp0_iter7_reg <= MOD_INDEX_read_reg_348_pp0_iter6_reg;
                MOD_INDEX_read_reg_348_pp0_iter8_reg <= MOD_INDEX_read_reg_348_pp0_iter7_reg;
                MOD_INDEX_read_reg_348_pp0_iter9_reg <= MOD_INDEX_read_reg_348_pp0_iter8_reg;
                add_ln208_1_reg_402_pp0_iter10_reg <= add_ln208_1_reg_402_pp0_iter9_reg;
                add_ln208_1_reg_402_pp0_iter11_reg <= add_ln208_1_reg_402_pp0_iter10_reg;
                add_ln208_1_reg_402_pp0_iter12_reg <= add_ln208_1_reg_402_pp0_iter11_reg;
                add_ln208_1_reg_402_pp0_iter13_reg <= add_ln208_1_reg_402_pp0_iter12_reg;
                add_ln208_1_reg_402_pp0_iter14_reg <= add_ln208_1_reg_402_pp0_iter13_reg;
                add_ln208_1_reg_402_pp0_iter15_reg <= add_ln208_1_reg_402_pp0_iter14_reg;
                add_ln208_1_reg_402_pp0_iter16_reg <= add_ln208_1_reg_402_pp0_iter15_reg;
                add_ln208_1_reg_402_pp0_iter17_reg <= add_ln208_1_reg_402_pp0_iter16_reg;
                add_ln208_1_reg_402_pp0_iter2_reg <= add_ln208_1_reg_402;
                add_ln208_1_reg_402_pp0_iter3_reg <= add_ln208_1_reg_402_pp0_iter2_reg;
                add_ln208_1_reg_402_pp0_iter4_reg <= add_ln208_1_reg_402_pp0_iter3_reg;
                add_ln208_1_reg_402_pp0_iter5_reg <= add_ln208_1_reg_402_pp0_iter4_reg;
                add_ln208_1_reg_402_pp0_iter6_reg <= add_ln208_1_reg_402_pp0_iter5_reg;
                add_ln208_1_reg_402_pp0_iter7_reg <= add_ln208_1_reg_402_pp0_iter6_reg;
                add_ln208_1_reg_402_pp0_iter8_reg <= add_ln208_1_reg_402_pp0_iter7_reg;
                add_ln208_1_reg_402_pp0_iter9_reg <= add_ln208_1_reg_402_pp0_iter8_reg;
                icmp_ln190_reg_372 <= icmp_ln190_fu_107_p2;
                icmp_ln190_reg_372_pp0_iter10_reg <= icmp_ln190_reg_372_pp0_iter9_reg;
                icmp_ln190_reg_372_pp0_iter11_reg <= icmp_ln190_reg_372_pp0_iter10_reg;
                icmp_ln190_reg_372_pp0_iter12_reg <= icmp_ln190_reg_372_pp0_iter11_reg;
                icmp_ln190_reg_372_pp0_iter13_reg <= icmp_ln190_reg_372_pp0_iter12_reg;
                icmp_ln190_reg_372_pp0_iter14_reg <= icmp_ln190_reg_372_pp0_iter13_reg;
                icmp_ln190_reg_372_pp0_iter15_reg <= icmp_ln190_reg_372_pp0_iter14_reg;
                icmp_ln190_reg_372_pp0_iter16_reg <= icmp_ln190_reg_372_pp0_iter15_reg;
                icmp_ln190_reg_372_pp0_iter17_reg <= icmp_ln190_reg_372_pp0_iter16_reg;
                icmp_ln190_reg_372_pp0_iter1_reg <= icmp_ln190_reg_372;
                icmp_ln190_reg_372_pp0_iter2_reg <= icmp_ln190_reg_372_pp0_iter1_reg;
                icmp_ln190_reg_372_pp0_iter3_reg <= icmp_ln190_reg_372_pp0_iter2_reg;
                icmp_ln190_reg_372_pp0_iter4_reg <= icmp_ln190_reg_372_pp0_iter3_reg;
                icmp_ln190_reg_372_pp0_iter5_reg <= icmp_ln190_reg_372_pp0_iter4_reg;
                icmp_ln190_reg_372_pp0_iter6_reg <= icmp_ln190_reg_372_pp0_iter5_reg;
                icmp_ln190_reg_372_pp0_iter7_reg <= icmp_ln190_reg_372_pp0_iter6_reg;
                icmp_ln190_reg_372_pp0_iter8_reg <= icmp_ln190_reg_372_pp0_iter7_reg;
                icmp_ln190_reg_372_pp0_iter9_reg <= icmp_ln190_reg_372_pp0_iter8_reg;
                input1_val_read_reg_366 <= input1_val_int_reg;
                input1_val_read_reg_366_pp0_iter10_reg <= input1_val_read_reg_366_pp0_iter9_reg;
                input1_val_read_reg_366_pp0_iter11_reg <= input1_val_read_reg_366_pp0_iter10_reg;
                input1_val_read_reg_366_pp0_iter12_reg <= input1_val_read_reg_366_pp0_iter11_reg;
                input1_val_read_reg_366_pp0_iter13_reg <= input1_val_read_reg_366_pp0_iter12_reg;
                input1_val_read_reg_366_pp0_iter14_reg <= input1_val_read_reg_366_pp0_iter13_reg;
                input1_val_read_reg_366_pp0_iter15_reg <= input1_val_read_reg_366_pp0_iter14_reg;
                input1_val_read_reg_366_pp0_iter16_reg <= input1_val_read_reg_366_pp0_iter15_reg;
                input1_val_read_reg_366_pp0_iter1_reg <= input1_val_read_reg_366;
                input1_val_read_reg_366_pp0_iter2_reg <= input1_val_read_reg_366_pp0_iter1_reg;
                input1_val_read_reg_366_pp0_iter3_reg <= input1_val_read_reg_366_pp0_iter2_reg;
                input1_val_read_reg_366_pp0_iter4_reg <= input1_val_read_reg_366_pp0_iter3_reg;
                input1_val_read_reg_366_pp0_iter5_reg <= input1_val_read_reg_366_pp0_iter4_reg;
                input1_val_read_reg_366_pp0_iter6_reg <= input1_val_read_reg_366_pp0_iter5_reg;
                input1_val_read_reg_366_pp0_iter7_reg <= input1_val_read_reg_366_pp0_iter6_reg;
                input1_val_read_reg_366_pp0_iter8_reg <= input1_val_read_reg_366_pp0_iter7_reg;
                input1_val_read_reg_366_pp0_iter9_reg <= input1_val_read_reg_366_pp0_iter8_reg;
                trunc_ln208_1_reg_396_pp0_iter10_reg <= trunc_ln208_1_reg_396_pp0_iter9_reg;
                trunc_ln208_1_reg_396_pp0_iter11_reg <= trunc_ln208_1_reg_396_pp0_iter10_reg;
                trunc_ln208_1_reg_396_pp0_iter12_reg <= trunc_ln208_1_reg_396_pp0_iter11_reg;
                trunc_ln208_1_reg_396_pp0_iter13_reg <= trunc_ln208_1_reg_396_pp0_iter12_reg;
                trunc_ln208_1_reg_396_pp0_iter14_reg <= trunc_ln208_1_reg_396_pp0_iter13_reg;
                trunc_ln208_1_reg_396_pp0_iter15_reg <= trunc_ln208_1_reg_396_pp0_iter14_reg;
                trunc_ln208_1_reg_396_pp0_iter16_reg <= trunc_ln208_1_reg_396_pp0_iter15_reg;
                trunc_ln208_1_reg_396_pp0_iter17_reg <= trunc_ln208_1_reg_396_pp0_iter16_reg;
                trunc_ln208_1_reg_396_pp0_iter1_reg <= trunc_ln208_1_reg_396;
                trunc_ln208_1_reg_396_pp0_iter2_reg <= trunc_ln208_1_reg_396_pp0_iter1_reg;
                trunc_ln208_1_reg_396_pp0_iter3_reg <= trunc_ln208_1_reg_396_pp0_iter2_reg;
                trunc_ln208_1_reg_396_pp0_iter4_reg <= trunc_ln208_1_reg_396_pp0_iter3_reg;
                trunc_ln208_1_reg_396_pp0_iter5_reg <= trunc_ln208_1_reg_396_pp0_iter4_reg;
                trunc_ln208_1_reg_396_pp0_iter6_reg <= trunc_ln208_1_reg_396_pp0_iter5_reg;
                trunc_ln208_1_reg_396_pp0_iter7_reg <= trunc_ln208_1_reg_396_pp0_iter6_reg;
                trunc_ln208_1_reg_396_pp0_iter8_reg <= trunc_ln208_1_reg_396_pp0_iter7_reg;
                trunc_ln208_1_reg_396_pp0_iter9_reg <= trunc_ln208_1_reg_396_pp0_iter8_reg;
                twiddle_factor_val2_read_reg_355 <= twiddle_factor_val2_int_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln190_reg_372 = ap_const_lv1_1))) then
                add_ln208_1_reg_402 <= add_ln208_1_fu_231_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln190_fu_107_p2 = ap_const_lv1_1))) then
                icmp_ln76_reg_381 <= icmp_ln76_fu_135_p2;
                res2_temp_2_reg_391 <= res2_temp_2_fu_167_p3;
                temp1_1_reg_386 <= temp1_1_fu_141_p2;
                temp1_reg_376 <= temp1_fu_113_p2;
                trunc_ln208_1_reg_396 <= add_ln208_fu_175_p2(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln190_reg_372_pp0_iter16_reg = ap_const_lv1_0))) then
                res1_temp_2_reg_413 <= res1_temp_2_fu_268_p3;
                res2_temp_5_reg_418 <= res2_temp_5_fu_294_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln190_reg_372_pp0_iter16_reg = ap_const_lv1_1))) then
                temp_1_reg_423 <= grp_MUL_MOD_fu_100_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln190_reg_372_pp0_iter15_reg = ap_const_lv1_0))) then
                temp_reg_407 <= grp_MUL_MOD_fu_90_ap_return;
            end if;
        end if;
    end process;
    add_ln208_1_fu_231_p2 <= std_logic_vector(unsigned(zext_ln208_fu_227_p1) + unsigned(sext_ln208_fu_216_p1));
    add_ln208_fu_175_p2 <= std_logic_vector(unsigned(zext_ln76_fu_131_p1) + unsigned(ap_const_lv32_1));
    add_ln210_fu_329_p2 <= std_logic_vector(unsigned(zext_ln210_fu_325_p1) + unsigned(sext_ln210_fu_314_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_phi_mux_phi_ln215_1_phi_fu_84_p4_assign_proc : process(icmp_ln190_reg_372_pp0_iter17_reg, res2_temp_5_reg_418, ap_phi_reg_pp0_iter18_phi_ln215_1_reg_81, add_ln210_fu_329_p2)
    begin
        if ((icmp_ln190_reg_372_pp0_iter17_reg = ap_const_lv1_1)) then 
            ap_phi_mux_phi_ln215_1_phi_fu_84_p4 <= add_ln210_fu_329_p2;
        elsif ((icmp_ln190_reg_372_pp0_iter17_reg = ap_const_lv1_0)) then 
            ap_phi_mux_phi_ln215_1_phi_fu_84_p4 <= res2_temp_5_reg_418;
        else 
            ap_phi_mux_phi_ln215_1_phi_fu_84_p4 <= ap_phi_reg_pp0_iter18_phi_ln215_1_reg_81;
        end if; 
    end process;


    ap_phi_mux_phi_ln215_phi_fu_75_p4_assign_proc : process(icmp_ln190_reg_372_pp0_iter17_reg, add_ln208_1_reg_402_pp0_iter17_reg, res1_temp_2_reg_413, ap_phi_reg_pp0_iter18_phi_ln215_reg_72)
    begin
        if ((icmp_ln190_reg_372_pp0_iter17_reg = ap_const_lv1_1)) then 
            ap_phi_mux_phi_ln215_phi_fu_75_p4 <= add_ln208_1_reg_402_pp0_iter17_reg;
        elsif ((icmp_ln190_reg_372_pp0_iter17_reg = ap_const_lv1_0)) then 
            ap_phi_mux_phi_ln215_phi_fu_75_p4 <= res1_temp_2_reg_413;
        else 
            ap_phi_mux_phi_ln215_phi_fu_75_p4 <= ap_phi_reg_pp0_iter18_phi_ln215_reg_72;
        end if; 
    end process;

    ap_phi_reg_pp0_iter18_phi_ln215_1_reg_81 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter18_phi_ln215_reg_72 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_return_0 <= ap_phi_mux_phi_ln215_phi_fu_75_p4;
    ap_return_1 <= ap_phi_mux_phi_ln215_1_phi_fu_84_p4;

    grp_MUL_MOD_fu_100_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp48)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp48)) then 
            grp_MUL_MOD_fu_100_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_MOD_fu_100_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_MOD_fu_90_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp27)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp27)) then 
            grp_MUL_MOD_fu_90_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_MOD_fu_90_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln190_fu_107_p2 <= "1" when (op_int_reg = ap_const_lv3_4) else "0";
    icmp_ln76_1_fu_256_p2 <= "1" when (signed(res1_temp_fu_237_p2) < signed(zext_ln76_1_fu_252_p1)) else "0";
    icmp_ln76_fu_135_p2 <= "1" when (signed(temp1_fu_113_p2) < signed(zext_ln76_fu_131_p1)) else "0";
    res1_temp_1_fu_262_p2 <= std_logic_vector(unsigned(res1_temp_fu_237_p2) - unsigned(zext_ln76_1_fu_252_p1));
    res1_temp_2_fu_268_p3 <= 
        res1_temp_fu_237_p2 when (icmp_ln76_1_fu_256_p2(0) = '1') else 
        res1_temp_1_fu_262_p2;
    res1_temp_fu_237_p2 <= std_logic_vector(unsigned(temp_reg_407) + unsigned(input1_val_read_reg_366_pp0_iter16_reg));
    res2_temp_1_fu_161_p2 <= std_logic_vector(unsigned(zext_ln76_fu_131_p1) + unsigned(res2_temp_fu_147_p2));
    res2_temp_2_fu_167_p3 <= 
        res2_temp_1_fu_161_p2 when (tmp_fu_153_p3(0) = '1') else 
        res2_temp_fu_147_p2;
    res2_temp_3_fu_276_p2 <= std_logic_vector(unsigned(input1_val_read_reg_366_pp0_iter16_reg) - unsigned(temp_reg_407));
    res2_temp_4_fu_288_p2 <= std_logic_vector(unsigned(res2_temp_3_fu_276_p2) + unsigned(zext_ln76_1_fu_252_p1));
    res2_temp_5_fu_294_p3 <= 
        res2_temp_4_fu_288_p2 when (tmp_47_fu_280_p3(0) = '1') else 
        res2_temp_3_fu_276_p2;
    res2_temp_fu_147_p2 <= std_logic_vector(unsigned(input1_val_int_reg) - unsigned(input2_val_int_reg));
    select_ln208_fu_220_p3 <= 
        trunc_ln208_1_reg_396 when (trunc_ln186_fu_202_p1(0) = '1') else 
        ap_const_lv31_0;
    select_ln210_fu_318_p3 <= 
        trunc_ln208_1_reg_396_pp0_iter17_reg when (trunc_ln209_fu_302_p1(0) = '1') else 
        ap_const_lv31_0;
        sext_ln208_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_206_p4),32));

        sext_ln210_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_305_p4),32));

    temp1_1_fu_141_p2 <= std_logic_vector(unsigned(temp1_fu_113_p2) - unsigned(zext_ln76_fu_131_p1));
    temp1_2_fu_196_p3 <= 
        temp1_1_reg_386 when (xor_ln76_fu_191_p2(0) = '1') else 
        temp1_reg_376;
    temp1_fu_113_p2 <= std_logic_vector(unsigned(input2_val_int_reg) + unsigned(input1_val_int_reg));
    tmp_47_fu_280_p3 <= res2_temp_3_fu_276_p2(31 downto 31);
    tmp_fu_153_p3 <= res2_temp_fu_147_p2(31 downto 31);
    trunc_ln186_fu_202_p1 <= temp1_2_fu_196_p3(1 - 1 downto 0);
    trunc_ln1_fu_305_p4 <= temp_1_reg_423(31 downto 1);
    trunc_ln209_fu_302_p1 <= temp_1_reg_423(1 - 1 downto 0);
    trunc_ln_fu_206_p4 <= temp1_2_fu_196_p3(31 downto 1);
    xor_ln76_fu_191_p2 <= (icmp_ln76_reg_381 xor ap_const_lv1_1);
    zext_ln208_fu_227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln208_fu_220_p3),32));
    zext_ln210_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_fu_318_p3),32));
    zext_ln76_1_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln76_3_cast_fu_241_p5),32));
    zext_ln76_fu_131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln76_cast_fu_119_p5),32));
end behav;
