<stg><name>cnn</name>


<trans_list>

<trans id="481" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="2" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="24" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="33" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="64">
<![CDATA[
:0  %dense_array_V = alloca [10 x i14], align 2

]]></Node>
<StgValue><ssdm name="dense_array_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="64">
<![CDATA[
:4  %conv_1_input_0_0_V = alloca [100 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_0_0_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="64">
<![CDATA[
:5  %conv_1_input_0_1_V = alloca [90 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_0_1_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="64">
<![CDATA[
:6  %conv_1_input_0_2_V = alloca [90 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_0_2_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="64">
<![CDATA[
:7  %conv_1_input_1_0_V = alloca [90 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_1_0_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="64">
<![CDATA[
:8  %conv_1_input_1_1_V = alloca [81 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_1_1_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="64">
<![CDATA[
:9  %conv_1_input_1_2_V = alloca [81 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_1_2_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="64">
<![CDATA[
:10  %conv_1_input_2_0_V = alloca [90 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_2_0_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="64">
<![CDATA[
:11  %conv_1_input_2_1_V = alloca [81 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_2_1_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="64">
<![CDATA[
:12  %conv_1_input_2_2_V = alloca [81 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_2_2_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="64">
<![CDATA[
:13  %conv_1_out_0_V = alloca [1352 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_out_0_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %conv_1_out_0_V_addr = getelementptr [1352 x i14]* %conv_1_out_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_1_out_0_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="64">
<![CDATA[
:15  %conv_1_out_1_V = alloca [1352 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_out_1_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="64">
<![CDATA[
:16  %conv_1_out_2_V = alloca [1352 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_out_2_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="64">
<![CDATA[
:17  %max_pool_1_out_0_0 = alloca [25 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %max_pool_1_out_0_0_1 = getelementptr [25 x i14]* %max_pool_1_out_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_0_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="64">
<![CDATA[
:19  %max_pool_1_out_0_0_2 = alloca [25 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_0_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="64">
<![CDATA[
:20  %max_pool_1_out_0_0_3 = alloca [25 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_0_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="64">
<![CDATA[
:21  %max_pool_1_out_0_0_4 = alloca [25 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_0_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="64">
<![CDATA[
:22  %max_pool_1_out_0_0_5 = alloca [25 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_0_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="64">
<![CDATA[
:23  %max_pool_1_out_0_0_6 = alloca [25 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_0_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="64">
<![CDATA[
:24  %max_pool_1_out_0_1 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="64">
<![CDATA[
:25  %max_pool_1_out_0_1_1 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_1_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="64">
<![CDATA[
:26  %max_pool_1_out_0_1_2 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_1_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="64">
<![CDATA[
:27  %max_pool_1_out_0_1_3 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_1_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="64">
<![CDATA[
:28  %max_pool_1_out_0_1_4 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_1_4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="64">
<![CDATA[
:29  %max_pool_1_out_0_1_5 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_1_5"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="64">
<![CDATA[
:30  %max_pool_1_out_0_2 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="64">
<![CDATA[
:31  %max_pool_1_out_0_2_1 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_2_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="64">
<![CDATA[
:32  %max_pool_1_out_0_2_2 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_2_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="64">
<![CDATA[
:33  %max_pool_1_out_0_2_3 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_2_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="64">
<![CDATA[
:34  %max_pool_1_out_0_2_4 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_2_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="64">
<![CDATA[
:35  %max_pool_1_out_0_2_5 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_2_5"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="64">
<![CDATA[
:36  %max_pool_1_out_1_0 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="64">
<![CDATA[
:37  %max_pool_1_out_1_0_1 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_0_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="64">
<![CDATA[
:38  %max_pool_1_out_1_0_2 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_0_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="64">
<![CDATA[
:39  %max_pool_1_out_1_0_3 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_0_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="64">
<![CDATA[
:40  %max_pool_1_out_1_0_4 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_0_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="64">
<![CDATA[
:41  %max_pool_1_out_1_0_5 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_0_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="64">
<![CDATA[
:42  %max_pool_1_out_1_1 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="64">
<![CDATA[
:43  %max_pool_1_out_1_1_1 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_1_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="64">
<![CDATA[
:44  %max_pool_1_out_1_1_2 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_1_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="64">
<![CDATA[
:45  %max_pool_1_out_1_1_3 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_1_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="64">
<![CDATA[
:46  %max_pool_1_out_1_1_4 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_1_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="64">
<![CDATA[
:47  %max_pool_1_out_1_1_5 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_1_5"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="64">
<![CDATA[
:48  %max_pool_1_out_1_2 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="64">
<![CDATA[
:49  %max_pool_1_out_1_2_1 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_2_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="64">
<![CDATA[
:50  %max_pool_1_out_1_2_2 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_2_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="64">
<![CDATA[
:51  %max_pool_1_out_1_2_3 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_2_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="64">
<![CDATA[
:52  %max_pool_1_out_1_2_4 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_2_4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="64">
<![CDATA[
:53  %max_pool_1_out_1_2_5 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_2_5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="64">
<![CDATA[
:54  %max_pool_1_out_2_0 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="64">
<![CDATA[
:55  %max_pool_1_out_2_0_1 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_0_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="64">
<![CDATA[
:56  %max_pool_1_out_2_0_2 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_0_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="64">
<![CDATA[
:57  %max_pool_1_out_2_0_3 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_0_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="64">
<![CDATA[
:58  %max_pool_1_out_2_0_4 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_0_4"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="64">
<![CDATA[
:59  %max_pool_1_out_2_0_5 = alloca [20 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_0_5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="64">
<![CDATA[
:60  %max_pool_1_out_2_1 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="64">
<![CDATA[
:61  %max_pool_1_out_2_1_1 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_1_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="64">
<![CDATA[
:62  %max_pool_1_out_2_1_2 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_1_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="64">
<![CDATA[
:63  %max_pool_1_out_2_1_3 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_1_3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="64">
<![CDATA[
:64  %max_pool_1_out_2_1_4 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_1_4"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="64">
<![CDATA[
:65  %max_pool_1_out_2_1_5 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_1_5"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="64">
<![CDATA[
:66  %max_pool_1_out_2_2 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="64">
<![CDATA[
:67  %max_pool_1_out_2_2_1 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_2_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="64">
<![CDATA[
:68  %max_pool_1_out_2_2_2 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_2_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="64">
<![CDATA[
:69  %max_pool_1_out_2_2_3 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_2_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="64">
<![CDATA[
:70  %max_pool_1_out_2_2_4 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_2_4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="64">
<![CDATA[
:71  %max_pool_1_out_2_2_5 = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_2_5"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="64">
<![CDATA[
:72  %conv_2_out_V = alloca [1936 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_2_out_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_2_out_V_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="64">
<![CDATA[
:74  %max_pool_2_out_V = alloca [400 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_2_out_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_pool_2_out_V_add"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="64">
<![CDATA[
:76  %flat_array_0_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="64">
<![CDATA[
:77  %flat_array_1_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="64">
<![CDATA[
:78  %flat_array_2_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="64">
<![CDATA[
:79  %flat_array_3_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="64">
<![CDATA[
:80  %flat_array_4_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="64">
<![CDATA[
:81  %flat_array_5_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="64">
<![CDATA[
:82  %flat_array_6_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="64">
<![CDATA[
:83  %flat_array_7_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="64">
<![CDATA[
:84  %flat_array_8_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="64">
<![CDATA[
:85  %flat_array_9_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="64">
<![CDATA[
:86  %flat_array_10_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="64">
<![CDATA[
:87  %flat_array_11_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="64">
<![CDATA[
:88  %flat_array_12_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="64">
<![CDATA[
:89  %flat_array_13_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="64">
<![CDATA[
:90  %flat_array_14_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="64">
<![CDATA[
:91  %flat_array_15_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="64">
<![CDATA[
:92  %flat_array_16_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="64">
<![CDATA[
:93  %flat_array_17_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="64">
<![CDATA[
:94  %flat_array_18_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="64">
<![CDATA[
:95  %flat_array_19_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="64">
<![CDATA[
:96  %flat_array_20_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="64">
<![CDATA[
:97  %flat_array_21_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="64">
<![CDATA[
:98  %flat_array_22_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="64">
<![CDATA[
:99  %flat_array_23_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="64">
<![CDATA[
:100  %flat_array_24_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="64">
<![CDATA[
:101  %dense_1_out_V = alloca [50 x i13], align 2

]]></Node>
<StgValue><ssdm name="dense_1_out_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="64">
<![CDATA[
:102  %dense_2_out_V = alloca [30 x i13], align 2

]]></Node>
<StgValue><ssdm name="dense_2_out_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="64">
<![CDATA[
:103  %prediction_V = alloca [10 x i14], align 2

]]></Node>
<StgValue><ssdm name="prediction_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:104  br label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln23, %INPUT_LOOP_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %ix_in_0 = phi i10 [ 0, %0 ], [ %select_ln23, %INPUT_LOOP_end ]

]]></Node>
<StgValue><ssdm name="ix_in_0"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2  %i_0 = phi i5 [ 0, %0 ], [ %select_ln28_2, %INPUT_LOOP_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:3  %ix_in_1 = phi i10 [ 0, %0 ], [ %add_ln28, %INPUT_LOOP_end ]

]]></Node>
<StgValue><ssdm name="ix_in_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:4  %j_0 = phi i5 [ 0, %0 ], [ %j, %INPUT_LOOP_end ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %icmp_ln23 = icmp eq i10 %indvar_flatten, -240

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln23 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %INPUT_LOOP_begin

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:0  %i = add i5 1, %i_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
INPUT_LOOP_begin:1  %add_ln28_1 = add i10 28, %ix_in_0

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:4  %icmp_ln25 = icmp eq i5 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
INPUT_LOOP_begin:5  %select_ln28 = select i1 %icmp_ln25, i10 %add_ln28_1, i10 %ix_in_1

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
INPUT_LOOP_begin:6  %select_ln28_1 = select i1 %icmp_ln25, i5 0, i5 %j_0

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
INPUT_LOOP_begin:7  %select_ln28_2 = select i1 %icmp_ln25, i5 %i, i5 %i_0

]]></Node>
<StgValue><ssdm name="select_ln28_2"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:8  %urem_ln28 = urem i5 %select_ln28_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
INPUT_LOOP_begin:19  %select_ln23 = select i1 %icmp_ln25, i10 %add_ln28_1, i10 %ix_in_0

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INPUT_LOOP_begin:21  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str21306) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:71  %urem_ln203_2 = urem i5 %select_ln28_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
INPUT_LOOP_end:0  %add_ln28 = add i10 %select_ln28, 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
INPUT_LOOP_end:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str21306, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_end:2  %j = add i5 %select_ln28_1, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
INPUT_LOOP_end:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="161" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:8  %urem_ln28 = urem i5 %select_ln28_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:71  %urem_ln203_2 = urem i5 %select_ln28_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="163" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:8  %urem_ln28 = urem i5 %select_ln28_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:71  %urem_ln203_2 = urem i5 %select_ln28_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="165" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:8  %urem_ln28 = urem i5 %select_ln28_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:71  %urem_ln203_2 = urem i5 %select_ln28_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="167" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:8  %urem_ln28 = urem i5 %select_ln28_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:71  %urem_ln203_2 = urem i5 %select_ln28_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="169" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:8  %urem_ln28 = urem i5 %select_ln28_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="10">
<![CDATA[
INPUT_LOOP_begin:23  %zext_ln27 = zext i10 %select_ln28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
INPUT_LOOP_begin:24  %cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="cnn_input_addr"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
INPUT_LOOP_begin:25  %cnn_input_load = load float* %cnn_input_addr, align 4

]]></Node>
<StgValue><ssdm name="cnn_input_load"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:71  %urem_ln203_2 = urem i5 %select_ln28_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:8  %urem_ln28 = urem i5 %select_ln28_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
INPUT_LOOP_begin:25  %cnn_input_load = load float* %cnn_input_addr, align 4

]]></Node>
<StgValue><ssdm name="cnn_input_load"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
INPUT_LOOP_begin:26  %d_assign = fpext float %cnn_input_load to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:71  %urem_ln203_2 = urem i5 %select_ln28_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="178" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:8  %urem_ln28 = urem i5 %select_ln28_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
INPUT_LOOP_begin:26  %d_assign = fpext float %cnn_input_load to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64">
<![CDATA[
INPUT_LOOP_begin:27  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="63" op_0_bw="64">
<![CDATA[
INPUT_LOOP_begin:28  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
INPUT_LOOP_begin:29  %p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
INPUT_LOOP_begin:30  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="11">
<![CDATA[
INPUT_LOOP_begin:31  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="52" op_0_bw="64">
<![CDATA[
INPUT_LOOP_begin:32  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
INPUT_LOOP_begin:33  %tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="54" op_0_bw="53">
<![CDATA[
INPUT_LOOP_begin:34  %p_Result_30 = zext i53 %tmp_s to i54

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
INPUT_LOOP_begin:35  %man_V_1 = sub i54 0, %p_Result_30

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
INPUT_LOOP_begin:36  %man_V_2 = select i1 %p_Result_29, i54 %man_V_1, i54 %p_Result_30

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
INPUT_LOOP_begin:37  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
INPUT_LOOP_begin:38  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
INPUT_LOOP_begin:39  %icmp_ln581 = icmp sgt i12 %F2, 8

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
INPUT_LOOP_begin:40  %add_ln581 = add i12 -8, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
INPUT_LOOP_begin:41  %sub_ln581 = sub i12 8, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
INPUT_LOOP_begin:42  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
INPUT_LOOP_begin:44  %icmp_ln582 = icmp eq i12 %F2, 8

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="54">
<![CDATA[
INPUT_LOOP_begin:45  %trunc_ln583 = trunc i54 %man_V_2 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
INPUT_LOOP_begin:46  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
INPUT_LOOP_begin:47  %icmp_ln603 = icmp ult i12 %sh_amt, 14

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
INPUT_LOOP_begin:51  %bitcast_ln696 = bitcast float %cnn_input_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INPUT_LOOP_begin:52  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
INPUT_LOOP_begin:53  %select_ln588 = select i1 %tmp_41, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:56  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:57  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
INPUT_LOOP_begin:58  %select_ln582 = select i1 %and_ln582, i14 %trunc_ln583, i14 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:59  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:60  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:61  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:62  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:63  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
INPUT_LOOP_begin:64  %select_ln585 = select i1 %and_ln585, i14 %select_ln588, i14 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:67  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:68  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:69  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:71  %urem_ln203_2 = urem i5 %select_ln28_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INPUT_LOOP_begin:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @L_INPUT_LOOP_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
INPUT_LOOP_begin:3  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:8  %urem_ln28 = urem i5 %select_ln28_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="3">
<![CDATA[
INPUT_LOOP_begin:9  %trunc_ln28 = trunc i5 %urem_ln28 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="5">
<![CDATA[
INPUT_LOOP_begin:10  %zext_ln28 = zext i5 %select_ln28_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
INPUT_LOOP_begin:11  %mul_ln28 = mul i12 43, %zext_ln28

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
INPUT_LOOP_begin:12  %zext_ln203_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln28, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="zext_ln203_mid2_v"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="5">
<![CDATA[
INPUT_LOOP_begin:13  %zext_ln203 = zext i5 %zext_ln203_mid2_v to i8

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
INPUT_LOOP_begin:14  %tmp_142 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %zext_ln203_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
INPUT_LOOP_begin:15  %tmp_143 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %zext_ln203_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="6">
<![CDATA[
INPUT_LOOP_begin:16  %zext_ln203_34 = zext i6 %tmp_143 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_34"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
INPUT_LOOP_begin:17  %add_ln203_14 = add i8 %zext_ln203_34, %tmp_142

]]></Node>
<StgValue><ssdm name="add_ln203_14"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
INPUT_LOOP_begin:18  %add_ln203_15 = add i8 %zext_ln203, %tmp_142

]]></Node>
<StgValue><ssdm name="add_ln203_15"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INPUT_LOOP_begin:20  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str21306) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
INPUT_LOOP_begin:22  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11305) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="12">
<![CDATA[
INPUT_LOOP_begin:43  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="54" op_0_bw="32">
<![CDATA[
INPUT_LOOP_begin:48  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
INPUT_LOOP_begin:49  %ashr_ln586 = ashr i54 %man_V_2, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="54">
<![CDATA[
INPUT_LOOP_begin:50  %trunc_ln586 = trunc i54 %ashr_ln586 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="32">
<![CDATA[
INPUT_LOOP_begin:54  %sext_ln581cast = trunc i32 %sext_ln581 to i14

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
INPUT_LOOP_begin:55  %shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INPUT_LOOP_begin:65  %and_ln585_1 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="and_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
INPUT_LOOP_begin:66  %select_ln585_1 = select i1 %and_ln585_1, i14 %trunc_ln586, i14 %select_ln585

]]></Node>
<StgValue><ssdm name="select_ln585_1"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
INPUT_LOOP_begin:70  %select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %select_ln585_1

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
INPUT_LOOP_begin:71  %urem_ln203_2 = urem i5 %select_ln28_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="3">
<![CDATA[
INPUT_LOOP_begin:72  %trunc_ln203 = trunc i5 %urem_ln203_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="5">
<![CDATA[
INPUT_LOOP_begin:73  %zext_ln203_35 = zext i5 %select_ln28_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_35"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
INPUT_LOOP_begin:74  %mul_ln203 = mul i12 43, %zext_ln203_35

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
INPUT_LOOP_begin:75  %tmp_42 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln203, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="5">
<![CDATA[
INPUT_LOOP_begin:76  %zext_ln203_36 = zext i5 %tmp_42 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_36"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
INPUT_LOOP_begin:77  %add_ln203_16 = add i8 %add_ln203_14, %zext_ln203_36

]]></Node>
<StgValue><ssdm name="add_ln203_16"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="8">
<![CDATA[
INPUT_LOOP_begin:78  %zext_ln203_37 = zext i8 %add_ln203_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_37"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
INPUT_LOOP_begin:79  %conv_1_input_0_0_V_1 = getelementptr [100 x i14]* %conv_1_input_0_0_V, i64 0, i64 %zext_ln203_37

]]></Node>
<StgValue><ssdm name="conv_1_input_0_0_V_1"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
INPUT_LOOP_begin:80  %add_ln203_17 = add i8 %add_ln203_15, %zext_ln203_36

]]></Node>
<StgValue><ssdm name="add_ln203_17"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
INPUT_LOOP_begin:81  %zext_ln203_38 = zext i8 %add_ln203_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_38"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
INPUT_LOOP_begin:82  %conv_1_input_0_1_V_1 = getelementptr [90 x i14]* %conv_1_input_0_1_V, i64 0, i64 %zext_ln203_38

]]></Node>
<StgValue><ssdm name="conv_1_input_0_1_V_1"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
INPUT_LOOP_begin:83  %conv_1_input_0_2_V_1 = getelementptr [90 x i14]* %conv_1_input_0_2_V, i64 0, i64 %zext_ln203_38

]]></Node>
<StgValue><ssdm name="conv_1_input_0_2_V_1"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
INPUT_LOOP_begin:84  %conv_1_input_1_0_V_1 = getelementptr [90 x i14]* %conv_1_input_1_0_V, i64 0, i64 %zext_ln203_37

]]></Node>
<StgValue><ssdm name="conv_1_input_1_0_V_1"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
INPUT_LOOP_begin:85  %conv_1_input_1_1_V_1 = getelementptr [81 x i14]* %conv_1_input_1_1_V, i64 0, i64 %zext_ln203_38

]]></Node>
<StgValue><ssdm name="conv_1_input_1_1_V_1"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
INPUT_LOOP_begin:86  %conv_1_input_1_2_V_1 = getelementptr [81 x i14]* %conv_1_input_1_2_V, i64 0, i64 %zext_ln203_38

]]></Node>
<StgValue><ssdm name="conv_1_input_1_2_V_1"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
INPUT_LOOP_begin:87  %conv_1_input_2_0_V_1 = getelementptr [90 x i14]* %conv_1_input_2_0_V, i64 0, i64 %zext_ln203_37

]]></Node>
<StgValue><ssdm name="conv_1_input_2_0_V_1"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
INPUT_LOOP_begin:88  %conv_1_input_2_1_V_1 = getelementptr [81 x i14]* %conv_1_input_2_1_V, i64 0, i64 %zext_ln203_38

]]></Node>
<StgValue><ssdm name="conv_1_input_2_1_V_1"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
INPUT_LOOP_begin:89  %conv_1_input_2_2_V_1 = getelementptr [81 x i14]* %conv_1_input_2_2_V, i64 0, i64 %zext_ln203_38

]]></Node>
<StgValue><ssdm name="conv_1_input_2_2_V_1"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
INPUT_LOOP_begin:90  switch i3 %trunc_ln28, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch1:0  switch i3 %trunc_ln203, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
branch7:0  store i14 %select_ln603, i14* %conv_1_input_1_1_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch161

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
branch6:0  store i14 %select_ln603, i14* %conv_1_input_1_0_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %branch161

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
branch8:0  store i14 %select_ln603, i14* %conv_1_input_1_2_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch161

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch161:0  br label %INPUT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch0:0  switch i3 %trunc_ln203, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
branch4:0  store i14 %select_ln603, i14* %conv_1_input_0_1_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch055

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
branch3:0  store i14 %select_ln603, i14* %conv_1_input_0_0_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %branch055

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
branch5:0  store i14 %select_ln603, i14* %conv_1_input_0_2_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %branch055

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch055:0  br label %INPUT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch2:0  switch i3 %trunc_ln203, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
branch10:0  store i14 %select_ln603, i14* %conv_1_input_2_1_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch268

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
branch9:0  store i14 %select_ln603, i14* %conv_1_input_2_0_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch268

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
branch11:0  store i14 %select_ln603, i14* %conv_1_input_2_2_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch268

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="!0"/>
<literal name="trunc_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch268:0  br label %INPUT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="284" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="14" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:0  store i14 0, i14* %conv_1_out_0_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:2  store i14 0, i14* %max_pool_1_out_0_0_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="14" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:4  store i14 0, i14* %conv_2_out_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:6  store i14 0, i14* %max_pool_2_out_V_add, align 16

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="288" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="9" op_14_bw="7" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:1  call fastcc void @conv_1([100 x i14]* %conv_1_input_0_0_V, [90 x i14]* %conv_1_input_0_1_V, [90 x i14]* %conv_1_input_0_2_V, [90 x i14]* %conv_1_input_1_0_V, [81 x i14]* %conv_1_input_1_1_V, [81 x i14]* %conv_1_input_1_2_V, [90 x i14]* %conv_1_input_2_0_V, [81 x i14]* %conv_1_input_2_1_V, [81 x i14]* %conv_1_input_2_2_V, [1352 x i14]* %conv_1_out_0_V, [1352 x i14]* %conv_1_out_1_V, [1352 x i14]* %conv_1_out_2_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="289" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="9" op_14_bw="7" op_15_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:1  call fastcc void @conv_1([100 x i14]* %conv_1_input_0_0_V, [90 x i14]* %conv_1_input_0_1_V, [90 x i14]* %conv_1_input_0_2_V, [90 x i14]* %conv_1_input_1_0_V, [81 x i14]* %conv_1_input_1_1_V, [81 x i14]* %conv_1_input_1_2_V, [90 x i14]* %conv_1_input_2_0_V, [81 x i14]* %conv_1_input_2_1_V, [81 x i14]* %conv_1_input_2_2_V, [1352 x i14]* %conv_1_out_0_V, [1352 x i14]* %conv_1_out_1_V, [1352 x i14]* %conv_1_out_2_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="290" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="0" op_59_bw="0" op_60_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:3  call fastcc void @max_pool_1([1352 x i14]* %conv_1_out_0_V, [1352 x i14]* %conv_1_out_1_V, [1352 x i14]* %conv_1_out_2_V, [25 x i14]* %max_pool_1_out_0_0, [25 x i14]* %max_pool_1_out_0_0_2, [25 x i14]* %max_pool_1_out_0_0_3, [25 x i14]* %max_pool_1_out_0_0_4, [25 x i14]* %max_pool_1_out_0_0_5, [25 x i14]* %max_pool_1_out_0_0_6, [20 x i14]* %max_pool_1_out_0_1, [20 x i14]* %max_pool_1_out_0_1_1, [20 x i14]* %max_pool_1_out_0_1_2, [20 x i14]* %max_pool_1_out_0_1_3, [20 x i14]* %max_pool_1_out_0_1_4, [20 x i14]* %max_pool_1_out_0_1_5, [20 x i14]* %max_pool_1_out_0_2, [20 x i14]* %max_pool_1_out_0_2_1, [20 x i14]* %max_pool_1_out_0_2_2, [20 x i14]* %max_pool_1_out_0_2_3, [20 x i14]* %max_pool_1_out_0_2_4, [20 x i14]* %max_pool_1_out_0_2_5, [20 x i14]* %max_pool_1_out_1_0, [20 x i14]* %max_pool_1_out_1_0_1, [20 x i14]* %max_pool_1_out_1_0_2, [20 x i14]* %max_pool_1_out_1_0_3, [20 x i14]* %max_pool_1_out_1_0_4, [20 x i14]* %max_pool_1_out_1_0_5, [16 x i14]* %max_pool_1_out_1_1, [16 x i14]* %max_pool_1_out_1_1_1, [16 x i14]* %max_pool_1_out_1_1_2, [16 x i14]* %max_pool_1_out_1_1_3, [16 x i14]* %max_pool_1_out_1_1_4, [16 x i14]* %max_pool_1_out_1_1_5, [16 x i14]* %max_pool_1_out_1_2, [16 x i14]* %max_pool_1_out_1_2_1, [16 x i14]* %max_pool_1_out_1_2_2, [16 x i14]* %max_pool_1_out_1_2_3, [16 x i14]* %max_pool_1_out_1_2_4, [16 x i14]* %max_pool_1_out_1_2_5, [20 x i14]* %max_pool_1_out_2_0, [20 x i14]* %max_pool_1_out_2_0_1, [20 x i14]* %max_pool_1_out_2_0_2, [20 x i14]* %max_pool_1_out_2_0_3, [20 x i14]* %max_pool_1_out_2_0_4, [20 x i14]* %max_pool_1_out_2_0_5, [16 x i14]* %max_pool_1_out_2_1, [16 x i14]* %max_pool_1_out_2_1_1, [16 x i14]* %max_pool_1_out_2_1_2, [16 x i14]* %max_pool_1_out_2_1_3, [16 x i14]* %max_pool_1_out_2_1_4, [16 x i14]* %max_pool_1_out_2_1_5, [16 x i14]* %max_pool_1_out_2_2, [16 x i14]* %max_pool_1_out_2_2_1, [16 x i14]* %max_pool_1_out_2_2_2, [16 x i14]* %max_pool_1_out_2_2_3, [16 x i14]* %max_pool_1_out_2_2_4, [16 x i14]* %max_pool_1_out_2_2_5) nounwind

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="291" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="0" op_59_bw="0" op_60_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:3  call fastcc void @max_pool_1([1352 x i14]* %conv_1_out_0_V, [1352 x i14]* %conv_1_out_1_V, [1352 x i14]* %conv_1_out_2_V, [25 x i14]* %max_pool_1_out_0_0, [25 x i14]* %max_pool_1_out_0_0_2, [25 x i14]* %max_pool_1_out_0_0_3, [25 x i14]* %max_pool_1_out_0_0_4, [25 x i14]* %max_pool_1_out_0_0_5, [25 x i14]* %max_pool_1_out_0_0_6, [20 x i14]* %max_pool_1_out_0_1, [20 x i14]* %max_pool_1_out_0_1_1, [20 x i14]* %max_pool_1_out_0_1_2, [20 x i14]* %max_pool_1_out_0_1_3, [20 x i14]* %max_pool_1_out_0_1_4, [20 x i14]* %max_pool_1_out_0_1_5, [20 x i14]* %max_pool_1_out_0_2, [20 x i14]* %max_pool_1_out_0_2_1, [20 x i14]* %max_pool_1_out_0_2_2, [20 x i14]* %max_pool_1_out_0_2_3, [20 x i14]* %max_pool_1_out_0_2_4, [20 x i14]* %max_pool_1_out_0_2_5, [20 x i14]* %max_pool_1_out_1_0, [20 x i14]* %max_pool_1_out_1_0_1, [20 x i14]* %max_pool_1_out_1_0_2, [20 x i14]* %max_pool_1_out_1_0_3, [20 x i14]* %max_pool_1_out_1_0_4, [20 x i14]* %max_pool_1_out_1_0_5, [16 x i14]* %max_pool_1_out_1_1, [16 x i14]* %max_pool_1_out_1_1_1, [16 x i14]* %max_pool_1_out_1_1_2, [16 x i14]* %max_pool_1_out_1_1_3, [16 x i14]* %max_pool_1_out_1_1_4, [16 x i14]* %max_pool_1_out_1_1_5, [16 x i14]* %max_pool_1_out_1_2, [16 x i14]* %max_pool_1_out_1_2_1, [16 x i14]* %max_pool_1_out_1_2_2, [16 x i14]* %max_pool_1_out_1_2_3, [16 x i14]* %max_pool_1_out_1_2_4, [16 x i14]* %max_pool_1_out_1_2_5, [20 x i14]* %max_pool_1_out_2_0, [20 x i14]* %max_pool_1_out_2_0_1, [20 x i14]* %max_pool_1_out_2_0_2, [20 x i14]* %max_pool_1_out_2_0_3, [20 x i14]* %max_pool_1_out_2_0_4, [20 x i14]* %max_pool_1_out_2_0_5, [16 x i14]* %max_pool_1_out_2_1, [16 x i14]* %max_pool_1_out_2_1_1, [16 x i14]* %max_pool_1_out_2_1_2, [16 x i14]* %max_pool_1_out_2_1_3, [16 x i14]* %max_pool_1_out_2_1_4, [16 x i14]* %max_pool_1_out_2_1_5, [16 x i14]* %max_pool_1_out_2_2, [16 x i14]* %max_pool_1_out_2_2_1, [16 x i14]* %max_pool_1_out_2_2_2, [16 x i14]* %max_pool_1_out_2_2_3, [16 x i14]* %max_pool_1_out_2_2_4, [16 x i14]* %max_pool_1_out_2_2_5) nounwind

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="292" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="9" op_57_bw="8" op_58_bw="8" op_59_bw="9" op_60_bw="8" op_61_bw="8" op_62_bw="9" op_63_bw="8" op_64_bw="8" op_65_bw="9" op_66_bw="8" op_67_bw="8" op_68_bw="9" op_69_bw="8" op_70_bw="8" op_71_bw="9" op_72_bw="9" op_73_bw="8" op_74_bw="9" op_75_bw="8" op_76_bw="9" op_77_bw="8" op_78_bw="9" op_79_bw="8" op_80_bw="9" op_81_bw="8" op_82_bw="8" op_83_bw="10" op_84_bw="8" op_85_bw="8" op_86_bw="9" op_87_bw="8" op_88_bw="9" op_89_bw="9" op_90_bw="8" op_91_bw="8" op_92_bw="9" op_93_bw="8" op_94_bw="9" op_95_bw="9" op_96_bw="8" op_97_bw="8" op_98_bw="9" op_99_bw="7" op_100_bw="8" op_101_bw="9" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="9" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="0" op_112_bw="0" op_113_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:5  call fastcc void @conv_2([25 x i14]* %max_pool_1_out_0_0, [25 x i14]* %max_pool_1_out_0_0_2, [25 x i14]* %max_pool_1_out_0_0_3, [25 x i14]* %max_pool_1_out_0_0_4, [25 x i14]* %max_pool_1_out_0_0_5, [25 x i14]* %max_pool_1_out_0_0_6, [20 x i14]* %max_pool_1_out_0_1, [20 x i14]* %max_pool_1_out_0_1_1, [20 x i14]* %max_pool_1_out_0_1_2, [20 x i14]* %max_pool_1_out_0_1_3, [20 x i14]* %max_pool_1_out_0_1_4, [20 x i14]* %max_pool_1_out_0_1_5, [20 x i14]* %max_pool_1_out_0_2, [20 x i14]* %max_pool_1_out_0_2_1, [20 x i14]* %max_pool_1_out_0_2_2, [20 x i14]* %max_pool_1_out_0_2_3, [20 x i14]* %max_pool_1_out_0_2_4, [20 x i14]* %max_pool_1_out_0_2_5, [20 x i14]* %max_pool_1_out_1_0, [20 x i14]* %max_pool_1_out_1_0_1, [20 x i14]* %max_pool_1_out_1_0_2, [20 x i14]* %max_pool_1_out_1_0_3, [20 x i14]* %max_pool_1_out_1_0_4, [20 x i14]* %max_pool_1_out_1_0_5, [16 x i14]* %max_pool_1_out_1_1, [16 x i14]* %max_pool_1_out_1_1_1, [16 x i14]* %max_pool_1_out_1_1_2, [16 x i14]* %max_pool_1_out_1_1_3, [16 x i14]* %max_pool_1_out_1_1_4, [16 x i14]* %max_pool_1_out_1_1_5, [16 x i14]* %max_pool_1_out_1_2, [16 x i14]* %max_pool_1_out_1_2_1, [16 x i14]* %max_pool_1_out_1_2_2, [16 x i14]* %max_pool_1_out_1_2_3, [16 x i14]* %max_pool_1_out_1_2_4, [16 x i14]* %max_pool_1_out_1_2_5, [20 x i14]* %max_pool_1_out_2_0, [20 x i14]* %max_pool_1_out_2_0_1, [20 x i14]* %max_pool_1_out_2_0_2, [20 x i14]* %max_pool_1_out_2_0_3, [20 x i14]* %max_pool_1_out_2_0_4, [20 x i14]* %max_pool_1_out_2_0_5, [16 x i14]* %max_pool_1_out_2_1, [16 x i14]* %max_pool_1_out_2_1_1, [16 x i14]* %max_pool_1_out_2_1_2, [16 x i14]* %max_pool_1_out_2_1_3, [16 x i14]* %max_pool_1_out_2_1_4, [16 x i14]* %max_pool_1_out_2_1_5, [16 x i14]* %max_pool_1_out_2_2, [16 x i14]* %max_pool_1_out_2_2_1, [16 x i14]* %max_pool_1_out_2_2_2, [16 x i14]* %max_pool_1_out_2_2_3, [16 x i14]* %max_pool_1_out_2_2_4, [16 x i14]* %max_pool_1_out_2_2_5, [1936 x i14]* %conv_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln61"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="293" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="9" op_57_bw="8" op_58_bw="8" op_59_bw="9" op_60_bw="8" op_61_bw="8" op_62_bw="9" op_63_bw="8" op_64_bw="8" op_65_bw="9" op_66_bw="8" op_67_bw="8" op_68_bw="9" op_69_bw="8" op_70_bw="8" op_71_bw="9" op_72_bw="9" op_73_bw="8" op_74_bw="9" op_75_bw="8" op_76_bw="9" op_77_bw="8" op_78_bw="9" op_79_bw="8" op_80_bw="9" op_81_bw="8" op_82_bw="8" op_83_bw="10" op_84_bw="8" op_85_bw="8" op_86_bw="9" op_87_bw="8" op_88_bw="9" op_89_bw="9" op_90_bw="8" op_91_bw="8" op_92_bw="9" op_93_bw="8" op_94_bw="9" op_95_bw="9" op_96_bw="8" op_97_bw="8" op_98_bw="9" op_99_bw="7" op_100_bw="8" op_101_bw="9" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="9" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="0" op_112_bw="0" op_113_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:5  call fastcc void @conv_2([25 x i14]* %max_pool_1_out_0_0, [25 x i14]* %max_pool_1_out_0_0_2, [25 x i14]* %max_pool_1_out_0_0_3, [25 x i14]* %max_pool_1_out_0_0_4, [25 x i14]* %max_pool_1_out_0_0_5, [25 x i14]* %max_pool_1_out_0_0_6, [20 x i14]* %max_pool_1_out_0_1, [20 x i14]* %max_pool_1_out_0_1_1, [20 x i14]* %max_pool_1_out_0_1_2, [20 x i14]* %max_pool_1_out_0_1_3, [20 x i14]* %max_pool_1_out_0_1_4, [20 x i14]* %max_pool_1_out_0_1_5, [20 x i14]* %max_pool_1_out_0_2, [20 x i14]* %max_pool_1_out_0_2_1, [20 x i14]* %max_pool_1_out_0_2_2, [20 x i14]* %max_pool_1_out_0_2_3, [20 x i14]* %max_pool_1_out_0_2_4, [20 x i14]* %max_pool_1_out_0_2_5, [20 x i14]* %max_pool_1_out_1_0, [20 x i14]* %max_pool_1_out_1_0_1, [20 x i14]* %max_pool_1_out_1_0_2, [20 x i14]* %max_pool_1_out_1_0_3, [20 x i14]* %max_pool_1_out_1_0_4, [20 x i14]* %max_pool_1_out_1_0_5, [16 x i14]* %max_pool_1_out_1_1, [16 x i14]* %max_pool_1_out_1_1_1, [16 x i14]* %max_pool_1_out_1_1_2, [16 x i14]* %max_pool_1_out_1_1_3, [16 x i14]* %max_pool_1_out_1_1_4, [16 x i14]* %max_pool_1_out_1_1_5, [16 x i14]* %max_pool_1_out_1_2, [16 x i14]* %max_pool_1_out_1_2_1, [16 x i14]* %max_pool_1_out_1_2_2, [16 x i14]* %max_pool_1_out_1_2_3, [16 x i14]* %max_pool_1_out_1_2_4, [16 x i14]* %max_pool_1_out_1_2_5, [20 x i14]* %max_pool_1_out_2_0, [20 x i14]* %max_pool_1_out_2_0_1, [20 x i14]* %max_pool_1_out_2_0_2, [20 x i14]* %max_pool_1_out_2_0_3, [20 x i14]* %max_pool_1_out_2_0_4, [20 x i14]* %max_pool_1_out_2_0_5, [16 x i14]* %max_pool_1_out_2_1, [16 x i14]* %max_pool_1_out_2_1_1, [16 x i14]* %max_pool_1_out_2_1_2, [16 x i14]* %max_pool_1_out_2_1_3, [16 x i14]* %max_pool_1_out_2_1_4, [16 x i14]* %max_pool_1_out_2_1_5, [16 x i14]* %max_pool_1_out_2_2, [16 x i14]* %max_pool_1_out_2_2_1, [16 x i14]* %max_pool_1_out_2_2_2, [16 x i14]* %max_pool_1_out_2_2_3, [16 x i14]* %max_pool_1_out_2_2_4, [16 x i14]* %max_pool_1_out_2_2_5, [1936 x i14]* %conv_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln61"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="294" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:7  call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="295" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:7  call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:8  %flat_array_0_V_addr = getelementptr [16 x i14]* %flat_array_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="flat_array_0_V_addr"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:9  store i14 0, i14* %flat_array_0_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="298" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:10  call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="299" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:10  call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:11  %dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_1_out_V_addr"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="13" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:12  store i13 0, i13* %dense_1_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="302" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="13" op_27_bw="9" op_28_bw="6" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:13  call fastcc void @dense_1([16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V, [50 x i13]* %dense_1_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="303" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="13" op_27_bw="9" op_28_bw="6" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:13  call fastcc void @dense_1([16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V, [50 x i13]* %dense_1_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:14  %dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_2_out_V_addr"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="13" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:15  store i13 0, i13* %dense_2_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:16  br label %2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten7 = phi i11 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %add_ln9, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_0_i = phi i5 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %select_ln14_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2  %p_Val2_18 = phi i14 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %sum_V, %ifFalse ]

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3  %j_0_i = phi i6 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %j_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %icmp_ln9 = icmp eq i11 %indvar_flatten7, -548

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln9 = add i11 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln9, label %dense_2.exit, label %FLAT_LOOP

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
FLAT_LOOP:0  %i_1 = add i5 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
FLAT_LOOP:3  %icmp_ln13 = icmp eq i6 %j_0_i, -14

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
FLAT_LOOP:4  %select_ln14 = select i1 %icmp_ln13, i6 0, i6 %j_0_i

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
FLAT_LOOP:5  %select_ln14_1 = select i1 %icmp_ln13, i5 %i_1, i5 %i_0_i

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="5">
<![CDATA[
FLAT_LOOP:6  %zext_ln14 = zext i5 %select_ln14_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="5">
<![CDATA[
FLAT_LOOP:7  %zext_ln13 = zext i5 %select_ln14_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="6">
<![CDATA[
FLAT_LOOP:11  %zext_ln14_1 = zext i6 %select_ln14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
FLAT_LOOP:12  %tmp_144 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="11">
<![CDATA[
FLAT_LOOP:13  %zext_ln1117 = zext i11 %tmp_144 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
FLAT_LOOP:14  %tmp_145 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="7">
<![CDATA[
FLAT_LOOP:15  %zext_ln1117_158 = zext i7 %tmp_145 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_158"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
FLAT_LOOP:16  %sub_ln1117 = sub i12 %zext_ln1117, %zext_ln1117_158

]]></Node>
<StgValue><ssdm name="sub_ln1117"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
FLAT_LOOP:17  %add_ln1117 = add i12 %sub_ln1117, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="12">
<![CDATA[
FLAT_LOOP:18  %sext_ln1117 = sext i12 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:19  %dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="dense_2_weights_V_ad"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:20  %dense_1_out_V_addr_1 = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="dense_1_out_V_addr_1"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="6">
<![CDATA[
FLAT_LOOP:21  %dense_1_out_V_load = load i13* %dense_1_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="dense_1_out_V_load"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="11">
<![CDATA[
FLAT_LOOP:23  %dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2

]]></Node>
<StgValue><ssdm name="dense_2_weights_V_lo"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
FLAT_LOOP:31  %j_1 = add i6 %select_ln14, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
FLAT_LOOP:32  %icmp_ln13_1 = icmp eq i6 %j_1, -14

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
FLAT_LOOP:33  br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0  %dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="dense_2_bias_V_addr"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="5">
<![CDATA[
ifTrue:1  %p_Val2_20 = load i9* %dense_2_bias_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="338" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
FLAT_LOOP:1  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
FLAT_LOOP:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
FLAT_LOOP:8  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2160) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
FLAT_LOOP:9  %tmp_16_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2160) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
FLAT_LOOP:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3161) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="6">
<![CDATA[
FLAT_LOOP:21  %dense_1_out_V_load = load i13* %dense_1_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="dense_1_out_V_load"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="22" op_0_bw="13">
<![CDATA[
FLAT_LOOP:22  %zext_ln1192 = zext i13 %dense_1_out_V_load to i22

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="11">
<![CDATA[
FLAT_LOOP:23  %dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2

]]></Node>
<StgValue><ssdm name="dense_2_weights_V_lo"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="22" op_0_bw="9">
<![CDATA[
FLAT_LOOP:24  %sext_ln1192 = sext i9 %dense_2_weights_V_lo to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
FLAT_LOOP:25  %mul_ln1192 = mul i22 %sext_ln1192, %zext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:26  %select_ln14_2 = select i1 %icmp_ln13, i14 0, i14 %p_Val2_18

]]></Node>
<StgValue><ssdm name="select_ln14_2"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
FLAT_LOOP:27  %lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln14_2, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
FLAT_LOOP:28  %ret_V = add i22 %mul_ln1192, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:29  %sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
FLAT_LOOP:30  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2160, i32 %tmp_16_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="5">
<![CDATA[
ifTrue:1  %p_Val2_20 = load i9* %dense_2_bias_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="14" op_0_bw="9">
<![CDATA[
ifTrue:2  %sext_ln1265 = sext i9 %p_Val2_20 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="13" op_0_bw="13" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:3  %trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i22.i32.i32(i22 %ret_V, i32 8, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="9">
<![CDATA[
ifTrue:4  %sext_ln703 = sext i9 %p_Val2_20 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ifTrue:5  %add_ln703 = add i14 %sext_ln1265, %sum_V

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ifTrue:6  %add_ln203 = add i13 %trunc_ln, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="5" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:7  %dense_2_out_V_addr_1 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="dense_2_out_V_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
ifTrue:8  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ifTrue:9  %select_ln19 = select i1 %tmp_43, i13 0, i13 %add_ln203

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="13" op_1_bw="5">
<![CDATA[
ifTrue:10  store i13 %select_ln19, i13* %dense_2_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:11  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="364" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
dense_2.exit:0  %prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="prediction_V_addr"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
dense_2.exit:1  store i14 0, i14* %prediction_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
dense_2.exit:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten19 = phi i9 [ 0, %dense_2.exit ], [ %add_ln41, %ifFalse12 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %d_0_i = phi i4 [ 0, %dense_2.exit ], [ %select_ln48_1, %ifFalse12 ]

]]></Node>
<StgValue><ssdm name="d_0_i"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2  %p_Val2_21 = phi i14 [ 0, %dense_2.exit ], [ %w_sum_V, %ifFalse12 ]

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %f_0_i = phi i5 [ 0, %dense_2.exit ], [ %f, %ifFalse12 ]

]]></Node>
<StgValue><ssdm name="f_0_i"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %icmp_ln41 = icmp eq i9 %indvar_flatten19, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln41 = add i9 %indvar_flatten19, 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln41, label %dense_out.exit, label %Flat_Loop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Flat_Loop:0  %d = add i4 %d_0_i, 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
Flat_Loop:3  %icmp_ln46 = icmp eq i5 %f_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Flat_Loop:4  %select_ln48 = select i1 %icmp_ln46, i5 0, i5 %f_0_i

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Flat_Loop:5  %select_ln48_1 = select i1 %icmp_ln46, i4 %d, i4 %d_0_i

]]></Node>
<StgValue><ssdm name="select_ln48_1"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="4">
<![CDATA[
Flat_Loop:6  %zext_ln48 = zext i4 %select_ln48_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="4">
<![CDATA[
Flat_Loop:7  %zext_ln47 = zext i4 %select_ln48_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="5">
<![CDATA[
Flat_Loop:11  %zext_ln48_1 = zext i5 %select_ln48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Flat_Loop:12  %tmp_146 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln48, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="8">
<![CDATA[
Flat_Loop:13  %zext_ln1116 = zext i8 %tmp_146 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
Flat_Loop:14  %tmp_147 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln48, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="6">
<![CDATA[
Flat_Loop:15  %zext_ln1116_28 = zext i6 %tmp_147 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1116_28"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Flat_Loop:16  %add_ln1116 = add i9 %zext_ln1116_28, %zext_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Flat_Loop:17  %add_ln1116_18 = add i9 %add_ln1116, %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln1116_18"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="9">
<![CDATA[
Flat_Loop:18  %zext_ln1116_29 = zext i9 %add_ln1116_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_29"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Flat_Loop:19  %dense_out_weights_V_s = getelementptr [300 x i9]* @dense_out_weights_V, i64 0, i64 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="dense_out_weights_V_s"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="9">
<![CDATA[
Flat_Loop:20  %dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2

]]></Node>
<StgValue><ssdm name="dense_out_weights_V_1"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
Flat_Loop:22  %dense_2_out_V_addr_2 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="dense_2_out_V_addr_2"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="13" op_0_bw="5">
<![CDATA[
Flat_Loop:23  %dense_2_out_V_load = load i13* %dense_2_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="dense_2_out_V_load"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Flat_Loop:31  %f = add i5 %select_ln48, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
Flat_Loop:32  %icmp_ln46_1 = icmp eq i5 %f, -2

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Flat_Loop:33  br i1 %icmp_ln46_1, label %ifTrue11, label %ifFalse12

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue11:0  %dense_out_bias_V_add = getelementptr [10 x i8]* @dense_out_bias_V, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="dense_out_bias_V_add"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="4">
<![CDATA[
ifTrue11:1  %p_Val2_23 = load i8* %dense_out_bias_V_add, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
ifFalse12:0  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Flat_Loop:1  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Dense_Loop_Flat_Loop)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Flat_Loop:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Flat_Loop:8  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str621) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Flat_Loop:9  %tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str621) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Flat_Loop:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str217) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="9">
<![CDATA[
Flat_Loop:20  %dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2

]]></Node>
<StgValue><ssdm name="dense_out_weights_V_1"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="22" op_0_bw="9">
<![CDATA[
Flat_Loop:21  %sext_ln1192_100 = sext i9 %dense_out_weights_V_1 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_100"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="13" op_0_bw="5">
<![CDATA[
Flat_Loop:23  %dense_2_out_V_load = load i13* %dense_2_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="dense_2_out_V_load"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="22" op_0_bw="13">
<![CDATA[
Flat_Loop:24  %zext_ln1192_1 = zext i13 %dense_2_out_V_load to i22

]]></Node>
<StgValue><ssdm name="zext_ln1192_1"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
Flat_Loop:25  %mul_ln1192_50 = mul i22 %zext_ln1192_1, %sext_ln1192_100

]]></Node>
<StgValue><ssdm name="mul_ln1192_50"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Flat_Loop:26  %select_ln48_2 = select i1 %icmp_ln46, i14 0, i14 %p_Val2_21

]]></Node>
<StgValue><ssdm name="select_ln48_2"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Flat_Loop:27  %lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln48_2, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
Flat_Loop:28  %ret_V_3 = add i22 %mul_ln1192_50, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
Flat_Loop:29  %w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_3, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="w_sum_V"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Flat_Loop:30  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str621, i32 %tmp_15_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="4">
<![CDATA[
ifTrue11:1  %p_Val2_23 = load i8* %dense_out_bias_V_add, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="8">
<![CDATA[
ifTrue11:2  %sext_ln1265_3 = sext i8 %p_Val2_23 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265_3"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ifTrue11:3  %add_ln703_3 = add i14 %sext_ln1265_3, %w_sum_V

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue11:4  %dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="dense_array_V_addr"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
ifTrue11:5  store i14 %add_ln703_3, i14* %dense_array_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
ifTrue11:6  br label %ifFalse12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="419" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="11" op_4_bw="25" op_5_bw="25">
<![CDATA[
dense_out.exit:0  call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="420" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="11" op_4_bw="25" op_5_bw="25">
<![CDATA[
dense_out.exit:0  call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
dense_out.exit:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="422" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i24_0 = phi i4 [ 0, %dense_out.exit ], [ %i_2, %_ifconv24 ]

]]></Node>
<StgValue><ssdm name="i24_0"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln119 = icmp eq i4 %i24_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_2 = add i4 %i24_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln119, label %5, label %_ifconv24

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="4">
<![CDATA[
_ifconv24:1  %zext_ln120 = zext i4 %i24_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:2  %prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="prediction_V_addr_1"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="4">
<![CDATA[
_ifconv24:3  %tmp_V_8 = load i14* %prediction_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln122"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="431" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="4">
<![CDATA[
_ifconv24:3  %tmp_V_8 = load i14* %prediction_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="432" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:4  %icmp_ln935 = icmp eq i14 %tmp_V_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="433" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv24:5  %p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_8, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="434" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:6  %tmp_V = sub i14 0, %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="435" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv24:7  %tmp_V_9 = select i1 %p_Result_31, i14 %tmp_V, i14 %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="436" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:8  %p_Result_13 = call i14 @llvm.part.select.i14(i14 %tmp_V_9, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="437" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv24:9  %p_Result_32 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_13)

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="438" st_id="32" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv24:10  %l = call i32 @llvm.cttz.i32(i32 %p_Result_32, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="439" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:11  %sub_ln944 = sub nsw i32 14, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="440" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="32">
<![CDATA[
_ifconv24:12  %trunc_ln944 = trunc i32 %sub_ln944 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="441" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:13  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="442" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:14  %tmp_45 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="443" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv24:15  %icmp_ln947 = icmp sgt i31 %tmp_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="444" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="32">
<![CDATA[
_ifconv24:16  %trunc_ln947 = trunc i32 %sub_ln944 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="445" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv24:17  %sub_ln947 = sub i4 7, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="446" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="4">
<![CDATA[
_ifconv24:18  %zext_ln947 = zext i4 %sub_ln947 to i14

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:19  %lshr_ln947 = lshr i14 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:20  %p_Result_s = and i14 %tmp_V_9, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="449" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:21  %icmp_ln947_1 = icmp ne i14 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_1"/></StgValue>
</operation>

<operation id="450" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:22  %a = and i1 %icmp_ln947, %icmp_ln947_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="451" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:23  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="452" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:24  %xor_ln949 = xor i1 %tmp_46, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="453" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:25  %add_ln949 = add i14 -24, %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="454" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv24:26  %p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_9, i14 %add_ln949)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="455" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:27  %and_ln949 = and i1 %p_Result_27, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="456" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:28  %or_ln949 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="457" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv24:29  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="458" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:31  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="32">
<![CDATA[
_ifconv24:42  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="460" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv24:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str41308) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln119"/></StgValue>
</operation>

<operation id="461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="14">
<![CDATA[
_ifconv24:30  %m = zext i14 %tmp_V_9 to i32

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="462" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:32  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="463" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:33  %lshr_ln958 = lshr i32 %m, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="464" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:34  %sub_ln958 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="465" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:35  %shl_ln958 = shl i32 %m, %sub_ln958

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="466" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:36  %m_7 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:37  %m_8 = add i32 %m_7, %or_ln

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:38  %m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_8, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="31">
<![CDATA[
_ifconv24:39  %m_11 = zext i31 %m_s to i32

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:40  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="471" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv24:41  %select_ln964 = select i1 %tmp_47, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="472" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:43  %sub_ln964 = sub i8 6, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="473" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:44  %add_ln964 = add i8 %select_ln964, %sub_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="474" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv24:45  %tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_31, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="475" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv24:46  %p_Result_33 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_11, i9 %tmp_3, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="476" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:47  %bitcast_ln739 = bitcast i32 %p_Result_33 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739"/></StgValue>
</operation>

<operation id="477" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:48  %select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="478" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:49  %prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="prediction_output_ad"/></StgValue>
</operation>

<operation id="479" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ifconv24:50  store float %select_ln935, float* %prediction_output_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="480" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
_ifconv24:51  br label %4

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
