f5de5ca4871be3dce4797064db0d9d8181432a01
usdrx1: Fixed jesd core parameters. Fixed synchronization mechanism
diff --git a/library/axi_ad9671/axi_ad9671_if.v b/library/axi_ad9671/axi_ad9671_if.v
index dccb5669..ec99d3e1 100644
--- a/library/axi_ad9671/axi_ad9671_if.v
+++ b/library/axi_ad9671/axi_ad9671_if.v
@@ -201,12 +201,12 @@ module axi_ad9671_if (
       adc_raddr_out   <= 4'h8;
       adc_sync_status <= 1'b0;
     end else begin
-      if (adc_data_a_s == adc_start_code[15:0] && adc_sync_status == 1'b1) begin
+      if (adc_data_d_s == adc_start_code[15:0] && adc_sync_status == 1'b1) begin
         adc_sync_status <= 1'b0;
       end else if(adc_sync_s == 1'b1) begin
         adc_sync_status <= 1'b1;
       end
-      if (adc_data_a_s == adc_start_code[15:0] && adc_sync_status == 1'b1) begin
+      if (adc_data_d_s == adc_start_code[15:0] && adc_sync_status == 1'b1) begin
         adc_waddr       <= 4'h0;
         adc_raddr_out   <= 4'h8;
       end else if (int_valid == 1'b1) begin