Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Apr 11 13:01:37 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab6damero_timing_summary_routed.rpt -pb lab6damero_timing_summary_routed.pb -rpx lab6damero_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6damero
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.848        0.000                      0                   70        0.179        0.000                      0                   70        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              5.848        0.000                      0                   70        0.179        0.000                      0                   70        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        5.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 screenInteface/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/vSync_reg/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.049ns (30.317%)  route 2.411ns (69.683%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X2Y35          FDRE                                         r  screenInteface/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.478     5.632 f  screenInteface/lineCnt_reg[1]/Q
                         net (fo=9, routed)           0.830     6.462    screenInteface/lineCnt_reg_n_0_[1]
    SLICE_X4Y35          LUT5 (Prop_lut5_I2_O)        0.295     6.757 r  screenInteface/vSync_i_4/O
                         net (fo=1, routed)           0.280     7.036    screenInteface/vSync_i_4_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.124     7.160 f  screenInteface/vSync_i_2/O
                         net (fo=1, routed)           0.818     7.978    screenInteface/vSyncInt20_in
    SLICE_X1Y35          LUT4 (Prop_lut4_I1_O)        0.152     8.130 r  screenInteface/vSync_i_1/O
                         net (fo=1, routed)           0.484     8.614    screenInteface/vSync_i_1_n_0
    SLICE_X1Y34          FDSE                                         r  screenInteface/vSync_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    screenInteface/CLK
    SLICE_X1Y34          FDSE                                         r  screenInteface/vSync_reg/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y34          FDSE (Setup_fdse_C_S)       -0.631    14.462    screenInteface/vSync_reg
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 screenInteface/cycleCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.704ns (20.814%)  route 2.678ns (79.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X0Y36          FDRE                                         r  screenInteface/cycleCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/cycleCnt_reg[1]/Q
                         net (fo=5, routed)           1.097     6.707    screenInteface/sel0[11]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.124     6.831 f  screenInteface/lineCnt[9]_i_4/O
                         net (fo=1, routed)           0.645     7.477    screenInteface/lineCnt[9]_i_4_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.601 r  screenInteface/lineCnt[9]_i_1/O
                         net (fo=10, routed)          0.936     8.537    screenInteface/lineCnt0
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.850    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[6]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDRE (Setup_fdre_C_CE)      -0.205    14.870    screenInteface/lineCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 screenInteface/cycleCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.704ns (20.814%)  route 2.678ns (79.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X0Y36          FDRE                                         r  screenInteface/cycleCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/cycleCnt_reg[1]/Q
                         net (fo=5, routed)           1.097     6.707    screenInteface/sel0[11]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.124     6.831 f  screenInteface/lineCnt[9]_i_4/O
                         net (fo=1, routed)           0.645     7.477    screenInteface/lineCnt[9]_i_4_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.601 r  screenInteface/lineCnt[9]_i_1/O
                         net (fo=10, routed)          0.936     8.537    screenInteface/lineCnt0
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.850    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDRE (Setup_fdre_C_CE)      -0.205    14.870    screenInteface/lineCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 screenInteface/cycleCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.704ns (20.814%)  route 2.678ns (79.186%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X0Y36          FDRE                                         r  screenInteface/cycleCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/cycleCnt_reg[1]/Q
                         net (fo=5, routed)           1.097     6.707    screenInteface/sel0[11]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.124     6.831 f  screenInteface/lineCnt[9]_i_4/O
                         net (fo=1, routed)           0.645     7.477    screenInteface/lineCnt[9]_i_4_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.601 r  screenInteface/lineCnt[9]_i_1/O
                         net (fo=10, routed)          0.936     8.537    screenInteface/lineCnt0
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.850    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[9]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDRE (Setup_fdre_C_CE)      -0.205    14.870    screenInteface/lineCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.940ns (26.794%)  route 2.568ns (73.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.147    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  screenInteface/lineCnt_reg[6]/Q
                         net (fo=8, routed)           1.147     6.750    screenInteface/lineCnt_reg_n_0_[6]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.152     6.902 f  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.659     7.561    screenInteface/RGB[11]_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.332     7.893 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.763     8.656    screenInteface/Bint[3]
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.075    15.004    screenInteface/RGB_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.940ns (26.794%)  route 2.568ns (73.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.147    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  screenInteface/lineCnt_reg[6]/Q
                         net (fo=8, routed)           1.147     6.750    screenInteface/lineCnt_reg_n_0_[6]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.152     6.902 f  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.659     7.561    screenInteface/RGB[11]_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.332     7.893 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.763     8.656    screenInteface/Bint[3]
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.063    15.016    screenInteface/RGB_reg[11]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.940ns (27.202%)  route 2.516ns (72.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.147    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  screenInteface/lineCnt_reg[6]/Q
                         net (fo=8, routed)           1.147     6.750    screenInteface/lineCnt_reg_n_0_[6]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.152     6.902 f  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.659     7.561    screenInteface/RGB[11]_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.332     7.893 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.710     8.603    screenInteface/Bint[3]
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.858    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    15.016    screenInteface/RGB_reg[11]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.940ns (27.573%)  route 2.469ns (72.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.147    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  screenInteface/lineCnt_reg[6]/Q
                         net (fo=8, routed)           1.147     6.750    screenInteface/lineCnt_reg_n_0_[6]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.152     6.902 f  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.659     7.561    screenInteface/RGB[11]_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.332     7.893 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.664     8.556    screenInteface/Bint[3]
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.858    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.061    15.022    screenInteface/RGB_reg[11]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.940ns (27.549%)  route 2.472ns (72.451%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.147    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  screenInteface/lineCnt_reg[6]/Q
                         net (fo=8, routed)           1.147     6.750    screenInteface/lineCnt_reg_n_0_[6]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.152     6.902 f  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.659     7.561    screenInteface/RGB[11]_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.332     7.893 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.667     8.559    screenInteface/Bint[3]
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.858    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.058    15.025    screenInteface/RGB_reg[11]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 screenInteface/cycleCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.712%)  route 2.538ns (78.288%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X0Y36          FDRE                                         r  screenInteface/cycleCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/cycleCnt_reg[1]/Q
                         net (fo=5, routed)           1.097     6.707    screenInteface/sel0[11]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.124     6.831 f  screenInteface/lineCnt[9]_i_4/O
                         net (fo=1, routed)           0.645     7.477    screenInteface/lineCnt[9]_i_4_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.601 r  screenInteface/lineCnt[9]_i_1/O
                         net (fo=10, routed)          0.796     8.397    screenInteface/lineCnt0
    SLICE_X4Y33          FDRE                                         r  screenInteface/lineCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.851    screenInteface/CLK
    SLICE_X4Y33          FDRE                                         r  screenInteface/lineCnt_reg[8]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.871    screenInteface/lineCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  6.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  screenInteface/pixelCnt_reg[8]/Q
                         net (fo=8, routed)           0.098     1.714    screenInteface/pixelCnt_reg_n_0_[8]
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  screenInteface/pixelCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.759    screenInteface/pixelCnt[5]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  screenInteface/pixelCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/pixelCnt_reg[5]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.092     1.580    screenInteface/pixelCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.218%)  route 0.099ns (34.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  screenInteface/pixelCnt_reg[8]/Q
                         net (fo=8, routed)           0.099     1.715    screenInteface/pixelCnt_reg_n_0_[8]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.760 r  screenInteface/pixelCnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.760    screenInteface/pixelCnt[9]_i_2_n_0
    SLICE_X1Y37          FDRE                                         r  screenInteface/pixelCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/pixelCnt_reg[9]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091     1.579    screenInteface/pixelCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.818%)  route 0.115ns (38.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/pixelCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  screenInteface/pixelCnt_reg[5]/Q
                         net (fo=7, routed)           0.115     1.731    screenInteface/pixelCnt_reg_n_0_[5]
    SLICE_X0Y37          LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  screenInteface/pixelCnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.776    screenInteface/pixelCnt[8]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[8]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.092     1.580    screenInteface/pixelCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.800%)  route 0.153ns (45.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/pixelCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  screenInteface/pixelCnt_reg[9]/Q
                         net (fo=8, routed)           0.153     1.770    screenInteface/pixelCnt_reg_n_0_[9]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  screenInteface/pixelCnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.815    screenInteface/pixelCnt[6]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.091     1.579    screenInteface/pixelCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.639%)  route 0.154ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/pixelCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  screenInteface/pixelCnt_reg[9]/Q
                         net (fo=8, routed)           0.154     1.771    screenInteface/pixelCnt_reg_n_0_[9]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  screenInteface/pixelCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.816    screenInteface/pixelCnt[7]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[7]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.092     1.580    screenInteface/pixelCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.000%)  route 0.158ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    screenInteface/CLK
    SLICE_X4Y33          FDRE                                         r  screenInteface/lineCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  screenInteface/lineCnt_reg[8]/Q
                         net (fo=8, routed)           0.158     1.771    screenInteface/lineCnt_reg_n_0_[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  screenInteface/lineCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.816    screenInteface/p_1_in[7]
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.856     1.983    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[7]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092     1.576    screenInteface/lineCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.844%)  route 0.159ns (46.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    screenInteface/CLK
    SLICE_X4Y33          FDRE                                         r  screenInteface/lineCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  screenInteface/lineCnt_reg[8]/Q
                         net (fo=8, routed)           0.159     1.772    screenInteface/lineCnt_reg_n_0_[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  screenInteface/lineCnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.817    screenInteface/p_1_in[6]
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.856     1.983    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.091     1.575    screenInteface/lineCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.666%)  route 0.160ns (43.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    screenInteface/CLK
    SLICE_X2Y35          FDRE                                         r  screenInteface/lineCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  screenInteface/lineCnt_reg[0]/Q
                         net (fo=9, routed)           0.160     1.798    screenInteface/lineCnt_reg_n_0_[0]
    SLICE_X2Y35          LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  screenInteface/lineCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    screenInteface/p_1_in[4]
    SLICE_X2Y35          FDRE                                         r  screenInteface/lineCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     1.988    screenInteface/CLK
    SLICE_X2Y35          FDRE                                         r  screenInteface/lineCnt_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121     1.595    screenInteface/lineCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.296%)  route 0.157ns (45.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.587     1.470    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  screenInteface/lineCnt_reg[6]/Q
                         net (fo=8, routed)           0.157     1.768    screenInteface/lineCnt_reg_n_0_[6]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  screenInteface/lineCnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.813    screenInteface/p_1_in[9]
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.856     1.983    screenInteface/CLK
    SLICE_X4Y32          FDRE                                         r  screenInteface/lineCnt_reg[9]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092     1.562    screenInteface/lineCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  screenInteface/pixelCnt_reg[0]/Q
                         net (fo=7, routed)           0.173     1.789    screenInteface/pixelCnt_reg_n_0_[0]
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  screenInteface/pixelCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    screenInteface/plusOp[0]
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/pixelCnt_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.092     1.567    screenInteface/pixelCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39    screenInteface/RGB_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    screenInteface/RGB_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    screenInteface/RGB_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    screenInteface/RGB_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    screenInteface/RGB_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    screenInteface/RGB_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    screenInteface/RGB_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    screenInteface/RGB_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    screenInteface/RGB_reg[11]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    screenInteface/RGB_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    screenInteface/RGB_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    screenInteface/RGB_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    screenInteface/RGB_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    screenInteface/RGB_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    screenInteface/RGB_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    screenInteface/RGB_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    screenInteface/RGB_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    screenInteface/RGB_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    screenInteface/RGB_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    screenInteface/RGB_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    screenInteface/RGB_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    screenInteface/RGB_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    screenInteface/RGB_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    screenInteface/RGB_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    screenInteface/RGB_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    screenInteface/RGB_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    screenInteface/RGB_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    screenInteface/RGB_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    screenInteface/RGB_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 4.112ns (69.275%)  route 1.824ns (30.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.152    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  screenInteface/RGB_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           1.824     7.395    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         3.693    11.088 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.088    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 3.986ns (67.611%)  route 1.910ns (32.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  screenInteface/RGB_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.910     7.523    lopt_9
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.053 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.053    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.847ns  (logic 3.959ns (67.719%)  route 1.887ns (32.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.152    screenInteface/CLK
    SLICE_X1Y34          FDSE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDSE (Prop_fdse_C_Q)         0.456     5.608 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           1.887     7.496    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.999 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.999    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.953ns (67.682%)  route 1.887ns (32.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X1Y35          FDSE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDSE (Prop_fdse_C_Q)         0.456     5.610 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.887     7.498    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.994 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.994    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.819ns  (logic 4.119ns (70.785%)  route 1.700ns (29.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.152    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  screenInteface/RGB_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.700     7.271    lopt_5
    J18                  OBUF (Prop_obuf_I_O)         3.700    10.971 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.971    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 4.118ns (71.135%)  route 1.671ns (28.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.155    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  screenInteface/RGB_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.671     7.245    lopt_1
    J19                  OBUF (Prop_obuf_I_O)         3.699    10.944 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.944    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.975ns (68.658%)  route 1.814ns (31.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.152    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  screenInteface/RGB_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.814     7.423    lopt_4
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.942 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.942    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.975ns (69.890%)  route 1.713ns (30.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           1.713     7.326    RGB_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.845 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.845    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 3.958ns (69.778%)  route 1.714ns (30.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.152    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  screenInteface/RGB_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.714     7.323    lopt_2
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.825 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.825    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.961ns (69.983%)  route 1.699ns (30.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.157    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  screenInteface/RGB_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.699     7.312    lopt_7
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.818 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.818    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.346ns (80.059%)  route 0.335ns (19.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/RGB_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           0.335     1.950    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.155 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.155    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 1.338ns (79.437%)  route 0.346ns (20.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.346     1.961    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.158 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.158    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.348ns (79.516%)  route 0.347ns (20.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.476    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  screenInteface/RGB_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           0.347     1.964    lopt_7
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.171 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.171    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.345ns (78.907%)  route 0.359ns (21.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/RGB_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           0.359     1.975    lopt_2
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.178 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.178    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.366ns (79.857%)  route 0.344ns (20.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.476    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  screenInteface/RGB_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           0.344     1.962    lopt_10
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.186 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.186    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.371ns (80.055%)  route 0.342ns (19.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.476    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  screenInteface/RGB_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           0.342     1.959    lopt_8
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.189 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.189    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.361ns (79.195%)  route 0.358ns (20.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.476    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.358     1.975    RGB_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.195 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.195    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.407ns (80.725%)  route 0.336ns (19.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.128     1.603 r  screenInteface/RGB_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           0.336     1.939    lopt_1
    J19                  OBUF (Prop_obuf_I_O)         1.279     3.218 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.218    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.408ns (80.181%)  route 0.348ns (19.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  screenInteface/RGB_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           0.348     1.950    lopt_5
    J18                  OBUF (Prop_obuf_I_O)         1.280     3.230 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.230    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.339ns (76.235%)  route 0.417ns (23.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    screenInteface/CLK
    SLICE_X1Y35          FDSE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           0.417     2.032    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.230 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.230    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





