--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/dudu/Xilinx ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1312 paths analyzed, 241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.428ns.
--------------------------------------------------------------------------------
Slack:                  15.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_12 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_12 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_12
    SLICE_X12Y37.A1      net (fanout=2)        0.995   button_cond/M_ctr_q[12]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X14Y34.B2      net (fanout=7)        1.019   out2
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (1.314ns logic, 3.079ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_13 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_13 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.BQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_13
    SLICE_X12Y37.A2      net (fanout=2)        0.941   button_cond/M_ctr_q[13]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X14Y34.B2      net (fanout=7)        1.019   out2
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.314ns logic, 3.025ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.311ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.295 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.CQ      Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X15Y37.C1      net (fanout=2)        0.954   button_cond/M_ctr_q[18]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X14Y34.B1      net (fanout=7)        0.973   out1
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.311ns (1.319ns logic, 2.992ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_15 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.264ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_15 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.DQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_15
    SLICE_X15Y37.C2      net (fanout=2)        0.907   button_cond/M_ctr_q[15]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X14Y34.B1      net (fanout=7)        0.973   out1
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (1.319ns logic, 2.945ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_14 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_14 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.CQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_14
    SLICE_X15Y37.C3      net (fanout=2)        0.766   button_cond/M_ctr_q[14]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X14Y34.B1      net (fanout=7)        0.973   out1
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (1.319ns logic, 2.804ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_19 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.295 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_19 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.DQ      Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_19
    SLICE_X15Y37.C4      net (fanout=2)        0.754   button_cond/M_ctr_q[19]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X14Y34.B1      net (fanout=7)        0.973   out1
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (1.319ns logic, 2.792ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_16 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.992ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.295 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_16 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.AQ      Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_16
    SLICE_X15Y37.C5      net (fanout=2)        0.635   button_cond/M_ctr_q[16]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X14Y34.B1      net (fanout=7)        0.973   out1
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (1.319ns logic, 2.673ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_12 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_12 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_12
    SLICE_X12Y37.A1      net (fanout=2)        0.995   button_cond/M_ctr_q[12]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X14Y34.B2      net (fanout=7)        1.019   out2
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.C3      net (fanout=2)        0.659   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (1.314ns logic, 2.673ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.970ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.DQ      Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_11
    SLICE_X12Y37.A3      net (fanout=2)        0.572   button_cond/M_ctr_q[11]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X14Y34.B2      net (fanout=7)        1.019   out2
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.970ns (1.314ns logic, 2.656ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_10 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_10 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.CQ      Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_10
    SLICE_X12Y37.A4      net (fanout=2)        0.555   button_cond/M_ctr_q[10]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X14Y34.B2      net (fanout=7)        1.019   out2
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (1.314ns logic, 2.639ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_17 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.934ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.295 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_17 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.BQ      Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_17
    SLICE_X15Y37.C6      net (fanout=2)        0.577   button_cond/M_ctr_q[17]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X14Y34.B1      net (fanout=7)        0.973   out1
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.319ns logic, 2.615ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_13 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_13 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.BQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_13
    SLICE_X12Y37.A2      net (fanout=2)        0.941   button_cond/M_ctr_q[13]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X14Y34.B2      net (fanout=7)        1.019   out2
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.C3      net (fanout=2)        0.659   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.314ns logic, 2.619ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.905ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.295 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.CQ      Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X15Y37.C1      net (fanout=2)        0.954   button_cond/M_ctr_q[18]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X14Y34.B1      net (fanout=7)        0.973   out1
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.C3      net (fanout=2)        0.659   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.905ns (1.319ns logic, 2.586ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_9 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.BQ      Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_9
    SLICE_X12Y37.A5      net (fanout=2)        0.493   button_cond/M_ctr_q[9]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X14Y34.B2      net (fanout=7)        1.019   out2
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.314ns logic, 2.577ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_15 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.858ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_15 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.DQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_15
    SLICE_X15Y37.C2      net (fanout=2)        0.907   button_cond/M_ctr_q[15]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X14Y34.B1      net (fanout=7)        0.973   out1
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.C3      net (fanout=2)        0.659   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.858ns (1.319ns logic, 2.539ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          button_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.832ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to button_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.CQ      Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X15Y37.C1      net (fanout=2)        0.954   button_cond/M_ctr_q[18]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X12Y37.B3      net (fanout=7)        0.650   out1
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.314   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.832ns (1.303ns logic, 2.529ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          button_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to button_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.CQ      Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X15Y37.C1      net (fanout=2)        0.954   button_cond/M_ctr_q[18]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X12Y37.B3      net (fanout=7)        0.650   out1
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.291   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (1.280ns logic, 2.529ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          button_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to button_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.CQ      Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X15Y37.C1      net (fanout=2)        0.954   button_cond/M_ctr_q[18]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X12Y37.B3      net (fanout=7)        0.650   out1
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.289   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.278ns logic, 2.529ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_15 (FF)
  Destination:          button_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_15 to button_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.DQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_15
    SLICE_X15Y37.C2      net (fanout=2)        0.907   button_cond/M_ctr_q[15]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X12Y37.B3      net (fanout=7)        0.650   out1
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.314   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (1.303ns logic, 2.482ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_7 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.195 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_7 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.DQ      Tcko                  0.476   button_cond/M_ctr_q[7]
                                                       button_cond/M_ctr_q_7
    SLICE_X15Y37.D1      net (fanout=2)        0.740   button_cond/M_ctr_q[7]
    SLICE_X15Y37.D       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out1
    SLICE_X14Y34.B5      net (fanout=7)        0.664   out
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (1.319ns logic, 2.469ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_8 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_8 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.AQ      Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_8
    SLICE_X12Y37.A6      net (fanout=2)        0.389   button_cond/M_ctr_q[8]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X14Y34.B2      net (fanout=7)        1.019   out2
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.A2      net (fanout=2)        1.065   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (1.314ns logic, 2.473ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          button_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to button_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.CQ      Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X15Y37.C1      net (fanout=2)        0.954   button_cond/M_ctr_q[18]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X12Y37.B3      net (fanout=7)        0.650   out1
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.271   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.260ns logic, 2.529ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_15 (FF)
  Destination:          button_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.762ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_15 to button_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.DQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_15
    SLICE_X15Y37.C2      net (fanout=2)        0.907   button_cond/M_ctr_q[15]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X12Y37.B3      net (fanout=7)        0.650   out1
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.291   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (1.280ns logic, 2.482ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_15 (FF)
  Destination:          button_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.760ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_15 to button_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.DQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_15
    SLICE_X15Y37.C2      net (fanout=2)        0.907   button_cond/M_ctr_q[15]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X12Y37.B3      net (fanout=7)        0.650   out1
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.289   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.760ns (1.278ns logic, 2.482ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_15 (FF)
  Destination:          button_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_15 to button_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.DQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_15
    SLICE_X15Y37.C2      net (fanout=2)        0.907   button_cond/M_ctr_q[15]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X12Y37.B3      net (fanout=7)        0.650   out1
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.271   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.260ns logic, 2.482ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_14 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_14 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.CQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_14
    SLICE_X15Y37.C3      net (fanout=2)        0.766   button_cond/M_ctr_q[14]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X14Y34.B1      net (fanout=7)        0.973   out1
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.C3      net (fanout=2)        0.659   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.319ns logic, 2.398ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_19 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.295 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_19 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.DQ      Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_19
    SLICE_X15Y37.C4      net (fanout=2)        0.754   button_cond/M_ctr_q[19]
    SLICE_X15Y37.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond/out2
    SLICE_X14Y34.B1      net (fanout=7)        0.973   out1
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       edge_detector/out1
    SLICE_X14Y34.C3      net (fanout=2)        0.659   M_edge_detector_out
    SLICE_X14Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.319ns logic, 2.386ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  16.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_12 (FF)
  Destination:          button_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_12 to button_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_12
    SLICE_X12Y37.A1      net (fanout=2)        0.995   button_cond/M_ctr_q[12]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X12Y37.B4      net (fanout=7)        0.456   out2
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.314   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (1.298ns logic, 2.376ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_12 (FF)
  Destination:          button_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_12 to button_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_12
    SLICE_X12Y37.A1      net (fanout=2)        0.995   button_cond/M_ctr_q[12]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X12Y37.B4      net (fanout=7)        0.456   out2
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.291   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (1.275ns logic, 2.376ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_12 (FF)
  Destination:          button_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_12 to button_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_12
    SLICE_X12Y37.A1      net (fanout=2)        0.995   button_cond/M_ctr_q[12]
    SLICE_X12Y37.A       Tilo                  0.254   M_counter_q[0]
                                                       button_cond/out3
    SLICE_X12Y37.B4      net (fanout=7)        0.456   out2
    SLICE_X12Y37.B       Tilo                  0.254   M_counter_q[0]
                                                       M_button_cond_out_inv1
    SLICE_X14Y40.CE      net (fanout=5)        0.925   M_button_cond_out_inv
    SLICE_X14Y40.CLK     Tceck                 0.289   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (1.273ns logic, 2.376ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[0]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: button_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X14Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X14Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X14Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X14Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X14Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X14Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X14Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X14Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X14Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X14Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X14Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X14Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X14Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X14Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X14Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.428|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1312 paths, 0 nets, and 279 connections

Design statistics:
   Minimum period:   4.428ns{1}   (Maximum frequency: 225.836MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 30 21:02:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



