// Seed: 142891240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [-1 'h0 : -1] id_25;
endmodule
module module_1 #(
    parameter id_13 = 32'd12,
    parameter id_25 = 32'd48
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25
);
  input wire _id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire _id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_22,
      id_12,
      id_20,
      id_22,
      id_12,
      id_12,
      id_15,
      id_12,
      id_8,
      id_22,
      id_12,
      id_8,
      id_7,
      id_16,
      id_7,
      id_1,
      id_7,
      id_10,
      id_18,
      id_10,
      id_7,
      id_19,
      id_10,
      id_10
  );
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire [1 'b0 : id_25] id_26;
  wire id_27;
  wire [id_13 : 1 'b0] id_28;
  assign id_16 = id_27;
  logic [7:0] id_29;
  assign id_29[1] = id_12;
endmodule
