--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programmi\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 2L -n 3 -fastpaths -xml top_termometer.twx top_termometer.ncd -o
top_termometer.twr top_termometer.pcf -ucf top_termometer.ucf

Design file:              top_termometer.ncd
Physical constraint file: top_termometer.pcf
Device,package,speed:     xc7a100tl,csg324,C,-2L (PRODUCTION 1.07 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_main_clk = PERIOD TIMEGRP "main_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_main_clk = PERIOD TIMEGRP "main_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clk_gen/mmcm_adv_inst/CLKIN1
  Logical resource: clk_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk_gen/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clk_gen/mmcm_adv_inst/CLKIN1
  Logical resource: clk_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk_gen/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clk_gen/mmcm_adv_inst/CLKIN1
  Logical resource: clk_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk_gen/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkout0 = PERIOD TIMEGRP "clk_gen_clkout0" 
TS_main_clk / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6140 paths analyzed, 873 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.865ns.
--------------------------------------------------------------------------------

Paths for end point interface_lcd/interface/dataOUT_2 (SLICE_X15Y82.B5), 449 paths
--------------------------------------------------------------------------------
Slack (setup path):     191.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comparison_block/min_tmp_reg_ind/data_7 (FF)
  Destination:          interface_lcd/interface/dataOUT_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.417ns (Levels of Logic = 7)
  Clock Path Skew:      -0.159ns (1.496 - 1.655)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comparison_block/min_tmp_reg_ind/data_7 to interface_lcd/interface/dataOUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y82.DQ      Tcko                  0.536   comparison_block/min_tmp_reg_ind/data<7>
                                                       comparison_block/min_tmp_reg_ind/data_7
    SLICE_X56Y82.B1      net (fanout=3)        1.098   comparison_block/min_tmp_reg_ind/data<7>
    SLICE_X56Y82.B       Tilo                  0.148   comparison_block/mux_out/Mmux_y8
                                                       comparison_block/mux_out/Mmux_y81
    SLICE_X56Y82.A4      net (fanout=1)        0.488   comparison_block/mux_out/Mmux_y8
    SLICE_X56Y82.A       Tilo                  0.148   comparison_block/mux_out/Mmux_y8
                                                       comparison_block/mux_out/Mmux_y83
    SLICE_X34Y78.C2      net (fanout=22)       1.609   data_from_comparison<7>
    SLICE_X34Y78.C       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>15
    SLICE_X34Y78.D2      net (fanout=1)        1.164   interface_lcd/translate_int/data_out<2>14
    SLICE_X34Y78.D       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>17
    SLICE_X28Y80.CX      net (fanout=2)        0.709   interface_lcd/translate_int/data_out<2>16
    SLICE_X28Y80.CMUX    Tcxc                  0.558   N28
                                                       interface_lcd/translate_int/data_out<2>18_SW0
    SLICE_X15Y82.A2      net (fanout=1)        1.162   N65
    SLICE_X15Y82.A       Tilo                  0.148   interface_lcd/interface/dataOUT<3>
                                                       interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_621
    SLICE_X15Y82.B5      net (fanout=1)        0.257   interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_62
    SLICE_X15Y82.CLK     Tas                   0.096   interface_lcd/interface/dataOUT<3>
                                                       interface_lcd/interface/state<3>24
                                                       interface_lcd/interface/dataOUT_2
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (1.930ns logic, 6.487ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comparison_block/max_tmp_reg_out/data_4 (FF)
  Destination:          interface_lcd/interface/dataOUT_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 7)
  Clock Path Skew:      -0.158ns (1.496 - 1.654)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comparison_block/max_tmp_reg_out/data_4 to interface_lcd/interface/dataOUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.AQ      Tcko                  0.536   comparison_block/max_tmp_reg_out/data<7>
                                                       comparison_block/max_tmp_reg_out/data_4
    SLICE_X53Y82.A2      net (fanout=3)        1.045   comparison_block/max_tmp_reg_out/data<4>
    SLICE_X53Y82.A       Tilo                  0.148   comparison_block/min_tmp_reg_ind/data<7>
                                                       comparison_block/mux_out/Mmux_y52
    SLICE_X53Y81.A3      net (fanout=1)        0.665   comparison_block/mux_out/Mmux_y51
    SLICE_X53Y81.A       Tilo                  0.148   comparison_block/max_tmp_reg_out/data<7>
                                                       comparison_block/mux_out/Mmux_y53
    SLICE_X34Y78.C4      net (fanout=25)       1.455   data_from_comparison<4>
    SLICE_X34Y78.C       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>15
    SLICE_X34Y78.D2      net (fanout=1)        1.164   interface_lcd/translate_int/data_out<2>14
    SLICE_X34Y78.D       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>17
    SLICE_X28Y80.CX      net (fanout=2)        0.709   interface_lcd/translate_int/data_out<2>16
    SLICE_X28Y80.CMUX    Tcxc                  0.558   N28
                                                       interface_lcd/translate_int/data_out<2>18_SW0
    SLICE_X15Y82.A2      net (fanout=1)        1.162   N65
    SLICE_X15Y82.A       Tilo                  0.148   interface_lcd/interface/dataOUT<3>
                                                       interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_621
    SLICE_X15Y82.B5      net (fanout=1)        0.257   interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_62
    SLICE_X15Y82.CLK     Tas                   0.096   interface_lcd/interface/dataOUT<3>
                                                       interface_lcd/interface/state<3>24
                                                       interface_lcd/interface/dataOUT_2
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (1.930ns logic, 6.457ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/curr_state_FSM_FFd3 (FF)
  Destination:          interface_lcd/interface/dataOUT_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.472ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.806 - 0.856)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/curr_state_FSM_FFd3 to interface_lcd/interface/dataOUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y79.CQ      Tcko                  0.536   cu/curr_state_FSM_FFd3
                                                       cu/curr_state_FSM_FFd3
    SLICE_X56Y82.A2      net (fanout=32)       1.789   cu/curr_state_FSM_FFd3
    SLICE_X56Y82.A       Tilo                  0.148   comparison_block/mux_out/Mmux_y8
                                                       comparison_block/mux_out/Mmux_y83
    SLICE_X34Y78.C2      net (fanout=22)       1.609   data_from_comparison<7>
    SLICE_X34Y78.C       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>15
    SLICE_X34Y78.D2      net (fanout=1)        1.164   interface_lcd/translate_int/data_out<2>14
    SLICE_X34Y78.D       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>17
    SLICE_X28Y80.CX      net (fanout=2)        0.709   interface_lcd/translate_int/data_out<2>16
    SLICE_X28Y80.CMUX    Tcxc                  0.558   N28
                                                       interface_lcd/translate_int/data_out<2>18_SW0
    SLICE_X15Y82.A2      net (fanout=1)        1.162   N65
    SLICE_X15Y82.A       Tilo                  0.148   interface_lcd/interface/dataOUT<3>
                                                       interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_621
    SLICE_X15Y82.B5      net (fanout=1)        0.257   interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_62
    SLICE_X15Y82.CLK     Tas                   0.096   interface_lcd/interface/dataOUT<3>
                                                       interface_lcd/interface/state<3>24
                                                       interface_lcd/interface/dataOUT_2
    -------------------------------------------------  ---------------------------
    Total                                      8.472ns (1.782ns logic, 6.690ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point interface_lcd/interface/dataOUT_2 (SLICE_X15Y82.B4), 428 paths
--------------------------------------------------------------------------------
Slack (setup path):     191.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comparison_block/min_tmp_reg_ind/data_7 (FF)
  Destination:          interface_lcd/interface/dataOUT_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.339ns (Levels of Logic = 7)
  Clock Path Skew:      -0.159ns (1.496 - 1.655)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comparison_block/min_tmp_reg_ind/data_7 to interface_lcd/interface/dataOUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y82.DQ      Tcko                  0.536   comparison_block/min_tmp_reg_ind/data<7>
                                                       comparison_block/min_tmp_reg_ind/data_7
    SLICE_X56Y82.B1      net (fanout=3)        1.098   comparison_block/min_tmp_reg_ind/data<7>
    SLICE_X56Y82.B       Tilo                  0.148   comparison_block/mux_out/Mmux_y8
                                                       comparison_block/mux_out/Mmux_y81
    SLICE_X56Y82.A4      net (fanout=1)        0.488   comparison_block/mux_out/Mmux_y8
    SLICE_X56Y82.A       Tilo                  0.148   comparison_block/mux_out/Mmux_y8
                                                       comparison_block/mux_out/Mmux_y83
    SLICE_X34Y78.C2      net (fanout=22)       1.609   data_from_comparison<7>
    SLICE_X34Y78.C       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>15
    SLICE_X34Y78.D2      net (fanout=1)        1.164   interface_lcd/translate_int/data_out<2>14
    SLICE_X34Y78.D       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>17
    SLICE_X28Y79.B2      net (fanout=2)        1.070   interface_lcd/translate_int/data_out<2>16
    SLICE_X28Y79.B       Tilo                  0.148   N67
                                                       interface_lcd/translate_int/data_out<2>18_SW1
    SLICE_X28Y79.A4      net (fanout=1)        0.482   N67
    SLICE_X28Y79.A       Tilo                  0.148   N67
                                                       interface_lcd/interface/state<3>23
    SLICE_X15Y82.B4      net (fanout=1)        0.908   interface_lcd/interface/state<3>24
    SLICE_X15Y82.CLK     Tas                   0.096   interface_lcd/interface/dataOUT<3>
                                                       interface_lcd/interface/state<3>24
                                                       interface_lcd/interface/dataOUT_2
    -------------------------------------------------  ---------------------------
    Total                                      8.339ns (1.520ns logic, 6.819ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comparison_block/max_tmp_reg_out/data_4 (FF)
  Destination:          interface_lcd/interface/dataOUT_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.309ns (Levels of Logic = 7)
  Clock Path Skew:      -0.158ns (1.496 - 1.654)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comparison_block/max_tmp_reg_out/data_4 to interface_lcd/interface/dataOUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.AQ      Tcko                  0.536   comparison_block/max_tmp_reg_out/data<7>
                                                       comparison_block/max_tmp_reg_out/data_4
    SLICE_X53Y82.A2      net (fanout=3)        1.045   comparison_block/max_tmp_reg_out/data<4>
    SLICE_X53Y82.A       Tilo                  0.148   comparison_block/min_tmp_reg_ind/data<7>
                                                       comparison_block/mux_out/Mmux_y52
    SLICE_X53Y81.A3      net (fanout=1)        0.665   comparison_block/mux_out/Mmux_y51
    SLICE_X53Y81.A       Tilo                  0.148   comparison_block/max_tmp_reg_out/data<7>
                                                       comparison_block/mux_out/Mmux_y53
    SLICE_X34Y78.C4      net (fanout=25)       1.455   data_from_comparison<4>
    SLICE_X34Y78.C       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>15
    SLICE_X34Y78.D2      net (fanout=1)        1.164   interface_lcd/translate_int/data_out<2>14
    SLICE_X34Y78.D       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>17
    SLICE_X28Y79.B2      net (fanout=2)        1.070   interface_lcd/translate_int/data_out<2>16
    SLICE_X28Y79.B       Tilo                  0.148   N67
                                                       interface_lcd/translate_int/data_out<2>18_SW1
    SLICE_X28Y79.A4      net (fanout=1)        0.482   N67
    SLICE_X28Y79.A       Tilo                  0.148   N67
                                                       interface_lcd/interface/state<3>23
    SLICE_X15Y82.B4      net (fanout=1)        0.908   interface_lcd/interface/state<3>24
    SLICE_X15Y82.CLK     Tas                   0.096   interface_lcd/interface/dataOUT<3>
                                                       interface_lcd/interface/state<3>24
                                                       interface_lcd/interface/dataOUT_2
    -------------------------------------------------  ---------------------------
    Total                                      8.309ns (1.520ns logic, 6.789ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/curr_state_FSM_FFd3 (FF)
  Destination:          interface_lcd/interface/dataOUT_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.394ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.806 - 0.856)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/curr_state_FSM_FFd3 to interface_lcd/interface/dataOUT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y79.CQ      Tcko                  0.536   cu/curr_state_FSM_FFd3
                                                       cu/curr_state_FSM_FFd3
    SLICE_X56Y82.A2      net (fanout=32)       1.789   cu/curr_state_FSM_FFd3
    SLICE_X56Y82.A       Tilo                  0.148   comparison_block/mux_out/Mmux_y8
                                                       comparison_block/mux_out/Mmux_y83
    SLICE_X34Y78.C2      net (fanout=22)       1.609   data_from_comparison<7>
    SLICE_X34Y78.C       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>15
    SLICE_X34Y78.D2      net (fanout=1)        1.164   interface_lcd/translate_int/data_out<2>14
    SLICE_X34Y78.D       Tilo                  0.148   interface_lcd/translate_int/data_out<2>16
                                                       interface_lcd/translate_int/data_out<2>17
    SLICE_X28Y79.B2      net (fanout=2)        1.070   interface_lcd/translate_int/data_out<2>16
    SLICE_X28Y79.B       Tilo                  0.148   N67
                                                       interface_lcd/translate_int/data_out<2>18_SW1
    SLICE_X28Y79.A4      net (fanout=1)        0.482   N67
    SLICE_X28Y79.A       Tilo                  0.148   N67
                                                       interface_lcd/interface/state<3>23
    SLICE_X15Y82.B4      net (fanout=1)        0.908   interface_lcd/interface/state<3>24
    SLICE_X15Y82.CLK     Tas                   0.096   interface_lcd/interface/dataOUT<3>
                                                       interface_lcd/interface/state<3>24
                                                       interface_lcd/interface/dataOUT_2
    -------------------------------------------------  ---------------------------
    Total                                      8.394ns (1.372ns logic, 7.022ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point interface_lcd/interface/dataOUT_1 (SLICE_X15Y78.D2), 365 paths
--------------------------------------------------------------------------------
Slack (setup path):     191.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comparison_block/min_tmp_reg_ind/data_7 (FF)
  Destination:          interface_lcd/interface/dataOUT_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      7.870ns (Levels of Logic = 6)
  Clock Path Skew:      -0.164ns (1.491 - 1.655)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comparison_block/min_tmp_reg_ind/data_7 to interface_lcd/interface/dataOUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y82.DQ      Tcko                  0.536   comparison_block/min_tmp_reg_ind/data<7>
                                                       comparison_block/min_tmp_reg_ind/data_7
    SLICE_X56Y82.B1      net (fanout=3)        1.098   comparison_block/min_tmp_reg_ind/data<7>
    SLICE_X56Y82.B       Tilo                  0.148   comparison_block/mux_out/Mmux_y8
                                                       comparison_block/mux_out/Mmux_y81
    SLICE_X56Y82.A4      net (fanout=1)        0.488   comparison_block/mux_out/Mmux_y8
    SLICE_X56Y82.A       Tilo                  0.148   comparison_block/mux_out/Mmux_y8
                                                       comparison_block/mux_out/Mmux_y83
    SLICE_X30Y78.A1      net (fanout=22)       1.739   data_from_comparison<7>
    SLICE_X30Y78.A       Tilo                  0.148   N90
                                                       interface_lcd/translate_int/data_out<1>8_SW0
    SLICE_X31Y78.A2      net (fanout=1)        1.193   N90
    SLICE_X31Y78.A       Tilo                  0.148   N91
                                                       interface_lcd/translate_int/data_out<1>8
    SLICE_X14Y79.A3      net (fanout=2)        1.096   interface_lcd/translate_int/data_out<1>7
    SLICE_X14Y79.A       Tilo                  0.148   interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_61
                                                       interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_611
    SLICE_X15Y78.D2      net (fanout=1)        0.885   interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_61
    SLICE_X15Y78.CLK     Tas                   0.095   interface_lcd/interface/dataOUT<1>
                                                       interface_lcd/interface/state<3>15
                                                       interface_lcd/interface/dataOUT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (1.371ns logic, 6.499ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/curr_state_FSM_FFd3 (FF)
  Destination:          interface_lcd/interface/dataOUT_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      7.925ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.801 - 0.856)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/curr_state_FSM_FFd3 to interface_lcd/interface/dataOUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y79.CQ      Tcko                  0.536   cu/curr_state_FSM_FFd3
                                                       cu/curr_state_FSM_FFd3
    SLICE_X56Y82.A2      net (fanout=32)       1.789   cu/curr_state_FSM_FFd3
    SLICE_X56Y82.A       Tilo                  0.148   comparison_block/mux_out/Mmux_y8
                                                       comparison_block/mux_out/Mmux_y83
    SLICE_X30Y78.A1      net (fanout=22)       1.739   data_from_comparison<7>
    SLICE_X30Y78.A       Tilo                  0.148   N90
                                                       interface_lcd/translate_int/data_out<1>8_SW0
    SLICE_X31Y78.A2      net (fanout=1)        1.193   N90
    SLICE_X31Y78.A       Tilo                  0.148   N91
                                                       interface_lcd/translate_int/data_out<1>8
    SLICE_X14Y79.A3      net (fanout=2)        1.096   interface_lcd/translate_int/data_out<1>7
    SLICE_X14Y79.A       Tilo                  0.148   interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_61
                                                       interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_611
    SLICE_X15Y78.D2      net (fanout=1)        0.885   interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_61
    SLICE_X15Y78.CLK     Tas                   0.095   interface_lcd/interface/dataOUT<1>
                                                       interface_lcd/interface/state<3>15
                                                       interface_lcd/interface/dataOUT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.925ns (1.223ns logic, 6.702ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     191.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/curr_state_FSM_FFd1 (FF)
  Destination:          interface_lcd/interface/dataOUT_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      7.877ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.801 - 0.856)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cu/curr_state_FSM_FFd1 to interface_lcd/interface/dataOUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y79.AQ      Tcko                  0.536   cu/curr_state_FSM_FFd3
                                                       cu/curr_state_FSM_FFd1
    SLICE_X54Y82.A1      net (fanout=36)       1.838   cu/curr_state_FSM_FFd1
    SLICE_X54Y82.A       Tilo                  0.148   comparison_block/mux_out/Mmux_y61
                                                       comparison_block/mux_out/Mmux_y63
    SLICE_X30Y78.A2      net (fanout=25)       1.642   data_from_comparison<5>
    SLICE_X30Y78.A       Tilo                  0.148   N90
                                                       interface_lcd/translate_int/data_out<1>8_SW0
    SLICE_X31Y78.A2      net (fanout=1)        1.193   N90
    SLICE_X31Y78.A       Tilo                  0.148   N91
                                                       interface_lcd/translate_int/data_out<1>8
    SLICE_X14Y79.A3      net (fanout=2)        1.096   interface_lcd/translate_int/data_out<1>7
    SLICE_X14Y79.A       Tilo                  0.148   interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_61
                                                       interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_611
    SLICE_X15Y78.D2      net (fanout=1)        0.885   interface_lcd/interface/Mmux_state[3]_X_5_o_wide_mux_95_OUT_61
    SLICE_X15Y78.CLK     Tas                   0.095   interface_lcd/interface/dataOUT<1>
                                                       interface_lcd/interface/state<3>15
                                                       interface_lcd/interface/dataOUT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.877ns (1.223ns logic, 6.654ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkout0 = PERIOD TIMEGRP "clk_gen_clkout0" TS_main_clk / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point comparison_block/min_tmp_reg_out/data_2 (SLICE_X47Y81.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comparison_block/curr_tmp_reg/data_2 (FF)
  Destination:          comparison_block/min_tmp_reg_out/data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.321ns (0.992 - 0.671)
  Source Clock:         clk rising at 200.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comparison_block/curr_tmp_reg/data_2 to comparison_block/min_tmp_reg_out/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y81.CQ      Tcko                  0.223   comparison_block/curr_tmp_reg/data<3>
                                                       comparison_block/curr_tmp_reg/data_2
    SLICE_X47Y81.C5      net (fanout=4)        0.277   comparison_block/curr_tmp_reg/data<2>
    SLICE_X47Y81.CLK     Tah         (-Th)     0.064   comparison_block/min_tmp_reg_out/data<3>
                                                       comparison_block/mux_4/Mmux_y31
                                                       comparison_block/min_tmp_reg_out/data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.159ns logic, 0.277ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point comparison_block/max_tmp_reg_ind/data_3 (SLICE_X51Y81.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comparison_block/curr_tmp_reg/data_3 (FF)
  Destination:          comparison_block/max_tmp_reg_ind/data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.318ns (0.989 - 0.671)
  Source Clock:         clk rising at 200.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comparison_block/curr_tmp_reg/data_3 to comparison_block/max_tmp_reg_ind/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y81.DQ      Tcko                  0.223   comparison_block/curr_tmp_reg/data<3>
                                                       comparison_block/curr_tmp_reg/data_3
    SLICE_X51Y81.D4      net (fanout=4)        0.348   comparison_block/curr_tmp_reg/data<3>
    SLICE_X51Y81.CLK     Tah         (-Th)     0.064   comparison_block/max_tmp_reg_ind/data<3>
                                                       comparison_block/mux_6/Mmux_y41
                                                       comparison_block/max_tmp_reg_ind/data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.159ns logic, 0.348ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point interface_tmp_sensor/cnt_9 (SLICE_X74Y91.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               interface_tmp_sensor/cnt_7 (FF)
  Destination:          interface_tmp_sensor/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.093 - 0.076)
  Source Clock:         clk rising at 200.000ns
  Destination Clock:    clk rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: interface_tmp_sensor/cnt_7 to interface_tmp_sensor/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y91.BQ      Tcko                  0.193   interface_tmp_sensor/cnt<8>
                                                       interface_tmp_sensor/cnt_7
    SLICE_X74Y91.C6      net (fanout=10)       0.145   interface_tmp_sensor/cnt<7>
    SLICE_X74Y91.CLK     Tah         (-Th)     0.098   interface_tmp_sensor/cnt<9>
                                                       interface_tmp_sensor/Mmux_state[3]_X_12_o_wide_mux_133_OUT402
                                                       interface_tmp_sensor/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.095ns logic, 0.145ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkout0 = PERIOD TIMEGRP "clk_gen_clkout0" TS_main_clk / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 197.462ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 2.538ns (394.011MHz) (Tbcper_I(Fmax))
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: clk_gen/clkout0
--------------------------------------------------------------------------------
Slack: 199.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 200.000ns
  Low pulse: 100.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: interface_lcd/interface/init_count<1>/CLK
  Logical resource: interface_lcd/interface/init_count_0/CK
  Location pin: SLICE_X8Y83.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 199.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 200.000ns
  High pulse: 100.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: interface_lcd/interface/init_count<1>/CLK
  Logical resource: interface_lcd/interface/init_count_0/CK
  Location pin: SLICE_X8Y83.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "reset" OFFSET = IN 1000 ns VALID 1000 ns BEFORE COMP 
"main_clk"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 155 paths analyzed, 155 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.961ns.
--------------------------------------------------------------------------------

Paths for end point interface_tmp_sensor/dataout_0 (SLICE_X57Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     990.039ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          interface_tmp_sensor/dataout_0 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          1000.000ns
  Data Path Delay:      8.481ns (Levels of Logic = 2)
  Clock Path Delay:     -0.845ns (Levels of Logic = 3)
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.346ns

  Maximum Data Path at Slow Process Corner: reset to interface_tmp_sensor/dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 1.013   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X80Y92.C5      net (fanout=12)       4.719   reset_IBUF
    SLICE_X80Y92.C       Tilo                  0.148   interface_tmp_sensor/dq
                                                       interface_tmp_sensor/nrst_inv1
    SLICE_X57Y81.SR      net (fanout=20)       2.123   interface_tmp_sensor/nrst_inv
    SLICE_X57Y81.CLK     Trck                  0.478   interface_tmp_sensor/dataout<3>
                                                       interface_tmp_sensor/dataout_0
    -------------------------------------------------  ---------------------------
    Total                                      8.481ns (1.639ns logic, 6.842ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Clock Path at Slow Process Corner: main_clk to interface_tmp_sensor/dataout_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    E3.I                    Tiopi                 0.901   main_clk
                                                          main_clk
                                                          clk_gen/clkin1_buf
    MMCME2_ADV_X1Y2.CLKIN1  net (fanout=1)        1.134   clk_gen/clkin1
    MMCME2_ADV_X1Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.749   clk_gen/mmcm_adv_inst
                                                          clk_gen/mmcm_adv_inst
    BUFGCTRL_X0Y30.I0       net (fanout=1)        2.116   clk_gen/clkout0
    BUFGCTRL_X0Y30.O        Tbccko_O              0.124   clk_gen/clkout1_buf
                                                          clk_gen/clkout1_buf
    SLICE_X57Y81.CLK        net (fanout=70)       1.629   clk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.845ns (-5.724ns logic, 4.879ns route)

--------------------------------------------------------------------------------

Paths for end point interface_tmp_sensor/dataout_1 (SLICE_X57Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     990.039ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          interface_tmp_sensor/dataout_1 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          1000.000ns
  Data Path Delay:      8.481ns (Levels of Logic = 2)
  Clock Path Delay:     -0.845ns (Levels of Logic = 3)
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.346ns

  Maximum Data Path at Slow Process Corner: reset to interface_tmp_sensor/dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 1.013   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X80Y92.C5      net (fanout=12)       4.719   reset_IBUF
    SLICE_X80Y92.C       Tilo                  0.148   interface_tmp_sensor/dq
                                                       interface_tmp_sensor/nrst_inv1
    SLICE_X57Y81.SR      net (fanout=20)       2.123   interface_tmp_sensor/nrst_inv
    SLICE_X57Y81.CLK     Trck                  0.478   interface_tmp_sensor/dataout<3>
                                                       interface_tmp_sensor/dataout_1
    -------------------------------------------------  ---------------------------
    Total                                      8.481ns (1.639ns logic, 6.842ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Clock Path at Slow Process Corner: main_clk to interface_tmp_sensor/dataout_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    E3.I                    Tiopi                 0.901   main_clk
                                                          main_clk
                                                          clk_gen/clkin1_buf
    MMCME2_ADV_X1Y2.CLKIN1  net (fanout=1)        1.134   clk_gen/clkin1
    MMCME2_ADV_X1Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.749   clk_gen/mmcm_adv_inst
                                                          clk_gen/mmcm_adv_inst
    BUFGCTRL_X0Y30.I0       net (fanout=1)        2.116   clk_gen/clkout0
    BUFGCTRL_X0Y30.O        Tbccko_O              0.124   clk_gen/clkout1_buf
                                                          clk_gen/clkout1_buf
    SLICE_X57Y81.CLK        net (fanout=70)       1.629   clk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.845ns (-5.724ns logic, 4.879ns route)

--------------------------------------------------------------------------------

Paths for end point interface_tmp_sensor/dataout_2 (SLICE_X57Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     990.039ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          interface_tmp_sensor/dataout_2 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          1000.000ns
  Data Path Delay:      8.481ns (Levels of Logic = 2)
  Clock Path Delay:     -0.845ns (Levels of Logic = 3)
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.346ns

  Maximum Data Path at Slow Process Corner: reset to interface_tmp_sensor/dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 1.013   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X80Y92.C5      net (fanout=12)       4.719   reset_IBUF
    SLICE_X80Y92.C       Tilo                  0.148   interface_tmp_sensor/dq
                                                       interface_tmp_sensor/nrst_inv1
    SLICE_X57Y81.SR      net (fanout=20)       2.123   interface_tmp_sensor/nrst_inv
    SLICE_X57Y81.CLK     Trck                  0.478   interface_tmp_sensor/dataout<3>
                                                       interface_tmp_sensor/dataout_2
    -------------------------------------------------  ---------------------------
    Total                                      8.481ns (1.639ns logic, 6.842ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Clock Path at Slow Process Corner: main_clk to interface_tmp_sensor/dataout_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    E3.I                    Tiopi                 0.901   main_clk
                                                          main_clk
                                                          clk_gen/clkin1_buf
    MMCME2_ADV_X1Y2.CLKIN1  net (fanout=1)        1.134   clk_gen/clkin1
    MMCME2_ADV_X1Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.749   clk_gen/mmcm_adv_inst
                                                          clk_gen/mmcm_adv_inst
    BUFGCTRL_X0Y30.I0       net (fanout=1)        2.116   clk_gen/clkout0
    BUFGCTRL_X0Y30.O        Tbccko_O              0.124   clk_gen/clkout1_buf
                                                          clk_gen/clkout1_buf
    SLICE_X57Y81.CLK        net (fanout=70)       1.629   clk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.845ns (-5.724ns logic, 4.879ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "reset" OFFSET = IN 1000 ns VALID 1000 ns BEFORE COMP "main_clk"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cu/watch_dog/tc (SLICE_X30Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.833ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               reset (PAD)
  Destination:          cu/watch_dog/tc (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.631ns (Levels of Logic = 1)
  Clock Path Delay:     -0.837ns (Levels of Logic = 3)
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.346ns

  Minimum Data Path at Fast Process Corner: reset to cu/watch_dog/tc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 0.423   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X30Y57.SR      net (fanout=12)       1.127   reset_IBUF
    SLICE_X30Y57.CLK     Tremck      (-Th)    -0.081   cu/watch_dog/tc
                                                       cu/watch_dog/tc
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (0.504ns logic, 1.127ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Fast Process Corner: main_clk to cu/watch_dog/tc
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    E3.I                    Tiopi                 0.510   main_clk
                                                          main_clk
                                                          clk_gen/clkin1_buf
    MMCME2_ADV_X1Y2.CLKIN1  net (fanout=1)        0.556   clk_gen/clkin1
    MMCME2_ADV_X1Y2.CLKOUT0 Tmmcmcko_CLKOUT      -3.693   clk_gen/mmcm_adv_inst
                                                          clk_gen/mmcm_adv_inst
    BUFGCTRL_X0Y30.I0       net (fanout=1)        0.644   clk_gen/clkout0
    BUFGCTRL_X0Y30.O        Tbccko_O              0.046   clk_gen/clkout1_buf
                                                          clk_gen/clkout1_buf
    SLICE_X30Y57.CLK        net (fanout=70)       1.100   clk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.837ns (-3.137ns logic, 2.300ns route)

--------------------------------------------------------------------------------

Paths for end point cu/watch_dog/cnt_6 (SLICE_X29Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.857ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               reset (PAD)
  Destination:          cu/watch_dog/cnt_6 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.657ns (Levels of Logic = 1)
  Clock Path Delay:     -0.835ns (Levels of Logic = 3)
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.346ns

  Minimum Data Path at Fast Process Corner: reset to cu/watch_dog/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 0.423   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X29Y57.SR      net (fanout=12)       1.121   reset_IBUF
    SLICE_X29Y57.CLK     Tremck      (-Th)    -0.113   cu/watch_dog/cnt<8>
                                                       cu/watch_dog/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      1.657ns (0.536ns logic, 1.121ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Fast Process Corner: main_clk to cu/watch_dog/cnt_6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    E3.I                    Tiopi                 0.510   main_clk
                                                          main_clk
                                                          clk_gen/clkin1_buf
    MMCME2_ADV_X1Y2.CLKIN1  net (fanout=1)        0.556   clk_gen/clkin1
    MMCME2_ADV_X1Y2.CLKOUT0 Tmmcmcko_CLKOUT      -3.693   clk_gen/mmcm_adv_inst
                                                          clk_gen/mmcm_adv_inst
    BUFGCTRL_X0Y30.I0       net (fanout=1)        0.644   clk_gen/clkout0
    BUFGCTRL_X0Y30.O        Tbccko_O              0.046   clk_gen/clkout1_buf
                                                          clk_gen/clkout1_buf
    SLICE_X29Y57.CLK        net (fanout=70)       1.102   clk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.835ns (-3.137ns logic, 2.302ns route)

--------------------------------------------------------------------------------

Paths for end point cu/watch_dog/cnt_7 (SLICE_X29Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.857ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               reset (PAD)
  Destination:          cu/watch_dog/cnt_7 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.657ns (Levels of Logic = 1)
  Clock Path Delay:     -0.835ns (Levels of Logic = 3)
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.346ns

  Minimum Data Path at Fast Process Corner: reset to cu/watch_dog/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 0.423   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X29Y57.SR      net (fanout=12)       1.121   reset_IBUF
    SLICE_X29Y57.CLK     Tremck      (-Th)    -0.113   cu/watch_dog/cnt<8>
                                                       cu/watch_dog/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      1.657ns (0.536ns logic, 1.121ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Fast Process Corner: main_clk to cu/watch_dog/cnt_7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    E3.I                    Tiopi                 0.510   main_clk
                                                          main_clk
                                                          clk_gen/clkin1_buf
    MMCME2_ADV_X1Y2.CLKIN1  net (fanout=1)        0.556   clk_gen/clkin1
    MMCME2_ADV_X1Y2.CLKOUT0 Tmmcmcko_CLKOUT      -3.693   clk_gen/mmcm_adv_inst
                                                          clk_gen/mmcm_adv_inst
    BUFGCTRL_X0Y30.I0       net (fanout=1)        0.644   clk_gen/clkout0
    BUFGCTRL_X0Y30.O        Tbccko_O              0.046   clk_gen/clkout1_buf
                                                          clk_gen/clkout1_buf
    SLICE_X29Y57.CLK        net (fanout=70)       1.102   clk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.835ns (-3.137ns logic, 2.302ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ind_outd_sw" OFFSET = IN 1000 ns VALID 1000 ns BEFORE 
COMP "main_clk"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.338ns.
--------------------------------------------------------------------------------

Paths for end point cu/edge_detect_0 (SLICE_X51Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     994.662ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ind_outd_sw (PAD)
  Destination:          cu/edge_detect_0 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          1000.000ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     -0.844ns (Levels of Logic = 3)
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.346ns

  Maximum Data Path at Slow Process Corner: ind_outd_sw to cu/edge_detect_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U9.I                 Tiopi                 1.049   ind_outd_sw
                                                       ind_outd_sw
                                                       ind_outd_sw_IBUF
    SLICE_X51Y70.AX      net (fanout=2)        2.753   ind_outd_sw_IBUF
    SLICE_X51Y70.CLK     Tdick                 0.057   cu/edge_detect<1>
                                                       cu/edge_detect_0
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.106ns logic, 2.753ns route)
                                                       (28.7% logic, 71.3% route)

  Minimum Clock Path at Slow Process Corner: main_clk to cu/edge_detect_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    E3.I                    Tiopi                 0.901   main_clk
                                                          main_clk
                                                          clk_gen/clkin1_buf
    MMCME2_ADV_X1Y2.CLKIN1  net (fanout=1)        1.134   clk_gen/clkin1
    MMCME2_ADV_X1Y2.CLKOUT0 Tmmcmcko_CLKOUT      -6.749   clk_gen/mmcm_adv_inst
                                                          clk_gen/mmcm_adv_inst
    BUFGCTRL_X0Y30.I0       net (fanout=1)        2.116   clk_gen/clkout0
    BUFGCTRL_X0Y30.O        Tbccko_O              0.124   clk_gen/clkout1_buf
                                                          clk_gen/clkout1_buf
    SLICE_X51Y70.CLK        net (fanout=70)       1.630   clk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.844ns (-5.724ns logic, 4.880ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ind_outd_sw" OFFSET = IN 1000 ns VALID 1000 ns BEFORE COMP "main_clk"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cu/edge_detect_0 (SLICE_X51Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.018ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               ind_outd_sw (PAD)
  Destination:          cu/edge_detect_0 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.793ns (Levels of Logic = 1)
  Clock Path Delay:     -0.860ns (Levels of Logic = 3)
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.574ns
    Phase Error (PE):           0.346ns

  Minimum Data Path at Fast Process Corner: ind_outd_sw to cu/edge_detect_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U9.I                 Tiopi                 0.460   ind_outd_sw
                                                       ind_outd_sw
                                                       ind_outd_sw_IBUF
    SLICE_X51Y70.AX      net (fanout=2)        1.428   ind_outd_sw_IBUF
    SLICE_X51Y70.CLK     Tckdi       (-Th)     0.095   cu/edge_detect<1>
                                                       cu/edge_detect_0
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (0.365ns logic, 1.428ns route)
                                                       (20.4% logic, 79.6% route)

  Maximum Clock Path at Fast Process Corner: main_clk to cu/edge_detect_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    E3.I                    Tiopi                 0.510   main_clk
                                                          main_clk
                                                          clk_gen/clkin1_buf
    MMCME2_ADV_X1Y2.CLKIN1  net (fanout=1)        0.556   clk_gen/clkin1
    MMCME2_ADV_X1Y2.CLKOUT0 Tmmcmcko_CLKOUT      -3.693   clk_gen/mmcm_adv_inst
                                                          clk_gen/mmcm_adv_inst
    BUFGCTRL_X0Y30.I0       net (fanout=1)        0.644   clk_gen/clkout0
    BUFGCTRL_X0Y30.O        Tbccko_O              0.046   clk_gen/clkout1_buf
                                                          clk_gen/clkout1_buf
    SLICE_X51Y70.CLK        net (fanout=70)       1.077   clk
    ----------------------------------------------------  ---------------------------
    Total                                        -0.860ns (-3.137ns logic, 2.277ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_main_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_main_clk                    |     10.000ns|      4.000ns|      0.443ns|            0|            0|            0|         6140|
| TS_clk_gen_clkout0            |    200.000ns|      8.865ns|          N/A|            0|            0|         6140|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock main_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ind_outd_sw |    5.338(R)|      SLOW  |   -2.018(R)|      FAST  |clk               |   0.000|
reset       |    9.961(R)|      SLOW  |   -1.833(R)|      FAST  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock main_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
main_clk       |    8.865|         |         |         |
---------------+---------+---------+---------+---------+

COMP "reset" OFFSET = IN 1000 ns VALID 1000 ns BEFORE COMP "main_clk"         "RISING";
Worst Case Data Window 8.128; Ideal Clock Offset To Actual Clock -494.103; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
reset             |    9.961(R)|      SLOW  |   -1.833(R)|      FAST  |  990.039|    1.833|      494.103|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.961|         -  |      -1.833|         -  |  990.039|    1.833|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "ind_outd_sw" OFFSET = IN 1000 ns VALID 1000 ns BEFORE COMP "main_clk"         "RISING";
Worst Case Data Window 3.320; Ideal Clock Offset To Actual Clock -496.322; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
ind_outd_sw       |    5.338(R)|      SLOW  |   -2.018(R)|      FAST  |  994.662|    2.018|      496.322|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.338|         -  |      -2.018|         -  |  994.662|    2.018|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6296 paths, 0 nets, and 2159 connections

Design statistics:
   Minimum period:   8.865ns{1}   (Maximum frequency: 112.803MHz)
   Minimum input required time before clock:   9.961ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 29 19:00:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5004 MB



