$date
	Sat Mar 25 16:26:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 8 ! y [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 1 # clock $end
$var reg 1 $ left_right $end
$var reg 3 % num [2:0] $end
$var reg 1 & resetn $end
$scope module u_shifter $end
$var wire 8 ' a [7:0] $end
$var wire 1 # clock $end
$var wire 1 $ left_right $end
$var wire 3 ( num [2:0] $end
$var wire 1 & resetn $end
$var reg 8 ) result [7:0] $end
$var reg 8 * y [7:0] $end
$scope task shifter $end
$var reg 8 + a [7:0] $end
$var reg 1 , left_right $end
$var reg 3 - num [2:0] $end
$var reg 8 . y [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
x,
bx +
b0 *
bx )
b0 (
b0 '
0&
b0 %
0$
0#
b0 "
b0 !
$end
#10
1#
#20
0#
#30
1#
#40
0#
#50
1#
#60
0#
#70
1#
#80
0#
#90
1#
#100
b1 %
b1 (
b10 "
b10 '
1&
0#
#110
b10 %
b10 (
b100 "
b100 '
1$
0,
b1 -
b10 +
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
#210
1#
#220
0#
#230
1#
