Classic Timing Analyzer report for q2a
Wed Mar 31 15:52:12 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.262 ns   ; s    ; z[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 10.262 ns       ; s     ; z[3] ;
; N/A   ; None              ; 9.922 ns        ; s     ; ovf  ;
; N/A   ; None              ; 9.706 ns        ; s     ; z[2] ;
; N/A   ; None              ; 9.290 ns        ; bi[1] ; z[3] ;
; N/A   ; None              ; 9.245 ns        ; bi[3] ; z[3] ;
; N/A   ; None              ; 9.090 ns        ; bi[0] ; z[3] ;
; N/A   ; None              ; 8.950 ns        ; bi[1] ; ovf  ;
; N/A   ; None              ; 8.903 ns        ; bi[3] ; ovf  ;
; N/A   ; None              ; 8.860 ns        ; s     ; z[1] ;
; N/A   ; None              ; 8.750 ns        ; bi[0] ; ovf  ;
; N/A   ; None              ; 8.734 ns        ; bi[1] ; z[2] ;
; N/A   ; None              ; 8.534 ns        ; bi[0] ; z[2] ;
; N/A   ; None              ; 8.044 ns        ; bi[2] ; z[3] ;
; N/A   ; None              ; 7.888 ns        ; bi[1] ; z[1] ;
; N/A   ; None              ; 7.835 ns        ; a[1]  ; z[3] ;
; N/A   ; None              ; 7.702 ns        ; bi[2] ; ovf  ;
; N/A   ; None              ; 7.688 ns        ; bi[0] ; z[1] ;
; N/A   ; None              ; 7.495 ns        ; a[1]  ; ovf  ;
; N/A   ; None              ; 7.489 ns        ; a[0]  ; z[3] ;
; N/A   ; None              ; 7.381 ns        ; bi[2] ; z[2] ;
; N/A   ; None              ; 7.279 ns        ; a[1]  ; z[2] ;
; N/A   ; None              ; 7.149 ns        ; a[0]  ; ovf  ;
; N/A   ; None              ; 6.972 ns        ; a[3]  ; z[3] ;
; N/A   ; None              ; 6.933 ns        ; a[0]  ; z[2] ;
; N/A   ; None              ; 6.835 ns        ; bi[0] ; z[0] ;
; N/A   ; None              ; 6.631 ns        ; a[2]  ; z[3] ;
; N/A   ; None              ; 6.631 ns        ; a[3]  ; ovf  ;
; N/A   ; None              ; 6.427 ns        ; a[1]  ; z[1] ;
; N/A   ; None              ; 6.291 ns        ; a[2]  ; ovf  ;
; N/A   ; None              ; 6.114 ns        ; a[0]  ; z[0] ;
; N/A   ; None              ; 6.085 ns        ; a[0]  ; z[1] ;
; N/A   ; None              ; 6.068 ns        ; a[2]  ; z[2] ;
+-------+-------------------+-----------------+-------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 31 15:52:12 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off q2a -c q2a --timing_analysis_only
Info: Longest tpd from source pin "s" to destination pin "z[3]" is 10.262 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 3; PIN Node = 's'
    Info: 2: + IC(2.738 ns) + CELL(0.521 ns) = 4.285 ns; Loc. = LCCOMB_X49_Y6_N10; Fanout = 2; COMB Node = 'b[1]~1'
    Info: 3: + IC(0.332 ns) + CELL(0.544 ns) = 5.161 ns; Loc. = LCCOMB_X49_Y6_N12; Fanout = 2; COMB Node = 'somador:s1|c1~0'
    Info: 4: + IC(0.332 ns) + CELL(0.544 ns) = 6.037 ns; Loc. = LCCOMB_X49_Y6_N6; Fanout = 2; COMB Node = 'somador:s2|c1~0'
    Info: 5: + IC(0.313 ns) + CELL(0.178 ns) = 6.528 ns; Loc. = LCCOMB_X49_Y6_N22; Fanout = 1; COMB Node = 'somador:s3|b0'
    Info: 6: + IC(0.884 ns) + CELL(2.850 ns) = 10.262 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'z[3]'
    Info: Total cell delay = 5.663 ns ( 55.18 % )
    Info: Total interconnect delay = 4.599 ns ( 44.82 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 127 megabytes
    Info: Processing ended: Wed Mar 31 15:52:13 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


