# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit2to1.v"
verilog xil_defaultlib  "../../../Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit4to1.v"
verilog xil_defaultlib  "../../../Dwight_Alanna_Project_3.srcs/sources_1/imports/new/CLA4bit.v"
verilog xil_defaultlib  "../../../Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v"
verilog xil_defaultlib  "../../../Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU4bit.v"
verilog xil_defaultlib  "../../../Dwight_Alanna_Project_3.srcs/sim_1/imports/somevivadofiles/alu4bit_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
