$date
	Sun Dec 17 01:39:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comparator_t $end
$var wire 1 ! F $end
$var reg 3 " A [2:0] $end
$var reg 3 # B [2:0] $end
$scope module uut $end
$var wire 3 $ A [2:0] $end
$var wire 3 % B [2:0] $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b0 $
b1 #
b0 "
0!
$end
#10
b10 #
b10 %
#20
b11 #
b11 %
#30
b100 #
b100 %
#40
b101 #
b101 %
#50
b110 #
b110 %
#60
b111 #
b111 %
#70
1!
b1 "
b1 $
b0 #
b0 %
#80
0!
b1 #
b1 %
#90
b10 #
b10 %
#100
b11 #
b11 %
#110
b100 #
b100 %
#120
b101 #
b101 %
#130
b110 #
b110 %
#140
b111 #
b111 %
#150
b10 "
b10 $
1!
b0 #
b0 %
#160
b1 #
b1 %
#170
0!
b10 #
b10 %
#180
b11 #
b11 %
#190
b100 #
b100 %
#200
b101 #
b101 %
#210
b110 #
b110 %
#220
b111 #
b111 %
#230
b11 "
b11 $
1!
b0 #
b0 %
#240
b1 #
b1 %
#250
b10 #
b10 %
#260
0!
b11 #
b11 %
#270
b100 #
b100 %
#280
b101 #
b101 %
#290
b110 #
b110 %
#300
b111 #
b111 %
#310
b100 "
b100 $
1!
b0 #
b0 %
#320
b1 #
b1 %
#330
b10 #
b10 %
#340
b11 #
b11 %
#350
0!
b100 #
b100 %
#360
b101 #
b101 %
#370
b110 #
b110 %
#380
b111 #
b111 %
#390
b101 "
b101 $
1!
b0 #
b0 %
#400
b1 #
b1 %
#410
b10 #
b10 %
#420
b11 #
b11 %
#430
b100 #
b100 %
#440
0!
b101 #
b101 %
#450
b110 #
b110 %
#460
b111 #
b111 %
#470
b110 "
b110 $
1!
b0 #
b0 %
#480
b1 #
b1 %
#490
b10 #
b10 %
#500
b11 #
b11 %
#510
b100 #
b100 %
#520
b101 #
b101 %
#530
0!
b110 #
b110 %
#540
b111 #
b111 %
#550
b111 "
b111 $
1!
b0 #
b0 %
#560
b1 #
b1 %
#570
b10 #
b10 %
#580
b11 #
b11 %
#590
b100 #
b100 %
#600
b101 #
b101 %
#610
b110 #
b110 %
#620
0!
b111 #
b111 %
#630
