

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sun Sep 24 19:46:10 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        baseline
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+
    |       Modules       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |          |           |     |
    |       & Loops       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|    FF    |    LUT    | URAM|
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+
    |+ fir                |     -|  2.71|      257|  2.570e+03|         -|      258|     -|        no|  2 (~0%)|   -|  67 (~0%)|  216 (~0%)|    -|
    | o Shift_Accum_Loop  |     -|  7.30|      256|  2.560e+03|         2|        -|   128|        no|        -|   -|         -|          -|    -|
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| x    | ap_none | in        | 32       |
| y    | ap_vld  | out       | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+------------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------+-----+--------+------------+-----+--------+---------+
| + fir                 | 0   |        |            |     |        |         |
|   add_ln39_fu_161_p2  | -   |        | add_ln39   | add | fabric | 0       |
|   add_ln42_fu_203_p2  | -   |        | add_ln42   | add | fabric | 0       |
|   mul_5s_8s_12_1_1_U1 | -   |        | trunc_ln43 | mul | auto   | 0       |
|   acc_1_fu_242_p2     | -   |        | acc_1      | add | fabric | 0       |
|   add_ln37_fu_248_p2  | -   |        | add_ln37   | add | fabric | 0       |
+-----------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+---------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+-------------------+------+------+--------+---------------+---------+------+---------+
| + fir             | 2    | 0    |        |               |         |      |         |
|   shift_reg_U     | 1    | -    |        | shift_reg     | ram_1p  | auto | 1       |
|   fir_int_int_c_U | 1    | -    |        | fir_int_int_c | rom_1p  | auto | 1       |
+-------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------+
| Type     | Options | Location          |
+----------+---------+-------------------+
| pipeline | off     | fir.cpp:26 in fir |
+----------+---------+-------------------+


