
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= FU.OutID2=>B_EX.In                                     Premise(F13)
	S16= B_MEM.Out=>B_WB.In                                     Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F17)
	S20= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F18)
	S21= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F19)
	S22= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F20)
	S23= FU.Bub_ID=>CU_ID.Bub                                   Premise(F21)
	S24= FU.Halt_ID=>CU_ID.Halt                                 Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F24)
	S27= FU.Bub_IF=>CU_IF.Bub                                   Premise(F25)
	S28= FU.Halt_IF=>CU_IF.Halt                                 Premise(F26)
	S29= ICache.Hit=>CU_IF.ICacheHit                            Premise(F27)
	S30= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F28)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F30)
	S33= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F31)
	S34= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F32)
	S35= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F33)
	S36= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F34)
	S37= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F35)
	S38= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F36)
	S39= ICache.Hit=>FU.ICacheHit                               Premise(F37)
	S40= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F38)
	S41= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F39)
	S42= IR_EX.Out=>FU.IR_EX                                    Premise(F40)
	S43= IR_ID.Out=>FU.IR_ID                                    Premise(F41)
	S44= IR_MEM.Out=>FU.IR_MEM                                  Premise(F42)
	S45= IR_WB.Out=>FU.IR_WB                                    Premise(F43)
	S46= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F44)
	S47= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F45)
	S48= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F46)
	S49= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F47)
	S50= ALU.Out=>FU.InEX                                       Premise(F48)
	S51= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F49)
	S52= GPR.Rdata1=>FU.InID1                                   Premise(F50)
	S53= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F51)
	S54= GPR.Rdata2=>FU.InID2                                   Premise(F52)
	S55= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F53)
	S56= ALUOut_MEM.Out=>FU.InMEM                               Premise(F54)
	S57= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F55)
	S58= ALUOut_WB.Out=>FU.InWB                                 Premise(F56)
	S59= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F57)
	S60= IR_ID.Out25_21=>GPR.RReg1                              Premise(F58)
	S61= IR_ID.Out20_16=>GPR.RReg2                              Premise(F59)
	S62= ALUOut_WB.Out=>GPR.WData                               Premise(F60)
	S63= IR_WB.Out15_11=>GPR.WReg                               Premise(F61)
	S64= IMMU.Addr=>IAddrReg.In                                 Premise(F62)
	S65= PC.Out=>ICache.IEA                                     Premise(F63)
	S66= ICache.IEA=addr                                        Path(S5,S65)
	S67= ICache.Hit=ICacheHit(addr)                             ICache-Search(S66)
	S68= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S66,S3)
	S69= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S67,S29)
	S70= FU.ICacheHit=ICacheHit(addr)                           Path(S67,S39)
	S71= ICache.Out=>ICacheReg.In                               Premise(F64)
	S72= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S68,S71)
	S73= PC.Out=>IMMU.IEA                                       Premise(F65)
	S74= IMMU.IEA=addr                                          Path(S5,S73)
	S75= CP0.ASID=>IMMU.PID                                     Premise(F66)
	S76= IMMU.PID=pid                                           Path(S4,S75)
	S77= IMMU.Addr={pid,addr}                                   IMMU-Search(S76,S74)
	S78= IAddrReg.In={pid,addr}                                 Path(S77,S64)
	S79= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S76,S74)
	S80= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S79,S30)
	S81= IR_MEM.Out=>IR_DMMU1.In                                Premise(F67)
	S82= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F68)
	S83= IR_ID.Out=>IR_EX.In                                    Premise(F69)
	S84= ICache.Out=>IR_ID.In                                   Premise(F70)
	S85= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S68,S84)
	S86= ICache.Out=>IR_IMMU.In                                 Premise(F71)
	S87= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S68,S86)
	S88= IR_EX.Out=>IR_MEM.In                                   Premise(F72)
	S89= IR_DMMU2.Out=>IR_WB.In                                 Premise(F73)
	S90= IR_MEM.Out=>IR_WB.In                                   Premise(F74)
	S91= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F75)
	S92= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F76)
	S93= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F77)
	S94= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F78)
	S95= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F79)
	S96= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F80)
	S97= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F81)
	S98= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F82)
	S99= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F83)
	S100= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F84)
	S101= IR_EX.Out31_26=>CU_EX.Op                              Premise(F85)
	S102= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F86)
	S103= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F87)
	S104= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F88)
	S105= IR_ID.Out31_26=>CU_ID.Op                              Premise(F89)
	S106= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F90)
	S107= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F91)
	S108= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F92)
	S109= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F93)
	S110= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F94)
	S111= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F95)
	S112= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F96)
	S113= IR_WB.Out31_26=>CU_WB.Op                              Premise(F97)
	S114= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F98)
	S115= CtrlA_EX=0                                            Premise(F99)
	S116= CtrlB_EX=0                                            Premise(F100)
	S117= CtrlALUOut_MEM=0                                      Premise(F101)
	S118= CtrlALUOut_DMMU1=0                                    Premise(F102)
	S119= CtrlALUOut_DMMU2=0                                    Premise(F103)
	S120= CtrlALUOut_WB=0                                       Premise(F104)
	S121= CtrlA_MEM=0                                           Premise(F105)
	S122= CtrlA_WB=0                                            Premise(F106)
	S123= CtrlB_MEM=0                                           Premise(F107)
	S124= CtrlB_WB=0                                            Premise(F108)
	S125= CtrlICache=0                                          Premise(F109)
	S126= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S125)
	S127= CtrlIMMU=0                                            Premise(F110)
	S128= CtrlIR_DMMU1=0                                        Premise(F111)
	S129= CtrlIR_DMMU2=0                                        Premise(F112)
	S130= CtrlIR_EX=0                                           Premise(F113)
	S131= CtrlIR_ID=1                                           Premise(F114)
	S132= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S85,S131)
	S133= CtrlIR_IMMU=0                                         Premise(F115)
	S134= CtrlIR_MEM=0                                          Premise(F116)
	S135= CtrlIR_WB=0                                           Premise(F117)
	S136= CtrlGPR=0                                             Premise(F118)
	S137= CtrlIAddrReg=0                                        Premise(F119)
	S138= CtrlPC=0                                              Premise(F120)
	S139= CtrlPCInc=1                                           Premise(F121)
	S140= PC[Out]=addr+4                                        PC-Inc(S1,S138,S139)
	S141= PC[CIA]=addr                                          PC-Inc(S1,S138,S139)
	S142= CtrlIMem=0                                            Premise(F122)
	S143= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S142)
	S144= CtrlICacheReg=0                                       Premise(F123)
	S145= CtrlASIDIn=0                                          Premise(F124)
	S146= CtrlCP0=0                                             Premise(F125)
	S147= CP0[ASID]=pid                                         CP0-Hold(S0,S146)
	S148= CtrlEPCIn=0                                           Premise(F126)
	S149= CtrlExCodeIn=0                                        Premise(F127)
	S150= CtrlIRMux=0                                           Premise(F128)
	S151= GPR[rS]=a                                             Premise(F129)
	S152= GPR[rT]=b                                             Premise(F130)

ID	S153= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S132)
	S154= IR_ID.Out31_26=0                                      IR-Out(S132)
	S155= IR_ID.Out25_21=rS                                     IR-Out(S132)
	S156= IR_ID.Out20_16=rT                                     IR-Out(S132)
	S157= IR_ID.Out15_11=rD                                     IR-Out(S132)
	S158= IR_ID.Out10_6=0                                       IR-Out(S132)
	S159= IR_ID.Out5_0=37                                       IR-Out(S132)
	S160= PC.Out=addr+4                                         PC-Out(S140)
	S161= PC.CIA=addr                                           PC-Out(S141)
	S162= PC.CIA31_28=addr[31:28]                               PC-Out(S141)
	S163= CP0.ASID=pid                                          CP0-Read-ASID(S147)
	S164= A_EX.Out=>ALU.A                                       Premise(F256)
	S165= B_EX.Out=>ALU.B                                       Premise(F257)
	S166= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F258)
	S167= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F259)
	S168= ALU.Out=>ALUOut_MEM.In                                Premise(F260)
	S169= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F261)
	S170= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F262)
	S171= FU.OutID1=>A_EX.In                                    Premise(F263)
	S172= A_MEM.Out=>A_WB.In                                    Premise(F264)
	S173= FU.OutID2=>B_EX.In                                    Premise(F265)
	S174= B_MEM.Out=>B_WB.In                                    Premise(F266)
	S175= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F267)
	S176= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F268)
	S177= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F269)
	S178= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F270)
	S179= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F271)
	S180= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F272)
	S181= FU.Bub_ID=>CU_ID.Bub                                  Premise(F273)
	S182= FU.Halt_ID=>CU_ID.Halt                                Premise(F274)
	S183= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F275)
	S184= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F276)
	S185= FU.Bub_IF=>CU_IF.Bub                                  Premise(F277)
	S186= FU.Halt_IF=>CU_IF.Halt                                Premise(F278)
	S187= ICache.Hit=>CU_IF.ICacheHit                           Premise(F279)
	S188= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F280)
	S189= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F281)
	S190= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F282)
	S191= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F283)
	S192= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F284)
	S193= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F285)
	S194= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F286)
	S195= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F287)
	S196= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F288)
	S197= ICache.Hit=>FU.ICacheHit                              Premise(F289)
	S198= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F290)
	S199= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F291)
	S200= IR_EX.Out=>FU.IR_EX                                   Premise(F292)
	S201= IR_ID.Out=>FU.IR_ID                                   Premise(F293)
	S202= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S153,S201)
	S203= IR_MEM.Out=>FU.IR_MEM                                 Premise(F294)
	S204= IR_WB.Out=>FU.IR_WB                                   Premise(F295)
	S205= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F296)
	S206= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F297)
	S207= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F298)
	S208= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F299)
	S209= ALU.Out=>FU.InEX                                      Premise(F300)
	S210= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F301)
	S211= GPR.Rdata1=>FU.InID1                                  Premise(F302)
	S212= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F303)
	S213= FU.InID1_RReg=rS                                      Path(S155,S212)
	S214= GPR.Rdata2=>FU.InID2                                  Premise(F304)
	S215= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F305)
	S216= FU.InID2_RReg=rT                                      Path(S156,S215)
	S217= ALUOut_MEM.Out=>FU.InMEM                              Premise(F306)
	S218= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F307)
	S219= ALUOut_WB.Out=>FU.InWB                                Premise(F308)
	S220= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F309)
	S221= IR_ID.Out25_21=>GPR.RReg1                             Premise(F310)
	S222= GPR.RReg1=rS                                          Path(S155,S221)
	S223= GPR.Rdata1=a                                          GPR-Read(S222,S151)
	S224= FU.InID1=a                                            Path(S223,S211)
	S225= FU.OutID1=FU(a)                                       FU-Forward(S224)
	S226= A_EX.In=FU(a)                                         Path(S225,S171)
	S227= IR_ID.Out20_16=>GPR.RReg2                             Premise(F311)
	S228= GPR.RReg2=rT                                          Path(S156,S227)
	S229= GPR.Rdata2=b                                          GPR-Read(S228,S152)
	S230= FU.InID2=b                                            Path(S229,S214)
	S231= FU.OutID2=FU(b)                                       FU-Forward(S230)
	S232= B_EX.In=FU(b)                                         Path(S231,S173)
	S233= ALUOut_WB.Out=>GPR.WData                              Premise(F312)
	S234= IR_WB.Out15_11=>GPR.WReg                              Premise(F313)
	S235= IMMU.Addr=>IAddrReg.In                                Premise(F314)
	S236= PC.Out=>ICache.IEA                                    Premise(F315)
	S237= ICache.IEA=addr+4                                     Path(S160,S236)
	S238= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S237)
	S239= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S238,S187)
	S240= FU.ICacheHit=ICacheHit(addr+4)                        Path(S238,S197)
	S241= ICache.Out=>ICacheReg.In                              Premise(F316)
	S242= PC.Out=>IMMU.IEA                                      Premise(F317)
	S243= IMMU.IEA=addr+4                                       Path(S160,S242)
	S244= CP0.ASID=>IMMU.PID                                    Premise(F318)
	S245= IMMU.PID=pid                                          Path(S163,S244)
	S246= IMMU.Addr={pid,addr+4}                                IMMU-Search(S245,S243)
	S247= IAddrReg.In={pid,addr+4}                              Path(S246,S235)
	S248= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S245,S243)
	S249= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S248,S188)
	S250= IR_MEM.Out=>IR_DMMU1.In                               Premise(F319)
	S251= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F320)
	S252= IR_ID.Out=>IR_EX.In                                   Premise(F321)
	S253= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S153,S252)
	S254= ICache.Out=>IR_ID.In                                  Premise(F322)
	S255= ICache.Out=>IR_IMMU.In                                Premise(F323)
	S256= IR_EX.Out=>IR_MEM.In                                  Premise(F324)
	S257= IR_DMMU2.Out=>IR_WB.In                                Premise(F325)
	S258= IR_MEM.Out=>IR_WB.In                                  Premise(F326)
	S259= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F327)
	S260= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F328)
	S261= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F329)
	S262= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F330)
	S263= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F331)
	S264= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F332)
	S265= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F333)
	S266= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F334)
	S267= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F335)
	S268= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F336)
	S269= IR_EX.Out31_26=>CU_EX.Op                              Premise(F337)
	S270= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F338)
	S271= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F339)
	S272= CU_ID.IRFunc1=rT                                      Path(S156,S271)
	S273= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F340)
	S274= CU_ID.IRFunc2=rS                                      Path(S155,S273)
	S275= IR_ID.Out31_26=>CU_ID.Op                              Premise(F341)
	S276= CU_ID.Op=0                                            Path(S154,S275)
	S277= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F342)
	S278= CU_ID.IRFunc=37                                       Path(S159,S277)
	S279= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F343)
	S280= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F344)
	S281= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F345)
	S282= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F346)
	S283= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F347)
	S284= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F348)
	S285= IR_WB.Out31_26=>CU_WB.Op                              Premise(F349)
	S286= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F350)
	S287= CtrlA_EX=1                                            Premise(F351)
	S288= [A_EX]=FU(a)                                          A_EX-Write(S226,S287)
	S289= CtrlB_EX=1                                            Premise(F352)
	S290= [B_EX]=FU(b)                                          B_EX-Write(S232,S289)
	S291= CtrlALUOut_MEM=0                                      Premise(F353)
	S292= CtrlALUOut_DMMU1=0                                    Premise(F354)
	S293= CtrlALUOut_DMMU2=0                                    Premise(F355)
	S294= CtrlALUOut_WB=0                                       Premise(F356)
	S295= CtrlA_MEM=0                                           Premise(F357)
	S296= CtrlA_WB=0                                            Premise(F358)
	S297= CtrlB_MEM=0                                           Premise(F359)
	S298= CtrlB_WB=0                                            Premise(F360)
	S299= CtrlICache=0                                          Premise(F361)
	S300= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S126,S299)
	S301= CtrlIMMU=0                                            Premise(F362)
	S302= CtrlIR_DMMU1=0                                        Premise(F363)
	S303= CtrlIR_DMMU2=0                                        Premise(F364)
	S304= CtrlIR_EX=1                                           Premise(F365)
	S305= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S253,S304)
	S306= CtrlIR_ID=0                                           Premise(F366)
	S307= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S132,S306)
	S308= CtrlIR_IMMU=0                                         Premise(F367)
	S309= CtrlIR_MEM=0                                          Premise(F368)
	S310= CtrlIR_WB=0                                           Premise(F369)
	S311= CtrlGPR=0                                             Premise(F370)
	S312= GPR[rS]=a                                             GPR-Hold(S151,S311)
	S313= GPR[rT]=b                                             GPR-Hold(S152,S311)
	S314= CtrlIAddrReg=0                                        Premise(F371)
	S315= CtrlPC=0                                              Premise(F372)
	S316= CtrlPCInc=0                                           Premise(F373)
	S317= PC[CIA]=addr                                          PC-Hold(S141,S316)
	S318= PC[Out]=addr+4                                        PC-Hold(S140,S315,S316)
	S319= CtrlIMem=0                                            Premise(F374)
	S320= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S143,S319)
	S321= CtrlICacheReg=0                                       Premise(F375)
	S322= CtrlASIDIn=0                                          Premise(F376)
	S323= CtrlCP0=0                                             Premise(F377)
	S324= CP0[ASID]=pid                                         CP0-Hold(S147,S323)
	S325= CtrlEPCIn=0                                           Premise(F378)
	S326= CtrlExCodeIn=0                                        Premise(F379)
	S327= CtrlIRMux=0                                           Premise(F380)

EX	S328= A_EX.Out=FU(a)                                        A_EX-Out(S288)
	S329= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S288)
	S330= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S288)
	S331= B_EX.Out=FU(b)                                        B_EX-Out(S290)
	S332= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S290)
	S333= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S290)
	S334= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S305)
	S335= IR_EX.Out31_26=0                                      IR_EX-Out(S305)
	S336= IR_EX.Out25_21=rS                                     IR_EX-Out(S305)
	S337= IR_EX.Out20_16=rT                                     IR_EX-Out(S305)
	S338= IR_EX.Out15_11=rD                                     IR_EX-Out(S305)
	S339= IR_EX.Out10_6=0                                       IR_EX-Out(S305)
	S340= IR_EX.Out5_0=37                                       IR_EX-Out(S305)
	S341= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S307)
	S342= IR_ID.Out31_26=0                                      IR-Out(S307)
	S343= IR_ID.Out25_21=rS                                     IR-Out(S307)
	S344= IR_ID.Out20_16=rT                                     IR-Out(S307)
	S345= IR_ID.Out15_11=rD                                     IR-Out(S307)
	S346= IR_ID.Out10_6=0                                       IR-Out(S307)
	S347= IR_ID.Out5_0=37                                       IR-Out(S307)
	S348= PC.CIA=addr                                           PC-Out(S317)
	S349= PC.CIA31_28=addr[31:28]                               PC-Out(S317)
	S350= PC.Out=addr+4                                         PC-Out(S318)
	S351= CP0.ASID=pid                                          CP0-Read-ASID(S324)
	S352= A_EX.Out=>ALU.A                                       Premise(F381)
	S353= ALU.A=FU(a)                                           Path(S328,S352)
	S354= B_EX.Out=>ALU.B                                       Premise(F382)
	S355= ALU.B=FU(b)                                           Path(S331,S354)
	S356= ALU.Func=6'b000001                                    Premise(F383)
	S357= ALU.Out=FU(a)|FU(b)                                   ALU(S353,S355)
	S358= ALU.Out1_0={FU(a)|FU(b)}[1:0]                         ALU(S353,S355)
	S359= ALU.CMP=Compare0(FU(a)|FU(b))                         ALU(S353,S355)
	S360= ALU.OV=OverFlow(FU(a)|FU(b))                          ALU(S353,S355)
	S361= ALU.CA=Carry(FU(a)|FU(b))                             ALU(S353,S355)
	S362= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F384)
	S363= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F385)
	S364= ALU.Out=>ALUOut_MEM.In                                Premise(F386)
	S365= ALUOut_MEM.In=FU(a)|FU(b)                             Path(S357,S364)
	S366= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F387)
	S367= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F388)
	S368= FU.OutID1=>A_EX.In                                    Premise(F389)
	S369= A_MEM.Out=>A_WB.In                                    Premise(F390)
	S370= FU.OutID2=>B_EX.In                                    Premise(F391)
	S371= B_MEM.Out=>B_WB.In                                    Premise(F392)
	S372= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F393)
	S373= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F394)
	S374= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F395)
	S375= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F396)
	S376= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F397)
	S377= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F398)
	S378= FU.Bub_ID=>CU_ID.Bub                                  Premise(F399)
	S379= FU.Halt_ID=>CU_ID.Halt                                Premise(F400)
	S380= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F401)
	S381= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F402)
	S382= FU.Bub_IF=>CU_IF.Bub                                  Premise(F403)
	S383= FU.Halt_IF=>CU_IF.Halt                                Premise(F404)
	S384= ICache.Hit=>CU_IF.ICacheHit                           Premise(F405)
	S385= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F406)
	S386= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F407)
	S387= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F408)
	S388= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F409)
	S389= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F410)
	S390= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F411)
	S391= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F412)
	S392= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F413)
	S393= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F414)
	S394= ICache.Hit=>FU.ICacheHit                              Premise(F415)
	S395= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F416)
	S396= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F417)
	S397= IR_EX.Out=>FU.IR_EX                                   Premise(F418)
	S398= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S334,S397)
	S399= IR_ID.Out=>FU.IR_ID                                   Premise(F419)
	S400= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S341,S399)
	S401= IR_MEM.Out=>FU.IR_MEM                                 Premise(F420)
	S402= IR_WB.Out=>FU.IR_WB                                   Premise(F421)
	S403= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F422)
	S404= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F423)
	S405= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F424)
	S406= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F425)
	S407= ALU.Out=>FU.InEX                                      Premise(F426)
	S408= FU.InEX=FU(a)|FU(b)                                   Path(S357,S407)
	S409= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F427)
	S410= FU.InEX_WReg=rD                                       Path(S338,S409)
	S411= GPR.Rdata1=>FU.InID1                                  Premise(F428)
	S412= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F429)
	S413= FU.InID1_RReg=rS                                      Path(S343,S412)
	S414= GPR.Rdata2=>FU.InID2                                  Premise(F430)
	S415= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F431)
	S416= FU.InID2_RReg=rT                                      Path(S344,S415)
	S417= ALUOut_MEM.Out=>FU.InMEM                              Premise(F432)
	S418= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F433)
	S419= ALUOut_WB.Out=>FU.InWB                                Premise(F434)
	S420= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F435)
	S421= IR_ID.Out25_21=>GPR.RReg1                             Premise(F436)
	S422= GPR.RReg1=rS                                          Path(S343,S421)
	S423= GPR.Rdata1=a                                          GPR-Read(S422,S312)
	S424= FU.InID1=a                                            Path(S423,S411)
	S425= FU.OutID1=FU(a)                                       FU-Forward(S424)
	S426= A_EX.In=FU(a)                                         Path(S425,S368)
	S427= IR_ID.Out20_16=>GPR.RReg2                             Premise(F437)
	S428= GPR.RReg2=rT                                          Path(S344,S427)
	S429= GPR.Rdata2=b                                          GPR-Read(S428,S313)
	S430= FU.InID2=b                                            Path(S429,S414)
	S431= FU.OutID2=FU(b)                                       FU-Forward(S430)
	S432= B_EX.In=FU(b)                                         Path(S431,S370)
	S433= ALUOut_WB.Out=>GPR.WData                              Premise(F438)
	S434= IR_WB.Out15_11=>GPR.WReg                              Premise(F439)
	S435= IMMU.Addr=>IAddrReg.In                                Premise(F440)
	S436= PC.Out=>ICache.IEA                                    Premise(F441)
	S437= ICache.IEA=addr+4                                     Path(S350,S436)
	S438= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S437)
	S439= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S438,S384)
	S440= FU.ICacheHit=ICacheHit(addr+4)                        Path(S438,S394)
	S441= ICache.Out=>ICacheReg.In                              Premise(F442)
	S442= PC.Out=>IMMU.IEA                                      Premise(F443)
	S443= IMMU.IEA=addr+4                                       Path(S350,S442)
	S444= CP0.ASID=>IMMU.PID                                    Premise(F444)
	S445= IMMU.PID=pid                                          Path(S351,S444)
	S446= IMMU.Addr={pid,addr+4}                                IMMU-Search(S445,S443)
	S447= IAddrReg.In={pid,addr+4}                              Path(S446,S435)
	S448= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S445,S443)
	S449= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S448,S385)
	S450= IR_MEM.Out=>IR_DMMU1.In                               Premise(F445)
	S451= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F446)
	S452= IR_ID.Out=>IR_EX.In                                   Premise(F447)
	S453= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S341,S452)
	S454= ICache.Out=>IR_ID.In                                  Premise(F448)
	S455= ICache.Out=>IR_IMMU.In                                Premise(F449)
	S456= IR_EX.Out=>IR_MEM.In                                  Premise(F450)
	S457= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S334,S456)
	S458= IR_DMMU2.Out=>IR_WB.In                                Premise(F451)
	S459= IR_MEM.Out=>IR_WB.In                                  Premise(F452)
	S460= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F453)
	S461= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F454)
	S462= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F455)
	S463= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F456)
	S464= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F457)
	S465= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F458)
	S466= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F459)
	S467= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F460)
	S468= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F461)
	S469= CU_EX.IRFunc1=rT                                      Path(S337,S468)
	S470= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F462)
	S471= CU_EX.IRFunc2=rS                                      Path(S336,S470)
	S472= IR_EX.Out31_26=>CU_EX.Op                              Premise(F463)
	S473= CU_EX.Op=0                                            Path(S335,S472)
	S474= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F464)
	S475= CU_EX.IRFunc=37                                       Path(S340,S474)
	S476= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F465)
	S477= CU_ID.IRFunc1=rT                                      Path(S344,S476)
	S478= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F466)
	S479= CU_ID.IRFunc2=rS                                      Path(S343,S478)
	S480= IR_ID.Out31_26=>CU_ID.Op                              Premise(F467)
	S481= CU_ID.Op=0                                            Path(S342,S480)
	S482= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F468)
	S483= CU_ID.IRFunc=37                                       Path(S347,S482)
	S484= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F469)
	S485= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F470)
	S486= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F471)
	S487= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F472)
	S488= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F473)
	S489= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F474)
	S490= IR_WB.Out31_26=>CU_WB.Op                              Premise(F475)
	S491= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F476)
	S492= CtrlA_EX=0                                            Premise(F477)
	S493= [A_EX]=FU(a)                                          A_EX-Hold(S288,S492)
	S494= CtrlB_EX=0                                            Premise(F478)
	S495= [B_EX]=FU(b)                                          B_EX-Hold(S290,S494)
	S496= CtrlALUOut_MEM=1                                      Premise(F479)
	S497= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Write(S365,S496)
	S498= CtrlALUOut_DMMU1=0                                    Premise(F480)
	S499= CtrlALUOut_DMMU2=0                                    Premise(F481)
	S500= CtrlALUOut_WB=0                                       Premise(F482)
	S501= CtrlA_MEM=0                                           Premise(F483)
	S502= CtrlA_WB=0                                            Premise(F484)
	S503= CtrlB_MEM=0                                           Premise(F485)
	S504= CtrlB_WB=0                                            Premise(F486)
	S505= CtrlICache=0                                          Premise(F487)
	S506= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S300,S505)
	S507= CtrlIMMU=0                                            Premise(F488)
	S508= CtrlIR_DMMU1=0                                        Premise(F489)
	S509= CtrlIR_DMMU2=0                                        Premise(F490)
	S510= CtrlIR_EX=0                                           Premise(F491)
	S511= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S305,S510)
	S512= CtrlIR_ID=0                                           Premise(F492)
	S513= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S307,S512)
	S514= CtrlIR_IMMU=0                                         Premise(F493)
	S515= CtrlIR_MEM=1                                          Premise(F494)
	S516= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Write(S457,S515)
	S517= CtrlIR_WB=0                                           Premise(F495)
	S518= CtrlGPR=0                                             Premise(F496)
	S519= GPR[rS]=a                                             GPR-Hold(S312,S518)
	S520= GPR[rT]=b                                             GPR-Hold(S313,S518)
	S521= CtrlIAddrReg=0                                        Premise(F497)
	S522= CtrlPC=0                                              Premise(F498)
	S523= CtrlPCInc=0                                           Premise(F499)
	S524= PC[CIA]=addr                                          PC-Hold(S317,S523)
	S525= PC[Out]=addr+4                                        PC-Hold(S318,S522,S523)
	S526= CtrlIMem=0                                            Premise(F500)
	S527= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S320,S526)
	S528= CtrlICacheReg=0                                       Premise(F501)
	S529= CtrlASIDIn=0                                          Premise(F502)
	S530= CtrlCP0=0                                             Premise(F503)
	S531= CP0[ASID]=pid                                         CP0-Hold(S324,S530)
	S532= CtrlEPCIn=0                                           Premise(F504)
	S533= CtrlExCodeIn=0                                        Premise(F505)
	S534= CtrlIRMux=0                                           Premise(F506)

MEM	S535= A_EX.Out=FU(a)                                        A_EX-Out(S493)
	S536= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S493)
	S537= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S493)
	S538= B_EX.Out=FU(b)                                        B_EX-Out(S495)
	S539= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S495)
	S540= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S495)
	S541= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S497)
	S542= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S497)
	S543= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S497)
	S544= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S511)
	S545= IR_EX.Out31_26=0                                      IR_EX-Out(S511)
	S546= IR_EX.Out25_21=rS                                     IR_EX-Out(S511)
	S547= IR_EX.Out20_16=rT                                     IR_EX-Out(S511)
	S548= IR_EX.Out15_11=rD                                     IR_EX-Out(S511)
	S549= IR_EX.Out10_6=0                                       IR_EX-Out(S511)
	S550= IR_EX.Out5_0=37                                       IR_EX-Out(S511)
	S551= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S513)
	S552= IR_ID.Out31_26=0                                      IR-Out(S513)
	S553= IR_ID.Out25_21=rS                                     IR-Out(S513)
	S554= IR_ID.Out20_16=rT                                     IR-Out(S513)
	S555= IR_ID.Out15_11=rD                                     IR-Out(S513)
	S556= IR_ID.Out10_6=0                                       IR-Out(S513)
	S557= IR_ID.Out5_0=37                                       IR-Out(S513)
	S558= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S516)
	S559= IR_MEM.Out31_26=0                                     IR_MEM-Out(S516)
	S560= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S516)
	S561= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S516)
	S562= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S516)
	S563= IR_MEM.Out10_6=0                                      IR_MEM-Out(S516)
	S564= IR_MEM.Out5_0=37                                      IR_MEM-Out(S516)
	S565= PC.CIA=addr                                           PC-Out(S524)
	S566= PC.CIA31_28=addr[31:28]                               PC-Out(S524)
	S567= PC.Out=addr+4                                         PC-Out(S525)
	S568= CP0.ASID=pid                                          CP0-Read-ASID(S531)
	S569= A_EX.Out=>ALU.A                                       Premise(F507)
	S570= ALU.A=FU(a)                                           Path(S535,S569)
	S571= B_EX.Out=>ALU.B                                       Premise(F508)
	S572= ALU.B=FU(b)                                           Path(S538,S571)
	S573= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F509)
	S574= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S541,S573)
	S575= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F510)
	S576= ALU.Out=>ALUOut_MEM.In                                Premise(F511)
	S577= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F512)
	S578= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F513)
	S579= ALUOut_WB.In=FU(a)|FU(b)                              Path(S541,S578)
	S580= FU.OutID1=>A_EX.In                                    Premise(F514)
	S581= A_MEM.Out=>A_WB.In                                    Premise(F515)
	S582= FU.OutID2=>B_EX.In                                    Premise(F516)
	S583= B_MEM.Out=>B_WB.In                                    Premise(F517)
	S584= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F518)
	S585= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F519)
	S586= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F520)
	S587= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F521)
	S588= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F522)
	S589= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F523)
	S590= FU.Bub_ID=>CU_ID.Bub                                  Premise(F524)
	S591= FU.Halt_ID=>CU_ID.Halt                                Premise(F525)
	S592= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F526)
	S593= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F527)
	S594= FU.Bub_IF=>CU_IF.Bub                                  Premise(F528)
	S595= FU.Halt_IF=>CU_IF.Halt                                Premise(F529)
	S596= ICache.Hit=>CU_IF.ICacheHit                           Premise(F530)
	S597= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F531)
	S598= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F532)
	S599= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F533)
	S600= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F534)
	S601= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F535)
	S602= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F536)
	S603= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F537)
	S604= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F538)
	S605= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F539)
	S606= ICache.Hit=>FU.ICacheHit                              Premise(F540)
	S607= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F541)
	S608= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F542)
	S609= IR_EX.Out=>FU.IR_EX                                   Premise(F543)
	S610= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S544,S609)
	S611= IR_ID.Out=>FU.IR_ID                                   Premise(F544)
	S612= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S551,S611)
	S613= IR_MEM.Out=>FU.IR_MEM                                 Premise(F545)
	S614= FU.IR_MEM={0,rS,rT,rD,0,37}                           Path(S558,S613)
	S615= IR_WB.Out=>FU.IR_WB                                   Premise(F546)
	S616= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F547)
	S617= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F548)
	S618= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F549)
	S619= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F550)
	S620= ALU.Out=>FU.InEX                                      Premise(F551)
	S621= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F552)
	S622= FU.InEX_WReg=rD                                       Path(S548,S621)
	S623= GPR.Rdata1=>FU.InID1                                  Premise(F553)
	S624= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F554)
	S625= FU.InID1_RReg=rS                                      Path(S553,S624)
	S626= GPR.Rdata2=>FU.InID2                                  Premise(F555)
	S627= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F556)
	S628= FU.InID2_RReg=rT                                      Path(S554,S627)
	S629= ALUOut_MEM.Out=>FU.InMEM                              Premise(F557)
	S630= FU.InMEM=FU(a)|FU(b)                                  Path(S541,S629)
	S631= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F558)
	S632= FU.InMEM_WReg=rD                                      Path(S562,S631)
	S633= ALUOut_WB.Out=>FU.InWB                                Premise(F559)
	S634= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F560)
	S635= IR_ID.Out25_21=>GPR.RReg1                             Premise(F561)
	S636= GPR.RReg1=rS                                          Path(S553,S635)
	S637= GPR.Rdata1=a                                          GPR-Read(S636,S519)
	S638= FU.InID1=a                                            Path(S637,S623)
	S639= FU.OutID1=FU(a)                                       FU-Forward(S638)
	S640= A_EX.In=FU(a)                                         Path(S639,S580)
	S641= IR_ID.Out20_16=>GPR.RReg2                             Premise(F562)
	S642= GPR.RReg2=rT                                          Path(S554,S641)
	S643= GPR.Rdata2=b                                          GPR-Read(S642,S520)
	S644= FU.InID2=b                                            Path(S643,S626)
	S645= FU.OutID2=FU(b)                                       FU-Forward(S644)
	S646= B_EX.In=FU(b)                                         Path(S645,S582)
	S647= ALUOut_WB.Out=>GPR.WData                              Premise(F563)
	S648= IR_WB.Out15_11=>GPR.WReg                              Premise(F564)
	S649= IMMU.Addr=>IAddrReg.In                                Premise(F565)
	S650= PC.Out=>ICache.IEA                                    Premise(F566)
	S651= ICache.IEA=addr+4                                     Path(S567,S650)
	S652= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S651)
	S653= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S652,S596)
	S654= FU.ICacheHit=ICacheHit(addr+4)                        Path(S652,S606)
	S655= ICache.Out=>ICacheReg.In                              Premise(F567)
	S656= PC.Out=>IMMU.IEA                                      Premise(F568)
	S657= IMMU.IEA=addr+4                                       Path(S567,S656)
	S658= CP0.ASID=>IMMU.PID                                    Premise(F569)
	S659= IMMU.PID=pid                                          Path(S568,S658)
	S660= IMMU.Addr={pid,addr+4}                                IMMU-Search(S659,S657)
	S661= IAddrReg.In={pid,addr+4}                              Path(S660,S649)
	S662= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S659,S657)
	S663= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S662,S597)
	S664= IR_MEM.Out=>IR_DMMU1.In                               Premise(F570)
	S665= IR_DMMU1.In={0,rS,rT,rD,0,37}                         Path(S558,S664)
	S666= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F571)
	S667= IR_ID.Out=>IR_EX.In                                   Premise(F572)
	S668= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S551,S667)
	S669= ICache.Out=>IR_ID.In                                  Premise(F573)
	S670= ICache.Out=>IR_IMMU.In                                Premise(F574)
	S671= IR_EX.Out=>IR_MEM.In                                  Premise(F575)
	S672= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S544,S671)
	S673= IR_DMMU2.Out=>IR_WB.In                                Premise(F576)
	S674= IR_MEM.Out=>IR_WB.In                                  Premise(F577)
	S675= IR_WB.In={0,rS,rT,rD,0,37}                            Path(S558,S674)
	S676= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F578)
	S677= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F579)
	S678= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F580)
	S679= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F581)
	S680= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F582)
	S681= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F583)
	S682= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F584)
	S683= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F585)
	S684= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F586)
	S685= CU_EX.IRFunc1=rT                                      Path(S547,S684)
	S686= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F587)
	S687= CU_EX.IRFunc2=rS                                      Path(S546,S686)
	S688= IR_EX.Out31_26=>CU_EX.Op                              Premise(F588)
	S689= CU_EX.Op=0                                            Path(S545,S688)
	S690= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F589)
	S691= CU_EX.IRFunc=37                                       Path(S550,S690)
	S692= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F590)
	S693= CU_ID.IRFunc1=rT                                      Path(S554,S692)
	S694= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F591)
	S695= CU_ID.IRFunc2=rS                                      Path(S553,S694)
	S696= IR_ID.Out31_26=>CU_ID.Op                              Premise(F592)
	S697= CU_ID.Op=0                                            Path(S552,S696)
	S698= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F593)
	S699= CU_ID.IRFunc=37                                       Path(S557,S698)
	S700= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F594)
	S701= CU_MEM.IRFunc1=rT                                     Path(S561,S700)
	S702= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F595)
	S703= CU_MEM.IRFunc2=rS                                     Path(S560,S702)
	S704= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F596)
	S705= CU_MEM.Op=0                                           Path(S559,S704)
	S706= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F597)
	S707= CU_MEM.IRFunc=37                                      Path(S564,S706)
	S708= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F598)
	S709= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F599)
	S710= IR_WB.Out31_26=>CU_WB.Op                              Premise(F600)
	S711= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F601)
	S712= CtrlA_EX=0                                            Premise(F602)
	S713= [A_EX]=FU(a)                                          A_EX-Hold(S493,S712)
	S714= CtrlB_EX=0                                            Premise(F603)
	S715= [B_EX]=FU(b)                                          B_EX-Hold(S495,S714)
	S716= CtrlALUOut_MEM=0                                      Premise(F604)
	S717= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S497,S716)
	S718= CtrlALUOut_DMMU1=1                                    Premise(F605)
	S719= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Write(S574,S718)
	S720= CtrlALUOut_DMMU2=0                                    Premise(F606)
	S721= CtrlALUOut_WB=1                                       Premise(F607)
	S722= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Write(S579,S721)
	S723= CtrlA_MEM=0                                           Premise(F608)
	S724= CtrlA_WB=1                                            Premise(F609)
	S725= CtrlB_MEM=0                                           Premise(F610)
	S726= CtrlB_WB=1                                            Premise(F611)
	S727= CtrlICache=0                                          Premise(F612)
	S728= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S506,S727)
	S729= CtrlIMMU=0                                            Premise(F613)
	S730= CtrlIR_DMMU1=1                                        Premise(F614)
	S731= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Write(S665,S730)
	S732= CtrlIR_DMMU2=0                                        Premise(F615)
	S733= CtrlIR_EX=0                                           Premise(F616)
	S734= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S511,S733)
	S735= CtrlIR_ID=0                                           Premise(F617)
	S736= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S513,S735)
	S737= CtrlIR_IMMU=0                                         Premise(F618)
	S738= CtrlIR_MEM=0                                          Premise(F619)
	S739= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S516,S738)
	S740= CtrlIR_WB=1                                           Premise(F620)
	S741= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Write(S675,S740)
	S742= CtrlGPR=0                                             Premise(F621)
	S743= GPR[rS]=a                                             GPR-Hold(S519,S742)
	S744= GPR[rT]=b                                             GPR-Hold(S520,S742)
	S745= CtrlIAddrReg=0                                        Premise(F622)
	S746= CtrlPC=0                                              Premise(F623)
	S747= CtrlPCInc=0                                           Premise(F624)
	S748= PC[CIA]=addr                                          PC-Hold(S524,S747)
	S749= PC[Out]=addr+4                                        PC-Hold(S525,S746,S747)
	S750= CtrlIMem=0                                            Premise(F625)
	S751= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S527,S750)
	S752= CtrlICacheReg=0                                       Premise(F626)
	S753= CtrlASIDIn=0                                          Premise(F627)
	S754= CtrlCP0=0                                             Premise(F628)
	S755= CP0[ASID]=pid                                         CP0-Hold(S531,S754)
	S756= CtrlEPCIn=0                                           Premise(F629)
	S757= CtrlExCodeIn=0                                        Premise(F630)
	S758= CtrlIRMux=0                                           Premise(F631)

WB	S759= A_EX.Out=FU(a)                                        A_EX-Out(S713)
	S760= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S713)
	S761= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S713)
	S762= B_EX.Out=FU(b)                                        B_EX-Out(S715)
	S763= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S715)
	S764= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S715)
	S765= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S717)
	S766= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S717)
	S767= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S717)
	S768= ALUOut_DMMU1.Out=FU(a)|FU(b)                          ALUOut_DMMU1-Out(S719)
	S769= ALUOut_DMMU1.Out1_0={FU(a)|FU(b)}[1:0]                ALUOut_DMMU1-Out(S719)
	S770= ALUOut_DMMU1.Out4_0={FU(a)|FU(b)}[4:0]                ALUOut_DMMU1-Out(S719)
	S771= ALUOut_WB.Out=FU(a)|FU(b)                             ALUOut_WB-Out(S722)
	S772= ALUOut_WB.Out1_0={FU(a)|FU(b)}[1:0]                   ALUOut_WB-Out(S722)
	S773= ALUOut_WB.Out4_0={FU(a)|FU(b)}[4:0]                   ALUOut_WB-Out(S722)
	S774= IR_DMMU1.Out={0,rS,rT,rD,0,37}                        IR_DMMU1-Out(S731)
	S775= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S731)
	S776= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S731)
	S777= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S731)
	S778= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S731)
	S779= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S731)
	S780= IR_DMMU1.Out5_0=37                                    IR_DMMU1-Out(S731)
	S781= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S734)
	S782= IR_EX.Out31_26=0                                      IR_EX-Out(S734)
	S783= IR_EX.Out25_21=rS                                     IR_EX-Out(S734)
	S784= IR_EX.Out20_16=rT                                     IR_EX-Out(S734)
	S785= IR_EX.Out15_11=rD                                     IR_EX-Out(S734)
	S786= IR_EX.Out10_6=0                                       IR_EX-Out(S734)
	S787= IR_EX.Out5_0=37                                       IR_EX-Out(S734)
	S788= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S736)
	S789= IR_ID.Out31_26=0                                      IR-Out(S736)
	S790= IR_ID.Out25_21=rS                                     IR-Out(S736)
	S791= IR_ID.Out20_16=rT                                     IR-Out(S736)
	S792= IR_ID.Out15_11=rD                                     IR-Out(S736)
	S793= IR_ID.Out10_6=0                                       IR-Out(S736)
	S794= IR_ID.Out5_0=37                                       IR-Out(S736)
	S795= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S739)
	S796= IR_MEM.Out31_26=0                                     IR_MEM-Out(S739)
	S797= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S739)
	S798= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S739)
	S799= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S739)
	S800= IR_MEM.Out10_6=0                                      IR_MEM-Out(S739)
	S801= IR_MEM.Out5_0=37                                      IR_MEM-Out(S739)
	S802= IR_WB.Out={0,rS,rT,rD,0,37}                           IR-Out(S741)
	S803= IR_WB.Out31_26=0                                      IR-Out(S741)
	S804= IR_WB.Out25_21=rS                                     IR-Out(S741)
	S805= IR_WB.Out20_16=rT                                     IR-Out(S741)
	S806= IR_WB.Out15_11=rD                                     IR-Out(S741)
	S807= IR_WB.Out10_6=0                                       IR-Out(S741)
	S808= IR_WB.Out5_0=37                                       IR-Out(S741)
	S809= PC.CIA=addr                                           PC-Out(S748)
	S810= PC.CIA31_28=addr[31:28]                               PC-Out(S748)
	S811= PC.Out=addr+4                                         PC-Out(S749)
	S812= CP0.ASID=pid                                          CP0-Read-ASID(S755)
	S813= A_EX.Out=>ALU.A                                       Premise(F882)
	S814= ALU.A=FU(a)                                           Path(S759,S813)
	S815= B_EX.Out=>ALU.B                                       Premise(F883)
	S816= ALU.B=FU(b)                                           Path(S762,S815)
	S817= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F884)
	S818= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S765,S817)
	S819= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F885)
	S820= ALUOut_DMMU2.In=FU(a)|FU(b)                           Path(S768,S819)
	S821= ALU.Out=>ALUOut_MEM.In                                Premise(F886)
	S822= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F887)
	S823= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F888)
	S824= ALUOut_WB.In=FU(a)|FU(b)                              Path(S765,S823)
	S825= FU.OutID1=>A_EX.In                                    Premise(F889)
	S826= A_MEM.Out=>A_WB.In                                    Premise(F890)
	S827= FU.OutID2=>B_EX.In                                    Premise(F891)
	S828= B_MEM.Out=>B_WB.In                                    Premise(F892)
	S829= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F893)
	S830= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F894)
	S831= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F895)
	S832= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F896)
	S833= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F897)
	S834= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F898)
	S835= FU.Bub_ID=>CU_ID.Bub                                  Premise(F899)
	S836= FU.Halt_ID=>CU_ID.Halt                                Premise(F900)
	S837= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F901)
	S838= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F902)
	S839= FU.Bub_IF=>CU_IF.Bub                                  Premise(F903)
	S840= FU.Halt_IF=>CU_IF.Halt                                Premise(F904)
	S841= ICache.Hit=>CU_IF.ICacheHit                           Premise(F905)
	S842= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F906)
	S843= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F907)
	S844= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F908)
	S845= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F909)
	S846= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F910)
	S847= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F911)
	S848= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F912)
	S849= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F913)
	S850= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F914)
	S851= ICache.Hit=>FU.ICacheHit                              Premise(F915)
	S852= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F916)
	S853= FU.IR_DMMU1={0,rS,rT,rD,0,37}                         Path(S774,S852)
	S854= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F917)
	S855= IR_EX.Out=>FU.IR_EX                                   Premise(F918)
	S856= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S781,S855)
	S857= IR_ID.Out=>FU.IR_ID                                   Premise(F919)
	S858= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S788,S857)
	S859= IR_MEM.Out=>FU.IR_MEM                                 Premise(F920)
	S860= FU.IR_MEM={0,rS,rT,rD,0,37}                           Path(S795,S859)
	S861= IR_WB.Out=>FU.IR_WB                                   Premise(F921)
	S862= FU.IR_WB={0,rS,rT,rD,0,37}                            Path(S802,S861)
	S863= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F922)
	S864= FU.InDMMU1=FU(a)|FU(b)                                Path(S768,S863)
	S865= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F923)
	S866= FU.InDMMU1_WReg=rD                                    Path(S778,S865)
	S867= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F924)
	S868= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F925)
	S869= ALU.Out=>FU.InEX                                      Premise(F926)
	S870= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F927)
	S871= FU.InEX_WReg=rD                                       Path(S785,S870)
	S872= GPR.Rdata1=>FU.InID1                                  Premise(F928)
	S873= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F929)
	S874= FU.InID1_RReg=rS                                      Path(S790,S873)
	S875= GPR.Rdata2=>FU.InID2                                  Premise(F930)
	S876= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F931)
	S877= FU.InID2_RReg=rT                                      Path(S791,S876)
	S878= ALUOut_MEM.Out=>FU.InMEM                              Premise(F932)
	S879= FU.InMEM=FU(a)|FU(b)                                  Path(S765,S878)
	S880= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F933)
	S881= FU.InMEM_WReg=rD                                      Path(S799,S880)
	S882= ALUOut_WB.Out=>FU.InWB                                Premise(F934)
	S883= FU.InWB=FU(a)|FU(b)                                   Path(S771,S882)
	S884= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F935)
	S885= FU.InWB_WReg=rD                                       Path(S806,S884)
	S886= IR_ID.Out25_21=>GPR.RReg1                             Premise(F936)
	S887= GPR.RReg1=rS                                          Path(S790,S886)
	S888= GPR.Rdata1=a                                          GPR-Read(S887,S743)
	S889= FU.InID1=a                                            Path(S888,S872)
	S890= FU.OutID1=FU(a)                                       FU-Forward(S889)
	S891= A_EX.In=FU(a)                                         Path(S890,S825)
	S892= IR_ID.Out20_16=>GPR.RReg2                             Premise(F937)
	S893= GPR.RReg2=rT                                          Path(S791,S892)
	S894= GPR.Rdata2=b                                          GPR-Read(S893,S744)
	S895= FU.InID2=b                                            Path(S894,S875)
	S896= FU.OutID2=FU(b)                                       FU-Forward(S895)
	S897= B_EX.In=FU(b)                                         Path(S896,S827)
	S898= ALUOut_WB.Out=>GPR.WData                              Premise(F938)
	S899= GPR.WData=FU(a)|FU(b)                                 Path(S771,S898)
	S900= IR_WB.Out15_11=>GPR.WReg                              Premise(F939)
	S901= GPR.WReg=rD                                           Path(S806,S900)
	S902= IMMU.Addr=>IAddrReg.In                                Premise(F940)
	S903= PC.Out=>ICache.IEA                                    Premise(F941)
	S904= ICache.IEA=addr+4                                     Path(S811,S903)
	S905= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S904)
	S906= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S905,S841)
	S907= FU.ICacheHit=ICacheHit(addr+4)                        Path(S905,S851)
	S908= ICache.Out=>ICacheReg.In                              Premise(F942)
	S909= PC.Out=>IMMU.IEA                                      Premise(F943)
	S910= IMMU.IEA=addr+4                                       Path(S811,S909)
	S911= CP0.ASID=>IMMU.PID                                    Premise(F944)
	S912= IMMU.PID=pid                                          Path(S812,S911)
	S913= IMMU.Addr={pid,addr+4}                                IMMU-Search(S912,S910)
	S914= IAddrReg.In={pid,addr+4}                              Path(S913,S902)
	S915= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S912,S910)
	S916= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S915,S842)
	S917= IR_MEM.Out=>IR_DMMU1.In                               Premise(F945)
	S918= IR_DMMU1.In={0,rS,rT,rD,0,37}                         Path(S795,S917)
	S919= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F946)
	S920= IR_DMMU2.In={0,rS,rT,rD,0,37}                         Path(S774,S919)
	S921= IR_ID.Out=>IR_EX.In                                   Premise(F947)
	S922= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S788,S921)
	S923= ICache.Out=>IR_ID.In                                  Premise(F948)
	S924= ICache.Out=>IR_IMMU.In                                Premise(F949)
	S925= IR_EX.Out=>IR_MEM.In                                  Premise(F950)
	S926= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S781,S925)
	S927= IR_DMMU2.Out=>IR_WB.In                                Premise(F951)
	S928= IR_MEM.Out=>IR_WB.In                                  Premise(F952)
	S929= IR_WB.In={0,rS,rT,rD,0,37}                            Path(S795,S928)
	S930= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F953)
	S931= CU_DMMU1.IRFunc1=rT                                   Path(S777,S930)
	S932= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F954)
	S933= CU_DMMU1.IRFunc2=rS                                   Path(S776,S932)
	S934= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F955)
	S935= CU_DMMU1.Op=0                                         Path(S775,S934)
	S936= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F956)
	S937= CU_DMMU1.IRFunc=37                                    Path(S780,S936)
	S938= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F957)
	S939= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F958)
	S940= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F959)
	S941= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F960)
	S942= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F961)
	S943= CU_EX.IRFunc1=rT                                      Path(S784,S942)
	S944= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F962)
	S945= CU_EX.IRFunc2=rS                                      Path(S783,S944)
	S946= IR_EX.Out31_26=>CU_EX.Op                              Premise(F963)
	S947= CU_EX.Op=0                                            Path(S782,S946)
	S948= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F964)
	S949= CU_EX.IRFunc=37                                       Path(S787,S948)
	S950= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F965)
	S951= CU_ID.IRFunc1=rT                                      Path(S791,S950)
	S952= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F966)
	S953= CU_ID.IRFunc2=rS                                      Path(S790,S952)
	S954= IR_ID.Out31_26=>CU_ID.Op                              Premise(F967)
	S955= CU_ID.Op=0                                            Path(S789,S954)
	S956= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F968)
	S957= CU_ID.IRFunc=37                                       Path(S794,S956)
	S958= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F969)
	S959= CU_MEM.IRFunc1=rT                                     Path(S798,S958)
	S960= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F970)
	S961= CU_MEM.IRFunc2=rS                                     Path(S797,S960)
	S962= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F971)
	S963= CU_MEM.Op=0                                           Path(S796,S962)
	S964= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F972)
	S965= CU_MEM.IRFunc=37                                      Path(S801,S964)
	S966= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F973)
	S967= CU_WB.IRFunc1=rT                                      Path(S805,S966)
	S968= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F974)
	S969= CU_WB.IRFunc2=rS                                      Path(S804,S968)
	S970= IR_WB.Out31_26=>CU_WB.Op                              Premise(F975)
	S971= CU_WB.Op=0                                            Path(S803,S970)
	S972= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F976)
	S973= CU_WB.IRFunc=37                                       Path(S808,S972)
	S974= CtrlA_EX=0                                            Premise(F977)
	S975= [A_EX]=FU(a)                                          A_EX-Hold(S713,S974)
	S976= CtrlB_EX=0                                            Premise(F978)
	S977= [B_EX]=FU(b)                                          B_EX-Hold(S715,S976)
	S978= CtrlALUOut_MEM=0                                      Premise(F979)
	S979= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S717,S978)
	S980= CtrlALUOut_DMMU1=0                                    Premise(F980)
	S981= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S719,S980)
	S982= CtrlALUOut_DMMU2=0                                    Premise(F981)
	S983= CtrlALUOut_WB=0                                       Premise(F982)
	S984= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S722,S983)
	S985= CtrlA_MEM=0                                           Premise(F983)
	S986= CtrlA_WB=0                                            Premise(F984)
	S987= CtrlB_MEM=0                                           Premise(F985)
	S988= CtrlB_WB=0                                            Premise(F986)
	S989= CtrlICache=0                                          Premise(F987)
	S990= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S728,S989)
	S991= CtrlIMMU=0                                            Premise(F988)
	S992= CtrlIR_DMMU1=0                                        Premise(F989)
	S993= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Hold(S731,S992)
	S994= CtrlIR_DMMU2=0                                        Premise(F990)
	S995= CtrlIR_EX=0                                           Premise(F991)
	S996= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S734,S995)
	S997= CtrlIR_ID=0                                           Premise(F992)
	S998= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S736,S997)
	S999= CtrlIR_IMMU=0                                         Premise(F993)
	S1000= CtrlIR_MEM=0                                         Premise(F994)
	S1001= [IR_MEM]={0,rS,rT,rD,0,37}                           IR_MEM-Hold(S739,S1000)
	S1002= CtrlIR_WB=0                                          Premise(F995)
	S1003= [IR_WB]={0,rS,rT,rD,0,37}                            IR_WB-Hold(S741,S1002)
	S1004= CtrlGPR=1                                            Premise(F996)
	S1005= GPR[rD]=FU(a)|FU(b)                                  GPR-Write(S901,S899,S1004)
	S1006= CtrlIAddrReg=0                                       Premise(F997)
	S1007= CtrlPC=0                                             Premise(F998)
	S1008= CtrlPCInc=0                                          Premise(F999)
	S1009= PC[CIA]=addr                                         PC-Hold(S748,S1008)
	S1010= PC[Out]=addr+4                                       PC-Hold(S749,S1007,S1008)
	S1011= CtrlIMem=0                                           Premise(F1000)
	S1012= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                   IMem-Hold(S751,S1011)
	S1013= CtrlICacheReg=0                                      Premise(F1001)
	S1014= CtrlASIDIn=0                                         Premise(F1002)
	S1015= CtrlCP0=0                                            Premise(F1003)
	S1016= CP0[ASID]=pid                                        CP0-Hold(S755,S1015)
	S1017= CtrlEPCIn=0                                          Premise(F1004)
	S1018= CtrlExCodeIn=0                                       Premise(F1005)
	S1019= CtrlIRMux=0                                          Premise(F1006)

POST	S975= [A_EX]=FU(a)                                          A_EX-Hold(S713,S974)
	S977= [B_EX]=FU(b)                                          B_EX-Hold(S715,S976)
	S979= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S717,S978)
	S981= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S719,S980)
	S984= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S722,S983)
	S990= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S728,S989)
	S993= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Hold(S731,S992)
	S996= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S734,S995)
	S998= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S736,S997)
	S1001= [IR_MEM]={0,rS,rT,rD,0,37}                           IR_MEM-Hold(S739,S1000)
	S1003= [IR_WB]={0,rS,rT,rD,0,37}                            IR_WB-Hold(S741,S1002)
	S1005= GPR[rD]=FU(a)|FU(b)                                  GPR-Write(S901,S899,S1004)
	S1009= PC[CIA]=addr                                         PC-Hold(S748,S1008)
	S1010= PC[Out]=addr+4                                       PC-Hold(S749,S1007,S1008)
	S1012= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                   IMem-Hold(S751,S1011)
	S1016= CP0[ASID]=pid                                        CP0-Hold(S755,S1015)

