;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @15
	SUB @127, 100
	SUB @121, 103
	SUB @121, 103
	ADD <-90, <609
	SUB @121, 103
	SUB @121, 103
	SUB 11, 0
	SLT 600, 10
	SLT 600, 10
	SUB @127, 106
	SUB @121, 103
	JMP @72, #200
	SLT 0, 10
	SUB -7, <-420
	SUB 12, @10
	MOV -7, <-20
	SUB -207, <-120
	CMP #0, 1
	SUB 12, @10
	SPL 50, #332
	CMP @-127, 100
	CMP 0, 0
	SUB @-127, 100
	CMP 0, 0
	SUB 12, @10
	CMP #-127, 160
	SLT 20, @12
	SUB @127, 106
	SLT 0, 10
	SUB -207, <-120
	CMP 0, 0
	SUB 0, 0
	ADD 210, 30
	JMP -7, @-20
	SLT 0, 10
	CMP @-127, 100
	SUB @127, 106
	SUB -207, <-120
	SPL 0, <-2
	SUB -207, <-120
	SUB @127, 106
	SUB -100, -300
	CMP -207, <-120
	SUB -100, -300
	SUB 0, @15
	MOV -1, <-20
