#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000205d38550a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000205d385d390 .scope module, "tb_mlp" "tb_mlp" 3 3;
 .timescale -9 -12;
v00000205d38be0d0_0 .var "clk", 0 0;
v00000205d38bd950_0 .net "done", 0 0, v00000205d38bc660_0;  1 drivers
v00000205d38bec10_0 .var/i "end_time", 31 0;
v00000205d38be670_0 .net "predicted_class", 3 0, v00000205d38bbd00_0;  1 drivers
v00000205d38bd8b0_0 .var "reset", 0 0;
v00000205d38bd130_0 .var "start", 0 0;
v00000205d38be030_0 .var/i "start_time", 31 0;
E_00000205d384abd0 .event edge, v00000205d38bc660_0;
S_00000205d385d8b0 .scope module, "uut" "mlp_top" 3 11, 4 3 0, S_00000205d385d390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 4 "predicted_class";
P_00000205d385de90 .param/l "FINISH" 1 4 20, +C4<00000000000000000000000000001000>;
P_00000205d385dec8 .param/l "IDLE" 1 4 17, +C4<00000000000000000000000000000000>;
P_00000205d385df00 .param/l "L1_IN" 0 4 12, +C4<00000000000000000000001100010000>;
P_00000205d385df38 .param/l "L1_INC" 1 4 18, +C4<00000000000000000000000000000011>;
P_00000205d385df70 .param/l "L1_NEURONS" 0 4 12, +C4<00000000000000000000000010000000>;
P_00000205d385dfa8 .param/l "L1_WRITE" 1 4 18, +C4<00000000000000000000000000000010>;
P_00000205d385dfe0 .param/l "L2_IN" 0 4 13, +C4<00000000000000000000000010000000>;
P_00000205d385e018 .param/l "L2_INC" 1 4 19, +C4<00000000000000000000000000000110>;
P_00000205d385e050 .param/l "L2_NEURONS" 0 4 13, +C4<00000000000000000000000000100000>;
P_00000205d385e088 .param/l "L2_WRITE" 1 4 19, +C4<00000000000000000000000000000101>;
P_00000205d385e0c0 .param/l "L3_IN" 0 4 14, +C4<00000000000000000000000000100000>;
P_00000205d385e0f8 .param/l "L3_NEURONS" 0 4 14, +C4<00000000000000000000000000001010>;
P_00000205d385e130 .param/l "LAYER_1" 1 4 18, +C4<00000000000000000000000000000001>;
P_00000205d385e168 .param/l "LAYER_2" 1 4 19, +C4<00000000000000000000000000000100>;
P_00000205d385e1a0 .param/l "LAYER_3" 1 4 20, +C4<00000000000000000000000000000111>;
L_00000205d3839a90 .functor OR 1, L_00000205d38bd810, L_00000205d38be170, C4<0>, C4<0>;
L_00000205d38c0160 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000205d38baf40_0 .net/2u *"_ivl_10", 9 0, L_00000205d38c0160;  1 drivers
v00000205d38bcca0_0 .net *"_ivl_17", 6 0, L_00000205d38bd770;  1 drivers
v00000205d38bc840_0 .net *"_ivl_2", 31 0, L_00000205d38be710;  1 drivers
v00000205d38bb760_0 .net *"_ivl_21", 4 0, L_00000205d38be490;  1 drivers
v00000205d38bb3a0_0 .net *"_ivl_23", 4 0, L_00000205d38becb0;  1 drivers
L_00000205d38c01f0 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
v00000205d38bc200_0 .net *"_ivl_26", 3 0, L_00000205d38c01f0;  1 drivers
v00000205d38bc980_0 .net *"_ivl_28", 0 0, L_00000205d38bd810;  1 drivers
L_00000205d38c0238 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
v00000205d38bc8e0_0 .net *"_ivl_30", 3 0, L_00000205d38c0238;  1 drivers
v00000205d38baea0_0 .net *"_ivl_32", 0 0, L_00000205d38be170;  1 drivers
v00000205d38bca20_0 .net *"_ivl_35", 0 0, L_00000205d3839a90;  1 drivers
L_00000205d38c0280 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205d38bb800_0 .net/2s *"_ivl_36", 19 0, L_00000205d38c0280;  1 drivers
L_00000205d38c02c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000205d38bbe40_0 .net/2u *"_ivl_38", 0 0, L_00000205d38c02c8;  1 drivers
v00000205d38bbee0_0 .net *"_ivl_40", 4 0, L_00000205d38bd6d0;  1 drivers
v00000205d38bba80_0 .net/s *"_ivl_42", 19 0, L_00000205d38bd630;  1 drivers
v00000205d38bb1c0_0 .net/s *"_ivl_44", 19 0, L_00000205d38be2b0;  1 drivers
v00000205d38bb940_0 .net/s *"_ivl_47", 19 0, L_00000205d38bda90;  1 drivers
L_00000205d38c00d0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205d38bb8a0_0 .net *"_ivl_5", 21 0, L_00000205d38c00d0;  1 drivers
L_00000205d38c0118 .functor BUFT 1, C4<00000000000000000000001100010000>, C4<0>, C4<0>, C4<0>;
v00000205d38bbf80_0 .net/2u *"_ivl_6", 31 0, L_00000205d38c0118;  1 drivers
v00000205d38bcac0_0 .net *"_ivl_8", 0 0, L_00000205d38be5d0;  1 drivers
v00000205d38bb080_0 .var/s "accumulator", 19 0;
v00000205d38bc2a0_0 .var "addr_w1", 16 0;
v00000205d38bb300_0 .var "addr_w2", 11 0;
v00000205d38bafe0_0 .var "addr_w3", 8 0;
v00000205d38bcb60_0 .net "clk", 0 0, v00000205d38be0d0_0;  1 drivers
v00000205d38bc7a0_0 .var "current_input", 3 0;
v00000205d38bc0c0_0 .var/s "current_weight", 3 0;
v00000205d38bc660_0 .var "done", 0 0;
v00000205d38bc340_0 .var "input_cnt", 9 0;
v00000205d38bb580_0 .var/s "max_logit", 19 0;
v00000205d38bcc00_0 .var "neuron_cnt", 6 0;
v00000205d38bb9e0_0 .var "pipeline_valid", 0 0;
v00000205d38bc480_0 .var "pipeline_valid_d", 0 0;
v00000205d38bbd00_0 .var "predicted_class", 3 0;
v00000205d38bcd40_0 .net/s "product", 19 0, L_00000205d38be350;  1 drivers
v00000205d38bc3e0_0 .var "quantized_result", 3 0;
v00000205d38bbda0_0 .net "r_data_in", 3 0, v00000205d3840880_0;  1 drivers
v00000205d38bc520_0 .net "r_data_l1", 3 0, v00000205d383f480_0;  1 drivers
v00000205d38bb120_0 .net "r_data_l2", 3 0, v00000205d383f520_0;  1 drivers
v00000205d38bbb20_0 .net/s "r_w1", 3 0, v00000205d383fc00_0;  1 drivers
v00000205d38bc700_0 .net/s "r_w2", 3 0, v00000205d3840ce0_0;  1 drivers
v00000205d38bb260_0 .net/s "r_w3", 3 0, v00000205d38bc160_0;  1 drivers
v00000205d38bb440_0 .net "reset", 0 0, v00000205d38bd8b0_0;  1 drivers
v00000205d38bb4e0_0 .net "start", 0 0, v00000205d38bd130_0;  1 drivers
v00000205d38bb620_0 .var "state", 3 0;
v00000205d38bb6c0_0 .var/s "temp_quant", 19 0;
v00000205d38bbbc0_0 .var "w_data_val", 3 0;
v00000205d38bbc60_0 .var "wen_l1", 0 0;
v00000205d38bdf90_0 .var "wen_l2", 0 0;
E_00000205d384b090 .event posedge, v00000205d38bb440_0, v00000205d383f340_0;
E_00000205d384b490 .event edge, v00000205d38bb080_0, v00000205d38bb6c0_0;
E_00000205d384ba90/0 .event edge, v00000205d38bb620_0, v00000205d383fc00_0, v00000205d3840880_0, v00000205d3840ce0_0;
E_00000205d384ba90/1 .event edge, v00000205d383f480_0, v00000205d38bc160_0, v00000205d383f520_0;
E_00000205d384ba90 .event/or E_00000205d384ba90/0, E_00000205d384ba90/1;
L_00000205d38be710 .concat [ 10 22 0 0], v00000205d38bc340_0, L_00000205d38c00d0;
L_00000205d38be5d0 .cmp/gt 32, L_00000205d38c0118, L_00000205d38be710;
L_00000205d38bdb30 .functor MUXZ 10, L_00000205d38c0160, v00000205d38bc340_0, L_00000205d38be5d0, C4<>;
L_00000205d38bd770 .part v00000205d38bc340_0, 0, 7;
L_00000205d38bd9f0 .functor MUXZ 7, L_00000205d38bd770, v00000205d38bcc00_0, v00000205d38bbc60_0, C4<>;
L_00000205d38be490 .part v00000205d38bcc00_0, 0, 5;
L_00000205d38becb0 .part v00000205d38bc340_0, 0, 5;
L_00000205d38bd3b0 .functor MUXZ 5, L_00000205d38becb0, L_00000205d38be490, v00000205d38bdf90_0, C4<>;
L_00000205d38bd810 .cmp/eeq 4, v00000205d38bc7a0_0, L_00000205d38c01f0;
L_00000205d38be170 .cmp/eeq 4, v00000205d38bc0c0_0, L_00000205d38c0238;
L_00000205d38bd6d0 .concat [ 4 1 0 0], v00000205d38bc7a0_0, L_00000205d38c02c8;
L_00000205d38bd630 .extend/s 20, L_00000205d38bd6d0;
L_00000205d38be2b0 .extend/s 20, v00000205d38bc0c0_0;
L_00000205d38bda90 .arith/mult 20, L_00000205d38bd630, L_00000205d38be2b0;
L_00000205d38be350 .functor MUXZ 20, L_00000205d38bda90, L_00000205d38c0280, L_00000205d3839a90, C4<>;
S_00000205d3838d30 .scope module, "ram_in" "ram_memory" 4 52, 5 30 0, S_00000205d385d8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 10 "addr";
    .port_info 3 /INPUT 4 "data_in";
    .port_info 4 /OUTPUT 4 "data_out";
P_00000205d37d2cb0 .param/l "DEPTH" 0 5 32, +C4<00000000000000000000001100010000>;
P_00000205d37d2ce8 .param/str "FILENAME" 0 5 31, "input1.mem";
P_00000205d37d2d20 .param/l "WIDTH" 0 5 33, +C4<00000000000000000000000000000100>;
v00000205d383f660_0 .net "addr", 9 0, L_00000205d38bdb30;  1 drivers
v00000205d383f340_0 .net "clk", 0 0, v00000205d38be0d0_0;  alias, 1 drivers
L_00000205d38c01a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000205d383ff20_0 .net "data_in", 3 0, L_00000205d38c01a8;  1 drivers
v00000205d3840880_0 .var "data_out", 3 0;
v00000205d383fa20_0 .var/i "i", 31 0;
v00000205d3840ec0 .array "memory", 783 0, 3 0;
L_00000205d38c0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000205d3840d80_0 .net "wen", 0 0, L_00000205d38c0088;  1 drivers
E_00000205d384ae90 .event posedge, v00000205d383f340_0;
S_00000205d3838ec0 .scope module, "ram_l1" "ram_memory" 4 55, 5 30 0, S_00000205d385d8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 7 "addr";
    .port_info 3 /INPUT 4 "data_in";
    .port_info 4 /OUTPUT 4 "data_out";
P_00000205d37bd5a0 .param/l "DEPTH" 0 5 32, +C4<00000000000000000000000010000000>;
P_00000205d37bd5d8 .param/str "FILENAME" 0 5 31, "\000";
P_00000205d37bd610 .param/l "WIDTH" 0 5 33, +C4<00000000000000000000000000000100>;
v00000205d383f700_0 .net "addr", 6 0, L_00000205d38bd9f0;  1 drivers
v00000205d383f7a0_0 .net "clk", 0 0, v00000205d38be0d0_0;  alias, 1 drivers
v00000205d383f8e0_0 .net "data_in", 3 0, v00000205d38bbbc0_0;  1 drivers
v00000205d383f480_0 .var "data_out", 3 0;
v00000205d3840f60_0 .var/i "i", 31 0;
v00000205d38406a0 .array "memory", 127 0, 3 0;
v00000205d3840920_0 .net "wen", 0 0, v00000205d38bbc60_0;  1 drivers
S_00000205d3839050 .scope module, "ram_l2" "ram_memory" 4 62, 5 30 0, S_00000205d385d8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 5 "addr";
    .port_info 3 /INPUT 4 "data_in";
    .port_info 4 /OUTPUT 4 "data_out";
P_00000205d38041d0 .param/l "DEPTH" 0 5 32, +C4<00000000000000000000000000100000>;
P_00000205d3804208 .param/str "FILENAME" 0 5 31, "\000";
P_00000205d3804240 .param/l "WIDTH" 0 5 33, +C4<00000000000000000000000000000100>;
v00000205d3840420_0 .net "addr", 4 0, L_00000205d38bd3b0;  1 drivers
v00000205d383fac0_0 .net "clk", 0 0, v00000205d38be0d0_0;  alias, 1 drivers
v00000205d3840ba0_0 .net "data_in", 3 0, v00000205d38bbbc0_0;  alias, 1 drivers
v00000205d383f520_0 .var "data_out", 3 0;
v00000205d383fb60_0 .var/i "i", 31 0;
v00000205d38404c0 .array "memory", 31 0, 3 0;
v00000205d383f5c0_0 .net "wen", 0 0, v00000205d38bdf90_0;  1 drivers
S_00000205d380a6b0 .scope module, "rom1" "rom_memory" 4 48, 5 3 0, S_00000205d385d8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 17 "addr";
    .port_info 2 /OUTPUT 4 "data_out";
P_00000205d38026d0 .param/l "DEPTH" 0 5 5, +C4<0000000000000000000000000000000000000000000000011000100000000000>;
P_00000205d3802708 .param/str "FILENAME" 0 5 4, "w1.mem";
P_00000205d3802740 .param/l "WIDTH" 0 5 6, +C4<00000000000000000000000000000100>;
v00000205d3840c40_0 .net "addr", 16 0, v00000205d38bc2a0_0;  1 drivers
v00000205d3840560_0 .net "clk", 0 0, v00000205d38be0d0_0;  alias, 1 drivers
v00000205d383fc00_0 .var/s "data_out", 3 0;
v00000205d383fca0_0 .var/i "k", 31 0;
v00000205d3840600 .array/s "memory", 100351 0, 3 0;
S_00000205d380a840 .scope module, "rom2" "rom_memory" 4 49, 5 3 0, S_00000205d385d8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "addr";
    .port_info 2 /OUTPUT 4 "data_out";
P_00000205d3855230 .param/l "DEPTH" 0 5 5, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_00000205d3855268 .param/str "FILENAME" 0 5 4, "w2.mem";
P_00000205d38552a0 .param/l "WIDTH" 0 5 6, +C4<00000000000000000000000000000100>;
v00000205d383ffc0_0 .net "addr", 11 0, v00000205d38bb300_0;  1 drivers
v00000205d3840740_0 .net "clk", 0 0, v00000205d38be0d0_0;  alias, 1 drivers
v00000205d3840ce0_0 .var/s "data_out", 3 0;
v00000205d3840060_0 .var/i "k", 31 0;
v00000205d37b94d0 .array/s "memory", 4095 0, 3 0;
S_00000205d380a9d0 .scope module, "rom3" "rom_memory" 4 50, 5 3 0, S_00000205d385d8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /OUTPUT 4 "data_out";
P_00000205d385cc10 .param/l "DEPTH" 0 5 5, +C4<0000000000000000000000000000000000000000000000000000000101000000>;
P_00000205d385cc48 .param/str "FILENAME" 0 5 4, "w3.mem";
P_00000205d385cc80 .param/l "WIDTH" 0 5 6, +C4<00000000000000000000000000000100>;
v00000205d37b97f0_0 .net "addr", 8 0, v00000205d38bafe0_0;  1 drivers
v00000205d37b9890_0 .net "clk", 0 0, v00000205d38be0d0_0;  alias, 1 drivers
v00000205d38bc160_0 .var/s "data_out", 3 0;
v00000205d38bc020_0 .var/i "k", 31 0;
v00000205d38bc5c0 .array/s "memory", 319 0, 3 0;
    .scope S_00000205d380a6b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205d383fca0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000205d383fca0_0;
    %pad/s 64;
    %cmpi/s 100352, 0, 64;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v00000205d383fca0_0;
    %store/vec4a v00000205d3840600, 4, 0;
    %load/vec4 v00000205d383fca0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205d383fca0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 5 20 "$readmemh", P_00000205d3802708, v00000205d3840600 {0 0 0};
    %vpi_call/w 5 21 "$display", "DEBUG: rom_memory loaded %s", P_00000205d3802708 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000205d380a6b0;
T_1 ;
    %wait E_00000205d384ae90;
    %load/vec4 v00000205d3840c40_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000205d3840600, 4;
    %assign/vec4 v00000205d383fc00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000205d380a840;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205d3840060_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000205d3840060_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v00000205d3840060_0;
    %store/vec4a v00000205d37b94d0, 4, 0;
    %load/vec4 v00000205d3840060_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205d3840060_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 5 20 "$readmemh", P_00000205d3855268, v00000205d37b94d0 {0 0 0};
    %vpi_call/w 5 21 "$display", "DEBUG: rom_memory loaded %s", P_00000205d3855268 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000205d380a840;
T_3 ;
    %wait E_00000205d384ae90;
    %load/vec4 v00000205d383ffc0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000205d37b94d0, 4;
    %assign/vec4 v00000205d3840ce0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000205d380a9d0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205d38bc020_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000205d38bc020_0;
    %pad/s 64;
    %cmpi/s 320, 0, 64;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v00000205d38bc020_0;
    %store/vec4a v00000205d38bc5c0, 4, 0;
    %load/vec4 v00000205d38bc020_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205d38bc020_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 5 20 "$readmemh", P_00000205d385cc48, v00000205d38bc5c0 {0 0 0};
    %vpi_call/w 5 21 "$display", "DEBUG: rom_memory loaded %s", P_00000205d385cc48 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000205d380a9d0;
T_5 ;
    %wait E_00000205d384ae90;
    %load/vec4 v00000205d37b97f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000205d38bc5c0, 4;
    %assign/vec4 v00000205d38bc160_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000205d3838d30;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205d383fa20_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000205d383fa20_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v00000205d383fa20_0;
    %store/vec4a v00000205d3840ec0, 4, 0;
    %load/vec4 v00000205d383fa20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205d383fa20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call/w 5 50 "$readmemh", P_00000205d37d2ce8, v00000205d3840ec0 {0 0 0};
    %vpi_call/w 5 51 "$display", "DEBUG: ram_memory loaded %s (Depth: %d)", P_00000205d37d2ce8, P_00000205d37d2cb0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000205d3838d30;
T_7 ;
    %wait E_00000205d384ae90;
    %load/vec4 v00000205d3840d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000205d383ff20_0;
    %load/vec4 v00000205d383f660_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205d3840ec0, 0, 4;
T_7.0 ;
    %load/vec4 v00000205d383f660_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v00000205d3840ec0, 4;
    %assign/vec4 v00000205d3840880_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_00000205d3838ec0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205d3840f60_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000205d3840f60_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v00000205d3840f60_0;
    %store/vec4a v00000205d38406a0, 4, 0;
    %load/vec4 v00000205d3840f60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205d3840f60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000205d3838ec0;
T_9 ;
    %wait E_00000205d384ae90;
    %load/vec4 v00000205d3840920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000205d383f8e0_0;
    %load/vec4 v00000205d383f700_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205d38406a0, 0, 4;
T_9.0 ;
    %load/vec4 v00000205d383f700_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v00000205d38406a0, 4;
    %assign/vec4 v00000205d383f480_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_00000205d3839050;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205d383fb60_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000205d383fb60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v00000205d383fb60_0;
    %store/vec4a v00000205d38404c0, 4, 0;
    %load/vec4 v00000205d383fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205d383fb60_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_00000205d3839050;
T_11 ;
    %wait E_00000205d384ae90;
    %load/vec4 v00000205d383f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000205d3840ba0_0;
    %load/vec4 v00000205d3840420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205d38404c0, 0, 4;
T_11.0 ;
    %load/vec4 v00000205d3840420_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000205d38404c0, 4;
    %assign/vec4 v00000205d383f520_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000205d385d8b0;
T_12 ;
    %wait E_00000205d384ba90;
    %load/vec4 v00000205d38bb620_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000205d38bc0c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000205d38bc7a0_0, 0, 4;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v00000205d38bbb20_0;
    %store/vec4 v00000205d38bc0c0_0, 0, 4;
    %load/vec4 v00000205d38bbda0_0;
    %store/vec4 v00000205d38bc7a0_0, 0, 4;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v00000205d38bc700_0;
    %store/vec4 v00000205d38bc0c0_0, 0, 4;
    %load/vec4 v00000205d38bc520_0;
    %store/vec4 v00000205d38bc7a0_0, 0, 4;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v00000205d38bb260_0;
    %store/vec4 v00000205d38bc0c0_0, 0, 4;
    %load/vec4 v00000205d38bb120_0;
    %store/vec4 v00000205d38bc7a0_0, 0, 4;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000205d385d8b0;
T_13 ;
    %wait E_00000205d384b490;
    %load/vec4 v00000205d38bb080_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000205d38bb6c0_0, 0, 20;
    %load/vec4 v00000205d38bb6c0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_13.0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000205d38bc3e0_0, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000205d38bb6c0_0;
    %pad/s 32;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000205d38bc3e0_0, 0, 4;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000205d38bb6c0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000205d38bc3e0_0, 0, 4;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000205d385d8b0;
T_14 ;
    %wait E_00000205d384b090;
    %load/vec4 v00000205d38bb440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bc660_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000205d38bc340_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000205d38bcc00_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v00000205d38bc2a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000205d38bb300_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000205d38bafe0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000205d38bb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bb9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bc480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bbc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bdf90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000205d38bbd00_0, 0;
    %pushi/vec4 786432, 0, 20;
    %assign/vec4 v00000205d38bb580_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bbc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bdf90_0, 0;
    %load/vec4 v00000205d38bb9e0_0;
    %assign/vec4 v00000205d38bc480_0, 0;
    %load/vec4 v00000205d38bb620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.11;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bc660_0, 0;
    %load/vec4 v00000205d38bb4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000205d38bc340_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000205d38bcc00_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000205d38bb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bb9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bc480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bbc60_0, 0;
T_14.12 ;
    %jmp T_14.11;
T_14.3 ;
    %load/vec4 v00000205d38bc340_0;
    %pad/u 32;
    %cmpi/u 784, 0, 32;
    %jmp/0xz  T_14.14, 5;
    %load/vec4 v00000205d38bc340_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000205d38bc340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205d38bb9e0_0, 0;
    %load/vec4 v00000205d38bc2a0_0;
    %addi 1, 0, 17;
    %assign/vec4 v00000205d38bc2a0_0, 0;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bb9e0_0, 0;
    %pushi/vec4 784, 0, 10;
    %assign/vec4 v00000205d38bc340_0, 0;
T_14.15 ;
    %load/vec4 v00000205d38bc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v00000205d38bb080_0;
    %load/vec4 v00000205d38bcd40_0;
    %add;
    %assign/vec4 v00000205d38bb080_0, 0;
T_14.16 ;
    %load/vec4 v00000205d38bc340_0;
    %pad/u 32;
    %pushi/vec4 784, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000205d38bb9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000205d38bc480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.18, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
T_14.18 ;
    %jmp T_14.11;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205d38bbc60_0, 0;
    %load/vec4 v00000205d38bc3e0_0;
    %assign/vec4 v00000205d38bbbc0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
    %jmp T_14.11;
T_14.5 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000205d38bb080_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000205d38bc340_0, 0;
    %load/vec4 v00000205d38bcc00_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %jmp/0xz  T_14.20, 5;
    %load/vec4 v00000205d38bcc00_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000205d38bcc00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
    %jmp T_14.21;
T_14.20 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000205d38bcc00_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
T_14.21 ;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v00000205d38bc340_0;
    %pad/u 32;
    %cmpi/u 128, 0, 32;
    %jmp/0xz  T_14.22, 5;
    %load/vec4 v00000205d38bc340_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000205d38bc340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205d38bb9e0_0, 0;
    %load/vec4 v00000205d38bb300_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000205d38bb300_0, 0;
    %jmp T_14.23;
T_14.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bb9e0_0, 0;
T_14.23 ;
    %load/vec4 v00000205d38bc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.24, 8;
    %load/vec4 v00000205d38bb080_0;
    %load/vec4 v00000205d38bcd40_0;
    %add;
    %assign/vec4 v00000205d38bb080_0, 0;
T_14.24 ;
    %load/vec4 v00000205d38bc340_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000205d38bb9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000205d38bc480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.26, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
T_14.26 ;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205d38bdf90_0, 0;
    %load/vec4 v00000205d38bc3e0_0;
    %assign/vec4 v00000205d38bbbc0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000205d38bb080_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000205d38bc340_0, 0;
    %load/vec4 v00000205d38bcc00_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %jmp/0xz  T_14.28, 5;
    %load/vec4 v00000205d38bcc00_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000205d38bcc00_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
    %jmp T_14.29;
T_14.28 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000205d38bcc00_0, 0;
    %pushi/vec4 786432, 0, 20;
    %assign/vec4 v00000205d38bb580_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
T_14.29 ;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v00000205d38bc340_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_14.30, 5;
    %load/vec4 v00000205d38bc340_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000205d38bc340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205d38bb9e0_0, 0;
    %load/vec4 v00000205d38bafe0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000205d38bafe0_0, 0;
    %jmp T_14.31;
T_14.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000205d38bb9e0_0, 0;
T_14.31 ;
    %load/vec4 v00000205d38bc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %load/vec4 v00000205d38bb080_0;
    %load/vec4 v00000205d38bcd40_0;
    %add;
    %assign/vec4 v00000205d38bb080_0, 0;
T_14.32 ;
    %load/vec4 v00000205d38bc340_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000205d38bb9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000205d38bc480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.34, 8;
    %load/vec4 v00000205d38bb580_0;
    %load/vec4 v00000205d38bb080_0;
    %cmp/s;
    %jmp/0xz  T_14.36, 5;
    %load/vec4 v00000205d38bb080_0;
    %assign/vec4 v00000205d38bb580_0, 0;
    %load/vec4 v00000205d38bcc00_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000205d38bbd00_0, 0;
T_14.36 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000205d38bb080_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000205d38bc340_0, 0;
    %load/vec4 v00000205d38bcc00_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_14.38, 5;
    %load/vec4 v00000205d38bcc00_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000205d38bcc00_0, 0;
    %jmp T_14.39;
T_14.38 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000205d38bb620_0, 0;
T_14.39 ;
T_14.34 ;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000205d38bc660_0, 0;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000205d385d8b0;
T_15 ;
    %wait E_00000205d384ae90;
    %load/vec4 v00000205d38bb620_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000205d38bcc00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000205d38bc480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000205d38bcd40_0;
    %pad/s 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v00000205d38bc340_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %vpi_call/w 4 261 "$display", "DEBUG: L1_N0 | Idx: %3d | In: %2d | W: %2d | Prod: %4d | Acc: %d", S<0,vec4,u32>, v00000205d38bc7a0_0, v00000205d38bc0c0_0, v00000205d38bcd40_0, v00000205d38bb080_0 {1 0 0};
T_15.2 ;
    %load/vec4 v00000205d38bcd40_0;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %flag_mov 8, 6;
    %load/vec4 v00000205d38bb080_0;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v00000205d38bc340_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %vpi_call/w 4 265 "$display", "ERROR: X Detected! Idx: %d | In: %h | W: %h | Prod: %h | Acc: %h", S<0,vec4,u32>, v00000205d38bc7a0_0, v00000205d38bc0c0_0, v00000205d38bcd40_0, v00000205d38bb080_0 {1 0 0};
T_15.4 ;
T_15.0 ;
    %load/vec4 v00000205d38bb620_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000205d38bcc00_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %vpi_call/w 4 272 "$display", "DEBUG: L1 Neuron %2d | Final Acc: %d | Scaled: %d | Output: %d", v00000205d38bcc00_0, v00000205d38bb080_0, v00000205d38bb6c0_0, v00000205d38bc3e0_0 {0 0 0};
T_15.6 ;
    %load/vec4 v00000205d38bb620_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000205d38bcc00_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %vpi_call/w 4 278 "$display", "DEBUG: L2 Neuron %2d | Final Acc: %d | Scaled: %d | Output: %d", v00000205d38bcc00_0, v00000205d38bb080_0, v00000205d38bb6c0_0, v00000205d38bc3e0_0 {0 0 0};
T_15.8 ;
    %load/vec4 v00000205d38bb620_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000205d38bc340_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000205d38bb9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000205d38bc480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %vpi_call/w 4 284 "$display", "DEBUG: L3 Neuron %2d | Logit: %d | Current Max: %d", v00000205d38bcc00_0, v00000205d38bb080_0, v00000205d38bb580_0 {0 0 0};
T_15.10 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000205d385d8b0;
T_16 ;
    %delay 50000, 0;
    %vpi_call/w 4 292 "$display", "-----------------------------------------" {0 0 0};
    %vpi_call/w 4 293 "$display", "DEBUG: Checking Memory Contents..." {0 0 0};
    %vpi_call/w 4 294 "$display", "DEBUG: Weight[46] = %h", &A<v00000205d3840600, 46> {0 0 0};
    %vpi_call/w 4 296 "$display", "DEBUG: Pixel[658] = %h", &A<v00000205d3840ec0, 658> {0 0 0};
    %ix/load 4, 658, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000205d3840ec0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %vpi_call/w 4 299 "$display", "WARNING: Pixel 658 is 0. 'input1.mem' might be empty or blank!" {0 0 0};
    %jmp T_16.1;
T_16.0 ;
    %vpi_call/w 4 301 "$display", "SUCCESS: Input image data detected." {0 0 0};
T_16.1 ;
    %vpi_call/w 4 303 "$display", "-----------------------------------------" {0 0 0};
    %end;
    .thread T_16;
    .scope S_00000205d385d390;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v00000205d38be0d0_0;
    %inv;
    %store/vec4 v00000205d38be0d0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_00000205d385d390;
T_18 ;
    %vpi_call/w 3 25 "$dumpfile", "mlp_simulation.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000205d385d390 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205d38be0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205d38bd8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205d38bd130_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205d38bd8b0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 37 "$display", "--- Starting Inference ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205d38bd130_0, 0, 1;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v00000205d38be030_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205d38bd130_0, 0, 1;
T_18.0 ;
    %load/vec4 v00000205d38bd950_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_18.1, 6;
    %wait E_00000205d384abd0;
    %jmp T_18.0;
T_18.1 ;
    %vpi_func 3 45 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v00000205d38bec10_0, 0, 32;
    %delay 50000, 0;
    %vpi_call/w 3 49 "$display", "--------------------------" {0 0 0};
    %vpi_call/w 3 50 "$display", "Inference Complete." {0 0 0};
    %vpi_call/w 3 51 "$display", "Predicted Class: %d", v00000205d38be670_0 {0 0 0};
    %load/vec4 v00000205d38bec10_0;
    %load/vec4 v00000205d38be030_0;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %vpi_call/w 3 52 "$display", "Total Cycles:    %0d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000205d38bec10_0;
    %load/vec4 v00000205d38be030_0;
    %sub;
    %vpi_call/w 3 53 "$display", "Total Time:      %0d ns", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 54 "$display", "--------------------------" {0 0 0};
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    ".\tb_mlp.v";
    ".\mlp_top.v";
    ".\rom_memory.v";
