#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 17 22:14:40 2023
# Process ID: 19076
# Current directory: D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/CPU.vds
# Journal file: D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 343.355 ; gain = 102.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'cpu_clk' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/realtime/cpu_clk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpu_clk' (2#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/realtime/cpu_clk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (3#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'IFetch' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/IFetch.v:23]
WARNING: [Synth 8-5788] Register link_addr_reg in module IFetch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/IFetch.v:55]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (4#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'ProgramROM' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/ProgramROM.v:23]
INFO: [Synth 8-638] synthesizing module 'programROM' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/realtime/programROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'programROM' (5#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/realtime/programROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ProgramROM' (6#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/ProgramROM.v:23]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (7#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'Controller' (8#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'DMemory' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/DMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (9#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DMemory' (10#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/DMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'Executer' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Executer.v:23]
INFO: [Synth 8-226] default block is never used [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Executer.v:55]
INFO: [Synth 8-256] done synthesizing module 'Executer' (11#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Executer.v:23]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (12#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-638] synthesizing module 'Switch' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Switch.v:23]
INFO: [Synth 8-256] done synthesizing module 'Switch' (13#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Switch.v:23]
INFO: [Synth 8-638] synthesizing module 'LED' [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Light.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED' (14#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/Light.v:23]
WARNING: [Synth 8-3848] Net seg_en in module/entity CPU does not have driver. [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/CPU.v:30]
WARNING: [Synth 8-3848] Net seg_out0 in module/entity CPU does not have driver. [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/CPU.v:31]
WARNING: [Synth 8-3848] Net seg_out1 in module/entity CPU does not have driver. [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/CPU.v:32]
INFO: [Synth 8-256] done synthesizing module 'CPU' (15#1) [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design Executer has unconnected port Func_opcode[5]
WARNING: [Synth 8-3331] design Executer has unconnected port Func_opcode[4]
WARNING: [Synth 8-3331] design Executer has unconnected port Opcode[5]
WARNING: [Synth 8-3331] design Executer has unconnected port Opcode[4]
WARNING: [Synth 8-3331] design Executer has unconnected port Opcode[3]
WARNING: [Synth 8-3331] design Executer has unconnected port branch_base_addr[1]
WARNING: [Synth 8-3331] design Executer has unconnected port branch_base_addr[0]
WARNING: [Synth 8-3331] design Executer has unconnected port Jr
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[31]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[30]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[29]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[28]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[27]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[26]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[25]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[24]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[23]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[22]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[21]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[20]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[19]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[18]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[17]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[16]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[1]
WARNING: [Synth 8-3331] design DMemory has unconnected port ram_adr_i[0]
WARNING: [Synth 8-3331] design IFetch has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design IFetch has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design IFetch has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design IFetch has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design IFetch has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design IFetch has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_en[7]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_en[6]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_en[5]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_en[4]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_en[3]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_en[2]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_en[1]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_en[0]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out0[7]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out0[6]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out0[5]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out0[4]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out0[3]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out0[2]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out0[1]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out0[0]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out1[7]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out1[6]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out1[5]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out1[4]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out1[3]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out1[2]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out1[1]
WARNING: [Synth 8-3331] design CPU has unconnected port seg_out1[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 395.566 ; gain = 154.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 395.566 ; gain = 154.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/dcp4/RAM_in_context.xdc] for cell 'ProgramROM_inst/ProgramROM_inst'
Finished Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/dcp4/RAM_in_context.xdc] for cell 'ProgramROM_inst/ProgramROM_inst'
Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/dcp5/clk_wiz_0_in_context.xdc] for cell 'cpu_clk_inst'
Finished Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/dcp5/clk_wiz_0_in_context.xdc] for cell 'cpu_clk_inst'
Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/dcp6/uart_bmpg_0_in_context.xdc] for cell 'uart_inst'
Finished Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/dcp6/uart_bmpg_0_in_context.xdc] for cell 'uart_inst'
Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/dcp7/RAM_in_context.xdc] for cell 'DMemory_inst/RAM_inst'
Finished Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/.Xil/Vivado-19076-LAPTOP-7DFI8QQJ/dcp7/RAM_in_context.xdc] for cell 'DMemory_inst/RAM_inst'
Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/constrs_1/new/CPU.xdc]
Finished Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/constrs_1/new/CPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.srcs/constrs_1/new/CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/LearningMaterials/CS202/Project/CS202_Project/CS202_Project/CS202_Project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 736.551 ; gain = 0.000
