- add port updates
- nested synchSM support
- format VHDL output
