DEBUG: Setting up to build module fp_add_cynw_cm_float_add2_ieee_E8_M23_2
DEBUG: vlog_defines=BDW_BUILD_MODULE=fp_add_cynw_cm_float_add2_ieee_E8_M23_2 OutExpWidth=8 OutMantWidth=23 InExpWidth=8 InMantWidth=23 RoundMode=5 NanMode=1 OutExWidth=0 HasRoundModeInput=1 IPVersion=2 interconnect_mode=wireload number_of_routing_layers=-1 scale_of_cap_per_unit_len=1.000000 scale_of_res_per_unit_len=1.000000 starc=S2.2.2.2,S2.2.3.1,S2.3.1.1 latency=0 {timing_gen=ultra_timing -num_intervals 2 -num_input_delays 1} arch=0 dpopt_ver=2019.1.01.8041scr217.11-s014_1scrE useDsp=0 verilog_dialect=systemverilog lef_library= cap_table_file= qrc_tech_file= flopEdges=
DEBUG: techlib=/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
DEBUG: clock_period=2.800000
DEBUG: wireload=none
DEBUG: dont_use=
DEBUG: ignore_scan_cells=0
DEBUG: optim=ultra_fast
DEBUG: input_delay=0.0
DEBUG: max_delay=5.0757300000000001
DEBUG: latency=0
DEBUG: init_interval=0
DEBUG: dpopt_rtl=1
DEBUG: dpopt_arch=0
DEBUG: build_mode=normal
DEBUG: pipe_delay=0.23649999999999999
DEBUG: clock_period overconstraint=0.0080199999999999994
DEBUG: max_max_delay=2.6859999999999999
DEBUG: min_input_delay=0.114
DEBUG: neg_slack_allowance=0.03208
DEBUG: build_allowance=0.03208
DEBUG: Setting up to build module fp_add_cynw_cm_float_add2_ieee_E8_M23_2
DEBUG: vlog_defines=BDW_BUILD_MODULE=fp_add_cynw_cm_float_add2_ieee_E8_M23_2 OutExpWidth=8 OutMantWidth=23 InExpWidth=8 InMantWidth=23 RoundMode=5 NanMode=1 OutExWidth=0 HasRoundModeInput=1 IPVersion=2 interconnect_mode=wireload number_of_routing_layers=-1 scale_of_cap_per_unit_len=1.000000 scale_of_res_per_unit_len=1.000000 starc=S2.2.2.2,S2.2.3.1,S2.3.1.1 latency=0 {timing_gen=ultra_timing -num_intervals 2 -num_input_delays 1} arch=0 dpopt_ver=2019.1.01.8041scr217.11-s014_1scrE useDsp=0 verilog_dialect=systemverilog lef_library= cap_table_file= qrc_tech_file= flopEdges=
DEBUG: techlib=/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
DEBUG: clock_period=2.800000
DEBUG: wireload=none
DEBUG: dont_use=
DEBUG: ignore_scan_cells=0
DEBUG: optim=ultra_fast
DEBUG: input_delay=0.0
DEBUG: max_delay=5.0757300000000001
DEBUG: latency=0
DEBUG: init_interval=0
DEBUG: dpopt_rtl=1
DEBUG: dpopt_arch=0
DEBUG: build_mode=normal
DEBUG: pipe_delay=0.23649999999999999
DEBUG: clock_period overconstraint=0.0080199999999999994
DEBUG: max_max_delay=2.6859999999999999
DEBUG: min_input_delay=0.114
DEBUG: neg_slack_allowance=0.03208
DEBUG: build_allowance=0.03208
DEBUG: cmdesigner script file in logs/fp_add_cynw_cm_float_add2_ieee_E8_M23_2_build.tcl
DEBUG: Selecting existing library via index 0
  Library slow_vdd1v2 from /usr/cadence/installs/Stratus/tools.lnx86/cellmath/libs/generic.lbf /usr/cadence/installs/Stratus/tools.lnx86/cellmath/libs/gencount.lbf /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib is currently selected
INFO: No wireload is currently selected. (CMDSHELL-17)
  Removing all instances.
INFO: All parse-trees and netlists were deleted
INFO: The default veri library search path is now "/usr/cadence/installs/Stratus/tools.lnx86/cellmath/libs/verilog_packages" (VERI-1508)
-- Analyzing Verilog file /usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v (VERI-1482)
-- Analyzing Verilog file /usr/cadence/installs/Stratus/tools.lnx86/cellmath/libs/fp_spec.v (VERI-1482)
--       Resolving module cellmath_fp_add2_ieee (VERI-1489)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: compiling module cynw_cm_float_add2_ieee (VERI-1018)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(27,8): WARNING: expression size 37 truncated to fit in target size 32 (VERI-1209)
/usr/cadence/installs/Stratus/tools.lnx86/cellmath/libs/fp_spec.v(335,8): INFO: compiling module cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0) (VERI-1018)
  Instantiating CellMath module "cellmath_fp_add2_ieee" with the desired module parameters
  New instance "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" of function "cellmath_fp_add2_ieee" created.
  Executing impl ...
pInExpWidth        = 8
pInMantWidth       = 23
pOutExpWidth       = 8
pOutMantWidth      = 23
pRoundMode         = -1
pNanMode           = 1
pArch              = 0
pModuleName        = cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)
pAName             = A
pBName             = B
pRmName            = rm
pClockName         = clk
pEnablePipeName    = enable_pipe
pOutName           = X
pFlagName          = flag
pRegIn             = 0
pRegOut            = 0
pTotalRegs         = 0
pEnablePipe        = 0
pOutDelay          = 0
INFO: Instantiating implementation module "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (CMDSHELL-8)
library/CM/fp_add2_ieee/impl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Running flattening on "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-23)
library/CM/fp_add2_ieee/impl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Running module tidying on "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-38)
library/CM/fp_add2_ieee/impl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-52)
library/CM/fp_add2_ieee/impl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Optimizing DataPath in "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-37)
library/CM/fp_add2_ieee/impl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Running common subexpression elimination on "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-39)
library/CM/fp_add2_ieee/impl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Running mux tidying on "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-35)
library/CM/fp_add2_ieee/impl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Optimizing DataPath in "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-37)
library/CM/fp_add2_ieee/impl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-52)
library/CM/fp_add2_ieee/impl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Running module tidying on "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-38)
  Executing bvrl ...
pInExpWidth        = 8
pInMantWidth       = 23
pOutExpWidth       = 8
pOutMantWidth      = 23
pRoundMode         = -1
pNanMode           = 1
pArch              = 0
pModuleName        = cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)
pAName             = A
pBName             = B
pRmName            = rm
pClockName         = clk
pEnablePipeName    = enable_pipe
pOutName           = X
pFlagName          = flag
pRegIn             = 0
pRegOut            = 0
pTotalRegs         = 0
pEnablePipe        = 0
pOutDelay          = 0
INFO: Instantiating behavioural module "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (CMDSHELL-7)
library/CM/fp_add2_ieee/bvrl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Running flattening on "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-23)
library/CM/fp_add2_ieee/bvrl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Running module tidying on "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-38)
library/CM/fp_add2_ieee/bvrl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-52)
library/CM/fp_add2_ieee/bvrl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Optimizing DataPath in "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-37)
library/CM/fp_add2_ieee/bvrl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Running common subexpression elimination on "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-39)
library/CM/fp_add2_ieee/bvrl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Running mux tidying on "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-35)
library/CM/fp_add2_ieee/bvrl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Optimizing DataPath in "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-37)
library/CM/fp_add2_ieee/bvrl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-52)
library/CM/fp_add2_ieee/bvrl/cellmath_fp_add2_ieee_bldr.cph(374,0): INFO: Running module tidying on "cellmath_fp_add2_ieee(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pRoundMode=5,pNanMode=1,pArch=0)" (DPETRANS-38)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Present Design is cynw_cm_float_add2_ieee() in library work.
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Converting flipflops in module "cynw_cm_float_add2_ieee()"
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Merging control signals into flipflops in module "cynw_cm_float_add2_ieee()"
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Pushing attributes in module "cynw_cm_float_add2_ieee()"
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Buffering flipflops in module cynw_cm_float_add2_ieee
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Transforming module "cynw_cm_float_add2_ieee()" pass #0
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Renaming non-user instances in module "cynw_cm_float_add2_ieee()"
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Looking for INOUT port conflicts for black box instantations in module "cynw_cm_float_add2_ieee()"
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Inverting sequential logic control signals in module "cynw_cm_float_add2_ieee()"
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Checking carrysave correctness in module "cynw_cm_float_add2_ieee()"
INFO: Instantiating implementation module "cynw_cm_float_add2_ieee" (CMDSHELL-8)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Running flattening on "cynw_cm_float_add2_ieee" (DPETRANS-23)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Running module tidying on "cynw_cm_float_add2_ieee" (DPETRANS-38)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_add2_ieee" (DPETRANS-52)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Optimizing DataPath in "cynw_cm_float_add2_ieee" (DPETRANS-37)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Running common subexpression elimination on "cynw_cm_float_add2_ieee" (DPETRANS-39)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Running mux tidying on "cynw_cm_float_add2_ieee" (DPETRANS-35)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Optimizing DataPath in "cynw_cm_float_add2_ieee" (DPETRANS-37)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_add2_ieee" (DPETRANS-52)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Running module tidying on "cynw_cm_float_add2_ieee" (DPETRANS-38)
INFO: Instantiating behavioural module "cynw_cm_float_add2_ieee" (CMDSHELL-7)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Running flattening on "cynw_cm_float_add2_ieee" (DPETRANS-23)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Running module tidying on "cynw_cm_float_add2_ieee" (DPETRANS-38)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_add2_ieee" (DPETRANS-52)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Optimizing DataPath in "cynw_cm_float_add2_ieee" (DPETRANS-37)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Running common subexpression elimination on "cynw_cm_float_add2_ieee" (DPETRANS-39)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Running mux tidying on "cynw_cm_float_add2_ieee" (DPETRANS-35)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Optimizing DataPath in "cynw_cm_float_add2_ieee" (DPETRANS-37)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_add2_ieee" (DPETRANS-52)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Running module tidying on "cynw_cm_float_add2_ieee" (DPETRANS-38)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "cynw_cm_float_add2_ieee" is now selected. (CMDSHELL-12)
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Changing names in the RTL operator graph of "cynw_cm_float_add2_ieee" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
  Info: cynw_cm_float_add2_ieee net inst/cellmath__3 inst_cellmath__3 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__4 inst_cellmath__4 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__5 inst_cellmath__5 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__6 inst_cellmath__6 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__7 inst_cellmath__7 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__8 inst_cellmath__8 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__9 inst_cellmath__9 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__10 inst_cellmath__10 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__11 inst_cellmath__11 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__12 inst_cellmath__12 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__13 inst_cellmath__13 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__14 inst_cellmath__14 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__15 inst_cellmath__15 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__16 inst_cellmath__16 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__17 inst_cellmath__17 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__18 inst_cellmath__18 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__21 inst_cellmath__21 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__25 inst_cellmath__25 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__26 inst_cellmath__26 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__27 inst_cellmath__27 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__28 inst_cellmath__28 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__29 inst_cellmath__29 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__30 inst_cellmath__30 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__31 inst_cellmath__31 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__32 inst_cellmath__32 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__33 inst_cellmath__33 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__34 inst_cellmath__34 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__35 inst_cellmath__35 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__36 inst_cellmath__36 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__37 inst_cellmath__37 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__39 inst_cellmath__39 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__42 inst_cellmath__42 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43 inst_cellmath__43 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__44 inst_cellmath__44 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__45 inst_cellmath__45 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__48 inst_cellmath__48 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__49 inst_cellmath__49 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__50 inst_cellmath__50 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__53 inst_cellmath__53 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__54 inst_cellmath__54 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55 inst_cellmath__55 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__57 inst_cellmath__57 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__59 inst_cellmath__59 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__62 inst_cellmath__62 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__63 inst_cellmath__63 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64 inst_cellmath__64 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66 inst_cellmath__66 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67 inst_cellmath__67 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68 inst_cellmath__68 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__70 inst_cellmath__70 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__71 inst_cellmath__71 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__72 inst_cellmath__72 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__73 inst_cellmath__73 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__24__5 inst_cellmath__24__5 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__27__7 inst_cellmath__27__7 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__27__6 inst_cellmath__27__6 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__28__8 inst_cellmath__28__8 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__29__12 inst_cellmath__29__12 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__32__14 inst_cellmath__32__14 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__36__15 inst_cellmath__36__15 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__33__18 inst_cellmath__33__18 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__39__19 inst_cellmath__39__19 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__42__22 inst_cellmath__42__22 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__26 inst_cellmath__43__26 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__25 inst_cellmath__43__25 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__28 inst_cellmath__43__28 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__27 inst_cellmath__43__27 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__24 inst_cellmath__43__24 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__54__33 inst_cellmath__54__33 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__37 inst_cellmath__55__37 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__36 inst_cellmath__55__36 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__38 inst_cellmath__55__38 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__39 inst_cellmath__55__39 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__35 inst_cellmath__55__35 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__34 inst_cellmath__55__34 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__41 inst_cellmath__55__41 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__40 inst_cellmath__55__40 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__60__44 inst_cellmath__60__44 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__62__46 inst_cellmath__62__46 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__62__45 inst_cellmath__62__45 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66__58 inst_cellmath__66__58 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66__59 inst_cellmath__66__59 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66__56 inst_cellmath__66__56 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67__65 inst_cellmath__67__65 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67__66 inst_cellmath__67__66 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67__67 inst_cellmath__67__67 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68__0 inst_cellmath__68__0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68__69 inst_cellmath__68__69 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68__68 inst_cellmath__68__68 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__70__74 inst_cellmath__70__74 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__70__73 inst_cellmath__70__73 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__40_0 inst_cellmath__40_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__40_0_0 inst_cellmath__40_0_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__13_0 inst_cellmath__13_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__63_0 inst_cellmath__63_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__71_0 inst_cellmath__71_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64__48_0 inst_cellmath__64__48_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64__48_1 inst_cellmath__64__48_1 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64__48_2 inst_cellmath__64__48_2 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__21 inst_cellmath__21_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__9 inst_cellmath__9_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__10__1_ inst_cellmath__10__1_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__12 inst_cellmath__12_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__14 inst_cellmath__14_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__15__3_ inst_cellmath__15__3_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__17 inst_cellmath__17_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__24__5_ inst_cellmath__24__5_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__13 inst_cellmath__13_1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__18 inst_cellmath__18_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__63 inst_cellmath__63_1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__11__2_ inst_cellmath__11__2_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__16__4_ inst_cellmath__16__4_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67__67_ inst_cellmath__67__67_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__6 inst_cellmath__6_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_9 inst__9 ;
  Info: cynw_cm_float_add2_ieee cell inst/invert_3 inst_invert_3 ;
  Info: cynw_cm_float_add2_ieee cell inst/_1 inst__1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__28__8_ inst_cellmath__28__8_ ;
  Info: cynw_cm_float_add2_ieee cell inst/invert_0 inst_invert_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__34 inst_cellmath__34_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__32__14_ inst_cellmath__32__14_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__32 inst_cellmath__32_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__48 inst_cellmath__48_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__35 inst_cellmath__35_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__30 inst_cellmath__30_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__31 inst_cellmath__31_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__33__18_ inst_cellmath__33__18_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__36__15_ inst_cellmath__36__15_ ;
  Info: cynw_cm_float_add2_ieee cell inst/_6 inst__6 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__37 inst_cellmath__37_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__33_49_24 inst_cellmath__33_49_24 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__42__22_ inst_cellmath__42__22_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__42 inst_cellmath__42_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__44 inst_cellmath__44_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_3 inst__3 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__40 inst_cellmath__40 ;
  Info: cynw_cm_float_add2_ieee cell inst/_4 inst__4 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__39__19__2mx inst_cellmath__39__19__2mx ;
  Info: cynw_cm_float_add2_ieee cell inst/_5 inst__5 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__45 inst_cellmath__45_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__49 inst_cellmath__49_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67__66_ inst_cellmath__67__66_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67__65_ inst_cellmath__67__65_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66__59_ inst_cellmath__66__59_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66__58_ inst_cellmath__66__58_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66__56_ inst_cellmath__66__56_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66 inst_cellmath__66_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_2 inst__2 ;
  Info: cynw_cm_float_add2_ieee cell inst/_13 inst__13 ;
  Info: cynw_cm_float_add2_ieee cell inst/_14 inst__14 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__64__48__2WWMM inst_cellmath__64__48__2WWMM ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67 inst_cellmath__67_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__50 inst_cellmath__50_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__26_ inst_cellmath__43__26_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__25_ inst_cellmath__43__25_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__28_ inst_cellmath__43__28_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__27_ inst_cellmath__43__27_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__24_ inst_cellmath__43__24_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43 inst_cellmath__43_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__53 inst_cellmath__53_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__5 inst_cellmath__5_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__39_ inst_cellmath__55__39_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__38_ inst_cellmath__55__38_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__8 inst_cellmath__8_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__4 inst_cellmath__4_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__54__33_ inst_cellmath__54__33_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__54 inst_cellmath__54_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__37_ inst_cellmath__55__37_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__36_ inst_cellmath__55__36_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__35_ inst_cellmath__55__35_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__34_ inst_cellmath__55__34_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__41_ inst_cellmath__55__41_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__40_ inst_cellmath__55__40_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55 inst_cellmath__55_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__57 inst_cellmath__57_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__62__46_ inst_cellmath__62__46_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__62__45_ inst_cellmath__62__45_ ;
  Info: cynw_cm_float_add2_ieee cell inst/invert_6 inst_invert_6 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__29 inst_cellmath__29_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__62 inst_cellmath__62_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__59 inst_cellmath__59_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__60__44_ inst_cellmath__60__44_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__71 inst_cellmath__71_1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68__69_ inst_cellmath__68__69_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68__68_ inst_cellmath__68__68_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68_0 inst_cellmath__68_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68__0_ inst_cellmath__68__0_ ;
  Info: cynw_cm_float_add2_ieee cell inst/assign inst_assign ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__72 inst_cellmath__72_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_10 inst__10 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__7 inst_cellmath__7_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__70__74_ inst_cellmath__70__74_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__70__73_ inst_cellmath__70__73_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__70 inst_cellmath__70_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_8 inst__8 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__73 inst_cellmath__73_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_11 inst__11 ;
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Changing names in the RTL operator graph of "cynw_cm_float_add2_ieee" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
  Info: cynw_cm_float_add2_ieee net inst/cellmath__3 inst_cellmath__3 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__4 inst_cellmath__4 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__5 inst_cellmath__5 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__6 inst_cellmath__6 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__7 inst_cellmath__7 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__8 inst_cellmath__8 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__9 inst_cellmath__9 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__10 inst_cellmath__10 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__11 inst_cellmath__11 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__12 inst_cellmath__12 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__13 inst_cellmath__13 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__14 inst_cellmath__14 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__15 inst_cellmath__15 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__16 inst_cellmath__16 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__17 inst_cellmath__17 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__18 inst_cellmath__18 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__21 inst_cellmath__21 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__25 inst_cellmath__25 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__26 inst_cellmath__26 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__27 inst_cellmath__27 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__28 inst_cellmath__28 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__29 inst_cellmath__29 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__30 inst_cellmath__30 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__31 inst_cellmath__31 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__32 inst_cellmath__32 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__33 inst_cellmath__33 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__34 inst_cellmath__34 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__35 inst_cellmath__35 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__36 inst_cellmath__36 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__37 inst_cellmath__37 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__39 inst_cellmath__39 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__42 inst_cellmath__42 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43 inst_cellmath__43 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__44 inst_cellmath__44 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__45 inst_cellmath__45 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__48 inst_cellmath__48 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__49 inst_cellmath__49 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__50 inst_cellmath__50 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__53 inst_cellmath__53 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__54 inst_cellmath__54 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55 inst_cellmath__55 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__57 inst_cellmath__57 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__59 inst_cellmath__59 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__62 inst_cellmath__62 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__63 inst_cellmath__63 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64 inst_cellmath__64 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66 inst_cellmath__66 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67 inst_cellmath__67 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68 inst_cellmath__68 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__70 inst_cellmath__70 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__71 inst_cellmath__71 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__72 inst_cellmath__72 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__73 inst_cellmath__73 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__24__5 inst_cellmath__24__5 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__27__7 inst_cellmath__27__7 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__27__6 inst_cellmath__27__6 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__28__8 inst_cellmath__28__8 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__29__12 inst_cellmath__29__12 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__32__14 inst_cellmath__32__14 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__36__15 inst_cellmath__36__15 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__33__18 inst_cellmath__33__18 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__39__19 inst_cellmath__39__19 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__42__22 inst_cellmath__42__22 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__26 inst_cellmath__43__26 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__25 inst_cellmath__43__25 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__28 inst_cellmath__43__28 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__27 inst_cellmath__43__27 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__24 inst_cellmath__43__24 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__54__33 inst_cellmath__54__33 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__37 inst_cellmath__55__37 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__36 inst_cellmath__55__36 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__38 inst_cellmath__55__38 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__39 inst_cellmath__55__39 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__35 inst_cellmath__55__35 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__34 inst_cellmath__55__34 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__41 inst_cellmath__55__41 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__40 inst_cellmath__55__40 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__60__44 inst_cellmath__60__44 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__62__46 inst_cellmath__62__46 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__62__45 inst_cellmath__62__45 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66__58 inst_cellmath__66__58 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66__59 inst_cellmath__66__59 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66__56 inst_cellmath__66__56 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67__65 inst_cellmath__67__65 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67__66 inst_cellmath__67__66 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67__67 inst_cellmath__67__67 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68__0 inst_cellmath__68__0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68__69 inst_cellmath__68__69 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68__68 inst_cellmath__68__68 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__70__74 inst_cellmath__70__74 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__70__73 inst_cellmath__70__73 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__40_0 inst_cellmath__40_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__40_0_0 inst_cellmath__40_0_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__13_0 inst_cellmath__13_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__63_0 inst_cellmath__63_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__71_0 inst_cellmath__71_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64__48_0 inst_cellmath__64__48_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64__48_1 inst_cellmath__64__48_1 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64__48_2 inst_cellmath__64__48_2 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__21 inst_cellmath__21_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__9 inst_cellmath__9_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__10__1_ inst_cellmath__10__1_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__12 inst_cellmath__12_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__14 inst_cellmath__14_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__15__3_ inst_cellmath__15__3_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__17 inst_cellmath__17_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__24__5_ inst_cellmath__24__5_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__13 inst_cellmath__13_1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__18 inst_cellmath__18_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__63 inst_cellmath__63_1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__11__2_ inst_cellmath__11__2_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__16__4_ inst_cellmath__16__4_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67__67_ inst_cellmath__67__67_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__6 inst_cellmath__6_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_9 inst__9 ;
  Info: cynw_cm_float_add2_ieee cell inst/invert_3 inst_invert_3 ;
  Info: cynw_cm_float_add2_ieee cell inst/_1 inst__1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__28__8_ inst_cellmath__28__8_ ;
  Info: cynw_cm_float_add2_ieee cell inst/invert_0 inst_invert_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__34 inst_cellmath__34_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__32__14_ inst_cellmath__32__14_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__32 inst_cellmath__32_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__48 inst_cellmath__48_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__35 inst_cellmath__35_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__30 inst_cellmath__30_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__31 inst_cellmath__31_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__33__18_ inst_cellmath__33__18_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__36__15_ inst_cellmath__36__15_ ;
  Info: cynw_cm_float_add2_ieee cell inst/_6 inst__6 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__37 inst_cellmath__37_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__33_49_24 inst_cellmath__33_49_24 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__42__22_ inst_cellmath__42__22_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__42 inst_cellmath__42_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__44 inst_cellmath__44_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_3 inst__3 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__40 inst_cellmath__40 ;
  Info: cynw_cm_float_add2_ieee cell inst/_4 inst__4 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__39__19__2mx inst_cellmath__39__19__2mx ;
  Info: cynw_cm_float_add2_ieee cell inst/_5 inst__5 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__45 inst_cellmath__45_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__49 inst_cellmath__49_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67__66_ inst_cellmath__67__66_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67__65_ inst_cellmath__67__65_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66__59_ inst_cellmath__66__59_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66__58_ inst_cellmath__66__58_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66__56_ inst_cellmath__66__56_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66 inst_cellmath__66_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_2 inst__2 ;
  Info: cynw_cm_float_add2_ieee cell inst/_13 inst__13 ;
  Info: cynw_cm_float_add2_ieee cell inst/_14 inst__14 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__64__48__2WWMM inst_cellmath__64__48__2WWMM ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67 inst_cellmath__67_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__50 inst_cellmath__50_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__26_ inst_cellmath__43__26_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__25_ inst_cellmath__43__25_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__28_ inst_cellmath__43__28_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__27_ inst_cellmath__43__27_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__24_ inst_cellmath__43__24_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43 inst_cellmath__43_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__53 inst_cellmath__53_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__5 inst_cellmath__5_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__39_ inst_cellmath__55__39_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__38_ inst_cellmath__55__38_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__8 inst_cellmath__8_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__4 inst_cellmath__4_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__54__33_ inst_cellmath__54__33_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__54 inst_cellmath__54_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__37_ inst_cellmath__55__37_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__36_ inst_cellmath__55__36_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__35_ inst_cellmath__55__35_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__34_ inst_cellmath__55__34_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__41_ inst_cellmath__55__41_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__40_ inst_cellmath__55__40_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55 inst_cellmath__55_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__57 inst_cellmath__57_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__62__46_ inst_cellmath__62__46_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__62__45_ inst_cellmath__62__45_ ;
  Info: cynw_cm_float_add2_ieee cell inst/invert_6 inst_invert_6 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__29 inst_cellmath__29_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__62 inst_cellmath__62_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__59 inst_cellmath__59_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__60__44_ inst_cellmath__60__44_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__71 inst_cellmath__71_1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68__69_ inst_cellmath__68__69_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68__68_ inst_cellmath__68__68_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68_0 inst_cellmath__68_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68__0_ inst_cellmath__68__0_ ;
  Info: cynw_cm_float_add2_ieee cell inst/assign inst_assign ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__72 inst_cellmath__72_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_10 inst__10 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__7 inst_cellmath__7_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__70__74_ inst_cellmath__70__74_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__70__73_ inst_cellmath__70__73_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__70 inst_cellmath__70_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_8 inst__8 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__73 inst_cellmath__73_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_11 inst__11 ;
/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2_ieee.v(7,8): INFO: Changing names in the RTL operator graph of "cynw_cm_float_add2_ieee" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Info: cynw_cm_float_add2_ieee net inst/cellmath__3 inst_cellmath__3 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__4 inst_cellmath__4 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__5 inst_cellmath__5 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__6 inst_cellmath__6 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__7 inst_cellmath__7 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__8 inst_cellmath__8 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__9 inst_cellmath__9 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__10 inst_cellmath__10 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__11 inst_cellmath__11 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__12 inst_cellmath__12 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__13 inst_cellmath__13 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__14 inst_cellmath__14 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__15 inst_cellmath__15 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__16 inst_cellmath__16 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__17 inst_cellmath__17 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__18 inst_cellmath__18 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__21 inst_cellmath__21 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__25 inst_cellmath__25 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__26 inst_cellmath__26 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__27 inst_cellmath__27 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__28 inst_cellmath__28 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__29 inst_cellmath__29 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__30 inst_cellmath__30 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__31 inst_cellmath__31 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__32 inst_cellmath__32 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__33 inst_cellmath__33 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__34 inst_cellmath__34 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__35 inst_cellmath__35 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__36 inst_cellmath__36 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__37 inst_cellmath__37 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__39 inst_cellmath__39 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__42 inst_cellmath__42 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43 inst_cellmath__43 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__44 inst_cellmath__44 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__45 inst_cellmath__45 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__48 inst_cellmath__48 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__49 inst_cellmath__49 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__50 inst_cellmath__50 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__53 inst_cellmath__53 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__54 inst_cellmath__54 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55 inst_cellmath__55 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__57 inst_cellmath__57 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__59 inst_cellmath__59 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__62 inst_cellmath__62 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__63 inst_cellmath__63 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64 inst_cellmath__64 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66 inst_cellmath__66 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67 inst_cellmath__67 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68 inst_cellmath__68 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__70 inst_cellmath__70 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__71 inst_cellmath__71 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__72 inst_cellmath__72 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__73 inst_cellmath__73 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__24__5 inst_cellmath__24__5 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__27__7 inst_cellmath__27__7 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__27__6 inst_cellmath__27__6 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__28__8 inst_cellmath__28__8 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__29__12 inst_cellmath__29__12 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__32__14 inst_cellmath__32__14 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__36__15 inst_cellmath__36__15 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__33__18 inst_cellmath__33__18 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__39__19 inst_cellmath__39__19 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__42__22 inst_cellmath__42__22 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__26 inst_cellmath__43__26 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__25 inst_cellmath__43__25 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__28 inst_cellmath__43__28 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__27 inst_cellmath__43__27 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__43__24 inst_cellmath__43__24 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__54__33 inst_cellmath__54__33 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__37 inst_cellmath__55__37 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__36 inst_cellmath__55__36 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__38 inst_cellmath__55__38 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__39 inst_cellmath__55__39 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__35 inst_cellmath__55__35 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__34 inst_cellmath__55__34 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__41 inst_cellmath__55__41 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__55__40 inst_cellmath__55__40 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__60__44 inst_cellmath__60__44 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__62__46 inst_cellmath__62__46 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__62__45 inst_cellmath__62__45 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66__58 inst_cellmath__66__58 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66__59 inst_cellmath__66__59 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__66__56 inst_cellmath__66__56 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67__65 inst_cellmath__67__65 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67__66 inst_cellmath__67__66 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__67__67 inst_cellmath__67__67 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68__0 inst_cellmath__68__0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68__69 inst_cellmath__68__69 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__68__68 inst_cellmath__68__68 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__70__74 inst_cellmath__70__74 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__70__73 inst_cellmath__70__73 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__40_0 inst_cellmath__40_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__40_0_0 inst_cellmath__40_0_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__13_0 inst_cellmath__13_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__63_0 inst_cellmath__63_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__71_0 inst_cellmath__71_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64__48_0 inst_cellmath__64__48_0 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64__48_1 inst_cellmath__64__48_1 ;
  Info: cynw_cm_float_add2_ieee net inst/cellmath__64__48_2 inst_cellmath__64__48_2 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__21 inst_cellmath__21_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__9 inst_cellmath__9_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__10__1_ inst_cellmath__10__1_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__12 inst_cellmath__12_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__14 inst_cellmath__14_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__15__3_ inst_cellmath__15__3_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__17 inst_cellmath__17_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__24__5_ inst_cellmath__24__5_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__13 inst_cellmath__13_1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__18 inst_cellmath__18_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__63 inst_cellmath__63_1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__11__2_ inst_cellmath__11__2_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__16__4_ inst_cellmath__16__4_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67__67_ inst_cellmath__67__67_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__6 inst_cellmath__6_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_9 inst__9 ;
  Info: cynw_cm_float_add2_ieee cell inst/invert_3 inst_invert_3 ;
  Info: cynw_cm_float_add2_ieee cell inst/_1 inst__1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__28__8_ inst_cellmath__28__8_ ;
  Info: cynw_cm_float_add2_ieee cell inst/invert_0 inst_invert_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__34 inst_cellmath__34_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__32__14_ inst_cellmath__32__14_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__32 inst_cellmath__32_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__48 inst_cellmath__48_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__35 inst_cellmath__35_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__30 inst_cellmath__30_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__31 inst_cellmath__31_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__33__18_ inst_cellmath__33__18_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__36__15_ inst_cellmath__36__15_ ;
  Info: cynw_cm_float_add2_ieee cell inst/_6 inst__6 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__37 inst_cellmath__37_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__33_49_24 inst_cellmath__33_49_24 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__42__22_ inst_cellmath__42__22_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__42 inst_cellmath__42_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__44 inst_cellmath__44_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_3 inst__3 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__40 inst_cellmath__40 ;
  Info: cynw_cm_float_add2_ieee cell inst/_4 inst__4 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__39__19__2mx inst_cellmath__39__19__2mx ;
  Info: cynw_cm_float_add2_ieee cell inst/_5 inst__5 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__45 inst_cellmath__45_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__49 inst_cellmath__49_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67__66_ inst_cellmath__67__66_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67__65_ inst_cellmath__67__65_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66__59_ inst_cellmath__66__59_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66__58_ inst_cellmath__66__58_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66__56_ inst_cellmath__66__56_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__66 inst_cellmath__66_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_2 inst__2 ;
  Info: cynw_cm_float_add2_ieee cell inst/_13 inst__13 ;
  Info: cynw_cm_float_add2_ieee cell inst/_14 inst__14 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__64__48__2WWMM inst_cellmath__64__48__2WWMM ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__67 inst_cellmath__67_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__50 inst_cellmath__50_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__26_ inst_cellmath__43__26_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__25_ inst_cellmath__43__25_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__28_ inst_cellmath__43__28_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__27_ inst_cellmath__43__27_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43__24_ inst_cellmath__43__24_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__43 inst_cellmath__43_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__53 inst_cellmath__53_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__5 inst_cellmath__5_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__39_ inst_cellmath__55__39_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__38_ inst_cellmath__55__38_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__8 inst_cellmath__8_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__4 inst_cellmath__4_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__54__33_ inst_cellmath__54__33_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__54 inst_cellmath__54_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__37_ inst_cellmath__55__37_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__36_ inst_cellmath__55__36_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__35_ inst_cellmath__55__35_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__34_ inst_cellmath__55__34_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__41_ inst_cellmath__55__41_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55__40_ inst_cellmath__55__40_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__55 inst_cellmath__55_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__57 inst_cellmath__57_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__62__46_ inst_cellmath__62__46_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__62__45_ inst_cellmath__62__45_ ;
  Info: cynw_cm_float_add2_ieee cell inst/invert_6 inst_invert_6 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__29 inst_cellmath__29_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__62 inst_cellmath__62_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__59 inst_cellmath__59_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__60__44_ inst_cellmath__60__44_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__71 inst_cellmath__71_1 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68__69_ inst_cellmath__68__69_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68__68_ inst_cellmath__68__68_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68_0 inst_cellmath__68_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__68__0_ inst_cellmath__68__0_ ;
  Info: cynw_cm_float_add2_ieee cell inst/assign inst_assign ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__72 inst_cellmath__72_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_10 inst__10 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__7 inst_cellmath__7_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__70__74_ inst_cellmath__70__74_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__70__73_ inst_cellmath__70__73_ ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__70 inst_cellmath__70_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_8 inst__8 ;
  Info: cynw_cm_float_add2_ieee cell inst/cellmath__73 inst_cellmath__73_0 ;
  Info: cynw_cm_float_add2_ieee cell inst/_11 inst__11 ;
  Setting input delay for a_exp[0] to 0.0
  Setting input delay for a_exp[1] to 0.0
  Setting input delay for a_exp[2] to 0.0
  Setting input delay for a_exp[3] to 0.0
  Setting input delay for a_exp[4] to 0.0
  Setting input delay for a_exp[5] to 0.0
  Setting input delay for a_exp[6] to 0.0
  Setting input delay for a_exp[7] to 0.0
  Setting input delay for a_man[0] to 0.0
  Setting input delay for a_man[10] to 0.0
  Setting input delay for a_man[11] to 0.0
  Setting input delay for a_man[12] to 0.0
  Setting input delay for a_man[13] to 0.0
  Setting input delay for a_man[14] to 0.0
  Setting input delay for a_man[15] to 0.0
  Setting input delay for a_man[16] to 0.0
  Setting input delay for a_man[17] to 0.0
  Setting input delay for a_man[18] to 0.0
  Setting input delay for a_man[19] to 0.0
  Setting input delay for a_man[1] to 0.0
  Setting input delay for a_man[20] to 0.0
  Setting input delay for a_man[21] to 0.0
  Setting input delay for a_man[22] to 0.0
  Setting input delay for a_man[2] to 0.0
  Setting input delay for a_man[3] to 0.0
  Setting input delay for a_man[4] to 0.0
  Setting input delay for a_man[5] to 0.0
  Setting input delay for a_man[6] to 0.0
  Setting input delay for a_man[7] to 0.0
  Setting input delay for a_man[8] to 0.0
  Setting input delay for a_man[9] to 0.0
  Setting input delay for a_sign to 0.0
  Setting input delay for b_exp[0] to 0.0
  Setting input delay for b_exp[1] to 0.0
  Setting input delay for b_exp[2] to 0.0
  Setting input delay for b_exp[3] to 0.0
  Setting input delay for b_exp[4] to 0.0
  Setting input delay for b_exp[5] to 0.0
  Setting input delay for b_exp[6] to 0.0
  Setting input delay for b_exp[7] to 0.0
  Setting input delay for b_man[0] to 0.0
  Setting input delay for b_man[10] to 0.0
  Setting input delay for b_man[11] to 0.0
  Setting input delay for b_man[12] to 0.0
  Setting input delay for b_man[13] to 0.0
  Setting input delay for b_man[14] to 0.0
  Setting input delay for b_man[15] to 0.0
  Setting input delay for b_man[16] to 0.0
  Setting input delay for b_man[17] to 0.0
  Setting input delay for b_man[18] to 0.0
  Setting input delay for b_man[19] to 0.0
  Setting input delay for b_man[1] to 0.0
  Setting input delay for b_man[20] to 0.0
  Setting input delay for b_man[21] to 0.0
  Setting input delay for b_man[22] to 0.0
  Setting input delay for b_man[2] to 0.0
  Setting input delay for b_man[3] to 0.0
  Setting input delay for b_man[4] to 0.0
  Setting input delay for b_man[5] to 0.0
  Setting input delay for b_man[6] to 0.0
  Setting input delay for b_man[7] to 0.0
  Setting input delay for b_man[8] to 0.0
  Setting input delay for b_man[9] to 0.0
  Setting input delay for b_sign to 0.0
  Setting input delay for rm[0] to 0.0
  Setting input delay for rm[1] to 0.0
  Setting input delay for rm[2] to 0.0
  Setting max delay for x[0] to 5.0757300000000001
  Setting max delay for x[10] to 5.0757300000000001
  Setting max delay for x[11] to 5.0757300000000001
  Setting max delay for x[12] to 5.0757300000000001
  Setting max delay for x[13] to 5.0757300000000001
  Setting max delay for x[14] to 5.0757300000000001
  Setting max delay for x[15] to 5.0757300000000001
  Setting max delay for x[16] to 5.0757300000000001
  Setting max delay for x[17] to 5.0757300000000001
  Setting max delay for x[18] to 5.0757300000000001
  Setting max delay for x[19] to 5.0757300000000001
  Setting max delay for x[1] to 5.0757300000000001
  Setting max delay for x[20] to 5.0757300000000001
  Setting max delay for x[21] to 5.0757300000000001
  Setting max delay for x[22] to 5.0757300000000001
  Setting max delay for x[23] to 5.0757300000000001
  Setting max delay for x[24] to 5.0757300000000001
  Setting max delay for x[25] to 5.0757300000000001
  Setting max delay for x[26] to 5.0757300000000001
  Setting max delay for x[27] to 5.0757300000000001
  Setting max delay for x[28] to 5.0757300000000001
  Setting max delay for x[29] to 5.0757300000000001
  Setting max delay for x[2] to 5.0757300000000001
  Setting max delay for x[30] to 5.0757300000000001
  Setting max delay for x[31] to 5.0757300000000001
  Setting max delay for x[3] to 5.0757300000000001
  Setting max delay for x[4] to 5.0757300000000001
  Setting max delay for x[5] to 5.0757300000000001
  Setting max delay for x[6] to 5.0757300000000001
  Setting max delay for x[7] to 5.0757300000000001
  Setting max delay for x[8] to 5.0757300000000001
  Setting max delay for x[9] to 5.0757300000000001
  Setting external delay from x[0] to 0.0
  Setting external delay from x[10] to 0.0
  Setting external delay from x[11] to 0.0
  Setting external delay from x[12] to 0.0
  Setting external delay from x[13] to 0.0
  Setting external delay from x[14] to 0.0
  Setting external delay from x[15] to 0.0
  Setting external delay from x[16] to 0.0
  Setting external delay from x[17] to 0.0
  Setting external delay from x[18] to 0.0
  Setting external delay from x[19] to 0.0
  Setting external delay from x[1] to 0.0
  Setting external delay from x[20] to 0.0
  Setting external delay from x[21] to 0.0
  Setting external delay from x[22] to 0.0
  Setting external delay from x[23] to 0.0
  Setting external delay from x[24] to 0.0
  Setting external delay from x[25] to 0.0
  Setting external delay from x[26] to 0.0
  Setting external delay from x[27] to 0.0
  Setting external delay from x[28] to 0.0
  Setting external delay from x[29] to 0.0
  Setting external delay from x[2] to 0.0
  Setting external delay from x[30] to 0.0
  Setting external delay from x[31] to 0.0
  Setting external delay from x[3] to 0.0
  Setting external delay from x[4] to 0.0
  Setting external delay from x[5] to 0.0
  Setting external delay from x[6] to 0.0
  Setting external delay from x[7] to 0.0
  Setting external delay from x[8] to 0.0
  Setting external delay from x[9] to 0.0

                                        Area       Area      Slack     TNS                                            
  Elapsed Time         Action          (total)    (flop)     (ns)     (ns)                 Critical Path              
----------------------------------------------------------------------------------------------------------------------
    00:00:00    Determining first network architectures...
    00:00:00    First network synthesis...
    00:00:00    Synth                  5879.532      0.000    0.891    0.000             b_exp[1] -> x[6]            
    00:00:00    Rules                  5680.081      0.000    0.826    0.000             a_man[0] -> x[6]            
    00:00:00    Opt                    2986.343      0.000    1.338    0.000             a_man[0] -> x[29]           
    00:00:00    Opt                    2969.927      0.000    1.336    0.000             a_man[0] -> x[29]           
    00:00:00    Running initial architecture selection...
    00:00:00    Resynth ( 10%)
    00:00:00    Resynth ( 20%)
    00:00:00    Resynth ( 30%)
    00:00:00    Resynth ( 40%)
    00:00:00    Resynth ( 50%)
    00:00:00    Resynth ( 60%)
    00:00:00    Resynth ( 70%)
    00:00:01    Resynth ( 80%)
    00:00:01    Resynth ( 90%)
    00:00:01    Resynth (100%)
    00:00:01    Resynth                1868.347      0.000   -3.504 -105.425             b_man[1] -> x[6]            
    00:00:01    Performed 320 block sythesis steps (from 0 estimates)
    00:00:01    Area                   1851.931      0.000   -3.491 -105.003             b_man[1] -> x[6]            
    00:00:01    Final optimization...
    00:00:01    Opt                    1973.135      0.000   -2.080  -64.397             a_man[0] -> x[6]            
    00:00:01    Timing                 2168.417      0.000   -1.578  -48.831             a_man[0] -> x[6]            
    00:00:01    Final                  2168.417      0.000   -1.578  -48.831             a_man[0] -> x[6]            

                                        Area       Area      Slack     TNS                                            
  Elapsed Time         Action          (total)    (flop)     (ns)     (ns)                 Critical Path              
----------------------------------------------------------------------------------------------------------------------
    00:00:00    synth                  2168.417      0.000   -1.578  -48.831             a_man[0] -> x[6]            

                                        Area       Area      Slack     TNS                                            
  Elapsed Time         Action          (total)    (flop)     (ns)     (ns)                 Critical Path              
----------------------------------------------------------------------------------------------------------------------
    00:00:00    Retiming (no movable flops, nothing to do).
    00:00:00    pipe                   2178.609      0.000   -1.529  -47.314             a_man[0] -> x[6]            
    00:00:01    opt (incr)             2189.195      0.000   -1.126  -34.842             b_man[0] -> x[6]            
  Writing Verilog Bvrl Model cynw_cm_float_add2_ieee for output to /home/hanji/stratus/mv1/train_npu/sfu/bdw_work/modules/fp_add/DPA/bdw_work/libs/DPA/bdw_work/libs/DPA/.scratch.txt
  Write complete.
DEBUG: slack=-1.1258900000000001, inputSlack=9999999, outputSlack=-1.12589, internalSlack=9999999
DEBUG: Marking async module fp_add_cynw_cm_float_add2_ieee_E8_M23_2 as dontUse because its delay (6.2016159999999996) exceeds the available clock period (2.6204999999999998).
DEBUG: Marking module fp_add_cynw_cm_float_add2_ieee_E8_M23_2 as dontUse because it has negative slack of -1.1258900000000001.
  Writing Verilog Gate Level Netlist cynw_cm_float_add2_ieee for output to /home/hanji/stratus/mv1/train_npu/sfu/bdw_work/modules/fp_add/DPA/bdw_work/libs/DPA/v_gates/fp_add_cynw_cm_float_add2_ieee_E8_M23_2.v
  Write complete.
  Info: To achieve good QoR, make sure that any following optimizations are incremental.
  Writing Hierarchical Verilog Gate Level Netlist cynw_cm_float_add2_ieee for output to /home/hanji/stratus/mv1/train_npu/sfu/bdw_work/modules/fp_add/DPA/bdw_work/libs/DPA/v_hgates/fp_add_cynw_cm_float_add2_ieee_E8_M23_2.v
  Write complete.
  Info: Hierarchical representations are intended only for Formal Verification use.
  Writing Hierarchical Verilog Bvrl Model cynw_cm_float_add2_ieee for output to /home/hanji/stratus/mv1/train_npu/sfu/bdw_work/modules/fp_add/DPA/bdw_work/libs/DPA/v_hrtl/fp_add_cynw_cm_float_add2_ieee_E8_M23_2.v
  Write complete.
  Writing Verilog Gate Level Netlist with RTL Flops cynw_cm_float_add2_ieee for output to /home/hanji/stratus/mv1/train_npu/sfu/bdw_work/modules/fp_add/DPA/bdw_work/libs/DPA/v_rtlflop/fp_add_cynw_cm_float_add2_ieee_E8_M23_2.v
  Write complete.
  Info: To achieve good QoR, make sure that any following optimizations are incremental.
  Writing Verilog Gate Level Netlist with RTL Flops cynw_cm_float_add2_ieee for output to /home/hanji/stratus/mv1/train_npu/sfu/bdw_work/modules/fp_add/DPA/bdw_work/libs/DPA/v_rtlflop/fp_add_cynw_cm_float_add2_ieee_E8_M23_2.v
  Write complete.
  Info: To achieve good QoR, make sure that any following optimizations are incremental.
  Writing Verilog Bvrl Model cynw_cm_float_add2_ieee for output to /home/hanji/stratus/mv1/train_npu/sfu/bdw_work/modules/fp_add/DPA/bdw_work/libs/DPA/v_rtl/fp_add_cynw_cm_float_add2_ieee_E8_M23_2.v
  Write complete.
  Writing System-C RTL Model cynw_cm_float_add2_ieee for output to /home/hanji/stratus/mv1/train_npu/sfu/bdw_work/modules/fp_add/DPA/bdw_work/libs/DPA/c_parts/fp_add_cynw_cm_float_add2_ieee_E8_M23_2.h
  Write complete.
