$version Generated by VerilatedVcd $end
$date Wed Aug 16 18:21:02 2023 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 32 % a_in [31:0] $end
  $var wire 32 & b_in [31:0] $end
  $var wire  1 # clk $end
  $var wire  1 ' op_in $end
  $var wire  1 $ resetn $end
  $var wire 32 ) result_out [31:0] $end
  $var wire  1 ( valid_in $end
  $var wire  1 * valid_out $end
  $scope module alu $end
   $var wire 32 - WIDTH [31:0] $end
   $var wire 32 % a_in [31:0] $end
   $var wire 32 & b_in [31:0] $end
   $var wire 32 + calculation_reg [31:0] $end
   $var wire  1 # clk $end
   $var wire  1 ' op_in $end
   $var wire  1 $ resetn $end
   $var wire 32 ) result_out [31:0] $end
   $var wire  1 ( valid_in $end
   $var wire  1 * valid_out $end
   $var wire  1 , valid_out_reg $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
b00000000000000000000000000101001 %
b00000000000000000000000001111101 &
0'
1(
b00000000000000000000000000000000 )
0*
b00000000000000000000000000000000 +
0,
b00000000000000000000000000100000 -
#1
0#
#2
1#
b00000000000000000000000011101011 %
b00000000000000000000000010100011 &
b00000000000000000000000010100110 )
1*
b00000000000000000000000010100110 +
1,
#3
0#
#4
1#
b00000000000000000000000000000000 %
b00000000000000000000000010001011 &
b00000000000000000000000110001110 )
b00000000000000000000000110001110 +
#5
0#
#6
1#
b00000000000000000000000010100010 %
b00000000000000000000000001111000 &
b00000000000000000000000010001011 )
b00000000000000000000000010001011 +
#7
0#
#8
1#
b00000000000000000000000001001010 %
b00000000000000000000000001000001 &
b00000000000000000000000100011010 )
b00000000000000000000000100011010 +
#9
0#
