#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 13 19:11:21 2024
# Process ID: 31284
# Current directory: /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src
# Command line: vivado
# Log file: /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/vivado.log
# Journal file: /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v] -no_script -reset -force -quiet
remove_files  /home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v
add_files -norecurse {/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v /home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v /home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v /home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v /home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v /home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v /home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v /home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v /home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v /home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v /home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v /home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:137]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:138]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
WARNING: [VRFC 10-3705] select index 4 into 'addr_read' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v:55]
WARNING: [VRFC 10-3705] select index 4 into 'addr_write' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.bram(ADDR_SIZE=5)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7574.625 ; gain = 0.000 ; free physical = 23578 ; free virtual = 35837
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7643.434 ; gain = 68.809 ; free physical = 23514 ; free virtual = 35773
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:137]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:138]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
WARNING: [VRFC 10-3705] select index 4 into 'addr_read' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v:55]
WARNING: [VRFC 10-3705] select index 4 into 'addr_write' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.bram(ADDR_SIZE=5)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7643.434 ; gain = 0.000 ; free physical = 23576 ; free virtual = 35835
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7643.434 ; gain = 0.000 ; free physical = 23576 ; free virtual = 35835
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7646.430 ; gain = 2.996 ; free physical = 23565 ; free virtual = 35824
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:137]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:138]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
WARNING: [VRFC 10-3705] select index 4 into 'addr_read' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v:55]
WARNING: [VRFC 10-3705] select index 4 into 'addr_write' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.bram(ADDR_SIZE=5)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7702.457 ; gain = 0.000 ; free physical = 23505 ; free virtual = 35760
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7702.457 ; gain = 0.000 ; free physical = 23528 ; free virtual = 35783
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 7702.457 ; gain = 0.000 ; free physical = 23528 ; free virtual = 35783
run 800 ns
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7702.457 ; gain = 0.000 ; free physical = 23472 ; free virtual = 35771
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:137]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:138]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
WARNING: [VRFC 10-3705] select index 4 into 'addr_read' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v:55]
WARNING: [VRFC 10-3705] select index 4 into 'addr_write' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.bram(ADDR_SIZE=5)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7702.457 ; gain = 0.000 ; free physical = 23513 ; free virtual = 35773
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:137]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:138]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
WARNING: [VRFC 10-3705] select index 4 into 'addr_read' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v:55]
WARNING: [VRFC 10-3705] select index 4 into 'addr_write' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.bram(ADDR_SIZE=5)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7702.457 ; gain = 0.000 ; free physical = 23420 ; free virtual = 35672
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7702.457 ; gain = 0.000 ; free physical = 23420 ; free virtual = 35672
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7702.457 ; gain = 0.000 ; free physical = 23398 ; free virtual = 35650
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:137]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:138]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.bram(ADDR_SIZE=5)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7712.461 ; gain = 0.000 ; free physical = 23436 ; free virtual = 35689
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7712.461 ; gain = 0.000 ; free physical = 23436 ; free virtual = 35689
Vivado Simulator 2020.2
Time resolution is 1 ps
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
!!!ADRESS WRITTEN to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7712.461 ; gain = 0.000 ; free physical = 23407 ; free virtual = 35660
update_compile_order -fileset sources_1
save_wave_config {/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse /home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:146]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7864.820 ; gain = 0.000 ; free physical = 23398 ; free virtual = 35651
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg
WARNING: Simulation object /tb/cpu/mem/bram_inst/memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7926.570 ; gain = 61.750 ; free physical = 23313 ; free virtual = 35566
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:146]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7926.570 ; gain = 0.000 ; free physical = 23307 ; free virtual = 35556
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7926.570 ; gain = 0.000 ; free physical = 23308 ; free virtual = 35557
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7929.434 ; gain = 2.863 ; free physical = 23254 ; free virtual = 35504
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:146]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7929.434 ; gain = 0.000 ; free physical = 23289 ; free virtual = 35538
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7929.434 ; gain = 0.000 ; free physical = 23289 ; free virtual = 35538
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7929.434 ; gain = 0.000 ; free physical = 23254 ; free virtual = 35510
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:146]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7929.434 ; gain = 0.000 ; free physical = 23256 ; free virtual = 35506
save_wave_config {/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:146]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7960.852 ; gain = 0.000 ; free physical = 23192 ; free virtual = 35439
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7960.852 ; gain = 0.000 ; free physical = 23228 ; free virtual = 35477
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:146]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7960.852 ; gain = 0.000 ; free physical = 23244 ; free virtual = 35494
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 7960.852 ; gain = 0.000 ; free physical = 23293 ; free virtual = 35543
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:146]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7960.852 ; gain = 0.000 ; free physical = 23275 ; free virtual = 35521
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 7988.598 ; gain = 0.000 ; free physical = 23301 ; free virtual = 35546
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:146]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 7988.598 ; gain = 0.000 ; free physical = 23245 ; free virtual = 35490
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:146]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 8015.609 ; gain = 0.000 ; free physical = 23301 ; free virtual = 35546
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 8015.609 ; gain = 0.000 ; free physical = 23302 ; free virtual = 35547
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 8019.820 ; gain = 4.211 ; free physical = 23264 ; free virtual = 35510
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_write' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'addr_read' [/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v:146]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" Line 3. Module convert_vector_to_offset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" Line 3. Module convert_vector_to_offset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8019.820 ; gain = 0.000 ; free physical = 23274 ; free virtual = 35520
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8030.441 ; gain = 0.000 ; free physical = 23342 ; free virtual = 35588
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
!!!ADRESS WRITTEN to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 8030.441 ; gain = 0.000 ; free physical = 23315 ; free virtual = 35561
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Dmem.v" Line 6. Module Dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.Dmem
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8067.352 ; gain = 0.000 ; free physical = 23296 ; free virtual = 35546
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8067.352 ; gain = 0.000 ; free physical = 23296 ; free virtual = 35546
Vivado Simulator 2020.2
Time resolution is 1 ps
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
!!!ADRESS WRITTEN to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8067.352 ; gain = 0.000 ; free physical = 23269 ; free virtual = 35519
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
!!!ADRESS WRITTEN to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 8084.645 ; gain = 0.000 ; free physical = 23218 ; free virtual = 35486
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8119.660 ; gain = 0.000 ; free physical = 23197 ; free virtual = 35464
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8119.660 ; gain = 0.000 ; free physical = 23197 ; free virtual = 35465
Vivado Simulator 2020.2
Time resolution is 1 ps
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
!!!ADRESS WRITTEN to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 8119.660 ; gain = 0.000 ; free physical = 23153 ; free virtual = 35421
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8144.230 ; gain = 0.000 ; free physical = 23188 ; free virtual = 35455
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8144.230 ; gain = 0.000 ; free physical = 23188 ; free virtual = 35455
Vivado Simulator 2020.2
Time resolution is 1 ps
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
!!!ADRESS WRITTEN to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
Trying to load address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
???---ADRESS REWRITTEN address: 00000000 with data: deadbeefcafebabeb00000b5babebabefaccccccbabe2facb17c3e55aaaaaaffea7d1ccc22222222333333334444444455555555666666667777777788888888 
$finish called at time : 520 ns : File "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8144.230 ; gain = 24.570 ; free physical = 23158 ; free virtual = 35426
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/instr.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data.hex'
INFO: [SIM-utils-43] Exported '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim/data2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2458] undeclared symbol L1_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:339]
INFO: [VRFC 10-2458] undeclared symbol MEM_data_buffer_full, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:349]
WARNING: [VRFC 10-2938] 'L1_data_buffer_full' is already implicitly declared on line 339 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:400]
WARNING: [VRFC 10-2938] 'MEM_data_buffer_full' is already implicitly declared on line 349 [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:401]
INFO: [VRFC 10-2458] undeclared symbol instr_buffers_full_sig, assumed default net type wire [/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v:555]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_bypass_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_bypass_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/control_stall_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_stall_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_sig_obscuring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_read_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/control/mem_write_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reading_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_vector_to_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_to_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writing_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/testbench2/risc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.sim/sim_1/behav/xsim'
xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b442d3202c46441ca1cb7b55d4312e91 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'proc_instr_address' [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:108]
WARNING: [VRFC 10-5021] port 'proc_data_write' is not connected on this instance [/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/pipelined/cpu.v:95]
WARNING: [VRFC 10-3705] select index 65537 into 'address' is out of bounds [/home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/Imem.v" Line 4. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/RegFile.v" Line 7. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/SignExtendSelector.v" Line 4. Module SignExtendSelector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/common/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reading_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.writing_fsm(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.priority_handler(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.write_buffer(DATASIZE=64)
Compiling module xil_defaultlib.done_sig_obscuring(BLOCK_WIDTH=5...
Compiling module xil_defaultlib.word_to_block
Compiling module xil_defaultlib.cache_controller(BLOCK_WIDTH=512...
Compiling module xil_defaultlib.hash_param
Compiling module xil_defaultlib.L1_cache_default
Compiling module xil_defaultlib.cache_entire(BLOCK_WIDTH=512)
Compiling module xil_defaultlib.convert_vector_to_offset
Compiling module xil_defaultlib.bram(ADDR_SIZE=16)
Compiling module xil_defaultlib.mem_entire_default
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtendSelector
Compiling module xil_defaultlib.control_main
Compiling module xil_defaultlib.control_stall_id
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_alu
Compiling module xil_defaultlib.control_bypass_ex
Compiling module xil_defaultlib.mem_write_selector
Compiling module xil_defaultlib.control_branch
Compiling module xil_defaultlib.mem_read_selector
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
