# Beta-Processor

Implemented a 32-bit non-pipelined RISC Architecture processor. The Processor was simulated and verified
using the Xilinx Vivado software and the hardware description program written in Verilog
