|monocicle
clk => clk.IN3
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
seg0[0] <= pc_display:display_pc.seg_display0
seg0[1] <= pc_display:display_pc.seg_display0
seg0[2] <= pc_display:display_pc.seg_display0
seg0[3] <= pc_display:display_pc.seg_display0
seg0[4] <= pc_display:display_pc.seg_display0
seg0[5] <= pc_display:display_pc.seg_display0
seg0[6] <= pc_display:display_pc.seg_display0
seg1[0] <= pc_display:display_pc.seg_display1
seg1[1] <= pc_display:display_pc.seg_display1
seg1[2] <= pc_display:display_pc.seg_display1
seg1[3] <= pc_display:display_pc.seg_display1
seg1[4] <= pc_display:display_pc.seg_display1
seg1[5] <= pc_display:display_pc.seg_display1
seg1[6] <= pc_display:display_pc.seg_display1
seg2[0] <= pc_display:display_pc.seg_display2
seg2[1] <= pc_display:display_pc.seg_display2
seg2[2] <= pc_display:display_pc.seg_display2
seg2[3] <= pc_display:display_pc.seg_display2
seg2[4] <= pc_display:display_pc.seg_display2
seg2[5] <= pc_display:display_pc.seg_display2
seg2[6] <= pc_display:display_pc.seg_display2
seg3[0] <= pc_display:display_pc.seg_display3
seg3[1] <= pc_display:display_pc.seg_display3
seg3[2] <= pc_display:display_pc.seg_display3
seg3[3] <= pc_display:display_pc.seg_display3
seg3[4] <= pc_display:display_pc.seg_display3
seg3[5] <= pc_display:display_pc.seg_display3
seg3[6] <= pc_display:display_pc.seg_display3
address_register[0] => address_register[0].IN1
address_register[1] => address_register[1].IN1
address_register[2] => address_register[2].IN1
address_register[3] => address_register[3].IN1
address_register[4] => address_register[4].IN1


|monocicle|PC:p
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => pc[16]~reg0.CLK
clk => pc[17]~reg0.CLK
clk => pc[18]~reg0.CLK
clk => pc[19]~reg0.CLK
clk => pc[20]~reg0.CLK
clk => pc[21]~reg0.CLK
clk => pc[22]~reg0.CLK
clk => pc[23]~reg0.CLK
clk => pc[24]~reg0.CLK
clk => pc[25]~reg0.CLK
clk => pc[26]~reg0.CLK
clk => pc[27]~reg0.CLK
clk => pc[28]~reg0.CLK
clk => pc[29]~reg0.CLK
clk => pc[30]~reg0.CLK
clk => pc[31]~reg0.CLK
next_pc[0] => pc[0]~reg0.DATAIN
next_pc[1] => pc[1]~reg0.DATAIN
next_pc[2] => pc[2]~reg0.DATAIN
next_pc[3] => pc[3]~reg0.DATAIN
next_pc[4] => pc[4]~reg0.DATAIN
next_pc[5] => pc[5]~reg0.DATAIN
next_pc[6] => pc[6]~reg0.DATAIN
next_pc[7] => pc[7]~reg0.DATAIN
next_pc[8] => pc[8]~reg0.DATAIN
next_pc[9] => pc[9]~reg0.DATAIN
next_pc[10] => pc[10]~reg0.DATAIN
next_pc[11] => pc[11]~reg0.DATAIN
next_pc[12] => pc[12]~reg0.DATAIN
next_pc[13] => pc[13]~reg0.DATAIN
next_pc[14] => pc[14]~reg0.DATAIN
next_pc[15] => pc[15]~reg0.DATAIN
next_pc[16] => pc[16]~reg0.DATAIN
next_pc[17] => pc[17]~reg0.DATAIN
next_pc[18] => pc[18]~reg0.DATAIN
next_pc[19] => pc[19]~reg0.DATAIN
next_pc[20] => pc[20]~reg0.DATAIN
next_pc[21] => pc[21]~reg0.DATAIN
next_pc[22] => pc[22]~reg0.DATAIN
next_pc[23] => pc[23]~reg0.DATAIN
next_pc[24] => pc[24]~reg0.DATAIN
next_pc[25] => pc[25]~reg0.DATAIN
next_pc[26] => pc[26]~reg0.DATAIN
next_pc[27] => pc[27]~reg0.DATAIN
next_pc[28] => pc[28]~reg0.DATAIN
next_pc[29] => pc[29]~reg0.DATAIN
next_pc[30] => pc[30]~reg0.DATAIN
next_pc[31] => pc[31]~reg0.DATAIN
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|pc_display:display_pc
pc[0] => Mux15.IN3
pc[1] => Mux14.IN3
pc[2] => Mux13.IN3
pc[3] => Mux12.IN3
pc[4] => Mux11.IN3
pc[5] => Mux10.IN3
pc[6] => Mux9.IN3
pc[7] => Mux8.IN3
pc[8] => Mux7.IN3
pc[9] => Mux6.IN3
pc[10] => Mux5.IN3
pc[11] => Mux4.IN3
pc[12] => Mux3.IN3
pc[13] => Mux2.IN3
pc[14] => Mux1.IN3
pc[15] => Mux0.IN3
pc[16] => Mux15.IN2
pc[17] => Mux14.IN2
pc[18] => Mux13.IN2
pc[19] => Mux12.IN2
pc[20] => Mux11.IN2
pc[21] => Mux10.IN2
pc[22] => Mux9.IN2
pc[23] => Mux8.IN2
pc[24] => Mux7.IN2
pc[25] => Mux6.IN2
pc[26] => Mux5.IN2
pc[27] => Mux4.IN2
pc[28] => Mux3.IN2
pc[29] => Mux2.IN2
pc[30] => Mux1.IN2
pc[31] => Mux0.IN2
sel[0] => Mux0.IN6
sel[0] => Mux1.IN6
sel[0] => Mux2.IN6
sel[0] => Mux3.IN6
sel[0] => Mux4.IN6
sel[0] => Mux5.IN6
sel[0] => Mux6.IN6
sel[0] => Mux7.IN6
sel[0] => Mux8.IN6
sel[0] => Mux9.IN6
sel[0] => Mux10.IN6
sel[0] => Mux11.IN6
sel[0] => Mux12.IN6
sel[0] => Mux13.IN6
sel[0] => Mux14.IN6
sel[0] => Mux15.IN6
sel[1] => Mux0.IN5
sel[1] => Mux1.IN5
sel[1] => Mux2.IN5
sel[1] => Mux3.IN5
sel[1] => Mux4.IN5
sel[1] => Mux5.IN5
sel[1] => Mux6.IN5
sel[1] => Mux7.IN5
sel[1] => Mux8.IN5
sel[1] => Mux9.IN5
sel[1] => Mux10.IN5
sel[1] => Mux11.IN5
sel[1] => Mux12.IN5
sel[1] => Mux13.IN5
sel[1] => Mux14.IN5
sel[1] => Mux15.IN5
sel[2] => Mux0.IN4
sel[2] => Mux1.IN4
sel[2] => Mux2.IN4
sel[2] => Mux3.IN4
sel[2] => Mux4.IN4
sel[2] => Mux5.IN4
sel[2] => Mux6.IN4
sel[2] => Mux7.IN4
sel[2] => Mux8.IN4
sel[2] => Mux9.IN4
sel[2] => Mux10.IN4
sel[2] => Mux11.IN4
sel[2] => Mux12.IN4
sel[2] => Mux13.IN4
sel[2] => Mux14.IN4
sel[2] => Mux15.IN4
register[0] => Mux15.IN8
register[1] => Mux14.IN8
register[2] => Mux13.IN8
register[3] => Mux12.IN8
register[4] => Mux11.IN8
register[5] => Mux10.IN8
register[6] => Mux9.IN8
register[7] => Mux8.IN8
register[8] => Mux7.IN8
register[9] => Mux6.IN8
register[10] => Mux5.IN8
register[11] => Mux4.IN8
register[12] => Mux3.IN8
register[13] => Mux2.IN8
register[14] => Mux1.IN8
register[15] => Mux0.IN8
register[16] => Mux15.IN7
register[17] => Mux14.IN7
register[18] => Mux13.IN7
register[19] => Mux12.IN7
register[20] => Mux11.IN7
register[21] => Mux10.IN7
register[22] => Mux9.IN7
register[23] => Mux8.IN7
register[24] => Mux7.IN7
register[25] => Mux6.IN7
register[26] => Mux5.IN7
register[27] => Mux4.IN7
register[28] => Mux3.IN7
register[29] => Mux2.IN7
register[30] => Mux1.IN7
register[31] => Mux0.IN7
instruction[0] => Mux15.IN10
instruction[1] => Mux14.IN10
instruction[2] => Mux13.IN10
instruction[3] => Mux12.IN10
instruction[4] => Mux11.IN10
instruction[5] => Mux10.IN10
instruction[6] => Mux9.IN10
instruction[7] => Mux8.IN10
instruction[8] => Mux7.IN10
instruction[9] => Mux6.IN10
instruction[10] => Mux5.IN10
instruction[11] => Mux4.IN10
instruction[12] => Mux3.IN10
instruction[13] => Mux2.IN10
instruction[14] => Mux1.IN10
instruction[15] => Mux0.IN10
instruction[16] => Mux15.IN9
instruction[17] => Mux14.IN9
instruction[18] => Mux13.IN9
instruction[19] => Mux12.IN9
instruction[20] => Mux11.IN9
instruction[21] => Mux10.IN9
instruction[22] => Mux9.IN9
instruction[23] => Mux8.IN9
instruction[24] => Mux7.IN9
instruction[25] => Mux6.IN9
instruction[26] => Mux5.IN9
instruction[27] => Mux4.IN9
instruction[28] => Mux3.IN9
instruction[29] => Mux2.IN9
instruction[30] => Mux1.IN9
instruction[31] => Mux0.IN9
seg_display0[0] <= hex_to_7seg:display0.seg
seg_display0[1] <= hex_to_7seg:display0.seg
seg_display0[2] <= hex_to_7seg:display0.seg
seg_display0[3] <= hex_to_7seg:display0.seg
seg_display0[4] <= hex_to_7seg:display0.seg
seg_display0[5] <= hex_to_7seg:display0.seg
seg_display0[6] <= hex_to_7seg:display0.seg
seg_display1[0] <= hex_to_7seg:display1.seg
seg_display1[1] <= hex_to_7seg:display1.seg
seg_display1[2] <= hex_to_7seg:display1.seg
seg_display1[3] <= hex_to_7seg:display1.seg
seg_display1[4] <= hex_to_7seg:display1.seg
seg_display1[5] <= hex_to_7seg:display1.seg
seg_display1[6] <= hex_to_7seg:display1.seg
seg_display2[0] <= hex_to_7seg:display2.seg
seg_display2[1] <= hex_to_7seg:display2.seg
seg_display2[2] <= hex_to_7seg:display2.seg
seg_display2[3] <= hex_to_7seg:display2.seg
seg_display2[4] <= hex_to_7seg:display2.seg
seg_display2[5] <= hex_to_7seg:display2.seg
seg_display2[6] <= hex_to_7seg:display2.seg
seg_display3[0] <= hex_to_7seg:display3.seg
seg_display3[1] <= hex_to_7seg:display3.seg
seg_display3[2] <= hex_to_7seg:display3.seg
seg_display3[3] <= hex_to_7seg:display3.seg
seg_display3[4] <= hex_to_7seg:display3.seg
seg_display3[5] <= hex_to_7seg:display3.seg
seg_display3[6] <= hex_to_7seg:display3.seg


|monocicle|pc_display:display_pc|hex_to_7seg:display0
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|pc_display:display_pc|hex_to_7seg:display1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|pc_display:display_pc|hex_to_7seg:display2
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|pc_display:display_pc|hex_to_7seg:display3
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|PCAdder:adder
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => Add0.IN60
pc_in[3] => Add0.IN59
pc_in[4] => Add0.IN58
pc_in[5] => Add0.IN57
pc_in[6] => Add0.IN56
pc_in[7] => Add0.IN55
pc_in[8] => Add0.IN54
pc_in[9] => Add0.IN53
pc_in[10] => Add0.IN52
pc_in[11] => Add0.IN51
pc_in[12] => Add0.IN50
pc_in[13] => Add0.IN49
pc_in[14] => Add0.IN48
pc_in[15] => Add0.IN47
pc_in[16] => Add0.IN46
pc_in[17] => Add0.IN45
pc_in[18] => Add0.IN44
pc_in[19] => Add0.IN43
pc_in[20] => Add0.IN42
pc_in[21] => Add0.IN41
pc_in[22] => Add0.IN40
pc_in[23] => Add0.IN39
pc_in[24] => Add0.IN38
pc_in[25] => Add0.IN37
pc_in[26] => Add0.IN36
pc_in[27] => Add0.IN35
pc_in[28] => Add0.IN34
pc_in[29] => Add0.IN33
pc_in[30] => Add0.IN32
pc_in[31] => Add0.IN31
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|instruction_memory:ins_mem
pc[0] => ~NO_FANOUT~
pc[1] => ~NO_FANOUT~
pc[2] => LessThan0.IN44
pc[2] => memory.RADDR
pc[3] => LessThan0.IN43
pc[3] => memory.RADDR1
pc[4] => LessThan0.IN42
pc[4] => memory.RADDR2
pc[5] => LessThan0.IN41
pc[5] => memory.RADDR3
pc[6] => LessThan0.IN40
pc[6] => memory.RADDR4
pc[7] => LessThan0.IN39
pc[7] => memory.RADDR5
pc[8] => LessThan0.IN38
pc[8] => memory.RADDR6
pc[9] => LessThan0.IN37
pc[9] => memory.RADDR7
pc[10] => LessThan0.IN36
pc[10] => memory.RADDR8
pc[11] => LessThan0.IN35
pc[12] => LessThan0.IN34
pc[13] => LessThan0.IN33
pc[14] => LessThan0.IN32
pc[15] => LessThan0.IN31
pc[16] => LessThan0.IN30
pc[17] => LessThan0.IN29
pc[18] => LessThan0.IN28
pc[19] => LessThan0.IN27
pc[20] => LessThan0.IN26
pc[21] => LessThan0.IN25
pc[22] => LessThan0.IN24
pc[23] => LessThan0.IN23
pc[24] => ~NO_FANOUT~
pc[25] => ~NO_FANOUT~
pc[26] => ~NO_FANOUT~
pc[27] => ~NO_FANOUT~
pc[28] => ~NO_FANOUT~
pc[29] => ~NO_FANOUT~
pc[30] => ~NO_FANOUT~
pc[31] => ~NO_FANOUT~
instruction[0] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|instruction_decoder:insdec
in[0] => opcode[0].DATAIN
in[1] => opcode[1].DATAIN
in[2] => opcode[2].DATAIN
in[3] => opcode[3].DATAIN
in[4] => opcode[4].DATAIN
in[5] => opcode[5].DATAIN
in[6] => opcode[6].DATAIN
in[7] => immediate[0].DATAIN
in[7] => rd[0].DATAIN
in[8] => immediate[1].DATAIN
in[8] => rd[1].DATAIN
in[9] => immediate[2].DATAIN
in[9] => rd[2].DATAIN
in[10] => immediate[3].DATAIN
in[10] => rd[3].DATAIN
in[11] => immediate[4].DATAIN
in[11] => rd[4].DATAIN
in[12] => immediate[5].DATAIN
in[12] => funct3[0].DATAIN
in[13] => immediate[6].DATAIN
in[13] => funct3[1].DATAIN
in[14] => immediate[7].DATAIN
in[14] => funct3[2].DATAIN
in[15] => immediate[8].DATAIN
in[15] => rs1[0].DATAIN
in[16] => immediate[9].DATAIN
in[16] => rs1[1].DATAIN
in[17] => immediate[10].DATAIN
in[17] => rs1[2].DATAIN
in[18] => immediate[11].DATAIN
in[18] => rs1[3].DATAIN
in[19] => immediate[12].DATAIN
in[19] => rs1[4].DATAIN
in[20] => immediate[13].DATAIN
in[20] => rs2[0].DATAIN
in[21] => immediate[14].DATAIN
in[21] => rs2[1].DATAIN
in[22] => immediate[15].DATAIN
in[22] => rs2[2].DATAIN
in[23] => immediate[16].DATAIN
in[23] => rs2[3].DATAIN
in[24] => immediate[17].DATAIN
in[24] => rs2[4].DATAIN
in[25] => immediate[18].DATAIN
in[25] => funct7[0].DATAIN
in[26] => immediate[19].DATAIN
in[26] => funct7[1].DATAIN
in[27] => immediate[20].DATAIN
in[27] => funct7[2].DATAIN
in[28] => immediate[21].DATAIN
in[28] => funct7[3].DATAIN
in[29] => immediate[22].DATAIN
in[29] => funct7[4].DATAIN
in[30] => immediate[23].DATAIN
in[30] => funct7[5].DATAIN
in[31] => immediate[24].DATAIN
in[31] => funct7[6].DATAIN
opcode[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
opcode[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
funct3[0] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
funct3[1] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
funct3[2] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
funct7[0] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
funct7[1] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
funct7[2] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
funct7[3] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
funct7[4] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
funct7[5] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
funct7[6] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
rs1[0] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
rs1[1] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
rs1[2] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
rs1[3] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
rs1[4] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
rs2[0] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
rs2[1] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
rs2[2] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
rs2[3] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
rs2[4] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Control_Unit:con_unit
opcode[0] => opcode[0].IN9
opcode[1] => opcode[1].IN9
opcode[2] => opcode[2].IN9
opcode[3] => opcode[3].IN9
opcode[4] => opcode[4].IN9
opcode[5] => opcode[5].IN9
opcode[6] => opcode[6].IN9
funct3[0] => funct3[0].IN3
funct3[1] => funct3[1].IN3
funct3[2] => funct3[2].IN3
funct7[0] => funct7[0].IN1
funct7[1] => funct7[1].IN1
funct7[2] => funct7[2].IN1
funct7[3] => funct7[3].IN1
funct7[4] => funct7[4].IN1
funct7[5] => funct7[5].IN1
funct7[6] => funct7[6].IN1
AluaSrc <= Aluasrc:alua.out
Ruwr <= Ruwr:ruwr.out
immsrc[0] <= immsrc:imsrc.out
immsrc[1] <= immsrc:imsrc.out
immsrc[2] <= immsrc:imsrc.out
AlubSrc <= Alubsrc:alubsrc.out
AluOp[0] <= AluOp:aluop.out
AluOp[1] <= AluOp:aluop.out
AluOp[2] <= AluOp:aluop.out
AluOp[3] <= AluOp:aluop.out
BrOp[0] <= Brop:brop.out
BrOp[1] <= Brop:brop.out
BrOp[2] <= Brop:brop.out
BrOp[3] <= Brop:brop.out
BrOp[4] <= Brop:brop.out
DMWr <= DMWr:dmwr.out
DMCTrl[0] <= DMCTrl:dmctrl.out
DMCTrl[1] <= DMCTrl:dmctrl.out
DMCTrl[2] <= DMCTrl:dmctrl.out
RuDataWrSrc[0] <= RuDataWrSrc:rudata.out
RuDataWrSrc[1] <= RuDataWrSrc:rudata.out


|monocicle|Control_Unit:con_unit|Aluasrc:alua
in[0] => and_3.IN0
in[1] => and_3.IN1
in[2] => and_3.IN1
in[2] => and_2.IN1
in[3] => and_3.IN1
in[3] => and_2.IN1
in[3] => and_1.IN1
in[4] => and_1.IN1
in[4] => and_3.IN1
in[4] => and_2.IN1
in[5] => and_2.IN1
in[5] => and_3.IN1
in[5] => and_1.IN1
in[6] => and_2.IN1
in[6] => and_3.IN1
in[6] => and_1.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Control_Unit:con_unit|Ruwr:ruwr
in[0] => and_3.IN0
in[1] => and_3.IN1
in[2] => and_3.IN1
in[2] => and_1.IN1
in[3] => and_2.IN1
in[3] => and_1.IN1
in[4] => and_2.IN1
in[4] => and_3.IN1
in[5] => and_3.IN1
in[5] => and_1.IN1
in[6] => and_3.IN1
in[6] => and_2.IN1
in[6] => and_1.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Control_Unit:con_unit|immsrc:imsrc
in[0] => s1.IN0
in[1] => s1.IN1
in[2] => xnor_1.IN0
in[2] => and_2.IN1
in[2] => s3.IN1
in[3] => xnor_1.IN1
in[3] => and_2.IN1
in[3] => and_1.IN1
in[3] => s3.IN1
in[4] => and_1.IN1
in[4] => s1.IN1
in[4] => and_2.IN1
in[4] => s3.IN1
in[5] => s1.IN1
in[5] => and_2.IN1
in[5] => s3.IN1
in[6] => s1.IN1
in[6] => and_2.IN1
in[6] => and_1.IN1
out[0] <= s3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= s2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= s1.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Control_Unit:con_unit|Alubsrc:alubsrc
in[0] => out.IN0
in[1] => out.IN1
in[2] => out.IN1
in[3] => out.IN1
in[4] => out.IN1
in[5] => out.IN1
in[6] => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Control_Unit:con_unit|AluOp:aluop
in[0] => s1.IN0
in[0] => and_1.IN0
in[0] => and_2.IN1
in[0] => and_3.IN0
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => and_1.IN1
in[5] => and_3.IN1
in[5] => and_2.IN1
in[6] => s1.IN1
in[6] => and_1.IN1
in[6] => and_2.IN1
in[6] => and_3.IN1
funct3[0] => fun3_7[0].IN2
funct3[1] => fun3_7[1].IN2
funct3[2] => fun3_7[2].IN2
funct7[0] => ~NO_FANOUT~
funct7[1] => ~NO_FANOUT~
funct7[2] => ~NO_FANOUT~
funct7[3] => ~NO_FANOUT~
funct7[4] => ~NO_FANOUT~
funct7[5] => fun3_7[3].IN1
funct7[6] => ~NO_FANOUT~
out[0] <= Mux_4x1_NBits:Mux.out
out[1] <= Mux_4x1_NBits:Mux.out
out[2] <= Mux_4x1_NBits:Mux.out
out[3] <= Mux_4x1_NBits:Mux.out


|monocicle|Control_Unit:con_unit|AluOp:aluop|Mux_4x1_NBits:Mux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
in_0[0] => Mux3.IN2
in_0[1] => Mux2.IN2
in_0[2] => Mux1.IN2
in_0[3] => Mux0.IN2
in_1[0] => Mux3.IN3
in_1[1] => Mux2.IN3
in_1[2] => Mux1.IN3
in_1[3] => Mux0.IN3
in_2[0] => Mux3.IN4
in_2[1] => Mux2.IN4
in_2[2] => Mux1.IN4
in_2[3] => Mux0.IN4
in_3[0] => Mux3.IN5
in_3[1] => Mux2.IN5
in_3[2] => Mux1.IN5
in_3[3] => Mux0.IN5
out[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Control_Unit:con_unit|Brop:brop
in[0] => s1.IN0
in[0] => s2.IN0
in[1] => s1.IN1
in[1] => s2.IN1
in[2] => or_1.IN0
in[2] => s2.IN1
in[3] => or_1.IN1
in[3] => s2.IN1
in[4] => s1.IN1
in[4] => s2.IN1
in[5] => s1.IN1
in[5] => s2.IN1
in[6] => s1.IN1
in[6] => s2.IN1
funct3[0] => fun3_1[0].IN1
funct3[1] => fun3_1[1].IN1
funct3[2] => fun3_1[2].IN1
out[0] <= Mux_4x1_NBits:Mux.out
out[1] <= Mux_4x1_NBits:Mux.out
out[2] <= Mux_4x1_NBits:Mux.out
out[3] <= Mux_4x1_NBits:Mux.out
out[4] <= Mux_4x1_NBits:Mux.out


|monocicle|Control_Unit:con_unit|Brop:brop|Mux_4x1_NBits:Mux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
in_0[0] => Mux4.IN2
in_0[1] => Mux3.IN2
in_0[2] => Mux2.IN2
in_0[3] => Mux1.IN2
in_0[4] => Mux0.IN2
in_1[0] => Mux4.IN3
in_1[1] => Mux3.IN3
in_1[2] => Mux2.IN3
in_1[3] => Mux1.IN3
in_1[4] => Mux0.IN3
in_2[0] => Mux4.IN4
in_2[1] => Mux3.IN4
in_2[2] => Mux2.IN4
in_2[3] => Mux1.IN4
in_2[4] => Mux0.IN4
in_3[0] => Mux4.IN5
in_3[1] => Mux3.IN5
in_3[2] => Mux2.IN5
in_3[3] => Mux1.IN5
in_3[4] => Mux0.IN5
out[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Control_Unit:con_unit|DMWr:dmwr
in[0] => out.IN0
in[1] => out.IN1
in[2] => out.IN1
in[3] => out.IN1
in[4] => out.IN1
in[5] => out.IN1
in[6] => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Control_Unit:con_unit|DMCTrl:dmctrl
in[0] => s.IN0
in[1] => s.IN1
in[2] => s.IN1
in[3] => s.IN1
in[4] => s.IN1
in[5] => ~NO_FANOUT~
in[6] => s.IN1
funct3[0] => funct3[0].IN1
funct3[1] => funct3[1].IN1
funct3[2] => funct3[2].IN1
out[0] <= Mux_2x1_NBits:mux.out
out[1] <= Mux_2x1_NBits:mux.out
out[2] <= Mux_2x1_NBits:mux.out


|monocicle|Control_Unit:con_unit|DMCTrl:dmctrl|Mux_2x1_NBits:mux
sel => Decoder0.IN0
in_0[0] => out.DATAA
in_0[1] => out.DATAA
in_0[2] => out.DATAA
in_1[0] => out.DATAB
in_1[1] => out.DATAB
in_1[2] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Control_Unit:con_unit|RuDataWrSrc:rudata
in[0] => s1.IN0
in[1] => s1.IN1
in[2] => s1.IN1
in[2] => s2.IN1
in[3] => s2.IN1
in[4] => s1.IN1
in[4] => s2.IN1
in[5] => s1.IN1
in[5] => s2.IN1
in[6] => s1.IN1
in[6] => s2.IN1
out[0] <= s2.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= s1.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|immediate_generator:imm_gen
immediate[0] => immediate[0].IN1
immediate[1] => immediate[1].IN1
immediate[2] => immediate[2].IN1
immediate[3] => immediate[3].IN1
immediate[4] => immediate[4].IN1
immediate[5] => immediate[5].IN1
immediate[6] => immediate[6].IN1
immediate[7] => immediate[7].IN1
immediate[8] => immediate[8].IN1
immediate[9] => immediate[9].IN1
immediate[10] => immediate[10].IN1
immediate[11] => immediate[11].IN1
immediate[12] => immediate[12].IN1
immediate[13] => immediate[13].IN1
immediate[14] => immediate[14].IN1
immediate[15] => immediate[15].IN1
immediate[16] => immediate[16].IN1
immediate[17] => immediate[17].IN1
immediate[18] => immediate[18].IN1
immediate[19] => immediate[19].IN1
immediate[20] => immediate[20].IN1
immediate[21] => immediate[21].IN1
immediate[22] => immediate[22].IN1
immediate[23] => immediate[23].IN1
immediate[24] => immediate[24].IN1
immsrc[0] => immsrc[0].IN2
immsrc[1] => immsrc[1].IN2
immsrc[2] => immsrc[2].IN2
out[0] <= mux_3:mux_3_io.out
out[1] <= mux_3:mux_3_io.out
out[2] <= mux_3:mux_3_io.out
out[3] <= mux_3:mux_3_io.out
out[4] <= mux_3:mux_3_io.out
out[5] <= mux_3:mux_3_io.out
out[6] <= mux_3:mux_3_io.out
out[7] <= mux_3:mux_3_io.out
out[8] <= mux_3:mux_3_io.out
out[9] <= mux_3:mux_3_io.out
out[10] <= mux_3:mux_3_io.out
out[11] <= mux_3:mux_3_io.out
out[12] <= mux_3:mux_3_io.out
out[13] <= mux_3:mux_3_io.out
out[14] <= mux_3:mux_3_io.out
out[15] <= mux_3:mux_3_io.out
out[16] <= mux_3:mux_3_io.out
out[17] <= mux_3:mux_3_io.out
out[18] <= mux_3:mux_3_io.out
out[19] <= mux_3:mux_3_io.out
out[20] <= mux_3:mux_3_io.out
out[21] <= mux_3:mux_3_io.out
out[22] <= mux_3:mux_3_io.out
out[23] <= mux_3:mux_3_io.out
out[24] <= mux_3:mux_3_io.out
out[25] <= mux_3:mux_3_io.out
out[26] <= mux_3:mux_3_io.out
out[27] <= mux_3:mux_3_io.out
out[28] <= mux_3:mux_3_io.out
out[29] <= mux_3:mux_3_io.out
out[30] <= mux_3:mux_3_io.out
out[31] <= mux_3:mux_3_io.out


|monocicle|immediate_generator:imm_gen|demux_3:demux_3_io
in[0] => out_0.DATAB
in[0] => out_1.DATAB
in[0] => out_2.DATAB
in[0] => out_3.DATAB
in[0] => out_4.DATAB
in[0] => out_5.DATAB
in[0] => out_6.DATAB
in[0] => out_7.DATAB
in[1] => out_0.DATAB
in[1] => out_1.DATAB
in[1] => out_2.DATAB
in[1] => out_3.DATAB
in[1] => out_4.DATAB
in[1] => out_5.DATAB
in[1] => out_6.DATAB
in[1] => out_7.DATAB
in[2] => out_0.DATAB
in[2] => out_1.DATAB
in[2] => out_2.DATAB
in[2] => out_3.DATAB
in[2] => out_4.DATAB
in[2] => out_5.DATAB
in[2] => out_6.DATAB
in[2] => out_7.DATAB
in[3] => out_0.DATAB
in[3] => out_1.DATAB
in[3] => out_2.DATAB
in[3] => out_3.DATAB
in[3] => out_4.DATAB
in[3] => out_5.DATAB
in[3] => out_6.DATAB
in[3] => out_7.DATAB
in[4] => out_0.DATAB
in[4] => out_1.DATAB
in[4] => out_2.DATAB
in[4] => out_3.DATAB
in[4] => out_4.DATAB
in[4] => out_5.DATAB
in[4] => out_6.DATAB
in[4] => out_7.DATAB
in[5] => out_0.DATAB
in[5] => out_1.DATAB
in[5] => out_2.DATAB
in[5] => out_3.DATAB
in[5] => out_4.DATAB
in[5] => out_5.DATAB
in[5] => out_6.DATAB
in[5] => out_7.DATAB
in[6] => out_0.DATAB
in[6] => out_1.DATAB
in[6] => out_2.DATAB
in[6] => out_3.DATAB
in[6] => out_4.DATAB
in[6] => out_5.DATAB
in[6] => out_6.DATAB
in[6] => out_7.DATAB
in[7] => out_0.DATAB
in[7] => out_1.DATAB
in[7] => out_2.DATAB
in[7] => out_3.DATAB
in[7] => out_4.DATAB
in[7] => out_5.DATAB
in[7] => out_6.DATAB
in[7] => out_7.DATAB
in[8] => out_0.DATAB
in[8] => out_1.DATAB
in[8] => out_2.DATAB
in[8] => out_3.DATAB
in[8] => out_4.DATAB
in[8] => out_5.DATAB
in[8] => out_6.DATAB
in[8] => out_7.DATAB
in[9] => out_0.DATAB
in[9] => out_1.DATAB
in[9] => out_2.DATAB
in[9] => out_3.DATAB
in[9] => out_4.DATAB
in[9] => out_5.DATAB
in[9] => out_6.DATAB
in[9] => out_7.DATAB
in[10] => out_0.DATAB
in[10] => out_1.DATAB
in[10] => out_2.DATAB
in[10] => out_3.DATAB
in[10] => out_4.DATAB
in[10] => out_5.DATAB
in[10] => out_6.DATAB
in[10] => out_7.DATAB
in[11] => out_0.DATAB
in[11] => out_1.DATAB
in[11] => out_2.DATAB
in[11] => out_3.DATAB
in[11] => out_4.DATAB
in[11] => out_5.DATAB
in[11] => out_6.DATAB
in[11] => out_7.DATAB
in[12] => out_0.DATAB
in[12] => out_1.DATAB
in[12] => out_2.DATAB
in[12] => out_3.DATAB
in[12] => out_4.DATAB
in[12] => out_5.DATAB
in[12] => out_6.DATAB
in[12] => out_7.DATAB
in[13] => out_0.DATAB
in[13] => out_1.DATAB
in[13] => out_2.DATAB
in[13] => out_3.DATAB
in[13] => out_4.DATAB
in[13] => out_5.DATAB
in[13] => out_6.DATAB
in[13] => out_7.DATAB
in[14] => out_0.DATAB
in[14] => out_1.DATAB
in[14] => out_2.DATAB
in[14] => out_3.DATAB
in[14] => out_4.DATAB
in[14] => out_5.DATAB
in[14] => out_6.DATAB
in[14] => out_7.DATAB
in[15] => out_0.DATAB
in[15] => out_1.DATAB
in[15] => out_2.DATAB
in[15] => out_3.DATAB
in[15] => out_4.DATAB
in[15] => out_5.DATAB
in[15] => out_6.DATAB
in[15] => out_7.DATAB
in[16] => out_0.DATAB
in[16] => out_1.DATAB
in[16] => out_2.DATAB
in[16] => out_3.DATAB
in[16] => out_4.DATAB
in[16] => out_5.DATAB
in[16] => out_6.DATAB
in[16] => out_7.DATAB
in[17] => out_0.DATAB
in[17] => out_1.DATAB
in[17] => out_2.DATAB
in[17] => out_3.DATAB
in[17] => out_4.DATAB
in[17] => out_5.DATAB
in[17] => out_6.DATAB
in[17] => out_7.DATAB
in[18] => out_0.DATAB
in[18] => out_1.DATAB
in[18] => out_2.DATAB
in[18] => out_3.DATAB
in[18] => out_4.DATAB
in[18] => out_5.DATAB
in[18] => out_6.DATAB
in[18] => out_7.DATAB
in[19] => out_0.DATAB
in[19] => out_1.DATAB
in[19] => out_2.DATAB
in[19] => out_3.DATAB
in[19] => out_4.DATAB
in[19] => out_5.DATAB
in[19] => out_6.DATAB
in[19] => out_7.DATAB
in[20] => out_0.DATAB
in[20] => out_1.DATAB
in[20] => out_2.DATAB
in[20] => out_3.DATAB
in[20] => out_4.DATAB
in[20] => out_5.DATAB
in[20] => out_6.DATAB
in[20] => out_7.DATAB
in[21] => out_0.DATAB
in[21] => out_1.DATAB
in[21] => out_2.DATAB
in[21] => out_3.DATAB
in[21] => out_4.DATAB
in[21] => out_5.DATAB
in[21] => out_6.DATAB
in[21] => out_7.DATAB
in[22] => out_0.DATAB
in[22] => out_1.DATAB
in[22] => out_2.DATAB
in[22] => out_3.DATAB
in[22] => out_4.DATAB
in[22] => out_5.DATAB
in[22] => out_6.DATAB
in[22] => out_7.DATAB
in[23] => out_0.DATAB
in[23] => out_1.DATAB
in[23] => out_2.DATAB
in[23] => out_3.DATAB
in[23] => out_4.DATAB
in[23] => out_5.DATAB
in[23] => out_6.DATAB
in[23] => out_7.DATAB
in[24] => out_0.DATAB
in[24] => out_1.DATAB
in[24] => out_2.DATAB
in[24] => out_3.DATAB
in[24] => out_4.DATAB
in[24] => out_5.DATAB
in[24] => out_6.DATAB
in[24] => out_7.DATAB
sel[0] => Equal0.IN2
sel[0] => Equal1.IN0
sel[0] => Equal2.IN2
sel[0] => Equal3.IN1
sel[0] => Equal4.IN2
sel[0] => Equal5.IN1
sel[0] => Equal6.IN2
sel[0] => Equal7.IN2
sel[1] => Equal0.IN1
sel[1] => Equal1.IN2
sel[1] => Equal2.IN0
sel[1] => Equal3.IN0
sel[1] => Equal4.IN1
sel[1] => Equal5.IN2
sel[1] => Equal6.IN1
sel[1] => Equal7.IN1
sel[2] => Equal0.IN0
sel[2] => Equal1.IN1
sel[2] => Equal2.IN1
sel[2] => Equal3.IN2
sel[2] => Equal4.IN0
sel[2] => Equal5.IN0
sel[2] => Equal6.IN0
sel[2] => Equal7.IN0
out_0[0] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[1] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[2] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[3] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[4] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[5] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[6] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[7] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[8] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[9] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[10] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[11] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[12] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[13] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[14] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[15] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[16] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[17] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[18] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[19] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[20] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[21] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[22] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[23] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[24] <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_0[25] <= <GND>
out_0[26] <= <GND>
out_0[27] <= <GND>
out_0[28] <= <GND>
out_0[29] <= <GND>
out_0[30] <= <GND>
out_0[31] <= <GND>
out_1[0] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[1] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[2] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[3] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[4] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[5] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[6] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[7] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[8] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[9] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[10] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[11] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[12] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[13] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[14] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[15] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[16] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[17] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[18] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[19] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[20] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[21] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[22] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[23] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[24] <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_1[25] <= <GND>
out_1[26] <= <GND>
out_1[27] <= <GND>
out_1[28] <= <GND>
out_1[29] <= <GND>
out_1[30] <= <GND>
out_1[31] <= <GND>
out_2[0] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[1] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[2] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[3] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[4] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[5] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[6] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[7] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[8] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[9] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[10] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[11] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[12] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[13] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[14] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[15] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[16] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[17] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[18] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[19] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[20] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[21] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[22] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[23] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[24] <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_2[25] <= <GND>
out_2[26] <= <GND>
out_2[27] <= <GND>
out_2[28] <= <GND>
out_2[29] <= <GND>
out_2[30] <= <GND>
out_2[31] <= <GND>
out_3[0] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[1] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[2] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[3] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[4] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[5] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[6] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[7] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[8] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[9] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[10] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[11] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[12] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[13] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[14] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[15] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[16] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[17] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[18] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[19] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[20] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[21] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[22] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[23] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[24] <= out_3.DB_MAX_OUTPUT_PORT_TYPE
out_3[25] <= <GND>
out_3[26] <= <GND>
out_3[27] <= <GND>
out_3[28] <= <GND>
out_3[29] <= <GND>
out_3[30] <= <GND>
out_3[31] <= <GND>
out_4[0] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[1] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[2] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[3] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[4] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[5] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[6] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[7] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[8] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[9] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[10] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[11] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[12] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[13] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[14] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[15] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[16] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[17] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[18] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[19] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[20] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[21] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[22] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[23] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[24] <= out_4.DB_MAX_OUTPUT_PORT_TYPE
out_4[25] <= <GND>
out_4[26] <= <GND>
out_4[27] <= <GND>
out_4[28] <= <GND>
out_4[29] <= <GND>
out_4[30] <= <GND>
out_4[31] <= <GND>
out_5[0] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[1] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[2] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[3] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[4] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[5] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[6] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[7] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[8] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[9] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[10] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[11] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[12] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[13] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[14] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[15] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[16] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[17] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[18] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[19] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[20] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[21] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[22] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[23] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[24] <= out_5.DB_MAX_OUTPUT_PORT_TYPE
out_5[25] <= <GND>
out_5[26] <= <GND>
out_5[27] <= <GND>
out_5[28] <= <GND>
out_5[29] <= <GND>
out_5[30] <= <GND>
out_5[31] <= <GND>
out_6[0] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[1] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[2] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[3] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[4] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[5] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[6] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[7] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[8] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[9] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[10] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[11] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[12] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[13] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[14] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[15] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[16] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[17] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[18] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[19] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[20] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[21] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[22] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[23] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[24] <= out_6.DB_MAX_OUTPUT_PORT_TYPE
out_6[25] <= <GND>
out_6[26] <= <GND>
out_6[27] <= <GND>
out_6[28] <= <GND>
out_6[29] <= <GND>
out_6[30] <= <GND>
out_6[31] <= <GND>
out_7[0] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[1] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[2] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[3] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[4] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[5] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[6] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[7] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[8] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[9] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[10] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[11] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[12] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[13] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[14] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[15] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[16] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[17] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[18] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[19] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[20] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[21] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[22] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[23] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[24] <= out_7.DB_MAX_OUTPUT_PORT_TYPE
out_7[25] <= <GND>
out_7[26] <= <GND>
out_7[27] <= <GND>
out_7[28] <= <GND>
out_7[29] <= <GND>
out_7[30] <= <GND>
out_7[31] <= <GND>


|monocicle|immediate_generator:imm_gen|signEx:signEx_io_i
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[11] => out[31].DATAIN
in[11] => out[30].DATAIN
in[11] => out[29].DATAIN
in[11] => out[28].DATAIN
in[11] => out[27].DATAIN
in[11] => out[26].DATAIN
in[11] => out[25].DATAIN
in[11] => out[24].DATAIN
in[11] => out[23].DATAIN
in[11] => out[22].DATAIN
in[11] => out[21].DATAIN
in[11] => out[20].DATAIN
in[11] => out[19].DATAIN
in[11] => out[18].DATAIN
in[11] => out[17].DATAIN
in[11] => out[16].DATAIN
in[11] => out[15].DATAIN
in[11] => out[14].DATAIN
in[11] => out[13].DATAIN
in[11] => out[12].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[11].DB_MAX_OUTPUT_PORT_TYPE


|monocicle|immediate_generator:imm_gen|signEx:signEx_io_s
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[11] => out[31].DATAIN
in[11] => out[30].DATAIN
in[11] => out[29].DATAIN
in[11] => out[28].DATAIN
in[11] => out[27].DATAIN
in[11] => out[26].DATAIN
in[11] => out[25].DATAIN
in[11] => out[24].DATAIN
in[11] => out[23].DATAIN
in[11] => out[22].DATAIN
in[11] => out[21].DATAIN
in[11] => out[20].DATAIN
in[11] => out[19].DATAIN
in[11] => out[18].DATAIN
in[11] => out[17].DATAIN
in[11] => out[16].DATAIN
in[11] => out[15].DATAIN
in[11] => out[14].DATAIN
in[11] => out[13].DATAIN
in[11] => out[12].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[11].DB_MAX_OUTPUT_PORT_TYPE


|monocicle|immediate_generator:imm_gen|signEx:signEx_io_b
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[12] => out[31].DATAIN
in[12] => out[30].DATAIN
in[12] => out[29].DATAIN
in[12] => out[28].DATAIN
in[12] => out[27].DATAIN
in[12] => out[26].DATAIN
in[12] => out[25].DATAIN
in[12] => out[24].DATAIN
in[12] => out[23].DATAIN
in[12] => out[22].DATAIN
in[12] => out[21].DATAIN
in[12] => out[20].DATAIN
in[12] => out[19].DATAIN
in[12] => out[18].DATAIN
in[12] => out[17].DATAIN
in[12] => out[16].DATAIN
in[12] => out[15].DATAIN
in[12] => out[14].DATAIN
in[12] => out[13].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[12].DB_MAX_OUTPUT_PORT_TYPE


|monocicle|immediate_generator:imm_gen|signEx:signEx_io_j
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[20] => out[31].DATAIN
in[20] => out[30].DATAIN
in[20] => out[29].DATAIN
in[20] => out[28].DATAIN
in[20] => out[27].DATAIN
in[20] => out[26].DATAIN
in[20] => out[25].DATAIN
in[20] => out[24].DATAIN
in[20] => out[23].DATAIN
in[20] => out[22].DATAIN
in[20] => out[21].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[20].DB_MAX_OUTPUT_PORT_TYPE


|monocicle|immediate_generator:imm_gen|mux_3:mux_3_io
in_0[0] => Mux31.IN0
in_0[1] => Mux30.IN0
in_0[2] => Mux29.IN0
in_0[3] => Mux28.IN0
in_0[4] => Mux27.IN0
in_0[5] => Mux26.IN0
in_0[6] => Mux25.IN0
in_0[7] => Mux24.IN0
in_0[8] => Mux23.IN0
in_0[9] => Mux22.IN0
in_0[10] => Mux21.IN0
in_0[11] => Mux20.IN0
in_0[12] => Mux19.IN0
in_0[13] => Mux18.IN0
in_0[14] => Mux17.IN0
in_0[15] => Mux16.IN0
in_0[16] => Mux15.IN0
in_0[17] => Mux14.IN0
in_0[18] => Mux13.IN0
in_0[19] => Mux12.IN0
in_0[20] => Mux11.IN0
in_0[21] => Mux10.IN0
in_0[22] => Mux9.IN0
in_0[23] => Mux8.IN0
in_0[24] => Mux7.IN0
in_0[25] => Mux6.IN0
in_0[26] => Mux5.IN0
in_0[27] => Mux4.IN0
in_0[28] => Mux3.IN0
in_0[29] => Mux2.IN0
in_0[30] => Mux1.IN0
in_0[31] => Mux0.IN0
in_1[0] => Mux31.IN1
in_1[1] => Mux30.IN1
in_1[2] => Mux29.IN1
in_1[3] => Mux28.IN1
in_1[4] => Mux27.IN1
in_1[5] => Mux26.IN1
in_1[6] => Mux25.IN1
in_1[7] => Mux24.IN1
in_1[8] => Mux23.IN1
in_1[9] => Mux22.IN1
in_1[10] => Mux21.IN1
in_1[11] => Mux20.IN1
in_1[12] => Mux19.IN1
in_1[13] => Mux18.IN1
in_1[14] => Mux17.IN1
in_1[15] => Mux16.IN1
in_1[16] => Mux15.IN1
in_1[17] => Mux14.IN1
in_1[18] => Mux13.IN1
in_1[19] => Mux12.IN1
in_1[20] => Mux11.IN1
in_1[21] => Mux10.IN1
in_1[22] => Mux9.IN1
in_1[23] => Mux8.IN1
in_1[24] => Mux7.IN1
in_1[25] => Mux6.IN1
in_1[26] => Mux5.IN1
in_1[27] => Mux4.IN1
in_1[28] => Mux3.IN1
in_1[29] => Mux2.IN1
in_1[30] => Mux1.IN1
in_1[31] => Mux0.IN1
in_2[0] => Mux31.IN2
in_2[1] => Mux30.IN2
in_2[2] => Mux29.IN2
in_2[3] => Mux28.IN2
in_2[4] => Mux27.IN2
in_2[5] => Mux26.IN2
in_2[6] => Mux25.IN2
in_2[7] => Mux24.IN2
in_2[8] => Mux23.IN2
in_2[9] => Mux22.IN2
in_2[10] => Mux21.IN2
in_2[11] => Mux20.IN2
in_2[12] => Mux19.IN2
in_2[13] => Mux18.IN2
in_2[14] => Mux17.IN2
in_2[15] => Mux16.IN2
in_2[16] => Mux15.IN2
in_2[17] => Mux14.IN2
in_2[18] => Mux13.IN2
in_2[19] => Mux12.IN2
in_2[20] => Mux11.IN2
in_2[21] => Mux10.IN2
in_2[22] => Mux9.IN2
in_2[23] => Mux8.IN2
in_2[24] => Mux7.IN2
in_2[25] => Mux6.IN2
in_2[26] => Mux5.IN2
in_2[27] => Mux4.IN2
in_2[28] => Mux3.IN2
in_2[29] => Mux2.IN2
in_2[30] => Mux1.IN2
in_2[31] => Mux0.IN2
in_3[0] => Mux31.IN3
in_3[1] => Mux30.IN3
in_3[2] => Mux29.IN3
in_3[3] => Mux28.IN3
in_3[4] => Mux27.IN3
in_3[5] => Mux26.IN3
in_3[6] => Mux25.IN3
in_3[7] => Mux24.IN3
in_3[8] => Mux23.IN3
in_3[9] => Mux22.IN3
in_3[10] => Mux21.IN3
in_3[11] => Mux20.IN3
in_3[12] => Mux19.IN3
in_3[13] => Mux18.IN3
in_3[14] => Mux17.IN3
in_3[15] => Mux16.IN3
in_3[16] => Mux15.IN3
in_3[17] => Mux14.IN3
in_3[18] => Mux13.IN3
in_3[19] => Mux12.IN3
in_3[20] => Mux11.IN3
in_3[21] => Mux10.IN3
in_3[22] => Mux9.IN3
in_3[23] => Mux8.IN3
in_3[24] => Mux7.IN3
in_3[25] => Mux6.IN3
in_3[26] => Mux5.IN3
in_3[27] => Mux4.IN3
in_3[28] => Mux3.IN3
in_3[29] => Mux2.IN3
in_3[30] => Mux1.IN3
in_3[31] => Mux0.IN3
in_4[0] => Mux31.IN4
in_4[1] => Mux30.IN4
in_4[2] => Mux29.IN4
in_4[3] => Mux28.IN4
in_4[4] => Mux27.IN4
in_4[5] => Mux26.IN4
in_4[6] => Mux25.IN4
in_4[7] => Mux24.IN4
in_4[8] => Mux23.IN4
in_4[9] => Mux22.IN4
in_4[10] => Mux21.IN4
in_4[11] => Mux20.IN4
in_4[12] => Mux19.IN4
in_4[13] => Mux18.IN4
in_4[14] => Mux17.IN4
in_4[15] => Mux16.IN4
in_4[16] => Mux15.IN4
in_4[17] => Mux14.IN4
in_4[18] => Mux13.IN4
in_4[19] => Mux12.IN4
in_4[20] => Mux11.IN4
in_4[21] => Mux10.IN4
in_4[22] => Mux9.IN4
in_4[23] => Mux8.IN4
in_4[24] => Mux7.IN4
in_4[25] => Mux6.IN4
in_4[26] => Mux5.IN4
in_4[27] => Mux4.IN4
in_4[28] => Mux3.IN4
in_4[29] => Mux2.IN4
in_4[30] => Mux1.IN4
in_4[31] => Mux0.IN4
in_5[0] => Mux31.IN5
in_5[1] => Mux30.IN5
in_5[2] => Mux29.IN5
in_5[3] => Mux28.IN5
in_5[4] => Mux27.IN5
in_5[5] => Mux26.IN5
in_5[6] => Mux25.IN5
in_5[7] => Mux24.IN5
in_5[8] => Mux23.IN5
in_5[9] => Mux22.IN5
in_5[10] => Mux21.IN5
in_5[11] => Mux20.IN5
in_5[12] => Mux19.IN5
in_5[13] => Mux18.IN5
in_5[14] => Mux17.IN5
in_5[15] => Mux16.IN5
in_5[16] => Mux15.IN5
in_5[17] => Mux14.IN5
in_5[18] => Mux13.IN5
in_5[19] => Mux12.IN5
in_5[20] => Mux11.IN5
in_5[21] => Mux10.IN5
in_5[22] => Mux9.IN5
in_5[23] => Mux8.IN5
in_5[24] => Mux7.IN5
in_5[25] => Mux6.IN5
in_5[26] => Mux5.IN5
in_5[27] => Mux4.IN5
in_5[28] => Mux3.IN5
in_5[29] => Mux2.IN5
in_5[30] => Mux1.IN5
in_5[31] => Mux0.IN5
in_6[0] => Mux31.IN6
in_6[1] => Mux30.IN6
in_6[2] => Mux29.IN6
in_6[3] => Mux28.IN6
in_6[4] => Mux27.IN6
in_6[5] => Mux26.IN6
in_6[6] => Mux25.IN6
in_6[7] => Mux24.IN6
in_6[8] => Mux23.IN6
in_6[9] => Mux22.IN6
in_6[10] => Mux21.IN6
in_6[11] => Mux20.IN6
in_6[12] => Mux19.IN6
in_6[13] => Mux18.IN6
in_6[14] => Mux17.IN6
in_6[15] => Mux16.IN6
in_6[16] => Mux15.IN6
in_6[17] => Mux14.IN6
in_6[18] => Mux13.IN6
in_6[19] => Mux12.IN6
in_6[20] => Mux11.IN6
in_6[21] => Mux10.IN6
in_6[22] => Mux9.IN6
in_6[23] => Mux8.IN6
in_6[24] => Mux7.IN6
in_6[25] => Mux6.IN6
in_6[26] => Mux5.IN6
in_6[27] => Mux4.IN6
in_6[28] => Mux3.IN6
in_6[29] => Mux2.IN6
in_6[30] => Mux1.IN6
in_6[31] => Mux0.IN6
in_7[0] => Mux31.IN7
in_7[1] => Mux30.IN7
in_7[2] => Mux29.IN7
in_7[3] => Mux28.IN7
in_7[4] => Mux27.IN7
in_7[5] => Mux26.IN7
in_7[6] => Mux25.IN7
in_7[7] => Mux24.IN7
in_7[8] => Mux23.IN7
in_7[9] => Mux22.IN7
in_7[10] => Mux21.IN7
in_7[11] => Mux20.IN7
in_7[12] => Mux19.IN7
in_7[13] => Mux18.IN7
in_7[14] => Mux17.IN7
in_7[15] => Mux16.IN7
in_7[16] => Mux15.IN7
in_7[17] => Mux14.IN7
in_7[18] => Mux13.IN7
in_7[19] => Mux12.IN7
in_7[20] => Mux11.IN7
in_7[21] => Mux10.IN7
in_7[22] => Mux9.IN7
in_7[23] => Mux8.IN7
in_7[24] => Mux7.IN7
in_7[25] => Mux6.IN7
in_7[26] => Mux5.IN7
in_7[27] => Mux4.IN7
in_7[28] => Mux3.IN7
in_7[29] => Mux2.IN7
in_7[30] => Mux1.IN7
in_7[31] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[0] => Mux16.IN10
sel[0] => Mux17.IN10
sel[0] => Mux18.IN10
sel[0] => Mux19.IN10
sel[0] => Mux20.IN10
sel[0] => Mux21.IN10
sel[0] => Mux22.IN10
sel[0] => Mux23.IN10
sel[0] => Mux24.IN10
sel[0] => Mux25.IN10
sel[0] => Mux26.IN10
sel[0] => Mux27.IN10
sel[0] => Mux28.IN10
sel[0] => Mux29.IN10
sel[0] => Mux30.IN10
sel[0] => Mux31.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[1] => Mux16.IN9
sel[1] => Mux17.IN9
sel[1] => Mux18.IN9
sel[1] => Mux19.IN9
sel[1] => Mux20.IN9
sel[1] => Mux21.IN9
sel[1] => Mux22.IN9
sel[1] => Mux23.IN9
sel[1] => Mux24.IN9
sel[1] => Mux25.IN9
sel[1] => Mux26.IN9
sel[1] => Mux27.IN9
sel[1] => Mux28.IN9
sel[1] => Mux29.IN9
sel[1] => Mux30.IN9
sel[1] => Mux31.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
sel[2] => Mux16.IN8
sel[2] => Mux17.IN8
sel[2] => Mux18.IN8
sel[2] => Mux19.IN8
sel[2] => Mux20.IN8
sel[2] => Mux21.IN8
sel[2] => Mux22.IN8
sel[2] => Mux23.IN8
sel[2] => Mux24.IN8
sel[2] => Mux25.IN8
sel[2] => Mux26.IN8
sel[2] => Mux27.IN8
sel[2] => Mux28.IN8
sel[2] => Mux29.IN8
sel[2] => Mux30.IN8
sel[2] => Mux31.IN8
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|memory_register:mem_reg
clk => registers[31][0].CLK
clk => registers[31][1].CLK
clk => registers[31][2].CLK
clk => registers[31][3].CLK
clk => registers[31][4].CLK
clk => registers[31][5].CLK
clk => registers[31][6].CLK
clk => registers[31][7].CLK
clk => registers[31][8].CLK
clk => registers[31][9].CLK
clk => registers[31][10].CLK
clk => registers[31][11].CLK
clk => registers[31][12].CLK
clk => registers[31][13].CLK
clk => registers[31][14].CLK
clk => registers[31][15].CLK
clk => registers[31][16].CLK
clk => registers[31][17].CLK
clk => registers[31][18].CLK
clk => registers[31][19].CLK
clk => registers[31][20].CLK
clk => registers[31][21].CLK
clk => registers[31][22].CLK
clk => registers[31][23].CLK
clk => registers[31][24].CLK
clk => registers[31][25].CLK
clk => registers[31][26].CLK
clk => registers[31][27].CLK
clk => registers[31][28].CLK
clk => registers[31][29].CLK
clk => registers[31][30].CLK
clk => registers[31][31].CLK
clk => registers[30][0].CLK
clk => registers[30][1].CLK
clk => registers[30][2].CLK
clk => registers[30][3].CLK
clk => registers[30][4].CLK
clk => registers[30][5].CLK
clk => registers[30][6].CLK
clk => registers[30][7].CLK
clk => registers[30][8].CLK
clk => registers[30][9].CLK
clk => registers[30][10].CLK
clk => registers[30][11].CLK
clk => registers[30][12].CLK
clk => registers[30][13].CLK
clk => registers[30][14].CLK
clk => registers[30][15].CLK
clk => registers[30][16].CLK
clk => registers[30][17].CLK
clk => registers[30][18].CLK
clk => registers[30][19].CLK
clk => registers[30][20].CLK
clk => registers[30][21].CLK
clk => registers[30][22].CLK
clk => registers[30][23].CLK
clk => registers[30][24].CLK
clk => registers[30][25].CLK
clk => registers[30][26].CLK
clk => registers[30][27].CLK
clk => registers[30][28].CLK
clk => registers[30][29].CLK
clk => registers[30][30].CLK
clk => registers[30][31].CLK
clk => registers[29][0].CLK
clk => registers[29][1].CLK
clk => registers[29][2].CLK
clk => registers[29][3].CLK
clk => registers[29][4].CLK
clk => registers[29][5].CLK
clk => registers[29][6].CLK
clk => registers[29][7].CLK
clk => registers[29][8].CLK
clk => registers[29][9].CLK
clk => registers[29][10].CLK
clk => registers[29][11].CLK
clk => registers[29][12].CLK
clk => registers[29][13].CLK
clk => registers[29][14].CLK
clk => registers[29][15].CLK
clk => registers[29][16].CLK
clk => registers[29][17].CLK
clk => registers[29][18].CLK
clk => registers[29][19].CLK
clk => registers[29][20].CLK
clk => registers[29][21].CLK
clk => registers[29][22].CLK
clk => registers[29][23].CLK
clk => registers[29][24].CLK
clk => registers[29][25].CLK
clk => registers[29][26].CLK
clk => registers[29][27].CLK
clk => registers[29][28].CLK
clk => registers[29][29].CLK
clk => registers[29][30].CLK
clk => registers[29][31].CLK
clk => registers[28][0].CLK
clk => registers[28][1].CLK
clk => registers[28][2].CLK
clk => registers[28][3].CLK
clk => registers[28][4].CLK
clk => registers[28][5].CLK
clk => registers[28][6].CLK
clk => registers[28][7].CLK
clk => registers[28][8].CLK
clk => registers[28][9].CLK
clk => registers[28][10].CLK
clk => registers[28][11].CLK
clk => registers[28][12].CLK
clk => registers[28][13].CLK
clk => registers[28][14].CLK
clk => registers[28][15].CLK
clk => registers[28][16].CLK
clk => registers[28][17].CLK
clk => registers[28][18].CLK
clk => registers[28][19].CLK
clk => registers[28][20].CLK
clk => registers[28][21].CLK
clk => registers[28][22].CLK
clk => registers[28][23].CLK
clk => registers[28][24].CLK
clk => registers[28][25].CLK
clk => registers[28][26].CLK
clk => registers[28][27].CLK
clk => registers[28][28].CLK
clk => registers[28][29].CLK
clk => registers[28][30].CLK
clk => registers[28][31].CLK
clk => registers[27][0].CLK
clk => registers[27][1].CLK
clk => registers[27][2].CLK
clk => registers[27][3].CLK
clk => registers[27][4].CLK
clk => registers[27][5].CLK
clk => registers[27][6].CLK
clk => registers[27][7].CLK
clk => registers[27][8].CLK
clk => registers[27][9].CLK
clk => registers[27][10].CLK
clk => registers[27][11].CLK
clk => registers[27][12].CLK
clk => registers[27][13].CLK
clk => registers[27][14].CLK
clk => registers[27][15].CLK
clk => registers[27][16].CLK
clk => registers[27][17].CLK
clk => registers[27][18].CLK
clk => registers[27][19].CLK
clk => registers[27][20].CLK
clk => registers[27][21].CLK
clk => registers[27][22].CLK
clk => registers[27][23].CLK
clk => registers[27][24].CLK
clk => registers[27][25].CLK
clk => registers[27][26].CLK
clk => registers[27][27].CLK
clk => registers[27][28].CLK
clk => registers[27][29].CLK
clk => registers[27][30].CLK
clk => registers[27][31].CLK
clk => registers[26][0].CLK
clk => registers[26][1].CLK
clk => registers[26][2].CLK
clk => registers[26][3].CLK
clk => registers[26][4].CLK
clk => registers[26][5].CLK
clk => registers[26][6].CLK
clk => registers[26][7].CLK
clk => registers[26][8].CLK
clk => registers[26][9].CLK
clk => registers[26][10].CLK
clk => registers[26][11].CLK
clk => registers[26][12].CLK
clk => registers[26][13].CLK
clk => registers[26][14].CLK
clk => registers[26][15].CLK
clk => registers[26][16].CLK
clk => registers[26][17].CLK
clk => registers[26][18].CLK
clk => registers[26][19].CLK
clk => registers[26][20].CLK
clk => registers[26][21].CLK
clk => registers[26][22].CLK
clk => registers[26][23].CLK
clk => registers[26][24].CLK
clk => registers[26][25].CLK
clk => registers[26][26].CLK
clk => registers[26][27].CLK
clk => registers[26][28].CLK
clk => registers[26][29].CLK
clk => registers[26][30].CLK
clk => registers[26][31].CLK
clk => registers[25][0].CLK
clk => registers[25][1].CLK
clk => registers[25][2].CLK
clk => registers[25][3].CLK
clk => registers[25][4].CLK
clk => registers[25][5].CLK
clk => registers[25][6].CLK
clk => registers[25][7].CLK
clk => registers[25][8].CLK
clk => registers[25][9].CLK
clk => registers[25][10].CLK
clk => registers[25][11].CLK
clk => registers[25][12].CLK
clk => registers[25][13].CLK
clk => registers[25][14].CLK
clk => registers[25][15].CLK
clk => registers[25][16].CLK
clk => registers[25][17].CLK
clk => registers[25][18].CLK
clk => registers[25][19].CLK
clk => registers[25][20].CLK
clk => registers[25][21].CLK
clk => registers[25][22].CLK
clk => registers[25][23].CLK
clk => registers[25][24].CLK
clk => registers[25][25].CLK
clk => registers[25][26].CLK
clk => registers[25][27].CLK
clk => registers[25][28].CLK
clk => registers[25][29].CLK
clk => registers[25][30].CLK
clk => registers[25][31].CLK
clk => registers[24][0].CLK
clk => registers[24][1].CLK
clk => registers[24][2].CLK
clk => registers[24][3].CLK
clk => registers[24][4].CLK
clk => registers[24][5].CLK
clk => registers[24][6].CLK
clk => registers[24][7].CLK
clk => registers[24][8].CLK
clk => registers[24][9].CLK
clk => registers[24][10].CLK
clk => registers[24][11].CLK
clk => registers[24][12].CLK
clk => registers[24][13].CLK
clk => registers[24][14].CLK
clk => registers[24][15].CLK
clk => registers[24][16].CLK
clk => registers[24][17].CLK
clk => registers[24][18].CLK
clk => registers[24][19].CLK
clk => registers[24][20].CLK
clk => registers[24][21].CLK
clk => registers[24][22].CLK
clk => registers[24][23].CLK
clk => registers[24][24].CLK
clk => registers[24][25].CLK
clk => registers[24][26].CLK
clk => registers[24][27].CLK
clk => registers[24][28].CLK
clk => registers[24][29].CLK
clk => registers[24][30].CLK
clk => registers[24][31].CLK
clk => registers[23][0].CLK
clk => registers[23][1].CLK
clk => registers[23][2].CLK
clk => registers[23][3].CLK
clk => registers[23][4].CLK
clk => registers[23][5].CLK
clk => registers[23][6].CLK
clk => registers[23][7].CLK
clk => registers[23][8].CLK
clk => registers[23][9].CLK
clk => registers[23][10].CLK
clk => registers[23][11].CLK
clk => registers[23][12].CLK
clk => registers[23][13].CLK
clk => registers[23][14].CLK
clk => registers[23][15].CLK
clk => registers[23][16].CLK
clk => registers[23][17].CLK
clk => registers[23][18].CLK
clk => registers[23][19].CLK
clk => registers[23][20].CLK
clk => registers[23][21].CLK
clk => registers[23][22].CLK
clk => registers[23][23].CLK
clk => registers[23][24].CLK
clk => registers[23][25].CLK
clk => registers[23][26].CLK
clk => registers[23][27].CLK
clk => registers[23][28].CLK
clk => registers[23][29].CLK
clk => registers[23][30].CLK
clk => registers[23][31].CLK
clk => registers[22][0].CLK
clk => registers[22][1].CLK
clk => registers[22][2].CLK
clk => registers[22][3].CLK
clk => registers[22][4].CLK
clk => registers[22][5].CLK
clk => registers[22][6].CLK
clk => registers[22][7].CLK
clk => registers[22][8].CLK
clk => registers[22][9].CLK
clk => registers[22][10].CLK
clk => registers[22][11].CLK
clk => registers[22][12].CLK
clk => registers[22][13].CLK
clk => registers[22][14].CLK
clk => registers[22][15].CLK
clk => registers[22][16].CLK
clk => registers[22][17].CLK
clk => registers[22][18].CLK
clk => registers[22][19].CLK
clk => registers[22][20].CLK
clk => registers[22][21].CLK
clk => registers[22][22].CLK
clk => registers[22][23].CLK
clk => registers[22][24].CLK
clk => registers[22][25].CLK
clk => registers[22][26].CLK
clk => registers[22][27].CLK
clk => registers[22][28].CLK
clk => registers[22][29].CLK
clk => registers[22][30].CLK
clk => registers[22][31].CLK
clk => registers[21][0].CLK
clk => registers[21][1].CLK
clk => registers[21][2].CLK
clk => registers[21][3].CLK
clk => registers[21][4].CLK
clk => registers[21][5].CLK
clk => registers[21][6].CLK
clk => registers[21][7].CLK
clk => registers[21][8].CLK
clk => registers[21][9].CLK
clk => registers[21][10].CLK
clk => registers[21][11].CLK
clk => registers[21][12].CLK
clk => registers[21][13].CLK
clk => registers[21][14].CLK
clk => registers[21][15].CLK
clk => registers[21][16].CLK
clk => registers[21][17].CLK
clk => registers[21][18].CLK
clk => registers[21][19].CLK
clk => registers[21][20].CLK
clk => registers[21][21].CLK
clk => registers[21][22].CLK
clk => registers[21][23].CLK
clk => registers[21][24].CLK
clk => registers[21][25].CLK
clk => registers[21][26].CLK
clk => registers[21][27].CLK
clk => registers[21][28].CLK
clk => registers[21][29].CLK
clk => registers[21][30].CLK
clk => registers[21][31].CLK
clk => registers[20][0].CLK
clk => registers[20][1].CLK
clk => registers[20][2].CLK
clk => registers[20][3].CLK
clk => registers[20][4].CLK
clk => registers[20][5].CLK
clk => registers[20][6].CLK
clk => registers[20][7].CLK
clk => registers[20][8].CLK
clk => registers[20][9].CLK
clk => registers[20][10].CLK
clk => registers[20][11].CLK
clk => registers[20][12].CLK
clk => registers[20][13].CLK
clk => registers[20][14].CLK
clk => registers[20][15].CLK
clk => registers[20][16].CLK
clk => registers[20][17].CLK
clk => registers[20][18].CLK
clk => registers[20][19].CLK
clk => registers[20][20].CLK
clk => registers[20][21].CLK
clk => registers[20][22].CLK
clk => registers[20][23].CLK
clk => registers[20][24].CLK
clk => registers[20][25].CLK
clk => registers[20][26].CLK
clk => registers[20][27].CLK
clk => registers[20][28].CLK
clk => registers[20][29].CLK
clk => registers[20][30].CLK
clk => registers[20][31].CLK
clk => registers[19][0].CLK
clk => registers[19][1].CLK
clk => registers[19][2].CLK
clk => registers[19][3].CLK
clk => registers[19][4].CLK
clk => registers[19][5].CLK
clk => registers[19][6].CLK
clk => registers[19][7].CLK
clk => registers[19][8].CLK
clk => registers[19][9].CLK
clk => registers[19][10].CLK
clk => registers[19][11].CLK
clk => registers[19][12].CLK
clk => registers[19][13].CLK
clk => registers[19][14].CLK
clk => registers[19][15].CLK
clk => registers[19][16].CLK
clk => registers[19][17].CLK
clk => registers[19][18].CLK
clk => registers[19][19].CLK
clk => registers[19][20].CLK
clk => registers[19][21].CLK
clk => registers[19][22].CLK
clk => registers[19][23].CLK
clk => registers[19][24].CLK
clk => registers[19][25].CLK
clk => registers[19][26].CLK
clk => registers[19][27].CLK
clk => registers[19][28].CLK
clk => registers[19][29].CLK
clk => registers[19][30].CLK
clk => registers[19][31].CLK
clk => registers[18][0].CLK
clk => registers[18][1].CLK
clk => registers[18][2].CLK
clk => registers[18][3].CLK
clk => registers[18][4].CLK
clk => registers[18][5].CLK
clk => registers[18][6].CLK
clk => registers[18][7].CLK
clk => registers[18][8].CLK
clk => registers[18][9].CLK
clk => registers[18][10].CLK
clk => registers[18][11].CLK
clk => registers[18][12].CLK
clk => registers[18][13].CLK
clk => registers[18][14].CLK
clk => registers[18][15].CLK
clk => registers[18][16].CLK
clk => registers[18][17].CLK
clk => registers[18][18].CLK
clk => registers[18][19].CLK
clk => registers[18][20].CLK
clk => registers[18][21].CLK
clk => registers[18][22].CLK
clk => registers[18][23].CLK
clk => registers[18][24].CLK
clk => registers[18][25].CLK
clk => registers[18][26].CLK
clk => registers[18][27].CLK
clk => registers[18][28].CLK
clk => registers[18][29].CLK
clk => registers[18][30].CLK
clk => registers[18][31].CLK
clk => registers[17][0].CLK
clk => registers[17][1].CLK
clk => registers[17][2].CLK
clk => registers[17][3].CLK
clk => registers[17][4].CLK
clk => registers[17][5].CLK
clk => registers[17][6].CLK
clk => registers[17][7].CLK
clk => registers[17][8].CLK
clk => registers[17][9].CLK
clk => registers[17][10].CLK
clk => registers[17][11].CLK
clk => registers[17][12].CLK
clk => registers[17][13].CLK
clk => registers[17][14].CLK
clk => registers[17][15].CLK
clk => registers[17][16].CLK
clk => registers[17][17].CLK
clk => registers[17][18].CLK
clk => registers[17][19].CLK
clk => registers[17][20].CLK
clk => registers[17][21].CLK
clk => registers[17][22].CLK
clk => registers[17][23].CLK
clk => registers[17][24].CLK
clk => registers[17][25].CLK
clk => registers[17][26].CLK
clk => registers[17][27].CLK
clk => registers[17][28].CLK
clk => registers[17][29].CLK
clk => registers[17][30].CLK
clk => registers[17][31].CLK
clk => registers[16][0].CLK
clk => registers[16][1].CLK
clk => registers[16][2].CLK
clk => registers[16][3].CLK
clk => registers[16][4].CLK
clk => registers[16][5].CLK
clk => registers[16][6].CLK
clk => registers[16][7].CLK
clk => registers[16][8].CLK
clk => registers[16][9].CLK
clk => registers[16][10].CLK
clk => registers[16][11].CLK
clk => registers[16][12].CLK
clk => registers[16][13].CLK
clk => registers[16][14].CLK
clk => registers[16][15].CLK
clk => registers[16][16].CLK
clk => registers[16][17].CLK
clk => registers[16][18].CLK
clk => registers[16][19].CLK
clk => registers[16][20].CLK
clk => registers[16][21].CLK
clk => registers[16][22].CLK
clk => registers[16][23].CLK
clk => registers[16][24].CLK
clk => registers[16][25].CLK
clk => registers[16][26].CLK
clk => registers[16][27].CLK
clk => registers[16][28].CLK
clk => registers[16][29].CLK
clk => registers[16][30].CLK
clk => registers[16][31].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[15][16].CLK
clk => registers[15][17].CLK
clk => registers[15][18].CLK
clk => registers[15][19].CLK
clk => registers[15][20].CLK
clk => registers[15][21].CLK
clk => registers[15][22].CLK
clk => registers[15][23].CLK
clk => registers[15][24].CLK
clk => registers[15][25].CLK
clk => registers[15][26].CLK
clk => registers[15][27].CLK
clk => registers[15][28].CLK
clk => registers[15][29].CLK
clk => registers[15][30].CLK
clk => registers[15][31].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[14][16].CLK
clk => registers[14][17].CLK
clk => registers[14][18].CLK
clk => registers[14][19].CLK
clk => registers[14][20].CLK
clk => registers[14][21].CLK
clk => registers[14][22].CLK
clk => registers[14][23].CLK
clk => registers[14][24].CLK
clk => registers[14][25].CLK
clk => registers[14][26].CLK
clk => registers[14][27].CLK
clk => registers[14][28].CLK
clk => registers[14][29].CLK
clk => registers[14][30].CLK
clk => registers[14][31].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[13][16].CLK
clk => registers[13][17].CLK
clk => registers[13][18].CLK
clk => registers[13][19].CLK
clk => registers[13][20].CLK
clk => registers[13][21].CLK
clk => registers[13][22].CLK
clk => registers[13][23].CLK
clk => registers[13][24].CLK
clk => registers[13][25].CLK
clk => registers[13][26].CLK
clk => registers[13][27].CLK
clk => registers[13][28].CLK
clk => registers[13][29].CLK
clk => registers[13][30].CLK
clk => registers[13][31].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[12][16].CLK
clk => registers[12][17].CLK
clk => registers[12][18].CLK
clk => registers[12][19].CLK
clk => registers[12][20].CLK
clk => registers[12][21].CLK
clk => registers[12][22].CLK
clk => registers[12][23].CLK
clk => registers[12][24].CLK
clk => registers[12][25].CLK
clk => registers[12][26].CLK
clk => registers[12][27].CLK
clk => registers[12][28].CLK
clk => registers[12][29].CLK
clk => registers[12][30].CLK
clk => registers[12][31].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[11][16].CLK
clk => registers[11][17].CLK
clk => registers[11][18].CLK
clk => registers[11][19].CLK
clk => registers[11][20].CLK
clk => registers[11][21].CLK
clk => registers[11][22].CLK
clk => registers[11][23].CLK
clk => registers[11][24].CLK
clk => registers[11][25].CLK
clk => registers[11][26].CLK
clk => registers[11][27].CLK
clk => registers[11][28].CLK
clk => registers[11][29].CLK
clk => registers[11][30].CLK
clk => registers[11][31].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[10][16].CLK
clk => registers[10][17].CLK
clk => registers[10][18].CLK
clk => registers[10][19].CLK
clk => registers[10][20].CLK
clk => registers[10][21].CLK
clk => registers[10][22].CLK
clk => registers[10][23].CLK
clk => registers[10][24].CLK
clk => registers[10][25].CLK
clk => registers[10][26].CLK
clk => registers[10][27].CLK
clk => registers[10][28].CLK
clk => registers[10][29].CLK
clk => registers[10][30].CLK
clk => registers[10][31].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[9][16].CLK
clk => registers[9][17].CLK
clk => registers[9][18].CLK
clk => registers[9][19].CLK
clk => registers[9][20].CLK
clk => registers[9][21].CLK
clk => registers[9][22].CLK
clk => registers[9][23].CLK
clk => registers[9][24].CLK
clk => registers[9][25].CLK
clk => registers[9][26].CLK
clk => registers[9][27].CLK
clk => registers[9][28].CLK
clk => registers[9][29].CLK
clk => registers[9][30].CLK
clk => registers[9][31].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[8][16].CLK
clk => registers[8][17].CLK
clk => registers[8][18].CLK
clk => registers[8][19].CLK
clk => registers[8][20].CLK
clk => registers[8][21].CLK
clk => registers[8][22].CLK
clk => registers[8][23].CLK
clk => registers[8][24].CLK
clk => registers[8][25].CLK
clk => registers[8][26].CLK
clk => registers[8][27].CLK
clk => registers[8][28].CLK
clk => registers[8][29].CLK
clk => registers[8][30].CLK
clk => registers[8][31].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[7][16].CLK
clk => registers[7][17].CLK
clk => registers[7][18].CLK
clk => registers[7][19].CLK
clk => registers[7][20].CLK
clk => registers[7][21].CLK
clk => registers[7][22].CLK
clk => registers[7][23].CLK
clk => registers[7][24].CLK
clk => registers[7][25].CLK
clk => registers[7][26].CLK
clk => registers[7][27].CLK
clk => registers[7][28].CLK
clk => registers[7][29].CLK
clk => registers[7][30].CLK
clk => registers[7][31].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[6][16].CLK
clk => registers[6][17].CLK
clk => registers[6][18].CLK
clk => registers[6][19].CLK
clk => registers[6][20].CLK
clk => registers[6][21].CLK
clk => registers[6][22].CLK
clk => registers[6][23].CLK
clk => registers[6][24].CLK
clk => registers[6][25].CLK
clk => registers[6][26].CLK
clk => registers[6][27].CLK
clk => registers[6][28].CLK
clk => registers[6][29].CLK
clk => registers[6][30].CLK
clk => registers[6][31].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[5][16].CLK
clk => registers[5][17].CLK
clk => registers[5][18].CLK
clk => registers[5][19].CLK
clk => registers[5][20].CLK
clk => registers[5][21].CLK
clk => registers[5][22].CLK
clk => registers[5][23].CLK
clk => registers[5][24].CLK
clk => registers[5][25].CLK
clk => registers[5][26].CLK
clk => registers[5][27].CLK
clk => registers[5][28].CLK
clk => registers[5][29].CLK
clk => registers[5][30].CLK
clk => registers[5][31].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[4][16].CLK
clk => registers[4][17].CLK
clk => registers[4][18].CLK
clk => registers[4][19].CLK
clk => registers[4][20].CLK
clk => registers[4][21].CLK
clk => registers[4][22].CLK
clk => registers[4][23].CLK
clk => registers[4][24].CLK
clk => registers[4][25].CLK
clk => registers[4][26].CLK
clk => registers[4][27].CLK
clk => registers[4][28].CLK
clk => registers[4][29].CLK
clk => registers[4][30].CLK
clk => registers[4][31].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[3][16].CLK
clk => registers[3][17].CLK
clk => registers[3][18].CLK
clk => registers[3][19].CLK
clk => registers[3][20].CLK
clk => registers[3][21].CLK
clk => registers[3][22].CLK
clk => registers[3][23].CLK
clk => registers[3][24].CLK
clk => registers[3][25].CLK
clk => registers[3][26].CLK
clk => registers[3][27].CLK
clk => registers[3][28].CLK
clk => registers[3][29].CLK
clk => registers[3][30].CLK
clk => registers[3][31].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[2][16].CLK
clk => registers[2][17].CLK
clk => registers[2][18].CLK
clk => registers[2][19].CLK
clk => registers[2][20].CLK
clk => registers[2][21].CLK
clk => registers[2][22].CLK
clk => registers[2][23].CLK
clk => registers[2][24].CLK
clk => registers[2][25].CLK
clk => registers[2][26].CLK
clk => registers[2][27].CLK
clk => registers[2][28].CLK
clk => registers[2][29].CLK
clk => registers[2][30].CLK
clk => registers[2][31].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[1][16].CLK
clk => registers[1][17].CLK
clk => registers[1][18].CLK
clk => registers[1][19].CLK
clk => registers[1][20].CLK
clk => registers[1][21].CLK
clk => registers[1][22].CLK
clk => registers[1][23].CLK
clk => registers[1][24].CLK
clk => registers[1][25].CLK
clk => registers[1][26].CLK
clk => registers[1][27].CLK
clk => registers[1][28].CLK
clk => registers[1][29].CLK
clk => registers[1][30].CLK
clk => registers[1][31].CLK
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[0][16].CLK
clk => registers[0][17].CLK
clk => registers[0][18].CLK
clk => registers[0][19].CLK
clk => registers[0][20].CLK
clk => registers[0][21].CLK
clk => registers[0][22].CLK
clk => registers[0][23].CLK
clk => registers[0][24].CLK
clk => registers[0][25].CLK
clk => registers[0][26].CLK
clk => registers[0][27].CLK
clk => registers[0][28].CLK
clk => registers[0][29].CLK
clk => registers[0][30].CLK
clk => registers[0][31].CLK
regWrite => always0.IN1
rs1[0] => Mux0.IN4
rs1[0] => Mux1.IN4
rs1[0] => Mux2.IN4
rs1[0] => Mux3.IN4
rs1[0] => Mux4.IN4
rs1[0] => Mux5.IN4
rs1[0] => Mux6.IN4
rs1[0] => Mux7.IN4
rs1[0] => Mux8.IN4
rs1[0] => Mux9.IN4
rs1[0] => Mux10.IN4
rs1[0] => Mux11.IN4
rs1[0] => Mux12.IN4
rs1[0] => Mux13.IN4
rs1[0] => Mux14.IN4
rs1[0] => Mux15.IN4
rs1[0] => Mux16.IN4
rs1[0] => Mux17.IN4
rs1[0] => Mux18.IN4
rs1[0] => Mux19.IN4
rs1[0] => Mux20.IN4
rs1[0] => Mux21.IN4
rs1[0] => Mux22.IN4
rs1[0] => Mux23.IN4
rs1[0] => Mux24.IN4
rs1[0] => Mux25.IN4
rs1[0] => Mux26.IN4
rs1[0] => Mux27.IN4
rs1[0] => Mux28.IN4
rs1[0] => Mux29.IN4
rs1[0] => Mux30.IN4
rs1[0] => Mux31.IN4
rs1[1] => Mux0.IN3
rs1[1] => Mux1.IN3
rs1[1] => Mux2.IN3
rs1[1] => Mux3.IN3
rs1[1] => Mux4.IN3
rs1[1] => Mux5.IN3
rs1[1] => Mux6.IN3
rs1[1] => Mux7.IN3
rs1[1] => Mux8.IN3
rs1[1] => Mux9.IN3
rs1[1] => Mux10.IN3
rs1[1] => Mux11.IN3
rs1[1] => Mux12.IN3
rs1[1] => Mux13.IN3
rs1[1] => Mux14.IN3
rs1[1] => Mux15.IN3
rs1[1] => Mux16.IN3
rs1[1] => Mux17.IN3
rs1[1] => Mux18.IN3
rs1[1] => Mux19.IN3
rs1[1] => Mux20.IN3
rs1[1] => Mux21.IN3
rs1[1] => Mux22.IN3
rs1[1] => Mux23.IN3
rs1[1] => Mux24.IN3
rs1[1] => Mux25.IN3
rs1[1] => Mux26.IN3
rs1[1] => Mux27.IN3
rs1[1] => Mux28.IN3
rs1[1] => Mux29.IN3
rs1[1] => Mux30.IN3
rs1[1] => Mux31.IN3
rs1[2] => Mux0.IN2
rs1[2] => Mux1.IN2
rs1[2] => Mux2.IN2
rs1[2] => Mux3.IN2
rs1[2] => Mux4.IN2
rs1[2] => Mux5.IN2
rs1[2] => Mux6.IN2
rs1[2] => Mux7.IN2
rs1[2] => Mux8.IN2
rs1[2] => Mux9.IN2
rs1[2] => Mux10.IN2
rs1[2] => Mux11.IN2
rs1[2] => Mux12.IN2
rs1[2] => Mux13.IN2
rs1[2] => Mux14.IN2
rs1[2] => Mux15.IN2
rs1[2] => Mux16.IN2
rs1[2] => Mux17.IN2
rs1[2] => Mux18.IN2
rs1[2] => Mux19.IN2
rs1[2] => Mux20.IN2
rs1[2] => Mux21.IN2
rs1[2] => Mux22.IN2
rs1[2] => Mux23.IN2
rs1[2] => Mux24.IN2
rs1[2] => Mux25.IN2
rs1[2] => Mux26.IN2
rs1[2] => Mux27.IN2
rs1[2] => Mux28.IN2
rs1[2] => Mux29.IN2
rs1[2] => Mux30.IN2
rs1[2] => Mux31.IN2
rs1[3] => Mux0.IN1
rs1[3] => Mux1.IN1
rs1[3] => Mux2.IN1
rs1[3] => Mux3.IN1
rs1[3] => Mux4.IN1
rs1[3] => Mux5.IN1
rs1[3] => Mux6.IN1
rs1[3] => Mux7.IN1
rs1[3] => Mux8.IN1
rs1[3] => Mux9.IN1
rs1[3] => Mux10.IN1
rs1[3] => Mux11.IN1
rs1[3] => Mux12.IN1
rs1[3] => Mux13.IN1
rs1[3] => Mux14.IN1
rs1[3] => Mux15.IN1
rs1[3] => Mux16.IN1
rs1[3] => Mux17.IN1
rs1[3] => Mux18.IN1
rs1[3] => Mux19.IN1
rs1[3] => Mux20.IN1
rs1[3] => Mux21.IN1
rs1[3] => Mux22.IN1
rs1[3] => Mux23.IN1
rs1[3] => Mux24.IN1
rs1[3] => Mux25.IN1
rs1[3] => Mux26.IN1
rs1[3] => Mux27.IN1
rs1[3] => Mux28.IN1
rs1[3] => Mux29.IN1
rs1[3] => Mux30.IN1
rs1[3] => Mux31.IN1
rs1[4] => Mux0.IN0
rs1[4] => Mux1.IN0
rs1[4] => Mux2.IN0
rs1[4] => Mux3.IN0
rs1[4] => Mux4.IN0
rs1[4] => Mux5.IN0
rs1[4] => Mux6.IN0
rs1[4] => Mux7.IN0
rs1[4] => Mux8.IN0
rs1[4] => Mux9.IN0
rs1[4] => Mux10.IN0
rs1[4] => Mux11.IN0
rs1[4] => Mux12.IN0
rs1[4] => Mux13.IN0
rs1[4] => Mux14.IN0
rs1[4] => Mux15.IN0
rs1[4] => Mux16.IN0
rs1[4] => Mux17.IN0
rs1[4] => Mux18.IN0
rs1[4] => Mux19.IN0
rs1[4] => Mux20.IN0
rs1[4] => Mux21.IN0
rs1[4] => Mux22.IN0
rs1[4] => Mux23.IN0
rs1[4] => Mux24.IN0
rs1[4] => Mux25.IN0
rs1[4] => Mux26.IN0
rs1[4] => Mux27.IN0
rs1[4] => Mux28.IN0
rs1[4] => Mux29.IN0
rs1[4] => Mux30.IN0
rs1[4] => Mux31.IN0
rs2[0] => Mux32.IN4
rs2[0] => Mux33.IN4
rs2[0] => Mux34.IN4
rs2[0] => Mux35.IN4
rs2[0] => Mux36.IN4
rs2[0] => Mux37.IN4
rs2[0] => Mux38.IN4
rs2[0] => Mux39.IN4
rs2[0] => Mux40.IN4
rs2[0] => Mux41.IN4
rs2[0] => Mux42.IN4
rs2[0] => Mux43.IN4
rs2[0] => Mux44.IN4
rs2[0] => Mux45.IN4
rs2[0] => Mux46.IN4
rs2[0] => Mux47.IN4
rs2[0] => Mux48.IN4
rs2[0] => Mux49.IN4
rs2[0] => Mux50.IN4
rs2[0] => Mux51.IN4
rs2[0] => Mux52.IN4
rs2[0] => Mux53.IN4
rs2[0] => Mux54.IN4
rs2[0] => Mux55.IN4
rs2[0] => Mux56.IN4
rs2[0] => Mux57.IN4
rs2[0] => Mux58.IN4
rs2[0] => Mux59.IN4
rs2[0] => Mux60.IN4
rs2[0] => Mux61.IN4
rs2[0] => Mux62.IN4
rs2[0] => Mux63.IN4
rs2[1] => Mux32.IN3
rs2[1] => Mux33.IN3
rs2[1] => Mux34.IN3
rs2[1] => Mux35.IN3
rs2[1] => Mux36.IN3
rs2[1] => Mux37.IN3
rs2[1] => Mux38.IN3
rs2[1] => Mux39.IN3
rs2[1] => Mux40.IN3
rs2[1] => Mux41.IN3
rs2[1] => Mux42.IN3
rs2[1] => Mux43.IN3
rs2[1] => Mux44.IN3
rs2[1] => Mux45.IN3
rs2[1] => Mux46.IN3
rs2[1] => Mux47.IN3
rs2[1] => Mux48.IN3
rs2[1] => Mux49.IN3
rs2[1] => Mux50.IN3
rs2[1] => Mux51.IN3
rs2[1] => Mux52.IN3
rs2[1] => Mux53.IN3
rs2[1] => Mux54.IN3
rs2[1] => Mux55.IN3
rs2[1] => Mux56.IN3
rs2[1] => Mux57.IN3
rs2[1] => Mux58.IN3
rs2[1] => Mux59.IN3
rs2[1] => Mux60.IN3
rs2[1] => Mux61.IN3
rs2[1] => Mux62.IN3
rs2[1] => Mux63.IN3
rs2[2] => Mux32.IN2
rs2[2] => Mux33.IN2
rs2[2] => Mux34.IN2
rs2[2] => Mux35.IN2
rs2[2] => Mux36.IN2
rs2[2] => Mux37.IN2
rs2[2] => Mux38.IN2
rs2[2] => Mux39.IN2
rs2[2] => Mux40.IN2
rs2[2] => Mux41.IN2
rs2[2] => Mux42.IN2
rs2[2] => Mux43.IN2
rs2[2] => Mux44.IN2
rs2[2] => Mux45.IN2
rs2[2] => Mux46.IN2
rs2[2] => Mux47.IN2
rs2[2] => Mux48.IN2
rs2[2] => Mux49.IN2
rs2[2] => Mux50.IN2
rs2[2] => Mux51.IN2
rs2[2] => Mux52.IN2
rs2[2] => Mux53.IN2
rs2[2] => Mux54.IN2
rs2[2] => Mux55.IN2
rs2[2] => Mux56.IN2
rs2[2] => Mux57.IN2
rs2[2] => Mux58.IN2
rs2[2] => Mux59.IN2
rs2[2] => Mux60.IN2
rs2[2] => Mux61.IN2
rs2[2] => Mux62.IN2
rs2[2] => Mux63.IN2
rs2[3] => Mux32.IN1
rs2[3] => Mux33.IN1
rs2[3] => Mux34.IN1
rs2[3] => Mux35.IN1
rs2[3] => Mux36.IN1
rs2[3] => Mux37.IN1
rs2[3] => Mux38.IN1
rs2[3] => Mux39.IN1
rs2[3] => Mux40.IN1
rs2[3] => Mux41.IN1
rs2[3] => Mux42.IN1
rs2[3] => Mux43.IN1
rs2[3] => Mux44.IN1
rs2[3] => Mux45.IN1
rs2[3] => Mux46.IN1
rs2[3] => Mux47.IN1
rs2[3] => Mux48.IN1
rs2[3] => Mux49.IN1
rs2[3] => Mux50.IN1
rs2[3] => Mux51.IN1
rs2[3] => Mux52.IN1
rs2[3] => Mux53.IN1
rs2[3] => Mux54.IN1
rs2[3] => Mux55.IN1
rs2[3] => Mux56.IN1
rs2[3] => Mux57.IN1
rs2[3] => Mux58.IN1
rs2[3] => Mux59.IN1
rs2[3] => Mux60.IN1
rs2[3] => Mux61.IN1
rs2[3] => Mux62.IN1
rs2[3] => Mux63.IN1
rs2[4] => Mux32.IN0
rs2[4] => Mux33.IN0
rs2[4] => Mux34.IN0
rs2[4] => Mux35.IN0
rs2[4] => Mux36.IN0
rs2[4] => Mux37.IN0
rs2[4] => Mux38.IN0
rs2[4] => Mux39.IN0
rs2[4] => Mux40.IN0
rs2[4] => Mux41.IN0
rs2[4] => Mux42.IN0
rs2[4] => Mux43.IN0
rs2[4] => Mux44.IN0
rs2[4] => Mux45.IN0
rs2[4] => Mux46.IN0
rs2[4] => Mux47.IN0
rs2[4] => Mux48.IN0
rs2[4] => Mux49.IN0
rs2[4] => Mux50.IN0
rs2[4] => Mux51.IN0
rs2[4] => Mux52.IN0
rs2[4] => Mux53.IN0
rs2[4] => Mux54.IN0
rs2[4] => Mux55.IN0
rs2[4] => Mux56.IN0
rs2[4] => Mux57.IN0
rs2[4] => Mux58.IN0
rs2[4] => Mux59.IN0
rs2[4] => Mux60.IN0
rs2[4] => Mux61.IN0
rs2[4] => Mux62.IN0
rs2[4] => Mux63.IN0
rd[0] => Decoder0.IN4
rd[0] => Equal0.IN4
rd[1] => Decoder0.IN3
rd[1] => Equal0.IN3
rd[2] => Decoder0.IN2
rd[2] => Equal0.IN2
rd[3] => Decoder0.IN1
rd[3] => Equal0.IN1
rd[4] => Decoder0.IN0
rd[4] => Equal0.IN0
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[0] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[1] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[2] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[3] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[4] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[5] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[6] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[7] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[8] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[9] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[10] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[11] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[12] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[13] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[14] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[15] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[16] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[17] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[18] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[19] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[20] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[21] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[22] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[23] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[24] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[25] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[26] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[27] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[28] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[29] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[30] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
writeData[31] => registers.DATAB
readData1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
readData1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
readData1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
readData1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
readData1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
readData1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
readData1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
readData1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
readData1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
readData1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
readData1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
readData1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
readData1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
readData1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
readData1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
readData1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
readData1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
readData1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
readData1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
readData1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
readData1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
readData1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
readData1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
readData1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
readData1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
readData1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
readData1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
readData1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
readData1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
readData1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
readData1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
readData1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
readData2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
readData2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
readData2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
readData2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
readData2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
readData2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
readData2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
readData2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
readData2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
readData2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
readData2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
readData2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
readData2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
readData2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
readData2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
readData2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
readData2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
readData2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
readData2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
readData2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
readData2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
readData2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
readData2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
readData2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
readData2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
readData2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
readData2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
readData2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
readData2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
readData2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
readData2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
readData2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
displaySelect[0] => Mux64.IN4
displaySelect[0] => Mux65.IN4
displaySelect[0] => Mux66.IN4
displaySelect[0] => Mux67.IN4
displaySelect[0] => Mux68.IN4
displaySelect[0] => Mux69.IN4
displaySelect[0] => Mux70.IN4
displaySelect[0] => Mux71.IN4
displaySelect[0] => Mux72.IN4
displaySelect[0] => Mux73.IN4
displaySelect[0] => Mux74.IN4
displaySelect[0] => Mux75.IN4
displaySelect[0] => Mux76.IN4
displaySelect[0] => Mux77.IN4
displaySelect[0] => Mux78.IN4
displaySelect[0] => Mux79.IN4
displaySelect[0] => Mux80.IN4
displaySelect[0] => Mux81.IN4
displaySelect[0] => Mux82.IN4
displaySelect[0] => Mux83.IN4
displaySelect[0] => Mux84.IN4
displaySelect[0] => Mux85.IN4
displaySelect[0] => Mux86.IN4
displaySelect[0] => Mux87.IN4
displaySelect[0] => Mux88.IN4
displaySelect[0] => Mux89.IN4
displaySelect[0] => Mux90.IN4
displaySelect[0] => Mux91.IN4
displaySelect[0] => Mux92.IN4
displaySelect[0] => Mux93.IN4
displaySelect[0] => Mux94.IN4
displaySelect[0] => Mux95.IN4
displaySelect[1] => Mux64.IN3
displaySelect[1] => Mux65.IN3
displaySelect[1] => Mux66.IN3
displaySelect[1] => Mux67.IN3
displaySelect[1] => Mux68.IN3
displaySelect[1] => Mux69.IN3
displaySelect[1] => Mux70.IN3
displaySelect[1] => Mux71.IN3
displaySelect[1] => Mux72.IN3
displaySelect[1] => Mux73.IN3
displaySelect[1] => Mux74.IN3
displaySelect[1] => Mux75.IN3
displaySelect[1] => Mux76.IN3
displaySelect[1] => Mux77.IN3
displaySelect[1] => Mux78.IN3
displaySelect[1] => Mux79.IN3
displaySelect[1] => Mux80.IN3
displaySelect[1] => Mux81.IN3
displaySelect[1] => Mux82.IN3
displaySelect[1] => Mux83.IN3
displaySelect[1] => Mux84.IN3
displaySelect[1] => Mux85.IN3
displaySelect[1] => Mux86.IN3
displaySelect[1] => Mux87.IN3
displaySelect[1] => Mux88.IN3
displaySelect[1] => Mux89.IN3
displaySelect[1] => Mux90.IN3
displaySelect[1] => Mux91.IN3
displaySelect[1] => Mux92.IN3
displaySelect[1] => Mux93.IN3
displaySelect[1] => Mux94.IN3
displaySelect[1] => Mux95.IN3
displaySelect[2] => Mux64.IN2
displaySelect[2] => Mux65.IN2
displaySelect[2] => Mux66.IN2
displaySelect[2] => Mux67.IN2
displaySelect[2] => Mux68.IN2
displaySelect[2] => Mux69.IN2
displaySelect[2] => Mux70.IN2
displaySelect[2] => Mux71.IN2
displaySelect[2] => Mux72.IN2
displaySelect[2] => Mux73.IN2
displaySelect[2] => Mux74.IN2
displaySelect[2] => Mux75.IN2
displaySelect[2] => Mux76.IN2
displaySelect[2] => Mux77.IN2
displaySelect[2] => Mux78.IN2
displaySelect[2] => Mux79.IN2
displaySelect[2] => Mux80.IN2
displaySelect[2] => Mux81.IN2
displaySelect[2] => Mux82.IN2
displaySelect[2] => Mux83.IN2
displaySelect[2] => Mux84.IN2
displaySelect[2] => Mux85.IN2
displaySelect[2] => Mux86.IN2
displaySelect[2] => Mux87.IN2
displaySelect[2] => Mux88.IN2
displaySelect[2] => Mux89.IN2
displaySelect[2] => Mux90.IN2
displaySelect[2] => Mux91.IN2
displaySelect[2] => Mux92.IN2
displaySelect[2] => Mux93.IN2
displaySelect[2] => Mux94.IN2
displaySelect[2] => Mux95.IN2
displaySelect[3] => Mux64.IN1
displaySelect[3] => Mux65.IN1
displaySelect[3] => Mux66.IN1
displaySelect[3] => Mux67.IN1
displaySelect[3] => Mux68.IN1
displaySelect[3] => Mux69.IN1
displaySelect[3] => Mux70.IN1
displaySelect[3] => Mux71.IN1
displaySelect[3] => Mux72.IN1
displaySelect[3] => Mux73.IN1
displaySelect[3] => Mux74.IN1
displaySelect[3] => Mux75.IN1
displaySelect[3] => Mux76.IN1
displaySelect[3] => Mux77.IN1
displaySelect[3] => Mux78.IN1
displaySelect[3] => Mux79.IN1
displaySelect[3] => Mux80.IN1
displaySelect[3] => Mux81.IN1
displaySelect[3] => Mux82.IN1
displaySelect[3] => Mux83.IN1
displaySelect[3] => Mux84.IN1
displaySelect[3] => Mux85.IN1
displaySelect[3] => Mux86.IN1
displaySelect[3] => Mux87.IN1
displaySelect[3] => Mux88.IN1
displaySelect[3] => Mux89.IN1
displaySelect[3] => Mux90.IN1
displaySelect[3] => Mux91.IN1
displaySelect[3] => Mux92.IN1
displaySelect[3] => Mux93.IN1
displaySelect[3] => Mux94.IN1
displaySelect[3] => Mux95.IN1
displaySelect[4] => Mux64.IN0
displaySelect[4] => Mux65.IN0
displaySelect[4] => Mux66.IN0
displaySelect[4] => Mux67.IN0
displaySelect[4] => Mux68.IN0
displaySelect[4] => Mux69.IN0
displaySelect[4] => Mux70.IN0
displaySelect[4] => Mux71.IN0
displaySelect[4] => Mux72.IN0
displaySelect[4] => Mux73.IN0
displaySelect[4] => Mux74.IN0
displaySelect[4] => Mux75.IN0
displaySelect[4] => Mux76.IN0
displaySelect[4] => Mux77.IN0
displaySelect[4] => Mux78.IN0
displaySelect[4] => Mux79.IN0
displaySelect[4] => Mux80.IN0
displaySelect[4] => Mux81.IN0
displaySelect[4] => Mux82.IN0
displaySelect[4] => Mux83.IN0
displaySelect[4] => Mux84.IN0
displaySelect[4] => Mux85.IN0
displaySelect[4] => Mux86.IN0
displaySelect[4] => Mux87.IN0
displaySelect[4] => Mux88.IN0
displaySelect[4] => Mux89.IN0
displaySelect[4] => Mux90.IN0
displaySelect[4] => Mux91.IN0
displaySelect[4] => Mux92.IN0
displaySelect[4] => Mux93.IN0
displaySelect[4] => Mux94.IN0
displaySelect[4] => Mux95.IN0
displayData[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
displayData[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
displayData[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
displayData[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
displayData[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
displayData[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
displayData[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
displayData[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
displayData[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
displayData[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
displayData[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
displayData[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
displayData[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
displayData[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
displayData[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
displayData[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
displayData[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
displayData[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
displayData[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
displayData[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
displayData[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
displayData[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
displayData[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
displayData[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
displayData[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
displayData[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
displayData[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
displayData[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
displayData[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
displayData[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
displayData[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
displayData[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|mux_1:muxAluA
in_0[0] => out.DATAA
in_0[1] => out.DATAA
in_0[2] => out.DATAA
in_0[3] => out.DATAA
in_0[4] => out.DATAA
in_0[5] => out.DATAA
in_0[6] => out.DATAA
in_0[7] => out.DATAA
in_0[8] => out.DATAA
in_0[9] => out.DATAA
in_0[10] => out.DATAA
in_0[11] => out.DATAA
in_0[12] => out.DATAA
in_0[13] => out.DATAA
in_0[14] => out.DATAA
in_0[15] => out.DATAA
in_0[16] => out.DATAA
in_0[17] => out.DATAA
in_0[18] => out.DATAA
in_0[19] => out.DATAA
in_0[20] => out.DATAA
in_0[21] => out.DATAA
in_0[22] => out.DATAA
in_0[23] => out.DATAA
in_0[24] => out.DATAA
in_0[25] => out.DATAA
in_0[26] => out.DATAA
in_0[27] => out.DATAA
in_0[28] => out.DATAA
in_0[29] => out.DATAA
in_0[30] => out.DATAA
in_0[31] => out.DATAA
in_1[0] => out.DATAB
in_1[1] => out.DATAB
in_1[2] => out.DATAB
in_1[3] => out.DATAB
in_1[4] => out.DATAB
in_1[5] => out.DATAB
in_1[6] => out.DATAB
in_1[7] => out.DATAB
in_1[8] => out.DATAB
in_1[9] => out.DATAB
in_1[10] => out.DATAB
in_1[11] => out.DATAB
in_1[12] => out.DATAB
in_1[13] => out.DATAB
in_1[14] => out.DATAB
in_1[15] => out.DATAB
in_1[16] => out.DATAB
in_1[17] => out.DATAB
in_1[18] => out.DATAB
in_1[19] => out.DATAB
in_1[20] => out.DATAB
in_1[21] => out.DATAB
in_1[22] => out.DATAB
in_1[23] => out.DATAB
in_1[24] => out.DATAB
in_1[25] => out.DATAB
in_1[26] => out.DATAB
in_1[27] => out.DATAB
in_1[28] => out.DATAB
in_1[29] => out.DATAB
in_1[30] => out.DATAB
in_1[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|mux_1:muxAluB
in_0[0] => out.DATAA
in_0[1] => out.DATAA
in_0[2] => out.DATAA
in_0[3] => out.DATAA
in_0[4] => out.DATAA
in_0[5] => out.DATAA
in_0[6] => out.DATAA
in_0[7] => out.DATAA
in_0[8] => out.DATAA
in_0[9] => out.DATAA
in_0[10] => out.DATAA
in_0[11] => out.DATAA
in_0[12] => out.DATAA
in_0[13] => out.DATAA
in_0[14] => out.DATAA
in_0[15] => out.DATAA
in_0[16] => out.DATAA
in_0[17] => out.DATAA
in_0[18] => out.DATAA
in_0[19] => out.DATAA
in_0[20] => out.DATAA
in_0[21] => out.DATAA
in_0[22] => out.DATAA
in_0[23] => out.DATAA
in_0[24] => out.DATAA
in_0[25] => out.DATAA
in_0[26] => out.DATAA
in_0[27] => out.DATAA
in_0[28] => out.DATAA
in_0[29] => out.DATAA
in_0[30] => out.DATAA
in_0[31] => out.DATAA
in_1[0] => out.DATAB
in_1[1] => out.DATAB
in_1[2] => out.DATAB
in_1[3] => out.DATAB
in_1[4] => out.DATAB
in_1[5] => out.DATAB
in_1[6] => out.DATAB
in_1[7] => out.DATAB
in_1[8] => out.DATAB
in_1[9] => out.DATAB
in_1[10] => out.DATAB
in_1[11] => out.DATAB
in_1[12] => out.DATAB
in_1[13] => out.DATAB
in_1[14] => out.DATAB
in_1[15] => out.DATAB
in_1[16] => out.DATAB
in_1[17] => out.DATAB
in_1[18] => out.DATAB
in_1[19] => out.DATAB
in_1[20] => out.DATAB
in_1[21] => out.DATAB
in_1[22] => out.DATAB
in_1[23] => out.DATAB
in_1[24] => out.DATAB
in_1[25] => out.DATAB
in_1[26] => out.DATAB
in_1[27] => out.DATAB
in_1[28] => out.DATAB
in_1[29] => out.DATAB
in_1[30] => out.DATAB
in_1[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|ALU:alu
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => LessThan0.IN32
A[0] => ShiftLeft0.IN32
A[0] => ShiftRight0.IN32
A[0] => ShiftRight1.IN32
A[0] => ALURes.IN0
A[0] => ALURes.IN0
A[0] => ALURes.IN0
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => LessThan0.IN31
A[1] => ShiftLeft0.IN31
A[1] => ShiftRight0.IN31
A[1] => ShiftRight1.IN31
A[1] => ALURes.IN0
A[1] => ALURes.IN0
A[1] => ALURes.IN0
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => LessThan0.IN30
A[2] => ShiftLeft0.IN30
A[2] => ShiftRight0.IN30
A[2] => ShiftRight1.IN30
A[2] => ALURes.IN0
A[2] => ALURes.IN0
A[2] => ALURes.IN0
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => LessThan0.IN29
A[3] => ShiftLeft0.IN29
A[3] => ShiftRight0.IN29
A[3] => ShiftRight1.IN29
A[3] => ALURes.IN0
A[3] => ALURes.IN0
A[3] => ALURes.IN0
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => LessThan0.IN28
A[4] => ShiftLeft0.IN28
A[4] => ShiftRight0.IN28
A[4] => ShiftRight1.IN28
A[4] => ALURes.IN0
A[4] => ALURes.IN0
A[4] => ALURes.IN0
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => LessThan0.IN27
A[5] => ShiftLeft0.IN27
A[5] => ShiftRight0.IN27
A[5] => ShiftRight1.IN27
A[5] => ALURes.IN0
A[5] => ALURes.IN0
A[5] => ALURes.IN0
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => LessThan0.IN26
A[6] => ShiftLeft0.IN26
A[6] => ShiftRight0.IN26
A[6] => ShiftRight1.IN26
A[6] => ALURes.IN0
A[6] => ALURes.IN0
A[6] => ALURes.IN0
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => LessThan0.IN25
A[7] => ShiftLeft0.IN25
A[7] => ShiftRight0.IN25
A[7] => ShiftRight1.IN25
A[7] => ALURes.IN0
A[7] => ALURes.IN0
A[7] => ALURes.IN0
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => LessThan0.IN24
A[8] => ShiftLeft0.IN24
A[8] => ShiftRight0.IN24
A[8] => ShiftRight1.IN24
A[8] => ALURes.IN0
A[8] => ALURes.IN0
A[8] => ALURes.IN0
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => LessThan0.IN23
A[9] => ShiftLeft0.IN23
A[9] => ShiftRight0.IN23
A[9] => ShiftRight1.IN23
A[9] => ALURes.IN0
A[9] => ALURes.IN0
A[9] => ALURes.IN0
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => LessThan0.IN22
A[10] => ShiftLeft0.IN22
A[10] => ShiftRight0.IN22
A[10] => ShiftRight1.IN22
A[10] => ALURes.IN0
A[10] => ALURes.IN0
A[10] => ALURes.IN0
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => LessThan0.IN21
A[11] => ShiftLeft0.IN21
A[11] => ShiftRight0.IN21
A[11] => ShiftRight1.IN21
A[11] => ALURes.IN0
A[11] => ALURes.IN0
A[11] => ALURes.IN0
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => LessThan0.IN20
A[12] => ShiftLeft0.IN20
A[12] => ShiftRight0.IN20
A[12] => ShiftRight1.IN20
A[12] => ALURes.IN0
A[12] => ALURes.IN0
A[12] => ALURes.IN0
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => LessThan0.IN19
A[13] => ShiftLeft0.IN19
A[13] => ShiftRight0.IN19
A[13] => ShiftRight1.IN19
A[13] => ALURes.IN0
A[13] => ALURes.IN0
A[13] => ALURes.IN0
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => LessThan0.IN18
A[14] => ShiftLeft0.IN18
A[14] => ShiftRight0.IN18
A[14] => ShiftRight1.IN18
A[14] => ALURes.IN0
A[14] => ALURes.IN0
A[14] => ALURes.IN0
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => LessThan0.IN17
A[15] => ShiftLeft0.IN17
A[15] => ShiftRight0.IN17
A[15] => ShiftRight1.IN17
A[15] => ALURes.IN0
A[15] => ALURes.IN0
A[15] => ALURes.IN0
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => LessThan0.IN16
A[16] => ShiftLeft0.IN16
A[16] => ShiftRight0.IN16
A[16] => ShiftRight1.IN16
A[16] => ALURes.IN0
A[16] => ALURes.IN0
A[16] => ALURes.IN0
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => LessThan0.IN15
A[17] => ShiftLeft0.IN15
A[17] => ShiftRight0.IN15
A[17] => ShiftRight1.IN15
A[17] => ALURes.IN0
A[17] => ALURes.IN0
A[17] => ALURes.IN0
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => LessThan0.IN14
A[18] => ShiftLeft0.IN14
A[18] => ShiftRight0.IN14
A[18] => ShiftRight1.IN14
A[18] => ALURes.IN0
A[18] => ALURes.IN0
A[18] => ALURes.IN0
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => LessThan0.IN13
A[19] => ShiftLeft0.IN13
A[19] => ShiftRight0.IN13
A[19] => ShiftRight1.IN13
A[19] => ALURes.IN0
A[19] => ALURes.IN0
A[19] => ALURes.IN0
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => LessThan0.IN12
A[20] => ShiftLeft0.IN12
A[20] => ShiftRight0.IN12
A[20] => ShiftRight1.IN12
A[20] => ALURes.IN0
A[20] => ALURes.IN0
A[20] => ALURes.IN0
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => LessThan0.IN11
A[21] => ShiftLeft0.IN11
A[21] => ShiftRight0.IN11
A[21] => ShiftRight1.IN11
A[21] => ALURes.IN0
A[21] => ALURes.IN0
A[21] => ALURes.IN0
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => LessThan0.IN10
A[22] => ShiftLeft0.IN10
A[22] => ShiftRight0.IN10
A[22] => ShiftRight1.IN10
A[22] => ALURes.IN0
A[22] => ALURes.IN0
A[22] => ALURes.IN0
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => LessThan0.IN9
A[23] => ShiftLeft0.IN9
A[23] => ShiftRight0.IN9
A[23] => ShiftRight1.IN9
A[23] => ALURes.IN0
A[23] => ALURes.IN0
A[23] => ALURes.IN0
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => LessThan0.IN8
A[24] => ShiftLeft0.IN8
A[24] => ShiftRight0.IN8
A[24] => ShiftRight1.IN8
A[24] => ALURes.IN0
A[24] => ALURes.IN0
A[24] => ALURes.IN0
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => LessThan0.IN7
A[25] => ShiftLeft0.IN7
A[25] => ShiftRight0.IN7
A[25] => ShiftRight1.IN7
A[25] => ALURes.IN0
A[25] => ALURes.IN0
A[25] => ALURes.IN0
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => LessThan0.IN6
A[26] => ShiftLeft0.IN6
A[26] => ShiftRight0.IN6
A[26] => ShiftRight1.IN6
A[26] => ALURes.IN0
A[26] => ALURes.IN0
A[26] => ALURes.IN0
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => LessThan0.IN5
A[27] => ShiftLeft0.IN5
A[27] => ShiftRight0.IN5
A[27] => ShiftRight1.IN5
A[27] => ALURes.IN0
A[27] => ALURes.IN0
A[27] => ALURes.IN0
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => LessThan0.IN4
A[28] => ShiftLeft0.IN4
A[28] => ShiftRight0.IN4
A[28] => ShiftRight1.IN4
A[28] => ALURes.IN0
A[28] => ALURes.IN0
A[28] => ALURes.IN0
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => LessThan0.IN3
A[29] => ShiftLeft0.IN3
A[29] => ShiftRight0.IN3
A[29] => ShiftRight1.IN3
A[29] => ALURes.IN0
A[29] => ALURes.IN0
A[29] => ALURes.IN0
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => LessThan0.IN2
A[30] => ShiftLeft0.IN2
A[30] => ShiftRight0.IN2
A[30] => ShiftRight1.IN2
A[30] => ALURes.IN0
A[30] => ALURes.IN0
A[30] => ALURes.IN0
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => LessThan0.IN1
A[31] => ShiftLeft0.IN1
A[31] => ShiftRight0.IN1
A[31] => ShiftRight1.IN0
A[31] => ShiftRight1.IN1
A[31] => ALURes.IN0
A[31] => ALURes.IN0
A[31] => ALURes.IN0
B[0] => Add0.IN64
B[0] => LessThan0.IN64
B[0] => ShiftLeft0.IN37
B[0] => ShiftRight0.IN37
B[0] => ShiftRight1.IN37
B[0] => ALURes.IN1
B[0] => ALURes.IN1
B[0] => ALURes.IN1
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => LessThan0.IN63
B[1] => ShiftLeft0.IN36
B[1] => ShiftRight0.IN36
B[1] => ShiftRight1.IN36
B[1] => ALURes.IN1
B[1] => ALURes.IN1
B[1] => ALURes.IN1
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => LessThan0.IN62
B[2] => ShiftLeft0.IN35
B[2] => ShiftRight0.IN35
B[2] => ShiftRight1.IN35
B[2] => ALURes.IN1
B[2] => ALURes.IN1
B[2] => ALURes.IN1
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => LessThan0.IN61
B[3] => ShiftLeft0.IN34
B[3] => ShiftRight0.IN34
B[3] => ShiftRight1.IN34
B[3] => ALURes.IN1
B[3] => ALURes.IN1
B[3] => ALURes.IN1
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => LessThan0.IN60
B[4] => ShiftLeft0.IN33
B[4] => ShiftRight0.IN33
B[4] => ShiftRight1.IN33
B[4] => ALURes.IN1
B[4] => ALURes.IN1
B[4] => ALURes.IN1
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => LessThan0.IN59
B[5] => ALURes.IN1
B[5] => ALURes.IN1
B[5] => ALURes.IN1
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => LessThan0.IN58
B[6] => ALURes.IN1
B[6] => ALURes.IN1
B[6] => ALURes.IN1
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => LessThan0.IN57
B[7] => ALURes.IN1
B[7] => ALURes.IN1
B[7] => ALURes.IN1
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => LessThan0.IN56
B[8] => ALURes.IN1
B[8] => ALURes.IN1
B[8] => ALURes.IN1
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => LessThan0.IN55
B[9] => ALURes.IN1
B[9] => ALURes.IN1
B[9] => ALURes.IN1
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => LessThan0.IN54
B[10] => ALURes.IN1
B[10] => ALURes.IN1
B[10] => ALURes.IN1
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => LessThan0.IN53
B[11] => ALURes.IN1
B[11] => ALURes.IN1
B[11] => ALURes.IN1
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => LessThan0.IN52
B[12] => ALURes.IN1
B[12] => ALURes.IN1
B[12] => ALURes.IN1
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => LessThan0.IN51
B[13] => ALURes.IN1
B[13] => ALURes.IN1
B[13] => ALURes.IN1
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => LessThan0.IN50
B[14] => ALURes.IN1
B[14] => ALURes.IN1
B[14] => ALURes.IN1
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => LessThan0.IN49
B[15] => ALURes.IN1
B[15] => ALURes.IN1
B[15] => ALURes.IN1
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => LessThan0.IN48
B[16] => ALURes.IN1
B[16] => ALURes.IN1
B[16] => ALURes.IN1
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => LessThan0.IN47
B[17] => ALURes.IN1
B[17] => ALURes.IN1
B[17] => ALURes.IN1
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => LessThan0.IN46
B[18] => ALURes.IN1
B[18] => ALURes.IN1
B[18] => ALURes.IN1
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => LessThan0.IN45
B[19] => ALURes.IN1
B[19] => ALURes.IN1
B[19] => ALURes.IN1
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => LessThan0.IN44
B[20] => ALURes.IN1
B[20] => ALURes.IN1
B[20] => ALURes.IN1
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => LessThan0.IN43
B[21] => ALURes.IN1
B[21] => ALURes.IN1
B[21] => ALURes.IN1
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => LessThan0.IN42
B[22] => ALURes.IN1
B[22] => ALURes.IN1
B[22] => ALURes.IN1
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => LessThan0.IN41
B[23] => ALURes.IN1
B[23] => ALURes.IN1
B[23] => ALURes.IN1
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => LessThan0.IN40
B[24] => ALURes.IN1
B[24] => ALURes.IN1
B[24] => ALURes.IN1
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => LessThan0.IN39
B[25] => ALURes.IN1
B[25] => ALURes.IN1
B[25] => ALURes.IN1
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => LessThan0.IN38
B[26] => ALURes.IN1
B[26] => ALURes.IN1
B[26] => ALURes.IN1
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => LessThan0.IN37
B[27] => ALURes.IN1
B[27] => ALURes.IN1
B[27] => ALURes.IN1
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => LessThan0.IN36
B[28] => ALURes.IN1
B[28] => ALURes.IN1
B[28] => ALURes.IN1
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => LessThan0.IN35
B[29] => ALURes.IN1
B[29] => ALURes.IN1
B[29] => ALURes.IN1
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => LessThan0.IN34
B[30] => ALURes.IN1
B[30] => ALURes.IN1
B[30] => ALURes.IN1
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => LessThan0.IN33
B[31] => ALURes.IN1
B[31] => ALURes.IN1
B[31] => ALURes.IN1
B[31] => Add1.IN1
ALUOp[0] => Mux0.IN19
ALUOp[0] => Mux1.IN19
ALUOp[0] => Mux2.IN19
ALUOp[0] => Mux3.IN19
ALUOp[0] => Mux4.IN19
ALUOp[0] => Mux5.IN19
ALUOp[0] => Mux6.IN19
ALUOp[0] => Mux7.IN19
ALUOp[0] => Mux8.IN19
ALUOp[0] => Mux9.IN19
ALUOp[0] => Mux10.IN19
ALUOp[0] => Mux11.IN19
ALUOp[0] => Mux12.IN19
ALUOp[0] => Mux13.IN19
ALUOp[0] => Mux14.IN19
ALUOp[0] => Mux15.IN19
ALUOp[0] => Mux16.IN19
ALUOp[0] => Mux17.IN19
ALUOp[0] => Mux18.IN19
ALUOp[0] => Mux19.IN19
ALUOp[0] => Mux20.IN19
ALUOp[0] => Mux21.IN19
ALUOp[0] => Mux22.IN19
ALUOp[0] => Mux23.IN19
ALUOp[0] => Mux24.IN19
ALUOp[0] => Mux25.IN19
ALUOp[0] => Mux26.IN19
ALUOp[0] => Mux27.IN19
ALUOp[0] => Mux28.IN19
ALUOp[0] => Mux29.IN19
ALUOp[0] => Mux30.IN19
ALUOp[0] => Mux31.IN19
ALUOp[1] => Mux0.IN18
ALUOp[1] => Mux1.IN18
ALUOp[1] => Mux2.IN18
ALUOp[1] => Mux3.IN18
ALUOp[1] => Mux4.IN18
ALUOp[1] => Mux5.IN18
ALUOp[1] => Mux6.IN18
ALUOp[1] => Mux7.IN18
ALUOp[1] => Mux8.IN18
ALUOp[1] => Mux9.IN18
ALUOp[1] => Mux10.IN18
ALUOp[1] => Mux11.IN18
ALUOp[1] => Mux12.IN18
ALUOp[1] => Mux13.IN18
ALUOp[1] => Mux14.IN18
ALUOp[1] => Mux15.IN18
ALUOp[1] => Mux16.IN18
ALUOp[1] => Mux17.IN18
ALUOp[1] => Mux18.IN18
ALUOp[1] => Mux19.IN18
ALUOp[1] => Mux20.IN18
ALUOp[1] => Mux21.IN18
ALUOp[1] => Mux22.IN18
ALUOp[1] => Mux23.IN18
ALUOp[1] => Mux24.IN18
ALUOp[1] => Mux25.IN18
ALUOp[1] => Mux26.IN18
ALUOp[1] => Mux27.IN18
ALUOp[1] => Mux28.IN18
ALUOp[1] => Mux29.IN18
ALUOp[1] => Mux30.IN18
ALUOp[1] => Mux31.IN18
ALUOp[2] => Mux0.IN17
ALUOp[2] => Mux1.IN17
ALUOp[2] => Mux2.IN17
ALUOp[2] => Mux3.IN17
ALUOp[2] => Mux4.IN17
ALUOp[2] => Mux5.IN17
ALUOp[2] => Mux6.IN17
ALUOp[2] => Mux7.IN17
ALUOp[2] => Mux8.IN17
ALUOp[2] => Mux9.IN17
ALUOp[2] => Mux10.IN17
ALUOp[2] => Mux11.IN17
ALUOp[2] => Mux12.IN17
ALUOp[2] => Mux13.IN17
ALUOp[2] => Mux14.IN17
ALUOp[2] => Mux15.IN17
ALUOp[2] => Mux16.IN17
ALUOp[2] => Mux17.IN17
ALUOp[2] => Mux18.IN17
ALUOp[2] => Mux19.IN17
ALUOp[2] => Mux20.IN17
ALUOp[2] => Mux21.IN17
ALUOp[2] => Mux22.IN17
ALUOp[2] => Mux23.IN17
ALUOp[2] => Mux24.IN17
ALUOp[2] => Mux25.IN17
ALUOp[2] => Mux26.IN17
ALUOp[2] => Mux27.IN17
ALUOp[2] => Mux28.IN17
ALUOp[2] => Mux29.IN17
ALUOp[2] => Mux30.IN17
ALUOp[2] => Mux31.IN17
ALUOp[3] => Mux0.IN16
ALUOp[3] => Mux1.IN16
ALUOp[3] => Mux2.IN16
ALUOp[3] => Mux3.IN16
ALUOp[3] => Mux4.IN16
ALUOp[3] => Mux5.IN16
ALUOp[3] => Mux6.IN16
ALUOp[3] => Mux7.IN16
ALUOp[3] => Mux8.IN16
ALUOp[3] => Mux9.IN16
ALUOp[3] => Mux10.IN16
ALUOp[3] => Mux11.IN16
ALUOp[3] => Mux12.IN16
ALUOp[3] => Mux13.IN16
ALUOp[3] => Mux14.IN16
ALUOp[3] => Mux15.IN16
ALUOp[3] => Mux16.IN16
ALUOp[3] => Mux17.IN16
ALUOp[3] => Mux18.IN16
ALUOp[3] => Mux19.IN16
ALUOp[3] => Mux20.IN16
ALUOp[3] => Mux21.IN16
ALUOp[3] => Mux22.IN16
ALUOp[3] => Mux23.IN16
ALUOp[3] => Mux24.IN16
ALUOp[3] => Mux25.IN16
ALUOp[3] => Mux26.IN16
ALUOp[3] => Mux27.IN16
ALUOp[3] => Mux28.IN16
ALUOp[3] => Mux29.IN16
ALUOp[3] => Mux30.IN16
ALUOp[3] => Mux31.IN16
ALURes[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALURes[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALURes[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALURes[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALURes[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALURes[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALURes[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALURes[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALURes[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALURes[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALURes[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALURes[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALURes[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALURes[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALURes[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALURes[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALURes[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALURes[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALURes[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALURes[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALURes[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALURes[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALURes[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALURes[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALURes[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALURes[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALURes[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALURes[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALURes[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALURes[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALURes[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALURes[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Branch_Unit:Branch_U
RS1[0] => RS1[0].IN6
RS1[1] => RS1[1].IN6
RS1[2] => RS1[2].IN6
RS1[3] => RS1[3].IN6
RS1[4] => RS1[4].IN6
RS1[5] => RS1[5].IN6
RS1[6] => RS1[6].IN6
RS1[7] => RS1[7].IN6
RS1[8] => RS1[8].IN6
RS1[9] => RS1[9].IN6
RS1[10] => RS1[10].IN6
RS1[11] => RS1[11].IN6
RS1[12] => RS1[12].IN6
RS1[13] => RS1[13].IN6
RS1[14] => RS1[14].IN6
RS1[15] => RS1[15].IN6
RS1[16] => RS1[16].IN6
RS1[17] => RS1[17].IN6
RS1[18] => RS1[18].IN6
RS1[19] => RS1[19].IN6
RS1[20] => RS1[20].IN6
RS1[21] => RS1[21].IN6
RS1[22] => RS1[22].IN6
RS1[23] => RS1[23].IN6
RS1[24] => RS1[24].IN6
RS1[25] => RS1[25].IN6
RS1[26] => RS1[26].IN6
RS1[27] => RS1[27].IN6
RS1[28] => RS1[28].IN6
RS1[29] => RS1[29].IN6
RS1[30] => RS1[30].IN6
RS1[31] => RS1[31].IN6
RS2[0] => RS2[0].IN6
RS2[1] => RS2[1].IN6
RS2[2] => RS2[2].IN6
RS2[3] => RS2[3].IN6
RS2[4] => RS2[4].IN6
RS2[5] => RS2[5].IN6
RS2[6] => RS2[6].IN6
RS2[7] => RS2[7].IN6
RS2[8] => RS2[8].IN6
RS2[9] => RS2[9].IN6
RS2[10] => RS2[10].IN6
RS2[11] => RS2[11].IN6
RS2[12] => RS2[12].IN6
RS2[13] => RS2[13].IN6
RS2[14] => RS2[14].IN6
RS2[15] => RS2[15].IN6
RS2[16] => RS2[16].IN6
RS2[17] => RS2[17].IN6
RS2[18] => RS2[18].IN6
RS2[19] => RS2[19].IN6
RS2[20] => RS2[20].IN6
RS2[21] => RS2[21].IN6
RS2[22] => RS2[22].IN6
RS2[23] => RS2[23].IN6
RS2[24] => RS2[24].IN6
RS2[25] => RS2[25].IN6
RS2[26] => RS2[26].IN6
RS2[27] => RS2[27].IN6
RS2[28] => RS2[28].IN6
RS2[29] => RS2[29].IN6
RS2[30] => RS2[30].IN6
RS2[31] => RS2[31].IN6
BrOP[0] => BrOP[0].IN1
BrOP[1] => BrOP[1].IN1
BrOP[2] => BrOP[2].IN1
BrOP[3] => BrOP[3].IN1
BrOP[4] => BrOP[4].IN1
NextPCSrc <= Mux_32x1:Mux_32x1_Select.out


|monocicle|Branch_Unit:Branch_U|CompSigned:CompSigned_BEQ
a[0] => LessThan0.IN32
a[0] => Equal0.IN31
a[0] => LessThan1.IN32
a[1] => LessThan0.IN31
a[1] => Equal0.IN30
a[1] => LessThan1.IN31
a[2] => LessThan0.IN30
a[2] => Equal0.IN29
a[2] => LessThan1.IN30
a[3] => LessThan0.IN29
a[3] => Equal0.IN28
a[3] => LessThan1.IN29
a[4] => LessThan0.IN28
a[4] => Equal0.IN27
a[4] => LessThan1.IN28
a[5] => LessThan0.IN27
a[5] => Equal0.IN26
a[5] => LessThan1.IN27
a[6] => LessThan0.IN26
a[6] => Equal0.IN25
a[6] => LessThan1.IN26
a[7] => LessThan0.IN25
a[7] => Equal0.IN24
a[7] => LessThan1.IN25
a[8] => LessThan0.IN24
a[8] => Equal0.IN23
a[8] => LessThan1.IN24
a[9] => LessThan0.IN23
a[9] => Equal0.IN22
a[9] => LessThan1.IN23
a[10] => LessThan0.IN22
a[10] => Equal0.IN21
a[10] => LessThan1.IN22
a[11] => LessThan0.IN21
a[11] => Equal0.IN20
a[11] => LessThan1.IN21
a[12] => LessThan0.IN20
a[12] => Equal0.IN19
a[12] => LessThan1.IN20
a[13] => LessThan0.IN19
a[13] => Equal0.IN18
a[13] => LessThan1.IN19
a[14] => LessThan0.IN18
a[14] => Equal0.IN17
a[14] => LessThan1.IN18
a[15] => LessThan0.IN17
a[15] => Equal0.IN16
a[15] => LessThan1.IN17
a[16] => LessThan0.IN16
a[16] => Equal0.IN15
a[16] => LessThan1.IN16
a[17] => LessThan0.IN15
a[17] => Equal0.IN14
a[17] => LessThan1.IN15
a[18] => LessThan0.IN14
a[18] => Equal0.IN13
a[18] => LessThan1.IN14
a[19] => LessThan0.IN13
a[19] => Equal0.IN12
a[19] => LessThan1.IN13
a[20] => LessThan0.IN12
a[20] => Equal0.IN11
a[20] => LessThan1.IN12
a[21] => LessThan0.IN11
a[21] => Equal0.IN10
a[21] => LessThan1.IN11
a[22] => LessThan0.IN10
a[22] => Equal0.IN9
a[22] => LessThan1.IN10
a[23] => LessThan0.IN9
a[23] => Equal0.IN8
a[23] => LessThan1.IN9
a[24] => LessThan0.IN8
a[24] => Equal0.IN7
a[24] => LessThan1.IN8
a[25] => LessThan0.IN7
a[25] => Equal0.IN6
a[25] => LessThan1.IN7
a[26] => LessThan0.IN6
a[26] => Equal0.IN5
a[26] => LessThan1.IN6
a[27] => LessThan0.IN5
a[27] => Equal0.IN4
a[27] => LessThan1.IN5
a[28] => LessThan0.IN4
a[28] => Equal0.IN3
a[28] => LessThan1.IN4
a[29] => LessThan0.IN3
a[29] => Equal0.IN2
a[29] => LessThan1.IN3
a[30] => LessThan0.IN2
a[30] => Equal0.IN1
a[30] => LessThan1.IN2
a[31] => LessThan0.IN1
a[31] => Equal0.IN0
a[31] => LessThan1.IN1
b[0] => LessThan0.IN64
b[0] => Equal0.IN63
b[0] => LessThan1.IN64
b[1] => LessThan0.IN63
b[1] => Equal0.IN62
b[1] => LessThan1.IN63
b[2] => LessThan0.IN62
b[2] => Equal0.IN61
b[2] => LessThan1.IN62
b[3] => LessThan0.IN61
b[3] => Equal0.IN60
b[3] => LessThan1.IN61
b[4] => LessThan0.IN60
b[4] => Equal0.IN59
b[4] => LessThan1.IN60
b[5] => LessThan0.IN59
b[5] => Equal0.IN58
b[5] => LessThan1.IN59
b[6] => LessThan0.IN58
b[6] => Equal0.IN57
b[6] => LessThan1.IN58
b[7] => LessThan0.IN57
b[7] => Equal0.IN56
b[7] => LessThan1.IN57
b[8] => LessThan0.IN56
b[8] => Equal0.IN55
b[8] => LessThan1.IN56
b[9] => LessThan0.IN55
b[9] => Equal0.IN54
b[9] => LessThan1.IN55
b[10] => LessThan0.IN54
b[10] => Equal0.IN53
b[10] => LessThan1.IN54
b[11] => LessThan0.IN53
b[11] => Equal0.IN52
b[11] => LessThan1.IN53
b[12] => LessThan0.IN52
b[12] => Equal0.IN51
b[12] => LessThan1.IN52
b[13] => LessThan0.IN51
b[13] => Equal0.IN50
b[13] => LessThan1.IN51
b[14] => LessThan0.IN50
b[14] => Equal0.IN49
b[14] => LessThan1.IN50
b[15] => LessThan0.IN49
b[15] => Equal0.IN48
b[15] => LessThan1.IN49
b[16] => LessThan0.IN48
b[16] => Equal0.IN47
b[16] => LessThan1.IN48
b[17] => LessThan0.IN47
b[17] => Equal0.IN46
b[17] => LessThan1.IN47
b[18] => LessThan0.IN46
b[18] => Equal0.IN45
b[18] => LessThan1.IN46
b[19] => LessThan0.IN45
b[19] => Equal0.IN44
b[19] => LessThan1.IN45
b[20] => LessThan0.IN44
b[20] => Equal0.IN43
b[20] => LessThan1.IN44
b[21] => LessThan0.IN43
b[21] => Equal0.IN42
b[21] => LessThan1.IN43
b[22] => LessThan0.IN42
b[22] => Equal0.IN41
b[22] => LessThan1.IN42
b[23] => LessThan0.IN41
b[23] => Equal0.IN40
b[23] => LessThan1.IN41
b[24] => LessThan0.IN40
b[24] => Equal0.IN39
b[24] => LessThan1.IN40
b[25] => LessThan0.IN39
b[25] => Equal0.IN38
b[25] => LessThan1.IN39
b[26] => LessThan0.IN38
b[26] => Equal0.IN37
b[26] => LessThan1.IN38
b[27] => LessThan0.IN37
b[27] => Equal0.IN36
b[27] => LessThan1.IN37
b[28] => LessThan0.IN36
b[28] => Equal0.IN35
b[28] => LessThan1.IN36
b[29] => LessThan0.IN35
b[29] => Equal0.IN34
b[29] => LessThan1.IN35
b[30] => LessThan0.IN34
b[30] => Equal0.IN33
b[30] => LessThan1.IN34
b[31] => LessThan0.IN33
b[31] => Equal0.IN32
b[31] => LessThan1.IN33
gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lt <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Branch_Unit:Branch_U|CompSigned:CompSigned_BNE
a[0] => LessThan0.IN32
a[0] => Equal0.IN31
a[0] => LessThan1.IN32
a[1] => LessThan0.IN31
a[1] => Equal0.IN30
a[1] => LessThan1.IN31
a[2] => LessThan0.IN30
a[2] => Equal0.IN29
a[2] => LessThan1.IN30
a[3] => LessThan0.IN29
a[3] => Equal0.IN28
a[3] => LessThan1.IN29
a[4] => LessThan0.IN28
a[4] => Equal0.IN27
a[4] => LessThan1.IN28
a[5] => LessThan0.IN27
a[5] => Equal0.IN26
a[5] => LessThan1.IN27
a[6] => LessThan0.IN26
a[6] => Equal0.IN25
a[6] => LessThan1.IN26
a[7] => LessThan0.IN25
a[7] => Equal0.IN24
a[7] => LessThan1.IN25
a[8] => LessThan0.IN24
a[8] => Equal0.IN23
a[8] => LessThan1.IN24
a[9] => LessThan0.IN23
a[9] => Equal0.IN22
a[9] => LessThan1.IN23
a[10] => LessThan0.IN22
a[10] => Equal0.IN21
a[10] => LessThan1.IN22
a[11] => LessThan0.IN21
a[11] => Equal0.IN20
a[11] => LessThan1.IN21
a[12] => LessThan0.IN20
a[12] => Equal0.IN19
a[12] => LessThan1.IN20
a[13] => LessThan0.IN19
a[13] => Equal0.IN18
a[13] => LessThan1.IN19
a[14] => LessThan0.IN18
a[14] => Equal0.IN17
a[14] => LessThan1.IN18
a[15] => LessThan0.IN17
a[15] => Equal0.IN16
a[15] => LessThan1.IN17
a[16] => LessThan0.IN16
a[16] => Equal0.IN15
a[16] => LessThan1.IN16
a[17] => LessThan0.IN15
a[17] => Equal0.IN14
a[17] => LessThan1.IN15
a[18] => LessThan0.IN14
a[18] => Equal0.IN13
a[18] => LessThan1.IN14
a[19] => LessThan0.IN13
a[19] => Equal0.IN12
a[19] => LessThan1.IN13
a[20] => LessThan0.IN12
a[20] => Equal0.IN11
a[20] => LessThan1.IN12
a[21] => LessThan0.IN11
a[21] => Equal0.IN10
a[21] => LessThan1.IN11
a[22] => LessThan0.IN10
a[22] => Equal0.IN9
a[22] => LessThan1.IN10
a[23] => LessThan0.IN9
a[23] => Equal0.IN8
a[23] => LessThan1.IN9
a[24] => LessThan0.IN8
a[24] => Equal0.IN7
a[24] => LessThan1.IN8
a[25] => LessThan0.IN7
a[25] => Equal0.IN6
a[25] => LessThan1.IN7
a[26] => LessThan0.IN6
a[26] => Equal0.IN5
a[26] => LessThan1.IN6
a[27] => LessThan0.IN5
a[27] => Equal0.IN4
a[27] => LessThan1.IN5
a[28] => LessThan0.IN4
a[28] => Equal0.IN3
a[28] => LessThan1.IN4
a[29] => LessThan0.IN3
a[29] => Equal0.IN2
a[29] => LessThan1.IN3
a[30] => LessThan0.IN2
a[30] => Equal0.IN1
a[30] => LessThan1.IN2
a[31] => LessThan0.IN1
a[31] => Equal0.IN0
a[31] => LessThan1.IN1
b[0] => LessThan0.IN64
b[0] => Equal0.IN63
b[0] => LessThan1.IN64
b[1] => LessThan0.IN63
b[1] => Equal0.IN62
b[1] => LessThan1.IN63
b[2] => LessThan0.IN62
b[2] => Equal0.IN61
b[2] => LessThan1.IN62
b[3] => LessThan0.IN61
b[3] => Equal0.IN60
b[3] => LessThan1.IN61
b[4] => LessThan0.IN60
b[4] => Equal0.IN59
b[4] => LessThan1.IN60
b[5] => LessThan0.IN59
b[5] => Equal0.IN58
b[5] => LessThan1.IN59
b[6] => LessThan0.IN58
b[6] => Equal0.IN57
b[6] => LessThan1.IN58
b[7] => LessThan0.IN57
b[7] => Equal0.IN56
b[7] => LessThan1.IN57
b[8] => LessThan0.IN56
b[8] => Equal0.IN55
b[8] => LessThan1.IN56
b[9] => LessThan0.IN55
b[9] => Equal0.IN54
b[9] => LessThan1.IN55
b[10] => LessThan0.IN54
b[10] => Equal0.IN53
b[10] => LessThan1.IN54
b[11] => LessThan0.IN53
b[11] => Equal0.IN52
b[11] => LessThan1.IN53
b[12] => LessThan0.IN52
b[12] => Equal0.IN51
b[12] => LessThan1.IN52
b[13] => LessThan0.IN51
b[13] => Equal0.IN50
b[13] => LessThan1.IN51
b[14] => LessThan0.IN50
b[14] => Equal0.IN49
b[14] => LessThan1.IN50
b[15] => LessThan0.IN49
b[15] => Equal0.IN48
b[15] => LessThan1.IN49
b[16] => LessThan0.IN48
b[16] => Equal0.IN47
b[16] => LessThan1.IN48
b[17] => LessThan0.IN47
b[17] => Equal0.IN46
b[17] => LessThan1.IN47
b[18] => LessThan0.IN46
b[18] => Equal0.IN45
b[18] => LessThan1.IN46
b[19] => LessThan0.IN45
b[19] => Equal0.IN44
b[19] => LessThan1.IN45
b[20] => LessThan0.IN44
b[20] => Equal0.IN43
b[20] => LessThan1.IN44
b[21] => LessThan0.IN43
b[21] => Equal0.IN42
b[21] => LessThan1.IN43
b[22] => LessThan0.IN42
b[22] => Equal0.IN41
b[22] => LessThan1.IN42
b[23] => LessThan0.IN41
b[23] => Equal0.IN40
b[23] => LessThan1.IN41
b[24] => LessThan0.IN40
b[24] => Equal0.IN39
b[24] => LessThan1.IN40
b[25] => LessThan0.IN39
b[25] => Equal0.IN38
b[25] => LessThan1.IN39
b[26] => LessThan0.IN38
b[26] => Equal0.IN37
b[26] => LessThan1.IN38
b[27] => LessThan0.IN37
b[27] => Equal0.IN36
b[27] => LessThan1.IN37
b[28] => LessThan0.IN36
b[28] => Equal0.IN35
b[28] => LessThan1.IN36
b[29] => LessThan0.IN35
b[29] => Equal0.IN34
b[29] => LessThan1.IN35
b[30] => LessThan0.IN34
b[30] => Equal0.IN33
b[30] => LessThan1.IN34
b[31] => LessThan0.IN33
b[31] => Equal0.IN32
b[31] => LessThan1.IN33
gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lt <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Branch_Unit:Branch_U|CompSigned:CompSigned_BLT
a[0] => LessThan0.IN32
a[0] => Equal0.IN31
a[0] => LessThan1.IN32
a[1] => LessThan0.IN31
a[1] => Equal0.IN30
a[1] => LessThan1.IN31
a[2] => LessThan0.IN30
a[2] => Equal0.IN29
a[2] => LessThan1.IN30
a[3] => LessThan0.IN29
a[3] => Equal0.IN28
a[3] => LessThan1.IN29
a[4] => LessThan0.IN28
a[4] => Equal0.IN27
a[4] => LessThan1.IN28
a[5] => LessThan0.IN27
a[5] => Equal0.IN26
a[5] => LessThan1.IN27
a[6] => LessThan0.IN26
a[6] => Equal0.IN25
a[6] => LessThan1.IN26
a[7] => LessThan0.IN25
a[7] => Equal0.IN24
a[7] => LessThan1.IN25
a[8] => LessThan0.IN24
a[8] => Equal0.IN23
a[8] => LessThan1.IN24
a[9] => LessThan0.IN23
a[9] => Equal0.IN22
a[9] => LessThan1.IN23
a[10] => LessThan0.IN22
a[10] => Equal0.IN21
a[10] => LessThan1.IN22
a[11] => LessThan0.IN21
a[11] => Equal0.IN20
a[11] => LessThan1.IN21
a[12] => LessThan0.IN20
a[12] => Equal0.IN19
a[12] => LessThan1.IN20
a[13] => LessThan0.IN19
a[13] => Equal0.IN18
a[13] => LessThan1.IN19
a[14] => LessThan0.IN18
a[14] => Equal0.IN17
a[14] => LessThan1.IN18
a[15] => LessThan0.IN17
a[15] => Equal0.IN16
a[15] => LessThan1.IN17
a[16] => LessThan0.IN16
a[16] => Equal0.IN15
a[16] => LessThan1.IN16
a[17] => LessThan0.IN15
a[17] => Equal0.IN14
a[17] => LessThan1.IN15
a[18] => LessThan0.IN14
a[18] => Equal0.IN13
a[18] => LessThan1.IN14
a[19] => LessThan0.IN13
a[19] => Equal0.IN12
a[19] => LessThan1.IN13
a[20] => LessThan0.IN12
a[20] => Equal0.IN11
a[20] => LessThan1.IN12
a[21] => LessThan0.IN11
a[21] => Equal0.IN10
a[21] => LessThan1.IN11
a[22] => LessThan0.IN10
a[22] => Equal0.IN9
a[22] => LessThan1.IN10
a[23] => LessThan0.IN9
a[23] => Equal0.IN8
a[23] => LessThan1.IN9
a[24] => LessThan0.IN8
a[24] => Equal0.IN7
a[24] => LessThan1.IN8
a[25] => LessThan0.IN7
a[25] => Equal0.IN6
a[25] => LessThan1.IN7
a[26] => LessThan0.IN6
a[26] => Equal0.IN5
a[26] => LessThan1.IN6
a[27] => LessThan0.IN5
a[27] => Equal0.IN4
a[27] => LessThan1.IN5
a[28] => LessThan0.IN4
a[28] => Equal0.IN3
a[28] => LessThan1.IN4
a[29] => LessThan0.IN3
a[29] => Equal0.IN2
a[29] => LessThan1.IN3
a[30] => LessThan0.IN2
a[30] => Equal0.IN1
a[30] => LessThan1.IN2
a[31] => LessThan0.IN1
a[31] => Equal0.IN0
a[31] => LessThan1.IN1
b[0] => LessThan0.IN64
b[0] => Equal0.IN63
b[0] => LessThan1.IN64
b[1] => LessThan0.IN63
b[1] => Equal0.IN62
b[1] => LessThan1.IN63
b[2] => LessThan0.IN62
b[2] => Equal0.IN61
b[2] => LessThan1.IN62
b[3] => LessThan0.IN61
b[3] => Equal0.IN60
b[3] => LessThan1.IN61
b[4] => LessThan0.IN60
b[4] => Equal0.IN59
b[4] => LessThan1.IN60
b[5] => LessThan0.IN59
b[5] => Equal0.IN58
b[5] => LessThan1.IN59
b[6] => LessThan0.IN58
b[6] => Equal0.IN57
b[6] => LessThan1.IN58
b[7] => LessThan0.IN57
b[7] => Equal0.IN56
b[7] => LessThan1.IN57
b[8] => LessThan0.IN56
b[8] => Equal0.IN55
b[8] => LessThan1.IN56
b[9] => LessThan0.IN55
b[9] => Equal0.IN54
b[9] => LessThan1.IN55
b[10] => LessThan0.IN54
b[10] => Equal0.IN53
b[10] => LessThan1.IN54
b[11] => LessThan0.IN53
b[11] => Equal0.IN52
b[11] => LessThan1.IN53
b[12] => LessThan0.IN52
b[12] => Equal0.IN51
b[12] => LessThan1.IN52
b[13] => LessThan0.IN51
b[13] => Equal0.IN50
b[13] => LessThan1.IN51
b[14] => LessThan0.IN50
b[14] => Equal0.IN49
b[14] => LessThan1.IN50
b[15] => LessThan0.IN49
b[15] => Equal0.IN48
b[15] => LessThan1.IN49
b[16] => LessThan0.IN48
b[16] => Equal0.IN47
b[16] => LessThan1.IN48
b[17] => LessThan0.IN47
b[17] => Equal0.IN46
b[17] => LessThan1.IN47
b[18] => LessThan0.IN46
b[18] => Equal0.IN45
b[18] => LessThan1.IN46
b[19] => LessThan0.IN45
b[19] => Equal0.IN44
b[19] => LessThan1.IN45
b[20] => LessThan0.IN44
b[20] => Equal0.IN43
b[20] => LessThan1.IN44
b[21] => LessThan0.IN43
b[21] => Equal0.IN42
b[21] => LessThan1.IN43
b[22] => LessThan0.IN42
b[22] => Equal0.IN41
b[22] => LessThan1.IN42
b[23] => LessThan0.IN41
b[23] => Equal0.IN40
b[23] => LessThan1.IN41
b[24] => LessThan0.IN40
b[24] => Equal0.IN39
b[24] => LessThan1.IN40
b[25] => LessThan0.IN39
b[25] => Equal0.IN38
b[25] => LessThan1.IN39
b[26] => LessThan0.IN38
b[26] => Equal0.IN37
b[26] => LessThan1.IN38
b[27] => LessThan0.IN37
b[27] => Equal0.IN36
b[27] => LessThan1.IN37
b[28] => LessThan0.IN36
b[28] => Equal0.IN35
b[28] => LessThan1.IN36
b[29] => LessThan0.IN35
b[29] => Equal0.IN34
b[29] => LessThan1.IN35
b[30] => LessThan0.IN34
b[30] => Equal0.IN33
b[30] => LessThan1.IN34
b[31] => LessThan0.IN33
b[31] => Equal0.IN32
b[31] => LessThan1.IN33
gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lt <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Branch_Unit:Branch_U|CompSigned:CompSigned_BGE
a[0] => LessThan0.IN32
a[0] => Equal0.IN31
a[0] => LessThan1.IN32
a[1] => LessThan0.IN31
a[1] => Equal0.IN30
a[1] => LessThan1.IN31
a[2] => LessThan0.IN30
a[2] => Equal0.IN29
a[2] => LessThan1.IN30
a[3] => LessThan0.IN29
a[3] => Equal0.IN28
a[3] => LessThan1.IN29
a[4] => LessThan0.IN28
a[4] => Equal0.IN27
a[4] => LessThan1.IN28
a[5] => LessThan0.IN27
a[5] => Equal0.IN26
a[5] => LessThan1.IN27
a[6] => LessThan0.IN26
a[6] => Equal0.IN25
a[6] => LessThan1.IN26
a[7] => LessThan0.IN25
a[7] => Equal0.IN24
a[7] => LessThan1.IN25
a[8] => LessThan0.IN24
a[8] => Equal0.IN23
a[8] => LessThan1.IN24
a[9] => LessThan0.IN23
a[9] => Equal0.IN22
a[9] => LessThan1.IN23
a[10] => LessThan0.IN22
a[10] => Equal0.IN21
a[10] => LessThan1.IN22
a[11] => LessThan0.IN21
a[11] => Equal0.IN20
a[11] => LessThan1.IN21
a[12] => LessThan0.IN20
a[12] => Equal0.IN19
a[12] => LessThan1.IN20
a[13] => LessThan0.IN19
a[13] => Equal0.IN18
a[13] => LessThan1.IN19
a[14] => LessThan0.IN18
a[14] => Equal0.IN17
a[14] => LessThan1.IN18
a[15] => LessThan0.IN17
a[15] => Equal0.IN16
a[15] => LessThan1.IN17
a[16] => LessThan0.IN16
a[16] => Equal0.IN15
a[16] => LessThan1.IN16
a[17] => LessThan0.IN15
a[17] => Equal0.IN14
a[17] => LessThan1.IN15
a[18] => LessThan0.IN14
a[18] => Equal0.IN13
a[18] => LessThan1.IN14
a[19] => LessThan0.IN13
a[19] => Equal0.IN12
a[19] => LessThan1.IN13
a[20] => LessThan0.IN12
a[20] => Equal0.IN11
a[20] => LessThan1.IN12
a[21] => LessThan0.IN11
a[21] => Equal0.IN10
a[21] => LessThan1.IN11
a[22] => LessThan0.IN10
a[22] => Equal0.IN9
a[22] => LessThan1.IN10
a[23] => LessThan0.IN9
a[23] => Equal0.IN8
a[23] => LessThan1.IN9
a[24] => LessThan0.IN8
a[24] => Equal0.IN7
a[24] => LessThan1.IN8
a[25] => LessThan0.IN7
a[25] => Equal0.IN6
a[25] => LessThan1.IN7
a[26] => LessThan0.IN6
a[26] => Equal0.IN5
a[26] => LessThan1.IN6
a[27] => LessThan0.IN5
a[27] => Equal0.IN4
a[27] => LessThan1.IN5
a[28] => LessThan0.IN4
a[28] => Equal0.IN3
a[28] => LessThan1.IN4
a[29] => LessThan0.IN3
a[29] => Equal0.IN2
a[29] => LessThan1.IN3
a[30] => LessThan0.IN2
a[30] => Equal0.IN1
a[30] => LessThan1.IN2
a[31] => LessThan0.IN1
a[31] => Equal0.IN0
a[31] => LessThan1.IN1
b[0] => LessThan0.IN64
b[0] => Equal0.IN63
b[0] => LessThan1.IN64
b[1] => LessThan0.IN63
b[1] => Equal0.IN62
b[1] => LessThan1.IN63
b[2] => LessThan0.IN62
b[2] => Equal0.IN61
b[2] => LessThan1.IN62
b[3] => LessThan0.IN61
b[3] => Equal0.IN60
b[3] => LessThan1.IN61
b[4] => LessThan0.IN60
b[4] => Equal0.IN59
b[4] => LessThan1.IN60
b[5] => LessThan0.IN59
b[5] => Equal0.IN58
b[5] => LessThan1.IN59
b[6] => LessThan0.IN58
b[6] => Equal0.IN57
b[6] => LessThan1.IN58
b[7] => LessThan0.IN57
b[7] => Equal0.IN56
b[7] => LessThan1.IN57
b[8] => LessThan0.IN56
b[8] => Equal0.IN55
b[8] => LessThan1.IN56
b[9] => LessThan0.IN55
b[9] => Equal0.IN54
b[9] => LessThan1.IN55
b[10] => LessThan0.IN54
b[10] => Equal0.IN53
b[10] => LessThan1.IN54
b[11] => LessThan0.IN53
b[11] => Equal0.IN52
b[11] => LessThan1.IN53
b[12] => LessThan0.IN52
b[12] => Equal0.IN51
b[12] => LessThan1.IN52
b[13] => LessThan0.IN51
b[13] => Equal0.IN50
b[13] => LessThan1.IN51
b[14] => LessThan0.IN50
b[14] => Equal0.IN49
b[14] => LessThan1.IN50
b[15] => LessThan0.IN49
b[15] => Equal0.IN48
b[15] => LessThan1.IN49
b[16] => LessThan0.IN48
b[16] => Equal0.IN47
b[16] => LessThan1.IN48
b[17] => LessThan0.IN47
b[17] => Equal0.IN46
b[17] => LessThan1.IN47
b[18] => LessThan0.IN46
b[18] => Equal0.IN45
b[18] => LessThan1.IN46
b[19] => LessThan0.IN45
b[19] => Equal0.IN44
b[19] => LessThan1.IN45
b[20] => LessThan0.IN44
b[20] => Equal0.IN43
b[20] => LessThan1.IN44
b[21] => LessThan0.IN43
b[21] => Equal0.IN42
b[21] => LessThan1.IN43
b[22] => LessThan0.IN42
b[22] => Equal0.IN41
b[22] => LessThan1.IN42
b[23] => LessThan0.IN41
b[23] => Equal0.IN40
b[23] => LessThan1.IN41
b[24] => LessThan0.IN40
b[24] => Equal0.IN39
b[24] => LessThan1.IN40
b[25] => LessThan0.IN39
b[25] => Equal0.IN38
b[25] => LessThan1.IN39
b[26] => LessThan0.IN38
b[26] => Equal0.IN37
b[26] => LessThan1.IN38
b[27] => LessThan0.IN37
b[27] => Equal0.IN36
b[27] => LessThan1.IN37
b[28] => LessThan0.IN36
b[28] => Equal0.IN35
b[28] => LessThan1.IN36
b[29] => LessThan0.IN35
b[29] => Equal0.IN34
b[29] => LessThan1.IN35
b[30] => LessThan0.IN34
b[30] => Equal0.IN33
b[30] => LessThan1.IN34
b[31] => LessThan0.IN33
b[31] => Equal0.IN32
b[31] => LessThan1.IN33
gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lt <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Branch_Unit:Branch_U|CompUnsigned:CompUnsigned_BLTU
a[0] => LessThan0.IN32
a[0] => Equal0.IN31
a[0] => LessThan1.IN32
a[1] => LessThan0.IN31
a[1] => Equal0.IN30
a[1] => LessThan1.IN31
a[2] => LessThan0.IN30
a[2] => Equal0.IN29
a[2] => LessThan1.IN30
a[3] => LessThan0.IN29
a[3] => Equal0.IN28
a[3] => LessThan1.IN29
a[4] => LessThan0.IN28
a[4] => Equal0.IN27
a[4] => LessThan1.IN28
a[5] => LessThan0.IN27
a[5] => Equal0.IN26
a[5] => LessThan1.IN27
a[6] => LessThan0.IN26
a[6] => Equal0.IN25
a[6] => LessThan1.IN26
a[7] => LessThan0.IN25
a[7] => Equal0.IN24
a[7] => LessThan1.IN25
a[8] => LessThan0.IN24
a[8] => Equal0.IN23
a[8] => LessThan1.IN24
a[9] => LessThan0.IN23
a[9] => Equal0.IN22
a[9] => LessThan1.IN23
a[10] => LessThan0.IN22
a[10] => Equal0.IN21
a[10] => LessThan1.IN22
a[11] => LessThan0.IN21
a[11] => Equal0.IN20
a[11] => LessThan1.IN21
a[12] => LessThan0.IN20
a[12] => Equal0.IN19
a[12] => LessThan1.IN20
a[13] => LessThan0.IN19
a[13] => Equal0.IN18
a[13] => LessThan1.IN19
a[14] => LessThan0.IN18
a[14] => Equal0.IN17
a[14] => LessThan1.IN18
a[15] => LessThan0.IN17
a[15] => Equal0.IN16
a[15] => LessThan1.IN17
a[16] => LessThan0.IN16
a[16] => Equal0.IN15
a[16] => LessThan1.IN16
a[17] => LessThan0.IN15
a[17] => Equal0.IN14
a[17] => LessThan1.IN15
a[18] => LessThan0.IN14
a[18] => Equal0.IN13
a[18] => LessThan1.IN14
a[19] => LessThan0.IN13
a[19] => Equal0.IN12
a[19] => LessThan1.IN13
a[20] => LessThan0.IN12
a[20] => Equal0.IN11
a[20] => LessThan1.IN12
a[21] => LessThan0.IN11
a[21] => Equal0.IN10
a[21] => LessThan1.IN11
a[22] => LessThan0.IN10
a[22] => Equal0.IN9
a[22] => LessThan1.IN10
a[23] => LessThan0.IN9
a[23] => Equal0.IN8
a[23] => LessThan1.IN9
a[24] => LessThan0.IN8
a[24] => Equal0.IN7
a[24] => LessThan1.IN8
a[25] => LessThan0.IN7
a[25] => Equal0.IN6
a[25] => LessThan1.IN7
a[26] => LessThan0.IN6
a[26] => Equal0.IN5
a[26] => LessThan1.IN6
a[27] => LessThan0.IN5
a[27] => Equal0.IN4
a[27] => LessThan1.IN5
a[28] => LessThan0.IN4
a[28] => Equal0.IN3
a[28] => LessThan1.IN4
a[29] => LessThan0.IN3
a[29] => Equal0.IN2
a[29] => LessThan1.IN3
a[30] => LessThan0.IN2
a[30] => Equal0.IN1
a[30] => LessThan1.IN2
a[31] => LessThan0.IN1
a[31] => Equal0.IN0
a[31] => LessThan1.IN1
b[0] => LessThan0.IN64
b[0] => Equal0.IN63
b[0] => LessThan1.IN64
b[1] => LessThan0.IN63
b[1] => Equal0.IN62
b[1] => LessThan1.IN63
b[2] => LessThan0.IN62
b[2] => Equal0.IN61
b[2] => LessThan1.IN62
b[3] => LessThan0.IN61
b[3] => Equal0.IN60
b[3] => LessThan1.IN61
b[4] => LessThan0.IN60
b[4] => Equal0.IN59
b[4] => LessThan1.IN60
b[5] => LessThan0.IN59
b[5] => Equal0.IN58
b[5] => LessThan1.IN59
b[6] => LessThan0.IN58
b[6] => Equal0.IN57
b[6] => LessThan1.IN58
b[7] => LessThan0.IN57
b[7] => Equal0.IN56
b[7] => LessThan1.IN57
b[8] => LessThan0.IN56
b[8] => Equal0.IN55
b[8] => LessThan1.IN56
b[9] => LessThan0.IN55
b[9] => Equal0.IN54
b[9] => LessThan1.IN55
b[10] => LessThan0.IN54
b[10] => Equal0.IN53
b[10] => LessThan1.IN54
b[11] => LessThan0.IN53
b[11] => Equal0.IN52
b[11] => LessThan1.IN53
b[12] => LessThan0.IN52
b[12] => Equal0.IN51
b[12] => LessThan1.IN52
b[13] => LessThan0.IN51
b[13] => Equal0.IN50
b[13] => LessThan1.IN51
b[14] => LessThan0.IN50
b[14] => Equal0.IN49
b[14] => LessThan1.IN50
b[15] => LessThan0.IN49
b[15] => Equal0.IN48
b[15] => LessThan1.IN49
b[16] => LessThan0.IN48
b[16] => Equal0.IN47
b[16] => LessThan1.IN48
b[17] => LessThan0.IN47
b[17] => Equal0.IN46
b[17] => LessThan1.IN47
b[18] => LessThan0.IN46
b[18] => Equal0.IN45
b[18] => LessThan1.IN46
b[19] => LessThan0.IN45
b[19] => Equal0.IN44
b[19] => LessThan1.IN45
b[20] => LessThan0.IN44
b[20] => Equal0.IN43
b[20] => LessThan1.IN44
b[21] => LessThan0.IN43
b[21] => Equal0.IN42
b[21] => LessThan1.IN43
b[22] => LessThan0.IN42
b[22] => Equal0.IN41
b[22] => LessThan1.IN42
b[23] => LessThan0.IN41
b[23] => Equal0.IN40
b[23] => LessThan1.IN41
b[24] => LessThan0.IN40
b[24] => Equal0.IN39
b[24] => LessThan1.IN40
b[25] => LessThan0.IN39
b[25] => Equal0.IN38
b[25] => LessThan1.IN39
b[26] => LessThan0.IN38
b[26] => Equal0.IN37
b[26] => LessThan1.IN38
b[27] => LessThan0.IN37
b[27] => Equal0.IN36
b[27] => LessThan1.IN37
b[28] => LessThan0.IN36
b[28] => Equal0.IN35
b[28] => LessThan1.IN36
b[29] => LessThan0.IN35
b[29] => Equal0.IN34
b[29] => LessThan1.IN35
b[30] => LessThan0.IN34
b[30] => Equal0.IN33
b[30] => LessThan1.IN34
b[31] => LessThan0.IN33
b[31] => Equal0.IN32
b[31] => LessThan1.IN33
gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lt <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Branch_Unit:Branch_U|CompUnsigned:CompUnsigned_BGEU
a[0] => LessThan0.IN32
a[0] => Equal0.IN31
a[0] => LessThan1.IN32
a[1] => LessThan0.IN31
a[1] => Equal0.IN30
a[1] => LessThan1.IN31
a[2] => LessThan0.IN30
a[2] => Equal0.IN29
a[2] => LessThan1.IN30
a[3] => LessThan0.IN29
a[3] => Equal0.IN28
a[3] => LessThan1.IN29
a[4] => LessThan0.IN28
a[4] => Equal0.IN27
a[4] => LessThan1.IN28
a[5] => LessThan0.IN27
a[5] => Equal0.IN26
a[5] => LessThan1.IN27
a[6] => LessThan0.IN26
a[6] => Equal0.IN25
a[6] => LessThan1.IN26
a[7] => LessThan0.IN25
a[7] => Equal0.IN24
a[7] => LessThan1.IN25
a[8] => LessThan0.IN24
a[8] => Equal0.IN23
a[8] => LessThan1.IN24
a[9] => LessThan0.IN23
a[9] => Equal0.IN22
a[9] => LessThan1.IN23
a[10] => LessThan0.IN22
a[10] => Equal0.IN21
a[10] => LessThan1.IN22
a[11] => LessThan0.IN21
a[11] => Equal0.IN20
a[11] => LessThan1.IN21
a[12] => LessThan0.IN20
a[12] => Equal0.IN19
a[12] => LessThan1.IN20
a[13] => LessThan0.IN19
a[13] => Equal0.IN18
a[13] => LessThan1.IN19
a[14] => LessThan0.IN18
a[14] => Equal0.IN17
a[14] => LessThan1.IN18
a[15] => LessThan0.IN17
a[15] => Equal0.IN16
a[15] => LessThan1.IN17
a[16] => LessThan0.IN16
a[16] => Equal0.IN15
a[16] => LessThan1.IN16
a[17] => LessThan0.IN15
a[17] => Equal0.IN14
a[17] => LessThan1.IN15
a[18] => LessThan0.IN14
a[18] => Equal0.IN13
a[18] => LessThan1.IN14
a[19] => LessThan0.IN13
a[19] => Equal0.IN12
a[19] => LessThan1.IN13
a[20] => LessThan0.IN12
a[20] => Equal0.IN11
a[20] => LessThan1.IN12
a[21] => LessThan0.IN11
a[21] => Equal0.IN10
a[21] => LessThan1.IN11
a[22] => LessThan0.IN10
a[22] => Equal0.IN9
a[22] => LessThan1.IN10
a[23] => LessThan0.IN9
a[23] => Equal0.IN8
a[23] => LessThan1.IN9
a[24] => LessThan0.IN8
a[24] => Equal0.IN7
a[24] => LessThan1.IN8
a[25] => LessThan0.IN7
a[25] => Equal0.IN6
a[25] => LessThan1.IN7
a[26] => LessThan0.IN6
a[26] => Equal0.IN5
a[26] => LessThan1.IN6
a[27] => LessThan0.IN5
a[27] => Equal0.IN4
a[27] => LessThan1.IN5
a[28] => LessThan0.IN4
a[28] => Equal0.IN3
a[28] => LessThan1.IN4
a[29] => LessThan0.IN3
a[29] => Equal0.IN2
a[29] => LessThan1.IN3
a[30] => LessThan0.IN2
a[30] => Equal0.IN1
a[30] => LessThan1.IN2
a[31] => LessThan0.IN1
a[31] => Equal0.IN0
a[31] => LessThan1.IN1
b[0] => LessThan0.IN64
b[0] => Equal0.IN63
b[0] => LessThan1.IN64
b[1] => LessThan0.IN63
b[1] => Equal0.IN62
b[1] => LessThan1.IN63
b[2] => LessThan0.IN62
b[2] => Equal0.IN61
b[2] => LessThan1.IN62
b[3] => LessThan0.IN61
b[3] => Equal0.IN60
b[3] => LessThan1.IN61
b[4] => LessThan0.IN60
b[4] => Equal0.IN59
b[4] => LessThan1.IN60
b[5] => LessThan0.IN59
b[5] => Equal0.IN58
b[5] => LessThan1.IN59
b[6] => LessThan0.IN58
b[6] => Equal0.IN57
b[6] => LessThan1.IN58
b[7] => LessThan0.IN57
b[7] => Equal0.IN56
b[7] => LessThan1.IN57
b[8] => LessThan0.IN56
b[8] => Equal0.IN55
b[8] => LessThan1.IN56
b[9] => LessThan0.IN55
b[9] => Equal0.IN54
b[9] => LessThan1.IN55
b[10] => LessThan0.IN54
b[10] => Equal0.IN53
b[10] => LessThan1.IN54
b[11] => LessThan0.IN53
b[11] => Equal0.IN52
b[11] => LessThan1.IN53
b[12] => LessThan0.IN52
b[12] => Equal0.IN51
b[12] => LessThan1.IN52
b[13] => LessThan0.IN51
b[13] => Equal0.IN50
b[13] => LessThan1.IN51
b[14] => LessThan0.IN50
b[14] => Equal0.IN49
b[14] => LessThan1.IN50
b[15] => LessThan0.IN49
b[15] => Equal0.IN48
b[15] => LessThan1.IN49
b[16] => LessThan0.IN48
b[16] => Equal0.IN47
b[16] => LessThan1.IN48
b[17] => LessThan0.IN47
b[17] => Equal0.IN46
b[17] => LessThan1.IN47
b[18] => LessThan0.IN46
b[18] => Equal0.IN45
b[18] => LessThan1.IN46
b[19] => LessThan0.IN45
b[19] => Equal0.IN44
b[19] => LessThan1.IN45
b[20] => LessThan0.IN44
b[20] => Equal0.IN43
b[20] => LessThan1.IN44
b[21] => LessThan0.IN43
b[21] => Equal0.IN42
b[21] => LessThan1.IN43
b[22] => LessThan0.IN42
b[22] => Equal0.IN41
b[22] => LessThan1.IN42
b[23] => LessThan0.IN41
b[23] => Equal0.IN40
b[23] => LessThan1.IN41
b[24] => LessThan0.IN40
b[24] => Equal0.IN39
b[24] => LessThan1.IN40
b[25] => LessThan0.IN39
b[25] => Equal0.IN38
b[25] => LessThan1.IN39
b[26] => LessThan0.IN38
b[26] => Equal0.IN37
b[26] => LessThan1.IN38
b[27] => LessThan0.IN37
b[27] => Equal0.IN36
b[27] => LessThan1.IN37
b[28] => LessThan0.IN36
b[28] => Equal0.IN35
b[28] => LessThan1.IN36
b[29] => LessThan0.IN35
b[29] => Equal0.IN34
b[29] => LessThan1.IN35
b[30] => LessThan0.IN34
b[30] => Equal0.IN33
b[30] => LessThan1.IN34
b[31] => LessThan0.IN33
b[31] => Equal0.IN32
b[31] => LessThan1.IN33
gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lt <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|Branch_Unit:Branch_U|Mux_32x1:Mux_32x1_Select
sel[0] => Mux0.IN4
sel[1] => Mux0.IN3
sel[2] => Mux0.IN2
sel[3] => Mux0.IN1
sel[4] => Mux0.IN0
in_0 => Mux0.IN5
in_1 => Mux0.IN6
in_2 => Mux0.IN7
in_3 => Mux0.IN8
in_4 => Mux0.IN9
in_5 => Mux0.IN10
in_6 => Mux0.IN11
in_7 => Mux0.IN12
in_8 => Mux0.IN13
in_9 => Mux0.IN14
in_10 => Mux0.IN15
in_11 => Mux0.IN16
in_12 => Mux0.IN17
in_13 => Mux0.IN18
in_14 => Mux0.IN19
in_15 => Mux0.IN20
in_16 => Mux0.IN21
in_17 => Mux0.IN22
in_18 => Mux0.IN23
in_19 => Mux0.IN24
in_20 => Mux0.IN25
in_21 => Mux0.IN26
in_22 => Mux0.IN27
in_23 => Mux0.IN28
in_24 => Mux0.IN29
in_25 => Mux0.IN30
in_26 => Mux0.IN31
in_27 => Mux0.IN32
in_28 => Mux0.IN33
in_29 => Mux0.IN34
in_30 => Mux0.IN35
in_31 => Mux0.IN36
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|mux_1:muxBran
in_0[0] => out.DATAA
in_0[1] => out.DATAA
in_0[2] => out.DATAA
in_0[3] => out.DATAA
in_0[4] => out.DATAA
in_0[5] => out.DATAA
in_0[6] => out.DATAA
in_0[7] => out.DATAA
in_0[8] => out.DATAA
in_0[9] => out.DATAA
in_0[10] => out.DATAA
in_0[11] => out.DATAA
in_0[12] => out.DATAA
in_0[13] => out.DATAA
in_0[14] => out.DATAA
in_0[15] => out.DATAA
in_0[16] => out.DATAA
in_0[17] => out.DATAA
in_0[18] => out.DATAA
in_0[19] => out.DATAA
in_0[20] => out.DATAA
in_0[21] => out.DATAA
in_0[22] => out.DATAA
in_0[23] => out.DATAA
in_0[24] => out.DATAA
in_0[25] => out.DATAA
in_0[26] => out.DATAA
in_0[27] => out.DATAA
in_0[28] => out.DATAA
in_0[29] => out.DATAA
in_0[30] => out.DATAA
in_0[31] => out.DATAA
in_1[0] => out.DATAB
in_1[1] => out.DATAB
in_1[2] => out.DATAB
in_1[3] => out.DATAB
in_1[4] => out.DATAB
in_1[5] => out.DATAB
in_1[6] => out.DATAB
in_1[7] => out.DATAB
in_1[8] => out.DATAB
in_1[9] => out.DATAB
in_1[10] => out.DATAB
in_1[11] => out.DATAB
in_1[12] => out.DATAB
in_1[13] => out.DATAB
in_1[14] => out.DATAB
in_1[15] => out.DATAB
in_1[16] => out.DATAB
in_1[17] => out.DATAB
in_1[18] => out.DATAB
in_1[19] => out.DATAB
in_1[20] => out.DATAB
in_1[21] => out.DATAB
in_1[22] => out.DATAB
in_1[23] => out.DATAB
in_1[24] => out.DATAB
in_1[25] => out.DATAB
in_1[26] => out.DATAB
in_1[27] => out.DATAB
in_1[28] => out.DATAB
in_1[29] => out.DATAB
in_1[30] => out.DATAB
in_1[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|DataMemory_2:DataMem
clk => clk.IN4
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => addr[0].IN4
address[3] => addr[1].IN4
address[4] => addr[2].IN4
address[5] => addr[3].IN4
address[6] => addr[4].IN4
address[7] => addr[5].IN4
address[8] => addr[6].IN4
address[9] => addr[7].IN4
address[10] => addr[8].IN4
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
DataWr[0] => DataWr[0].IN1
DataWr[1] => DataWr[1].IN1
DataWr[2] => DataWr[2].IN1
DataWr[3] => DataWr[3].IN1
DataWr[4] => DataWr[4].IN1
DataWr[5] => DataWr[5].IN1
DataWr[6] => DataWr[6].IN1
DataWr[7] => DataWr[7].IN1
DataWr[8] => DataWr[8].IN1
DataWr[9] => DataWr[9].IN1
DataWr[10] => DataWr[10].IN1
DataWr[11] => DataWr[11].IN1
DataWr[12] => DataWr[12].IN1
DataWr[13] => DataWr[13].IN1
DataWr[14] => DataWr[14].IN1
DataWr[15] => DataWr[15].IN1
DataWr[16] => DataWr[16].IN1
DataWr[17] => DataWr[17].IN1
DataWr[18] => DataWr[18].IN1
DataWr[19] => DataWr[19].IN1
DataWr[20] => DataWr[20].IN1
DataWr[21] => DataWr[21].IN1
DataWr[22] => DataWr[22].IN1
DataWr[23] => DataWr[23].IN1
DataWr[24] => DataWr[24].IN1
DataWr[25] => DataWr[25].IN1
DataWr[26] => DataWr[26].IN1
DataWr[27] => DataWr[27].IN1
DataWr[28] => DataWr[28].IN1
DataWr[29] => DataWr[29].IN1
DataWr[30] => DataWr[30].IN1
DataWr[31] => DataWr[31].IN1
DMWr => wren.OUTPUTSELECT
DMWr => wren.OUTPUTSELECT
DMWr => wren.OUTPUTSELECT
DMWr => wren.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMWr => DataRd.OUTPUTSELECT
DMCtrl[0] => Decoder0.IN2
DMCtrl[0] => Decoder1.IN2
DMCtrl[0] => Decoder2.IN2
DMCtrl[0] => Decoder3.IN2
DMCtrl[0] => Mux0.IN7
DMCtrl[0] => Mux1.IN7
DMCtrl[0] => Mux2.IN7
DMCtrl[0] => Mux3.IN7
DMCtrl[0] => Mux4.IN7
DMCtrl[0] => Mux5.IN7
DMCtrl[0] => Mux6.IN7
DMCtrl[0] => Mux7.IN7
DMCtrl[0] => Mux8.IN7
DMCtrl[0] => Mux9.IN7
DMCtrl[0] => Mux10.IN7
DMCtrl[0] => Mux11.IN7
DMCtrl[0] => Mux12.IN7
DMCtrl[0] => Mux13.IN7
DMCtrl[0] => Mux14.IN7
DMCtrl[0] => Mux15.IN7
DMCtrl[0] => Mux16.IN6
DMCtrl[0] => Mux17.IN6
DMCtrl[0] => Mux18.IN6
DMCtrl[0] => Mux19.IN6
DMCtrl[0] => Mux20.IN6
DMCtrl[0] => Mux21.IN6
DMCtrl[0] => Mux22.IN6
DMCtrl[0] => Mux23.IN6
DMCtrl[0] => Decoder4.IN2
DMCtrl[1] => Decoder0.IN1
DMCtrl[1] => Decoder1.IN1
DMCtrl[1] => Decoder2.IN1
DMCtrl[1] => Decoder3.IN1
DMCtrl[1] => Mux0.IN6
DMCtrl[1] => Mux1.IN6
DMCtrl[1] => Mux2.IN6
DMCtrl[1] => Mux3.IN6
DMCtrl[1] => Mux4.IN6
DMCtrl[1] => Mux5.IN6
DMCtrl[1] => Mux6.IN6
DMCtrl[1] => Mux7.IN6
DMCtrl[1] => Mux8.IN6
DMCtrl[1] => Mux9.IN6
DMCtrl[1] => Mux10.IN6
DMCtrl[1] => Mux11.IN6
DMCtrl[1] => Mux12.IN6
DMCtrl[1] => Mux13.IN6
DMCtrl[1] => Mux14.IN6
DMCtrl[1] => Mux15.IN6
DMCtrl[1] => Mux16.IN5
DMCtrl[1] => Mux17.IN5
DMCtrl[1] => Mux18.IN5
DMCtrl[1] => Mux19.IN5
DMCtrl[1] => Mux20.IN5
DMCtrl[1] => Mux21.IN5
DMCtrl[1] => Mux22.IN5
DMCtrl[1] => Mux23.IN5
DMCtrl[1] => Decoder4.IN1
DMCtrl[2] => Decoder0.IN0
DMCtrl[2] => Decoder1.IN0
DMCtrl[2] => Decoder2.IN0
DMCtrl[2] => Decoder3.IN0
DMCtrl[2] => Mux0.IN5
DMCtrl[2] => Mux1.IN5
DMCtrl[2] => Mux2.IN5
DMCtrl[2] => Mux3.IN5
DMCtrl[2] => Mux4.IN5
DMCtrl[2] => Mux5.IN5
DMCtrl[2] => Mux6.IN5
DMCtrl[2] => Mux7.IN5
DMCtrl[2] => Mux8.IN5
DMCtrl[2] => Mux9.IN5
DMCtrl[2] => Mux10.IN5
DMCtrl[2] => Mux11.IN5
DMCtrl[2] => Mux12.IN5
DMCtrl[2] => Mux13.IN5
DMCtrl[2] => Mux14.IN5
DMCtrl[2] => Mux15.IN5
DMCtrl[2] => Mux16.IN4
DMCtrl[2] => Mux17.IN4
DMCtrl[2] => Mux18.IN4
DMCtrl[2] => Mux19.IN4
DMCtrl[2] => Mux20.IN4
DMCtrl[2] => Mux21.IN4
DMCtrl[2] => Mux22.IN4
DMCtrl[2] => Mux23.IN4
DMCtrl[2] => Decoder4.IN0
DataRd[0] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[1] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[2] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[3] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[4] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[5] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[6] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[7] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[8] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[9] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[10] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[11] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[12] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[13] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[14] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[15] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[16] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[17] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[18] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[19] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[20] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[21] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[22] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[23] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[24] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[25] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[26] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[27] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[28] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[29] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[30] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE
DataRd[31] <= DataRd.DB_MAX_OUTPUT_PORT_TYPE


|monocicle|DataMemory_2:DataMem|ram:ram_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|monocicle|DataMemory_2:DataMem|ram:ram_0|altsyncram:altsyncram_component
wren_a => altsyncram_jil1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jil1:auto_generated.data_a[0]
data_a[1] => altsyncram_jil1:auto_generated.data_a[1]
data_a[2] => altsyncram_jil1:auto_generated.data_a[2]
data_a[3] => altsyncram_jil1:auto_generated.data_a[3]
data_a[4] => altsyncram_jil1:auto_generated.data_a[4]
data_a[5] => altsyncram_jil1:auto_generated.data_a[5]
data_a[6] => altsyncram_jil1:auto_generated.data_a[6]
data_a[7] => altsyncram_jil1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jil1:auto_generated.address_a[0]
address_a[1] => altsyncram_jil1:auto_generated.address_a[1]
address_a[2] => altsyncram_jil1:auto_generated.address_a[2]
address_a[3] => altsyncram_jil1:auto_generated.address_a[3]
address_a[4] => altsyncram_jil1:auto_generated.address_a[4]
address_a[5] => altsyncram_jil1:auto_generated.address_a[5]
address_a[6] => altsyncram_jil1:auto_generated.address_a[6]
address_a[7] => altsyncram_jil1:auto_generated.address_a[7]
address_a[8] => altsyncram_jil1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jil1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jil1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jil1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jil1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jil1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jil1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jil1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jil1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jil1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|monocicle|DataMemory_2:DataMem|ram:ram_0|altsyncram:altsyncram_component|altsyncram_jil1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|monocicle|DataMemory_2:DataMem|ram:ram_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|monocicle|DataMemory_2:DataMem|ram:ram_1|altsyncram:altsyncram_component
wren_a => altsyncram_jil1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jil1:auto_generated.data_a[0]
data_a[1] => altsyncram_jil1:auto_generated.data_a[1]
data_a[2] => altsyncram_jil1:auto_generated.data_a[2]
data_a[3] => altsyncram_jil1:auto_generated.data_a[3]
data_a[4] => altsyncram_jil1:auto_generated.data_a[4]
data_a[5] => altsyncram_jil1:auto_generated.data_a[5]
data_a[6] => altsyncram_jil1:auto_generated.data_a[6]
data_a[7] => altsyncram_jil1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jil1:auto_generated.address_a[0]
address_a[1] => altsyncram_jil1:auto_generated.address_a[1]
address_a[2] => altsyncram_jil1:auto_generated.address_a[2]
address_a[3] => altsyncram_jil1:auto_generated.address_a[3]
address_a[4] => altsyncram_jil1:auto_generated.address_a[4]
address_a[5] => altsyncram_jil1:auto_generated.address_a[5]
address_a[6] => altsyncram_jil1:auto_generated.address_a[6]
address_a[7] => altsyncram_jil1:auto_generated.address_a[7]
address_a[8] => altsyncram_jil1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jil1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jil1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jil1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jil1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jil1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jil1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jil1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jil1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jil1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|monocicle|DataMemory_2:DataMem|ram:ram_1|altsyncram:altsyncram_component|altsyncram_jil1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|monocicle|DataMemory_2:DataMem|ram:ram_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|monocicle|DataMemory_2:DataMem|ram:ram_2|altsyncram:altsyncram_component
wren_a => altsyncram_jil1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jil1:auto_generated.data_a[0]
data_a[1] => altsyncram_jil1:auto_generated.data_a[1]
data_a[2] => altsyncram_jil1:auto_generated.data_a[2]
data_a[3] => altsyncram_jil1:auto_generated.data_a[3]
data_a[4] => altsyncram_jil1:auto_generated.data_a[4]
data_a[5] => altsyncram_jil1:auto_generated.data_a[5]
data_a[6] => altsyncram_jil1:auto_generated.data_a[6]
data_a[7] => altsyncram_jil1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jil1:auto_generated.address_a[0]
address_a[1] => altsyncram_jil1:auto_generated.address_a[1]
address_a[2] => altsyncram_jil1:auto_generated.address_a[2]
address_a[3] => altsyncram_jil1:auto_generated.address_a[3]
address_a[4] => altsyncram_jil1:auto_generated.address_a[4]
address_a[5] => altsyncram_jil1:auto_generated.address_a[5]
address_a[6] => altsyncram_jil1:auto_generated.address_a[6]
address_a[7] => altsyncram_jil1:auto_generated.address_a[7]
address_a[8] => altsyncram_jil1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jil1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jil1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jil1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jil1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jil1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jil1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jil1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jil1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jil1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|monocicle|DataMemory_2:DataMem|ram:ram_2|altsyncram:altsyncram_component|altsyncram_jil1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|monocicle|DataMemory_2:DataMem|ram:ram_3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|monocicle|DataMemory_2:DataMem|ram:ram_3|altsyncram:altsyncram_component
wren_a => altsyncram_jil1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jil1:auto_generated.data_a[0]
data_a[1] => altsyncram_jil1:auto_generated.data_a[1]
data_a[2] => altsyncram_jil1:auto_generated.data_a[2]
data_a[3] => altsyncram_jil1:auto_generated.data_a[3]
data_a[4] => altsyncram_jil1:auto_generated.data_a[4]
data_a[5] => altsyncram_jil1:auto_generated.data_a[5]
data_a[6] => altsyncram_jil1:auto_generated.data_a[6]
data_a[7] => altsyncram_jil1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jil1:auto_generated.address_a[0]
address_a[1] => altsyncram_jil1:auto_generated.address_a[1]
address_a[2] => altsyncram_jil1:auto_generated.address_a[2]
address_a[3] => altsyncram_jil1:auto_generated.address_a[3]
address_a[4] => altsyncram_jil1:auto_generated.address_a[4]
address_a[5] => altsyncram_jil1:auto_generated.address_a[5]
address_a[6] => altsyncram_jil1:auto_generated.address_a[6]
address_a[7] => altsyncram_jil1:auto_generated.address_a[7]
address_a[8] => altsyncram_jil1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jil1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jil1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jil1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jil1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jil1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jil1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jil1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jil1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jil1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|monocicle|DataMemory_2:DataMem|ram:ram_3|altsyncram:altsyncram_component|altsyncram_jil1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|monocicle|mux_2:muxWrite
in_0[0] => Mux31.IN1
in_0[1] => Mux30.IN1
in_0[2] => Mux29.IN1
in_0[3] => Mux28.IN1
in_0[4] => Mux27.IN1
in_0[5] => Mux26.IN1
in_0[6] => Mux25.IN1
in_0[7] => Mux24.IN1
in_0[8] => Mux23.IN1
in_0[9] => Mux22.IN1
in_0[10] => Mux21.IN1
in_0[11] => Mux20.IN1
in_0[12] => Mux19.IN1
in_0[13] => Mux18.IN1
in_0[14] => Mux17.IN1
in_0[15] => Mux16.IN1
in_0[16] => Mux15.IN1
in_0[17] => Mux14.IN1
in_0[18] => Mux13.IN1
in_0[19] => Mux12.IN1
in_0[20] => Mux11.IN1
in_0[21] => Mux10.IN1
in_0[22] => Mux9.IN1
in_0[23] => Mux8.IN1
in_0[24] => Mux7.IN1
in_0[25] => Mux6.IN1
in_0[26] => Mux5.IN1
in_0[27] => Mux4.IN1
in_0[28] => Mux3.IN1
in_0[29] => Mux2.IN1
in_0[30] => Mux1.IN1
in_0[31] => Mux0.IN1
in_1[0] => Mux31.IN2
in_1[1] => Mux30.IN2
in_1[2] => Mux29.IN2
in_1[3] => Mux28.IN2
in_1[4] => Mux27.IN2
in_1[5] => Mux26.IN2
in_1[6] => Mux25.IN2
in_1[7] => Mux24.IN2
in_1[8] => Mux23.IN2
in_1[9] => Mux22.IN2
in_1[10] => Mux21.IN2
in_1[11] => Mux20.IN2
in_1[12] => Mux19.IN2
in_1[13] => Mux18.IN2
in_1[14] => Mux17.IN2
in_1[15] => Mux16.IN2
in_1[16] => Mux15.IN2
in_1[17] => Mux14.IN2
in_1[18] => Mux13.IN2
in_1[19] => Mux12.IN2
in_1[20] => Mux11.IN2
in_1[21] => Mux10.IN2
in_1[22] => Mux9.IN2
in_1[23] => Mux8.IN2
in_1[24] => Mux7.IN2
in_1[25] => Mux6.IN2
in_1[26] => Mux5.IN2
in_1[27] => Mux4.IN2
in_1[28] => Mux3.IN2
in_1[29] => Mux2.IN2
in_1[30] => Mux1.IN2
in_1[31] => Mux0.IN2
in_2[0] => Mux31.IN3
in_2[1] => Mux30.IN3
in_2[2] => Mux29.IN3
in_2[3] => Mux28.IN3
in_2[4] => Mux27.IN3
in_2[5] => Mux26.IN3
in_2[6] => Mux25.IN3
in_2[7] => Mux24.IN3
in_2[8] => Mux23.IN3
in_2[9] => Mux22.IN3
in_2[10] => Mux21.IN3
in_2[11] => Mux20.IN3
in_2[12] => Mux19.IN3
in_2[13] => Mux18.IN3
in_2[14] => Mux17.IN3
in_2[15] => Mux16.IN3
in_2[16] => Mux15.IN3
in_2[17] => Mux14.IN3
in_2[18] => Mux13.IN3
in_2[19] => Mux12.IN3
in_2[20] => Mux11.IN3
in_2[21] => Mux10.IN3
in_2[22] => Mux9.IN3
in_2[23] => Mux8.IN3
in_2[24] => Mux7.IN3
in_2[25] => Mux6.IN3
in_2[26] => Mux5.IN3
in_2[27] => Mux4.IN3
in_2[28] => Mux3.IN3
in_2[29] => Mux2.IN3
in_2[30] => Mux1.IN3
in_2[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


