 
****************************************
Report : area
Design : top
Version: K-2015.06
Date   : Wed Aug 28 08:58:53 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          147
Number of nets:                           474
Number of cells:                          263
Number of combinational cells:            208
Number of sequential cells:                48
Number of macros/black boxes:               0
Number of buf/inv:                         90
Number of references:                      10

Combinational area:               1910.960822
Buf/Inv area:                      635.418004
Noncombinational area:            1589.721626
Macro/Black Box area:                0.000000
Net Interconnect area:           97160.486786

Total cell area:                  3500.682449
Total area:                     100661.169235

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ---------------------
top                               3500.6824    100.0    48.2447     0.0000  0.0000  top
DUT_1                             3019.4122     86.3  1100.2145  1444.9875  0.0000  serializer_test_1
DUT_1/add_35                       474.2101     13.5   474.2101     0.0000  0.0000  serializer_DW01_inc_0
DUT_2                              132.9671      3.8    98.8428    34.1243  0.0000  Parity_test_1
DUT_3                              235.3400      6.7   124.7302   110.6098  0.0000  FSM_test_1
DUT_4                               37.6544      1.1    37.6544     0.0000  0.0000  mux
U0_mux2X1                           15.2971      0.4    15.2971     0.0000  0.0000  Mux_dft_1
U2_mux2X1                           11.7670      0.3    11.7670     0.0000  0.0000  Mux_dft_0
--------------------------------  ---------  -------  ---------  ---------  ------  ---------------------
Total                                                 1910.9608  1589.7216  0.0000

1
