{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 10:09:05 2005 " "Info: Processing started: Mon Jan 24 10:09:05 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "hdvb0 EP2C20F484C6 " "Info: Selected device EP2C20F484C6 for design hdvb0" {  } {  } 0}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "EP2C20F484C6 " "Info: Compilation Report contains advance information. Specifications for device EP2C20F484C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation -- Fitter effort may be decreased to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "160 160 " "Info: No exact pin location assignment(s) for 160 pins of 160 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxclka_p " "Info: Pin rxclka_p not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 13 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclka_p" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclka_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxclka_p } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxclkb_p " "Info: Pin rxclkb_p not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 13 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkb_p" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclkb_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxclkb_p } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxclka_n " "Info: Pin rxclka_n not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclka_n" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclka_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxclka_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxclkb_n " "Info: Pin rxclkb_n not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkb_n" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclkb_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxclkb_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "cd_muteb2 " "Info: Pin cd_muteb2 not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_muteb2" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { cd_muteb2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxda\[7\] " "Info: Pin rxda\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxda\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxda[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxda[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxda\[6\] " "Info: Pin rxda\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxda\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxda[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxda[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxda\[5\] " "Info: Pin rxda\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxda\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxda[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxda[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxda\[4\] " "Info: Pin rxda\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxda\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxda[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxda[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxda\[3\] " "Info: Pin rxda\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxda\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxda[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxda[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxda\[2\] " "Info: Pin rxda\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxda\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxda[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxda[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxda\[1\] " "Info: Pin rxda\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxda\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxda[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxda[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxda\[0\] " "Info: Pin rxda\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxda\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxda[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxda[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxdb\[7\] " "Info: Pin rxdb\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxdb\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxdb[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxdb[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxdb\[6\] " "Info: Pin rxdb\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxdb\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxdb[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxdb[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxdb\[5\] " "Info: Pin rxdb\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxdb\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxdb[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxdb[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxdb\[4\] " "Info: Pin rxdb\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxdb\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxdb[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxdb[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxdb\[3\] " "Info: Pin rxdb\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxdb\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxdb[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxdb[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxdb\[2\] " "Info: Pin rxdb\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxdb\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxdb[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxdb[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxdb\[1\] " "Info: Pin rxdb\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxdb\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxdb[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxdb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxdb\[0\] " "Info: Pin rxdb\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxdb\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxdb[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxdb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxsta\[2\] " "Info: Pin rxsta\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxsta\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxsta[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxsta[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxsta\[1\] " "Info: Pin rxsta\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxsta\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxsta[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxsta[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxsta\[0\] " "Info: Pin rxsta\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxsta\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxsta[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxsta[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxstb\[2\] " "Info: Pin rxstb\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxstb\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxstb[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxstb[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxstb\[1\] " "Info: Pin rxstb\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxstb\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxstb[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxstb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rxstb\[0\] " "Info: Pin rxstb\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxstb\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rxstb[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rxstb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "lfib " "Info: Pin lfib not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 18 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "lfib" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { lfib } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { lfib } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txerra " "Info: Pin txerra not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 19 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txerra" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txerra } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txerra } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txerrb " "Info: Pin txerrb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 19 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txerrb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txerrb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txerrb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txclka " "Info: Pin txclka not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 21 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclka" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclka } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txclka } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txclkb " "Info: Pin txclkb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 21 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txclkb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txda\[7\] " "Info: Pin txda\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txda\[6\] " "Info: Pin txda\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txda\[5\] " "Info: Pin txda\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txda\[4\] " "Info: Pin txda\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txda\[3\] " "Info: Pin txda\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txda\[2\] " "Info: Pin txda\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txda\[1\] " "Info: Pin txda\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txda\[0\] " "Info: Pin txda\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txdb\[7\] " "Info: Pin txdb\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txdb\[6\] " "Info: Pin txdb\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txdb\[5\] " "Info: Pin txdb\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txdb\[4\] " "Info: Pin txdb\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txdb\[3\] " "Info: Pin txdb\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txdb\[2\] " "Info: Pin txdb\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txdb\[1\] " "Info: Pin txdb\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txdb\[0\] " "Info: Pin txdb\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txcta\[1\] " "Info: Pin txcta\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 23 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txcta\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txcta[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txcta[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txcta\[0\] " "Info: Pin txcta\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 23 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txcta\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txcta[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txcta[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txctb\[1\] " "Info: Pin txctb\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 23 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txctb\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txctb[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txctb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txctb\[0\] " "Info: Pin txctb\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 23 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txctb\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txctb[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txctb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "sd_hda " "Info: Pin sd_hda not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 24 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_hda" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_hda } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_hda } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "sd_hdb " "Info: Pin sd_hdb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 24 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_hdb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_hdb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_hdb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rclkena " "Info: Pin rclkena not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rclkena" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rclkena } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rclkena } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rclkenb " "Info: Pin rclkenb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rclkenb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rclkenb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rclkenb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "lpena " "Info: Pin lpena not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "lpena" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { lpena } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { lpena } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "lpenb " "Info: Pin lpenb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "lpenb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { lpenb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { lpenb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ulca " "Info: Pin ulca not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ulca" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ulca } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ulca } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ulcb " "Info: Pin ulcb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ulcb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ulcb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ulcb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "insela " "Info: Pin insela not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 28 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "insela" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { insela } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { insela } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "inselb " "Info: Pin inselb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 28 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "inselb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { inselb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { inselb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "spdsela " "Info: Pin spdsela not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spdsela" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spdsela } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spdsela } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "spdselb " "Info: Pin spdselb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spdselb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spdselb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spdselb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ldtden " "Info: Pin ldtden not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 30 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ldtden" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ldtden } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ldtden } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fclka_p " "Info: Pin fclka_p not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclka_p" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fclka_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fclka_p } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fclka_n " "Info: Pin fclka_n not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclka_n" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fclka_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fclka_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fclkb_p " "Info: Pin fclkb_p not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkb_p" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fclkb_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fclkb_p } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fclkb_n " "Info: Pin fclkb_n not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkb_n" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fclkb_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fclkb_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxdb\[9\] " "Info: Pin ptxdb\[9\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxdb\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxdb[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxdb[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxdb\[8\] " "Info: Pin ptxdb\[8\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxdb\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxdb[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxdb[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxdb\[7\] " "Info: Pin ptxdb\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxdb\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxdb[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxdb[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxdb\[6\] " "Info: Pin ptxdb\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxdb\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxdb[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxdb[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxdb\[5\] " "Info: Pin ptxdb\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxdb\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxdb[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxdb[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxdb\[4\] " "Info: Pin ptxdb\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxdb\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxdb[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxdb[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxdb\[3\] " "Info: Pin ptxdb\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxdb\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxdb[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxdb[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxdb\[2\] " "Info: Pin ptxdb\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxdb\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxdb[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxdb[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxdb\[1\] " "Info: Pin ptxdb\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxdb\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxdb[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxdb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxdb\[0\] " "Info: Pin ptxdb\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxdb\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxdb[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxdb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxda\[9\] " "Info: Pin prxda\[9\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxda\[8\] " "Info: Pin prxda\[8\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxda\[7\] " "Info: Pin prxda\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxda\[6\] " "Info: Pin prxda\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxda\[5\] " "Info: Pin prxda\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxda\[4\] " "Info: Pin prxda\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxda\[3\] " "Info: Pin prxda\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxda\[2\] " "Info: Pin prxda\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxda\[1\] " "Info: Pin prxda\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxda\[0\] " "Info: Pin prxda\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxdb\[9\] " "Info: Pin prxdb\[9\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxdb\[8\] " "Info: Pin prxdb\[8\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxdb\[7\] " "Info: Pin prxdb\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxdb\[6\] " "Info: Pin prxdb\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxdb\[5\] " "Info: Pin prxdb\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxdb\[4\] " "Info: Pin prxdb\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxdb\[3\] " "Info: Pin prxdb\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxdb\[2\] " "Info: Pin prxdb\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxdb\[1\] " "Info: Pin prxdb\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxdb\[0\] " "Info: Pin prxdb\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxclka " "Info: Pin prxclka not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 37 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxclka" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxclka } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxclka } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "prxclkb " "Info: Pin prxclkb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 37 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxclkb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxclkb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxclkb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxclka " "Info: Pin ptxclka not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 38 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxclka" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxclka } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxclka } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxclkb " "Info: Pin ptxclkb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 38 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxclkb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxclkb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxclkb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led270a " "Info: Pin led270a not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 41 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led270a" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led270a } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led270a } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led270b " "Info: Pin led270b not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 41 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led270b" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led270b } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led270b } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led360a " "Info: Pin led360a not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 41 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led360a" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led360a } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led360a } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led360b " "Info: Pin led360b not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 41 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led360b" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led360b } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led360b } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led540a " "Info: Pin led540a not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 42 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led540a" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led540a } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led540a } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led540b " "Info: Pin led540b not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 42 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led540b" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led540b } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led540b } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led7425a " "Info: Pin led7425a not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 42 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led7425a" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led7425a } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led7425a } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led7425b " "Info: Pin led7425b not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 42 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led7425b" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led7425b } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led7425b } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ledlfia " "Info: Pin ledlfia not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 43 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ledlfia" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ledlfia } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ledlfia } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ledlfib " "Info: Pin ledlfib not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 43 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ledlfib" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ledlfib } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ledlfib } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ledcda " "Info: Pin ledcda not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 44 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ledcda" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ledcda } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ledcda } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ledcdb " "Info: Pin ledcdb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 44 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ledcdb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ledcdb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ledcdb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "led2 " "Info: Pin led2 not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 45 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led2" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "clkout " "Info: Pin clkout not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 48 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "clkout" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { clkout } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { clkout } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rdy\[1\] " "Info: Pin rdy\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 51 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rdy\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rdy[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rdy[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rdy\[0\] " "Info: Pin rdy\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 51 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rdy\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rdy[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rdy[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ctl\[2\] " "Info: Pin ctl\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 52 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ctl\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ctl[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ctl[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ctl\[1\] " "Info: Pin ctl\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 52 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ctl\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ctl[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ctl[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ctl\[0\] " "Info: Pin ctl\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 52 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ctl\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ctl[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ctl[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "sdi " "Info: Pin sdi not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sdi" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sdi } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sdi } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "cd_muteb " "Info: Pin cd_muteb not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_muteb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { cd_muteb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ifclk " "Info: Pin ifclk not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 49 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ifclk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ifclk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "pa7_flagd_slcs " "Info: Pin pa7_flagd_slcs not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 50 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pa7_flagd_slcs" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { pa7_flagd_slcs } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { pa7_flagd_slcs } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[15\] " "Info: Pin fd\[15\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[15\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[15] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[14\] " "Info: Pin fd\[14\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[14\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[14] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[13\] " "Info: Pin fd\[13\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[13\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[13] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[12\] " "Info: Pin fd\[12\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[12\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[12] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[11\] " "Info: Pin fd\[11\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[11\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[11] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[10\] " "Info: Pin fd\[10\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[10\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[10] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[9\] " "Info: Pin fd\[9\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[8\] " "Info: Pin fd\[8\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[7\] " "Info: Pin fd\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[6\] " "Info: Pin fd\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[5\] " "Info: Pin fd\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[4\] " "Info: Pin fd\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[3\] " "Info: Pin fd\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[2\] " "Info: Pin fd\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[1\] " "Info: Pin fd\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "fd\[0\] " "Info: Pin fd\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "cd_mutea " "Info: Pin cd_mutea not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_mutea" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_mutea } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { cd_mutea } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txclkoa " "Info: Pin txclkoa not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkoa" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txclkoa } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "txclkob " "Info: Pin txclkob not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkob" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkob } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txclkob } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "lfia " "Info: Pin lfia not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 18 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "lfia" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { lfia } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { lfia } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reset_n " "Info: Pin reset_n not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 48 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { reset_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { reset_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "scl " "Info: Pin scl not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { scl } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "scse " "Info: Pin scse not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "scse" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scse } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { scse } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "sdo " "Info: Pin sdo not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sdo" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sdo } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sdo } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxda\[7\] " "Info: Pin ptxda\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxda\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxda[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxda[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxda\[2\] " "Info: Pin ptxda\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxda\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxda[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxda[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxda\[6\] " "Info: Pin ptxda\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxda\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxda[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxda[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxda\[3\] " "Info: Pin ptxda\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxda\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxda[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxda[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxda\[4\] " "Info: Pin ptxda\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxda\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxda[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxda[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxda\[9\] " "Info: Pin ptxda\[9\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxda\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxda[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxda[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxda\[5\] " "Info: Pin ptxda\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxda\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxda[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxda[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxda\[8\] " "Info: Pin ptxda\[8\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxda\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxda[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxda[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxda\[1\] " "Info: Pin ptxda\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxda\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxda[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxda[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ptxda\[0\] " "Info: Pin ptxda\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ptxda\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ptxda[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ptxda[0] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "txclkoa (placed in IOC_X0_Y13_N0 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node txclkoa (placed in IOC_X0_Y13_N0 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txclka " "Info: Destination node txclka" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 21 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclka" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclka } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txclka } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 12 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkoa" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txclkoa } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scl (placed in IOC_X0_Y13_N1 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node scl (placed in IOC_X0_Y13_N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { scl } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "txclka2  " "Info: Automatically promoted node txclka2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txda~1088 " "Info: Destination node txda~1088" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda~1088" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda~1088 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda~1088 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txda~1089 " "Info: Destination node txda~1089" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda~1089" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda~1089 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda~1089 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txda~1090 " "Info: Destination node txda~1090" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda~1090" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda~1090 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda~1090 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txda~1091 " "Info: Destination node txda~1091" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda~1091" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda~1091 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda~1091 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txda~1092 " "Info: Destination node txda~1092" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda~1092" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda~1092 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda~1092 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txda~1093 " "Info: Destination node txda~1093" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda~1093" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda~1093 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda~1093 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txda~1094 " "Info: Destination node txda~1094" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda~1094" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda~1094 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda~1094 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txda~1095 " "Info: Destination node txda~1095" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txda~1095" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txda~1095 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txda~1095 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txcta~272 " "Info: Destination node txcta~272" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 23 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txcta~272" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txcta~272 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txcta~272 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "txcta~273 " "Info: Destination node txcta~273" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 23 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txcta~273" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txcta~273 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txcta~273 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0}  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 649 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclka2" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txclka2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txclka2 } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hd_framegen:mod5\|hd_framegenerator:hdframe\|line_clk~reg0  " "Info: Automatically promoted node hd_framegen:mod5\|hd_framegenerator:hdframe\|line_clk~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|hd_framegenerator:hdframe\|line_clk~reg0" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|hd_framegenerator:hdframe|line_clk~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|hd_framegenerator:hdframe|line_clk~reg0 } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi:mod1\|write  " "Info: Automatically promoted node spi:mod1\|write " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|write" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|write } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spi:mod1|write } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi:mod1\|read  " "Info: Automatically promoted node spi:mod1\|read " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:mod1\|Mux~849 " "Info: Destination node spi:mod1\|Mux~849" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|Mux~849" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|Mux~849 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spi:mod1|Mux~849 } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|read" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|read } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spi:mod1|read } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n (placed in IOC_X0_Y13_N2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node reset_n (placed in IOC_X0_Y13_N2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" 62 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1876 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1876" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1876" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876 } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 48 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { reset_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { reset_n } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scse (placed in IOC_X24_Y27_N0 (CLK8, LVDSCLK4n, Input)) " "Info: Automatically promoted node scse (placed in IOC_X24_Y27_N0 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:mod1\|reg\[2\]~181 " "Info: Destination node spi:mod1\|reg\[2\]~181" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 40 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|reg\[2\]~181" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|reg[2]~181 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spi:mod1|reg[2]~181 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:mod1\|reg\[3\]~182 " "Info: Destination node spi:mod1\|reg\[3\]~182" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 40 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|reg\[3\]~182" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|reg[3]~182 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spi:mod1|reg[3]~182 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:mod1\|reg\[7\]~183 " "Info: Destination node spi:mod1\|reg\[7\]~183" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 40 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|reg\[7\]~183" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|reg[7]~183 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spi:mod1|reg[7]~183 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:mod1\|reg\[9\]~184 " "Info: Destination node spi:mod1\|reg\[9\]~184" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 40 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|reg\[9\]~184" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|reg[9]~184 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spi:mod1|reg[9]~184 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:mod1\|reg\[2\]~185 " "Info: Destination node spi:mod1\|reg\[2\]~185" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/spi.vhd" 40 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|reg\[2\]~185" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|reg[2]~185 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spi:mod1|reg[2]~185 } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 56 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "scse" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { scse } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { scse } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "smpte_292:mod6\|scram20_top:scram20_top_inst\|reset_sync  " "Info: Automatically promoted node smpte_292:mod6\|scram20_top:scram20_top_inst\|reset_sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/scramtx20_top.vhd" 146 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "smpte_292:mod6\|scram20_top:scram20_top_inst\|reset_sync" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { smpte_292:mod6|scram20_top:scram20_top_inst|reset_sync } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { smpte_292:mod6|scram20_top:scram20_top_inst|reset_sync } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hd_mute  " "Info: Automatically promoted node hd_mute " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|hd_framegenerator:hdframe\|sav " "Info: Destination node hd_framegen:mod5\|hd_framegenerator:hdframe\|sav" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|hd_framegenerator:hdframe\|sav" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|hd_framegenerator:hdframe|sav } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|hd_framegenerator:hdframe|sav } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|hd_framegenerator:hdframe\|line_clk~33 " "Info: Destination node hd_framegen:mod5\|hd_framegenerator:hdframe\|line_clk~33" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 21 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|hd_framegenerator:hdframe\|line_clk~33" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|hd_framegenerator:hdframe|line_clk~33 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|hd_framegenerator:hdframe|line_clk~33 } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 290 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_mute" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_mute } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_mute } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hd_framegen:mod5\|video_sm:video\|color_lut:color\|reduce_nor~691  " "Info: Automatically promoted node hd_framegen:mod5\|video_sm:video\|color_lut:color\|reduce_nor~691 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0}  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|color_lut:color\|reduce_nor~691" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|color_lut:color|reduce_nor~691 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|color_lut:color|reduce_nor~691 } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7  " "Info: Automatically promoted node sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1861 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1861" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1861" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[5]~1861 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[5]~1861 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[6\]~1864 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[6\]~1864" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[6\]~1864" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1864 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1864 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[10\]~1867 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[10\]~1867" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[10\]~1867" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[10]~1867 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[10]~1867 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1869 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1869" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1869" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1869 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1869 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[7\]~1871 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[7\]~1871" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[7\]~1871" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[7]~1871 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[7]~1871 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1874 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1874" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1874" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1874 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1874 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1875 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1875" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1875" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[5]~1875 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[5]~1875 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[6\]~1877 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[6\]~1877" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[6\]~1877" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1877 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1877 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[10\]~1878 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[10\]~1878" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[10\]~1878" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[10]~1878 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[10]~1878 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1879 " "Info: Destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1879" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1879" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1879 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1879 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0}  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" 62 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7 } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1876  " "Info: Automatically promoted node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1876 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1876" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876 } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hd_framegen:mod5\|video_sm:video\|load  " "Info: Automatically promoted node hd_framegen:mod5\|video_sm:video\|load " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[7\]~2344 " "Info: Destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[7\]~2344" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[7\]~2344" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[7]~2344 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[7]~2344 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[4\]~2347 " "Info: Destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[4\]~2347" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[4\]~2347" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[4]~2347 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[4]~2347 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[6\]~2349 " "Info: Destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[6\]~2349" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[6\]~2349" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[6]~2349 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[6]~2349 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[1\]~2352 " "Info: Destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[1\]~2352" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[1\]~2352" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[1]~2352 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[1]~2352 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[9\]~2355 " "Info: Destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[9\]~2355" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[9\]~2355" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[9]~2355 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[9]~2355 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[5\]~2358 " "Info: Destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[5\]~2358" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[5\]~2358" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[5]~2358 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[5]~2358 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[8\]~2361 " "Info: Destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[8\]~2361" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[8\]~2361" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[8]~2361 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[8]~2361 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[0\]~2364 " "Info: Destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[0\]~2364" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[0\]~2364" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[0]~2364 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[0]~2364 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[2\]~2367 " "Info: Destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[2\]~2367" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[2\]~2367" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[2]~2367 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[2]~2367 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hd_framegen:mod5\|video_sm:video\|reduce_nor~135 " "Info: Destination node hd_framegen:mod5\|video_sm:video\|reduce_nor~135" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|reduce_nor~135" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|reduce_nor~135 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|reduce_nor~135 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0}  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 359 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|load" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|load } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|load } "NODE_NAME" } }  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "156 unused 3.30 59 77 20 " "Info: Number of I/O pins in group: 156 (unused VREF, 3.30 VCCIO, 59 input, 77 output, 20 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: Details of I/O bank before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 1 40 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 4 29 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 43 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 39 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 39 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 1 35 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 40 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 43 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: Details of I/O bank after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 1 40 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.30V 24 9 " "Info: I/O bank number 2 does not use VREF pins and has 3.30V VCCIO pins. 24 total pin(s) used --  9 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.30V 41 2 " "Info: I/O bank number 3 does not use VREF pins and has 3.30V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.30V 37 3 " "Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 37 total pin(s) used --  3 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 39 0 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 39 total pin(s) used --  0 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 21 15 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 21 total pin(s) used --  15 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 40 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 43 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "4 " "Info: Fitter placement preparation operations ending: elapsed time = 4 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.927 ns register register " "Info: Estimated most critical path is register to register delay of 2.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hd_framegen:mod5\|hd_framegenerator:hdframe\|v 1 REG LAB_X39_Y25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X39_Y25; Fanout = 6; REG Node = 'hd_framegen:mod5\|hd_framegenerator:hdframe\|v'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|hd_framegenerator:hdframe|v } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 190 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.162 ns) 1.692 ns hd_framegen:mod5\|hd_framegenerator:hdframe\|luma_out~8686 2 COMB LAB_X38_Y18 1 " "Info: 2: + IC(1.530 ns) + CELL(0.162 ns) = 1.692 ns; Loc. = LAB_X38_Y18; Fanout = 1; COMB Node = 'hd_framegen:mod5\|hd_framegenerator:hdframe\|luma_out~8686'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.692 ns" { hd_framegen:mod5|hd_framegenerator:hdframe|v hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~8686 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.509 ns) 2.838 ns hd_framegen:mod5\|hd_framegenerator:hdframe\|luma_out~8687 3 COMB LAB_X34_Y18 1 " "Info: 3: + IC(0.637 ns) + CELL(0.509 ns) = 2.838 ns; Loc. = LAB_X34_Y18; Fanout = 1; COMB Node = 'hd_framegen:mod5\|hd_framegenerator:hdframe\|luma_out~8687'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "1.146 ns" { hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~8686 hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~8687 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.089 ns) 2.927 ns hd_framegen:mod5\|hd_framegenerator:hdframe\|luma_out\[7\] 4 REG LAB_X34_Y18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.089 ns) = 2.927 ns; Loc. = LAB_X34_Y18; Fanout = 2; REG Node = 'hd_framegen:mod5\|hd_framegenerator:hdframe\|luma_out\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "0.089 ns" { hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~8687 hd_framegen:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hd_framegen.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.760 ns 25.97 % " "Info: Total cell delay = 0.760 ns ( 25.97 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.167 ns 74.03 % " "Info: Total interconnect delay = 2.167 ns ( 74.03 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "2.927 ns" { hd_framegen:mod5|hd_framegenerator:hdframe|v hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~8686 hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~8687 hd_framegen:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Estimated interconnect usage is 2% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "3 " "Info: Fitter placement operations ending: elapsed time = 3 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Critical Warning" "WFITAPI_FITAPI_VPR_DYNAMIC_RCF_WARNING_ABOUT_DDIO_RELATED_NO_ROUTES" "" "Critical Warning: Detected DDIO low registers in unexpected configurations. Incorrect use of DDIO assignments may create unroutable designs." {  } {  } 1}
{ "Info" "IFITAPI_FITAPI_VPR_DYNAMIC_RCF_BAD_DDIO_ASSIGNMENT" "txda~1088 the clock signal that drives the register does not drive the register's destination through a LUT DATA port " "Info: Can't use DDIO_LOW setting on atom txda~1088 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_DYNAMIC_RCF_BAD_DDIO_ASSIGNMENT" "txda~1089 the clock signal that drives the register does not drive the register's destination through a LUT DATA port " "Info: Can't use DDIO_LOW setting on atom txda~1089 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_DYNAMIC_RCF_BAD_DDIO_ASSIGNMENT" "txda~1090 the clock signal that drives the register does not drive the register's destination through a LUT DATA port " "Info: Can't use DDIO_LOW setting on atom txda~1090 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_DYNAMIC_RCF_BAD_DDIO_ASSIGNMENT" "txda~1091 the clock signal that drives the register does not drive the register's destination through a LUT DATA port " "Info: Can't use DDIO_LOW setting on atom txda~1091 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_DYNAMIC_RCF_BAD_DDIO_ASSIGNMENT" "txda~1092 the clock signal that drives the register does not drive the register's destination through a LUT DATA port " "Info: Can't use DDIO_LOW setting on atom txda~1092 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_DYNAMIC_RCF_BAD_DDIO_ASSIGNMENT" "txda~1093 the clock signal that drives the register does not drive the register's destination through a LUT DATA port " "Info: Can't use DDIO_LOW setting on atom txda~1093 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_DYNAMIC_RCF_BAD_DDIO_ASSIGNMENT" "txda~1094 the clock signal that drives the register does not drive the register's destination through a LUT DATA port " "Info: Can't use DDIO_LOW setting on atom txda~1094 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_DYNAMIC_RCF_BAD_DDIO_ASSIGNMENT" "txda~1095 the clock signal that drives the register does not drive the register's destination through a LUT DATA port " "Info: Can't use DDIO_LOW setting on atom txda~1095 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_DYNAMIC_RCF_BAD_DDIO_ASSIGNMENT" "txcta~272 the clock signal that drives the register does not drive the register's destination through a LUT DATA port " "Info: Can't use DDIO_LOW setting on atom txcta~272 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_DYNAMIC_RCF_BAD_DDIO_ASSIGNMENT" "txcta~273 the clock signal that drives the register does not drive the register's destination through a LUT DATA port " "Info: Can't use DDIO_LOW setting on atom txcta~273 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "5 " "Info: Fitter routing operations ending: elapsed time = 5 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EP2C20F484C6 " "Warning: Timing characteristics of device EP2C20F484C6 are preliminary" {  } {  } 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "97 " "Warning: Found 97 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txclka 0 " "Warning: Pin txclka has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txclkb 0 " "Warning: Pin txclkb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txda\[7\] 0 " "Warning: Pin txda\[7\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txda\[6\] 0 " "Warning: Pin txda\[6\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txda\[5\] 0 " "Warning: Pin txda\[5\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txda\[4\] 0 " "Warning: Pin txda\[4\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txda\[3\] 0 " "Warning: Pin txda\[3\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txda\[2\] 0 " "Warning: Pin txda\[2\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txda\[1\] 0 " "Warning: Pin txda\[1\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txda\[0\] 0 " "Warning: Pin txda\[0\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txdb\[7\] 0 " "Warning: Pin txdb\[7\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txdb\[6\] 0 " "Warning: Pin txdb\[6\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txdb\[5\] 0 " "Warning: Pin txdb\[5\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txdb\[4\] 0 " "Warning: Pin txdb\[4\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txdb\[3\] 0 " "Warning: Pin txdb\[3\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txdb\[2\] 0 " "Warning: Pin txdb\[2\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txdb\[1\] 0 " "Warning: Pin txdb\[1\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txdb\[0\] 0 " "Warning: Pin txdb\[0\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txcta\[1\] 0 " "Warning: Pin txcta\[1\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txcta\[0\] 0 " "Warning: Pin txcta\[0\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txctb\[1\] 0 " "Warning: Pin txctb\[1\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "txctb\[0\] 0 " "Warning: Pin txctb\[0\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_hda 0 " "Warning: Pin sd_hda has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_hdb 0 " "Warning: Pin sd_hdb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "rclkena 0 " "Warning: Pin rclkena has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "rclkenb 0 " "Warning: Pin rclkenb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "lpena 0 " "Warning: Pin lpena has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "lpenb 0 " "Warning: Pin lpenb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ulca 0 " "Warning: Pin ulca has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ulcb 0 " "Warning: Pin ulcb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "insela 0 " "Warning: Pin insela has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "inselb 0 " "Warning: Pin inselb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "spdsela 0 " "Warning: Pin spdsela has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "spdselb 0 " "Warning: Pin spdselb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ldtden 0 " "Warning: Pin ldtden has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fclka_p 0 " "Warning: Pin fclka_p has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fclka_n 0 " "Warning: Pin fclka_n has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fclkb_p 0 " "Warning: Pin fclkb_p has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fclkb_n 0 " "Warning: Pin fclkb_n has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxda\[9\] 0 " "Warning: Pin prxda\[9\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxda\[8\] 0 " "Warning: Pin prxda\[8\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxda\[7\] 0 " "Warning: Pin prxda\[7\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxda\[6\] 0 " "Warning: Pin prxda\[6\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxda\[5\] 0 " "Warning: Pin prxda\[5\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxda\[4\] 0 " "Warning: Pin prxda\[4\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxda\[3\] 0 " "Warning: Pin prxda\[3\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxda\[2\] 0 " "Warning: Pin prxda\[2\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxda\[1\] 0 " "Warning: Pin prxda\[1\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxda\[0\] 0 " "Warning: Pin prxda\[0\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxdb\[9\] 0 " "Warning: Pin prxdb\[9\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxdb\[8\] 0 " "Warning: Pin prxdb\[8\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxdb\[7\] 0 " "Warning: Pin prxdb\[7\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxdb\[6\] 0 " "Warning: Pin prxdb\[6\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxdb\[5\] 0 " "Warning: Pin prxdb\[5\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxdb\[4\] 0 " "Warning: Pin prxdb\[4\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxdb\[3\] 0 " "Warning: Pin prxdb\[3\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxdb\[2\] 0 " "Warning: Pin prxdb\[2\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxdb\[1\] 0 " "Warning: Pin prxdb\[1\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxdb\[0\] 0 " "Warning: Pin prxdb\[0\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxclka 0 " "Warning: Pin prxclka has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "prxclkb 0 " "Warning: Pin prxclkb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "led270a 0 " "Warning: Pin led270a has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "led270b 0 " "Warning: Pin led270b has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "led360a 0 " "Warning: Pin led360a has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "led360b 0 " "Warning: Pin led360b has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "led540a 0 " "Warning: Pin led540a has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "led540b 0 " "Warning: Pin led540b has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "led7425a 0 " "Warning: Pin led7425a has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "led7425b 0 " "Warning: Pin led7425b has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledlfia 0 " "Warning: Pin ledlfia has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledlfib 0 " "Warning: Pin ledlfib has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledcda 0 " "Warning: Pin ledcda has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledcdb 0 " "Warning: Pin ledcdb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2 0 " "Warning: Pin led2 has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "rdy\[1\] 0 " "Warning: Pin rdy\[1\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "rdy\[0\] 0 " "Warning: Pin rdy\[0\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdi 0 " "Warning: Pin sdi has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "cd_muteb 0 " "Warning: Pin cd_muteb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ifclk 0 " "Warning: Pin ifclk has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "pa7_flagd_slcs 0 " "Warning: Pin pa7_flagd_slcs has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[15\] 0 " "Warning: Pin fd\[15\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[14\] 0 " "Warning: Pin fd\[14\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[13\] 0 " "Warning: Pin fd\[13\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[12\] 0 " "Warning: Pin fd\[12\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[11\] 0 " "Warning: Pin fd\[11\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[10\] 0 " "Warning: Pin fd\[10\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[9\] 0 " "Warning: Pin fd\[9\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[8\] 0 " "Warning: Pin fd\[8\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[7\] 0 " "Warning: Pin fd\[7\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[6\] 0 " "Warning: Pin fd\[6\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[5\] 0 " "Warning: Pin fd\[5\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[4\] 0 " "Warning: Pin fd\[4\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[3\] 0 " "Warning: Pin fd\[3\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[2\] 0 " "Warning: Pin fd\[2\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[1\] 0 " "Warning: Pin fd\[1\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[0\] 0 " "Warning: Pin fd\[0\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "cd_mutea 0 " "Warning: Pin cd_mutea has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0}  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7clkctrl " "Info: Node sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[7\] " "Info: Port clear -- assigned as a global for destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[7\] -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|video[7] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 23 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|video[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|samplecount\[2\] " "Info: Port clear -- assigned as a global for destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|samplecount\[2\] -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|samplecount[2] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|samplecount\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 41 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|samplecount[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[2\] " "Info: Port clear -- assigned as a global for destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[2\] -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[2] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 24 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[9\] " "Info: Port clear -- assigned as a global for destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[9\] -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|line\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 24 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] } "NODE_NAME" } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7clkctrl } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|enable_sdsdigen~7clkctrl" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sdsdi_generator.vhd" 62 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7clkctrl } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "hd_framegen:mod5\|video_sm:video\|load~clkctrl " "Info: Node hd_framegen:mod5\|video_sm:video\|load~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[9\]~2353 " "Info: Port clear -- assigned as a global for destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[9\]~2353 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[9]~2353 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[9\]~2353" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[9]~2353 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[5\]~2356 " "Info: Port clear -- assigned as a global for destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[5\]~2356 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[5]~2356 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[5\]~2356" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[5]~2356 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[2\]~2365 " "Info: Port clear -- assigned as a global for destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[2\]~2365 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[2]~2365 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[2\]~2365" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[2]~2365 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[7\]~2342 " "Info: Port clear -- assigned as a global for destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[7\]~2342 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[7]~2342 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[7\]~2342" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[7]~2342 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[6\]~2348 " "Info: Port clear -- assigned as a global for destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[6\]~2348 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[6]~2348 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[6\]~2348" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[6]~2348 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[1\]~2350 " "Info: Port clear -- assigned as a global for destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[1\]~2350 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[1]~2350 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[1\]~2350" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[1]~2350 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[8\]~2359 " "Info: Port clear -- assigned as a global for destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[8\]~2359 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[8]~2359 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[8\]~2359" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[8]~2359 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[0\]~2362 " "Info: Port clear -- assigned as a global for destination node hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[0\]~2362 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[0]~2362 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|state_counter:counter\|count\[0\]~2362" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/state_counter_db.vhd" 16 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|state_counter:counter|count[0]~2362 } "NODE_NAME" } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { hd_framegen:mod5|video_sm:video|load~clkctrl } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_framegen:mod5\|video_sm:video\|load~clkctrl" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/video_sm_db.vhd" 359 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { hd_framegen:mod5|video_sm:video|load~clkctrl } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1876clkctrl " "Info: Node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1876clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|samplecount\[9\]~980 " "Info: Port clear -- assigned as a global for destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|samplecount\[9\]~980 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|samplecount[9]~980 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|samplecount\[9\]~980" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 41 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|samplecount[9]~980 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1859 " "Info: Port clear -- assigned as a global for destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1859 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[5]~1859 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[5\]~1859" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[5]~1859 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1868 " "Info: Port clear -- assigned as a global for destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1868 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1868 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[11\]~1868" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1868 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[7\]~1870 " "Info: Port clear -- assigned as a global for destination node sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[7\]~1870 -- routed using non-global resources" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[7]~1870 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[7\]~1870" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[7]~1870 } "NODE_NAME" } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876clkctrl } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_framegen:mod4\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|sample\[9\]~1876clkctrl" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/sd_framegen.vhd" 25 -1 0 } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876clkctrl } "NODE_NAME" } }  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Warning: Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cd_muteb a permanently disabled " "Info: Pin cd_muteb has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_muteb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { cd_muteb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ifclk a permanently disabled " "Info: Pin ifclk has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 49 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ifclk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ifclk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pa7_flagd_slcs a permanently disabled " "Info: Pin pa7_flagd_slcs has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 50 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pa7_flagd_slcs" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { pa7_flagd_slcs } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { pa7_flagd_slcs } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[15\] a permanently disabled " "Info: Pin fd\[15\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[15\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[15] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[14\] a permanently disabled " "Info: Pin fd\[14\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[14\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[14] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[13\] a permanently disabled " "Info: Pin fd\[13\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[13\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[13] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[12\] a permanently disabled " "Info: Pin fd\[12\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[12\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[12] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[11\] a permanently disabled " "Info: Pin fd\[11\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[11\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[11] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[10\] a permanently disabled " "Info: Pin fd\[10\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[10\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[10] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[9\] a permanently disabled " "Info: Pin fd\[9\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[8\] a permanently disabled " "Info: Pin fd\[8\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[7\] a permanently disabled " "Info: Pin fd\[7\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[6\] a permanently disabled " "Info: Pin fd\[6\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[5\] a permanently disabled " "Info: Pin fd\[5\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[4\] a permanently disabled " "Info: Pin fd\[4\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[3\] a permanently disabled " "Info: Pin fd\[3\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[2\] a permanently disabled " "Info: Pin fd\[2\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[1\] a permanently disabled " "Info: Pin fd\[1\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[0\] a permanently disabled " "Info: Pin fd\[0\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cd_mutea a permanently disabled " "Info: Pin cd_mutea has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_mutea" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_mutea } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { cd_mutea } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "73 " "Warning: Following 73 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[7\] GND " "Info: Pin txdb\[7\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[6\] GND " "Info: Pin txdb\[6\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[5\] GND " "Info: Pin txdb\[5\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[4\] GND " "Info: Pin txdb\[4\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[3\] GND " "Info: Pin txdb\[3\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[2\] GND " "Info: Pin txdb\[2\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[1\] GND " "Info: Pin txdb\[1\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[0\] GND " "Info: Pin txdb\[0\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 22 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txdb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txctb\[1\] GND " "Info: Pin txctb\[1\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 23 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txctb\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txctb[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txctb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txctb\[0\] GND " "Info: Pin txctb\[0\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 23 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txctb\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { txctb[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { txctb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sd_hdb GND " "Info: Pin sd_hdb has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 24 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_hdb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_hdb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { sd_hdb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rclkenb GND " "Info: Pin rclkenb has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 25 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rclkenb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rclkenb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rclkenb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lpenb GND " "Info: Pin lpenb has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "lpenb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { lpenb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { lpenb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ulca VCC " "Info: Pin ulca has VCC driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ulca" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ulca } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ulca } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ulcb VCC " "Info: Pin ulcb has VCC driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ulcb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ulcb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ulcb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inselb GND " "Info: Pin inselb has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 28 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "inselb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { inselb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { inselb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spdselb GND " "Info: Pin spdselb has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spdselb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { spdselb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { spdselb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ldtden GND " "Info: Pin ldtden has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 30 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ldtden" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ldtden } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ldtden } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclka_p GND " "Info: Pin fclka_p has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclka_p" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fclka_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fclka_p } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclka_n GND " "Info: Pin fclka_n has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclka_n" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fclka_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fclka_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclkb_p GND " "Info: Pin fclkb_p has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkb_p" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fclkb_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fclkb_p } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclkb_n GND " "Info: Pin fclkb_n has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkb_n" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fclkb_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fclkb_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxda\[9\] GND " "Info: Pin prxda\[9\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxda\[8\] GND " "Info: Pin prxda\[8\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxda\[7\] GND " "Info: Pin prxda\[7\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxda\[6\] GND " "Info: Pin prxda\[6\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxda\[5\] GND " "Info: Pin prxda\[5\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxda\[4\] GND " "Info: Pin prxda\[4\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxda\[3\] GND " "Info: Pin prxda\[3\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxda\[2\] GND " "Info: Pin prxda\[2\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxda\[1\] GND " "Info: Pin prxda\[1\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxda\[0\] GND " "Info: Pin prxda\[0\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxda\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxda[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxda[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxdb\[9\] GND " "Info: Pin prxdb\[9\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxdb\[8\] GND " "Info: Pin prxdb\[8\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxdb\[7\] GND " "Info: Pin prxdb\[7\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxdb\[6\] GND " "Info: Pin prxdb\[6\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxdb\[5\] GND " "Info: Pin prxdb\[5\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxdb\[4\] GND " "Info: Pin prxdb\[4\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxdb\[3\] GND " "Info: Pin prxdb\[3\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxdb\[2\] GND " "Info: Pin prxdb\[2\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxdb\[1\] GND " "Info: Pin prxdb\[1\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxdb\[0\] GND " "Info: Pin prxdb\[0\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 36 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxdb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxclka GND " "Info: Pin prxclka has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 37 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxclka" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxclka } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxclka } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxclkb GND " "Info: Pin prxclkb has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 37 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxclkb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { prxclkb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { prxclkb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led270b GND " "Info: Pin led270b has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 41 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led270b" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led270b } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led270b } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led360b GND " "Info: Pin led360b has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 41 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led360b" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led360b } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led360b } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led540b GND " "Info: Pin led540b has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 42 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led540b" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led540b } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led540b } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led7425b GND " "Info: Pin led7425b has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 42 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led7425b" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led7425b } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led7425b } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledlfib GND " "Info: Pin ledlfib has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 43 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ledlfib" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ledlfib } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ledlfib } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledcdb GND " "Info: Pin ledcdb has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 44 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ledcdb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ledcdb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ledcdb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2 GND " "Info: Pin led2 has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 45 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led2" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { led2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { led2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rdy\[1\] GND " "Info: Pin rdy\[1\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 51 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rdy\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rdy[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rdy[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rdy\[0\] GND " "Info: Pin rdy\[0\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 51 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rdy\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { rdy[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { rdy[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cd_muteb GND " "Info: Pin cd_muteb has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_muteb" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { cd_muteb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ifclk GND " "Info: Pin ifclk has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 49 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { ifclk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { ifclk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pa7_flagd_slcs GND " "Info: Pin pa7_flagd_slcs has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 50 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pa7_flagd_slcs" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { pa7_flagd_slcs } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { pa7_flagd_slcs } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[15\] GND " "Info: Pin fd\[15\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[15\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[15] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[14\] GND " "Info: Pin fd\[14\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[14\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[14] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[13\] GND " "Info: Pin fd\[13\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[13\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[13] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[12\] GND " "Info: Pin fd\[12\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[12\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[12] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[11\] GND " "Info: Pin fd\[11\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[11\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[11] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[10\] GND " "Info: Pin fd\[10\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[10\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[10] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[9\] GND " "Info: Pin fd\[9\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[8\] GND " "Info: Pin fd\[8\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[7\] GND " "Info: Pin fd\[7\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[6\] GND " "Info: Pin fd\[6\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[5\] GND " "Info: Pin fd\[5\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[4\] GND " "Info: Pin fd\[4\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[3\] GND " "Info: Pin fd\[3\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[2\] GND " "Info: Pin fd\[2\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[1\] GND " "Info: Pin fd\[1\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[0\] GND " "Info: Pin fd\[0\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { fd[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cd_mutea GND " "Info: Pin cd_mutea has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_mutea" } } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_mutea } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fld" "" "" { cd_mutea } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 102 s " "Info: Quartus II Fitter was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 10:09:42 2005 " "Info: Processing ended: Mon Jan 24 10:09:42 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0}  } {  } 0}
