Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-45-44/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048512    0.000862    0.309560 v fanout51/A (sg13g2_buf_8)
     8    0.037631    0.029537    0.089478    0.399038 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.029837    0.002422    0.401460 v _213_/A (sg13g2_nand3_1)
     2    0.011075    0.057407    0.058695    0.460155 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.057419    0.000662    0.460816 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002208    0.029833    0.059976    0.520793 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029833    0.000078    0.520871 v _300_/D (sg13g2_dfrbpq_1)
                                              0.520871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000715    0.123069 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273069   clock uncertainty
                                  0.000000    0.273069   clock reconvergence pessimism
                                 -0.036807    0.236261   library hold time
                                              0.236261   data required time
---------------------------------------------------------------------------------------------
                                              0.236261   data required time
                                             -0.520871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284609   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048512    0.000862    0.309560 v fanout51/A (sg13g2_buf_8)
     8    0.037631    0.029537    0.089478    0.399038 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.029841    0.002442    0.401480 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004718    0.050342    0.096974    0.498453 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.050343    0.000338    0.498791 ^ _219_/A (sg13g2_inv_1)
     1    0.002040    0.019081    0.030844    0.529635 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.019081    0.000075    0.529710 v _301_/D (sg13g2_dfrbpq_1)
                                              0.529710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273070   clock uncertainty
                                  0.000000    0.273070   clock reconvergence pessimism
                                 -0.033400    0.239671   library hold time
                                              0.239671   data required time
---------------------------------------------------------------------------------------------
                                              0.239671   data required time
                                             -0.529710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290039   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.035960    0.175532    0.298382 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035963    0.000367    0.298749 v fanout70/A (sg13g2_buf_8)
     8    0.049022    0.033329    0.086653    0.385402 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.033862    0.003177    0.388579 v _195_/A (sg13g2_xor2_1)
     2    0.010324    0.047402    0.089708    0.478287 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.047412    0.000674    0.478961 v _196_/B (sg13g2_xor2_1)
     1    0.002989    0.027842    0.058731    0.537692 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.027842    0.000108    0.537799 v _295_/D (sg13g2_dfrbpq_1)
                                              0.537799   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272850   clock uncertainty
                                  0.000000    0.272850   clock reconvergence pessimism
                                 -0.036177    0.236673   library hold time
                                              0.236673   data required time
---------------------------------------------------------------------------------------------
                                              0.236673   data required time
                                             -0.537799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301126   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048512    0.000862    0.309560 v fanout51/A (sg13g2_buf_8)
     8    0.037631    0.029537    0.089478    0.399038 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.029614    0.001059    0.400097 v _202_/B (sg13g2_xor2_1)
     2    0.011204    0.050009    0.087082    0.487179 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.050011    0.000394    0.487573 v _204_/A (sg13g2_xor2_1)
     1    0.001821    0.024505    0.059535    0.547108 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024505    0.000069    0.547177 v _297_/D (sg13g2_dfrbpq_1)
                                              0.547177   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273786   clock uncertainty
                                  0.000000    0.273786   clock reconvergence pessimism
                                 -0.035046    0.238740   library hold time
                                              0.238740   data required time
---------------------------------------------------------------------------------------------
                                              0.238740   data required time
                                             -0.547177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308437   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.019665    0.161473    0.285236 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019665    0.000113    0.285349 v fanout56/A (sg13g2_buf_1)
     4    0.024657    0.082583    0.110505    0.395854 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.082632    0.001169    0.397023 v _210_/B (sg13g2_xnor2_1)
     1    0.006346    0.050770    0.087625    0.484647 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.050771    0.000271    0.484918 v _211_/B (sg13g2_xnor2_1)
     1    0.002883    0.032445    0.060705    0.545623 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.032445    0.000187    0.545810 v _299_/D (sg13g2_dfrbpq_1)
                                              0.545810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273763   clock uncertainty
                                  0.000000    0.273763   clock reconvergence pessimism
                                 -0.037563    0.236200   library hold time
                                              0.236200   data required time
---------------------------------------------------------------------------------------------
                                              0.236200   data required time
                                             -0.545810   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309610   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048512    0.000862    0.309560 v fanout51/A (sg13g2_buf_8)
     8    0.037631    0.029537    0.089478    0.399038 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.029842    0.002443    0.401481 v _191_/B (sg13g2_xnor2_1)
     2    0.010389    0.071592    0.085738    0.487219 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071600    0.000625    0.487843 v _192_/B (sg13g2_xnor2_1)
     1    0.002394    0.030383    0.065623    0.553467 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030383    0.000086    0.553553 v _294_/D (sg13g2_dfrbpq_1)
                                              0.553553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000542    0.122895 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272895   clock uncertainty
                                  0.000000    0.272895   clock reconvergence pessimism
                                 -0.036982    0.235913   library hold time
                                              0.235913   data required time
---------------------------------------------------------------------------------------------
                                              0.235913   data required time
                                             -0.553553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317640   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000715    0.123069 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009635    0.038226    0.177369    0.300437 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.038238    0.000640    0.301077 v output2/A (sg13g2_buf_2)
     1    0.081427    0.132824    0.168106    0.469183 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.132988    0.003871    0.473054 v sign (out)
                                              0.473054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.473054   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323054   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048497    0.000342    0.309040 v fanout52/A (sg13g2_buf_2)
     5    0.028582    0.056658    0.110618    0.419659 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.056783    0.001997    0.421656 v _199_/B (sg13g2_xnor2_1)
     2    0.009426    0.067373    0.092005    0.513660 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.067373    0.000306    0.513967 v _200_/B (sg13g2_xor2_1)
     1    0.002434    0.026012    0.063986    0.577953 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.026012    0.000090    0.578043 v _296_/D (sg13g2_dfrbpq_1)
                                              0.578043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023679    0.001495    0.123984 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273984   clock uncertainty
                                  0.000000    0.273984   clock reconvergence pessimism
                                 -0.035522    0.238462   library hold time
                                              0.238462   data required time
---------------------------------------------------------------------------------------------
                                              0.238462   data required time
                                             -0.578043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339581   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048497    0.000342    0.309040 v fanout52/A (sg13g2_buf_2)
     5    0.028582    0.056658    0.110618    0.419659 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.056877    0.002735    0.422394 v _206_/B (sg13g2_xnor2_1)
     2    0.012067    0.081806    0.103833    0.526227 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.081806    0.000395    0.526622 v _208_/A (sg13g2_xor2_1)
     1    0.002794    0.027333    0.075904    0.602526 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.027333    0.000102    0.602628 v _298_/D (sg13g2_dfrbpq_1)
                                              0.602628   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273776   clock uncertainty
                                  0.000000    0.273776   clock reconvergence pessimism
                                 -0.035943    0.237833   library hold time
                                              0.237833   data required time
---------------------------------------------------------------------------------------------
                                              0.237833   data required time
                                             -0.602628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364795   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000715    0.123069 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009789    0.049192    0.183887    0.306955 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049201    0.000653    0.307608 ^ _127_/A (sg13g2_inv_1)
     1    0.006045    0.029660    0.041601    0.349209 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029662    0.000255    0.349464 v output3/A (sg13g2_buf_2)
     1    0.082520    0.134548    0.164807    0.514271 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.134756    0.004387    0.518658 v signB (out)
                                              0.518658   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518658   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368658   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003123    0.024747    0.164910    0.288685 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024747    0.000120    0.288805 ^ fanout61/A (sg13g2_buf_1)
     5    0.022680    0.099387    0.114819    0.403624 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.099417    0.001423    0.405047 ^ _275_/A (sg13g2_nor2_1)
     1    0.005310    0.029678    0.065851    0.470898 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.029683    0.000358    0.471256 v output30/A (sg13g2_buf_2)
     1    0.082827    0.134028    0.166332    0.637588 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.134159    0.002921    0.640510 v sine_out[3] (out)
                                              0.640510   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.640510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490510   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003123    0.024747    0.164910    0.288685 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024747    0.000120    0.288805 ^ fanout61/A (sg13g2_buf_1)
     5    0.022680    0.099387    0.114819    0.403624 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.099445    0.001973    0.405597 ^ _212_/A (sg13g2_nor2_1)
     2    0.009461    0.042842    0.079062    0.484659 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.042872    0.000642    0.485301 v output26/A (sg13g2_buf_2)
     1    0.083545    0.136567    0.170745    0.656046 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.137024    0.006512    0.662558 v sine_out[2] (out)
                                              0.662558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.662558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512558   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030157    0.002314    0.393569 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007588    0.041908    0.076204    0.469773 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.041908    0.000243    0.470016 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003765    0.035341    0.058257    0.528273 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.035341    0.000273    0.528546 v output23/A (sg13g2_buf_2)
     1    0.083610    0.137241    0.164601    0.693146 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.138282    0.009764    0.702911 v sine_out[27] (out)
                                              0.702911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.702911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552911   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030337    0.001912    0.468241 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004295    0.033739    0.072728    0.540969 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.033739    0.000307    0.541277 v output12/A (sg13g2_buf_2)
     1    0.081865    0.132579    0.167573    0.708849 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.132682    0.002464    0.711313 v sine_out[17] (out)
                                              0.711313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.711313   data arrival time
---------------------------------------------------------------------------------------------
                                              0.561313   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030410    0.002292    0.468621 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004315    0.045265    0.064614    0.533235 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.045266    0.000169    0.533404 v output29/A (sg13g2_buf_2)
     1    0.084425    0.138009    0.172479    0.705883 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.138534    0.007010    0.712893 v sine_out[32] (out)
                                              0.712893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562893   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038852    0.004168    0.396779 ^ fanout69/A (sg13g2_buf_8)
     8    0.030935    0.028824    0.077099    0.473878 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028842    0.001149    0.475027 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003358    0.040199    0.059956    0.534983 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.040199    0.000130    0.535113 v output28/A (sg13g2_buf_2)
     1    0.084332    0.139117    0.164875    0.699988 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.141093    0.013402    0.713390 v sine_out[31] (out)
                                              0.713390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.713390   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563390   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030157    0.002314    0.393569 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007588    0.041908    0.076204    0.469773 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.041908    0.000237    0.470010 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005812    0.034291    0.073055    0.543065 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.034296    0.000410    0.543475 v output13/A (sg13g2_buf_2)
     1    0.082224    0.133127    0.168114    0.711589 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.133239    0.002632    0.714220 v sine_out[18] (out)
                                              0.714220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564220   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030159    0.002321    0.393576 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004826    0.024556    0.060216    0.453792 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.024562    0.000350    0.454141 v _179_/B (sg13g2_nand2_1)
     2    0.008388    0.046402    0.049759    0.503900 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046410    0.000447    0.504346 ^ _281_/B (sg13g2_nor2_1)
     1    0.007421    0.034211    0.046688    0.551035 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.034224    0.000518    0.551552 v output35/A (sg13g2_buf_2)
     1    0.082248    0.133163    0.168098    0.719650 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133276    0.002642    0.722293 v sine_out[8] (out)
                                              0.722293   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.722293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572293   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038830    0.004101    0.396713 ^ _140_/B (sg13g2_nor2_2)
     5    0.022476    0.045392    0.055849    0.452561 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045414    0.000913    0.453475 v _169_/A (sg13g2_nand2_1)
     1    0.003939    0.030735    0.039277    0.492751 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.030735    0.000156    0.492907 ^ _170_/B (sg13g2_nand2_1)
     1    0.005269    0.041309    0.056876    0.549783 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.041311    0.000345    0.550128 v output20/A (sg13g2_buf_2)
     1    0.082474    0.134853    0.169150    0.719278 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.135245    0.006002    0.725280 v sine_out[24] (out)
                                              0.725280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.725280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575280   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038619    0.000533    0.817240 v _293_/D (sg13g2_dfrbpq_1)
                                              0.817240   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273051   clock uncertainty
                                  0.000000    0.273051   clock reconvergence pessimism
                                 -0.039592    0.233459   library hold time
                                              0.233459   data required time
---------------------------------------------------------------------------------------------
                                              0.233459   data required time
                                             -0.817240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.583781   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.035960    0.175532    0.298382 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035963    0.000367    0.298749 v fanout70/A (sg13g2_buf_8)
     8    0.049022    0.033329    0.086653    0.385402 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.033858    0.003164    0.388566 v _215_/C (sg13g2_nand3_1)
     2    0.007618    0.044055    0.056963    0.445529 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.044066    0.000530    0.446059 ^ _284_/B (sg13g2_and2_1)
     1    0.006842    0.040250    0.098830    0.544889 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.040255    0.000446    0.545335 ^ output7/A (sg13g2_buf_2)
     1    0.082639    0.174426    0.182821    0.728156 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.174741    0.006089    0.734246 ^ sine_out[12] (out)
                                              0.734246   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.734246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.584246   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030159    0.002321    0.393576 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004826    0.024556    0.060216    0.453792 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.024562    0.000350    0.454141 v _179_/B (sg13g2_nand2_1)
     2    0.008388    0.046402    0.049759    0.503900 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046404    0.000239    0.504139 ^ _180_/B (sg13g2_nand2_1)
     1    0.004668    0.039871    0.059680    0.563820 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039874    0.000331    0.564151 v output24/A (sg13g2_buf_2)
     1    0.082981    0.134300    0.171367    0.735518 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.134435    0.002995    0.738514 v sine_out[28] (out)
                                              0.738514   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738514   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588514   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000204    0.296140 ^ fanout75/A (sg13g2_buf_2)
     6    0.026764    0.064035    0.102792    0.398932 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.064043    0.000779    0.399711 ^ _153_/B (sg13g2_nor2_1)
     3    0.011542    0.046086    0.065126    0.464837 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.046099    0.000624    0.465461 v _159_/A1 (sg13g2_a21oi_1)
     1    0.004060    0.048586    0.074254    0.539715 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.048586    0.000162    0.539876 ^ _160_/B (sg13g2_nor2_1)
     1    0.004332    0.025954    0.039176    0.579053 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025954    0.000173    0.579226 v output14/A (sg13g2_buf_2)
     1    0.081786    0.132979    0.163661    0.742887 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.133080    0.002428    0.745315 v sine_out[19] (out)
                                              0.745315   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.745315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595315   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108217    0.000908    0.411171 ^ fanout53/A (sg13g2_buf_8)
     8    0.034815    0.033408    0.108958    0.520129 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.034988    0.006213    0.526342 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004458    0.042648    0.054324    0.580666 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.042649    0.000328    0.580994 v output15/A (sg13g2_buf_2)
     1    0.084130    0.137521    0.171012    0.752006 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.138024    0.006849    0.758855 v sine_out[1] (out)
                                              0.758855   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.758855   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608855   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030122    0.002093    0.393348 ^ fanout64/A (sg13g2_buf_8)
     7    0.037405    0.031193    0.074758    0.468106 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031596    0.002688    0.470794 ^ fanout62/A (sg13g2_buf_8)
     8    0.031478    0.028672    0.073474    0.544269 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028805    0.001881    0.546150 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003324    0.033261    0.053277    0.599427 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033261    0.000133    0.599560 v output5/A (sg13g2_buf_2)
     1    0.081934    0.132682    0.167396    0.766956 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.132787    0.002495    0.769451 v sine_out[10] (out)
                                              0.769451   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.769451   data arrival time
---------------------------------------------------------------------------------------------
                                              0.619451   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108214    0.000786    0.411049 ^ fanout55/A (sg13g2_buf_2)
     8    0.029729    0.071450    0.141014    0.552064 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.071491    0.001583    0.553647 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004663    0.031215    0.047374    0.601020 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.031216    0.000326    0.601347 v output16/A (sg13g2_buf_2)
     1    0.081898    0.132620    0.166380    0.767727 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132724    0.002479    0.770206 v sine_out[20] (out)
                                              0.770206   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.770206   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620206   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108214    0.000786    0.411049 ^ fanout55/A (sg13g2_buf_2)
     8    0.029729    0.071450    0.141014    0.552064 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.071486    0.001489    0.553553 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004856    0.031706    0.047944    0.601497 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.031712    0.000358    0.601855 v output11/A (sg13g2_buf_2)
     1    0.081855    0.132557    0.166587    0.768442 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.132660    0.002459    0.770901 v sine_out[16] (out)
                                              0.770901   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.770901   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620901   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030122    0.002093    0.393348 ^ fanout64/A (sg13g2_buf_8)
     7    0.037405    0.031193    0.074758    0.468106 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031596    0.002688    0.470794 ^ fanout62/A (sg13g2_buf_8)
     8    0.031478    0.028672    0.073474    0.544269 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028802    0.001855    0.546124 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.004185    0.035424    0.056931    0.603055 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.035424    0.000305    0.603361 v output36/A (sg13g2_buf_2)
     1    0.082152    0.133023    0.168598    0.771958 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133134    0.002603    0.774561 v sine_out[9] (out)
                                              0.774561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.774561   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624561   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038830    0.004101    0.396713 ^ _140_/B (sg13g2_nor2_2)
     5    0.022476    0.045392    0.055849    0.452561 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045406    0.000756    0.453317 v _152_/B (sg13g2_nor2_2)
     4    0.019233    0.094036    0.096786    0.550103 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.094054    0.001066    0.551169 ^ _277_/B (sg13g2_nor2_1)
     1    0.004303    0.029372    0.053629    0.604799 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.029372    0.000165    0.604964 v output32/A (sg13g2_buf_2)
     1    0.082903    0.135484    0.163759    0.768723 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.135898    0.006181    0.774904 v sine_out[5] (out)
                                              0.774904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.774904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624904   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038830    0.004101    0.396713 ^ _140_/B (sg13g2_nor2_2)
     5    0.022476    0.045392    0.055849    0.452561 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045413    0.000906    0.453467 v _144_/A (sg13g2_nand2_1)
     2    0.011594    0.059488    0.063302    0.516770 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.059509    0.000910    0.517679 ^ _145_/B (sg13g2_nand2_1)
     1    0.007771    0.057522    0.077586    0.595266 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.057551    0.001034    0.596300 v output9/A (sg13g2_buf_2)
     1    0.081877    0.132687    0.179082    0.775381 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.132791    0.002470    0.777851 v sine_out[14] (out)
                                              0.777851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.777851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.627851   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108214    0.000786    0.411049 ^ fanout55/A (sg13g2_buf_2)
     8    0.029729    0.071450    0.141014    0.552064 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.071489    0.001542    0.553606 ^ _167_/A (sg13g2_nor2_1)
     1    0.005122    0.029540    0.054886    0.608493 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029545    0.000356    0.608849 v output19/A (sg13g2_buf_2)
     1    0.082519    0.134877    0.163515    0.772364 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.135271    0.006013    0.778377 v sine_out[23] (out)
                                              0.778377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.778377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628377   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030421    0.002342    0.468671 ^ _135_/B (sg13g2_nor2_1)
     1    0.005882    0.026855    0.037088    0.505759 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.026879    0.000440    0.506199 v _174_/A (sg13g2_nand2_1)
     1    0.005419    0.032312    0.037903    0.544103 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.032332    0.000402    0.544505 ^ _175_/B (sg13g2_nand2_1)
     1    0.006330    0.047081    0.061869    0.606374 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.047106    0.000468    0.606841 v output22/A (sg13g2_buf_2)
     1    0.082646    0.135147    0.172090    0.778931 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.135549    0.006080    0.785011 v sine_out[26] (out)
                                              0.785011   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.785011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635011   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030198    0.001007    0.467336 ^ _183_/A (sg13g2_and2_1)
     2    0.007507    0.042588    0.090962    0.558298 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042589    0.000240    0.558538 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004124    0.030101    0.066086    0.624624 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.030101    0.000162    0.624787 v output25/A (sg13g2_buf_2)
     1    0.083338    0.134807    0.166911    0.791697 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.134954    0.003166    0.794864 v sine_out[29] (out)
                                              0.794864   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.794864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.644864   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030198    0.001007    0.467336 ^ _183_/A (sg13g2_and2_1)
     2    0.007507    0.042588    0.090962    0.558298 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042591    0.000384    0.558682 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.004806    0.031843    0.065129    0.623811 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.031844    0.000348    0.624159 v output27/A (sg13g2_buf_2)
     1    0.083506    0.135069    0.167879    0.792039 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.135221    0.003245    0.795284 v sine_out[30] (out)
                                              0.795284   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.795284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645284   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.019665    0.161473    0.285236 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019665    0.000113    0.285349 v fanout56/A (sg13g2_buf_1)
     4    0.024657    0.082583    0.110505    0.395854 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.082631    0.001135    0.396989 v _239_/A (sg13g2_and3_1)
     1    0.005891    0.029556    0.101393    0.498382 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.029563    0.000420    0.498802 v _256_/A2 (sg13g2_a22oi_1)
     1    0.006199    0.075516    0.095845    0.594648 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.075526    0.000802    0.595450 ^ output4/A (sg13g2_buf_2)
     1    0.084630    0.178508    0.202233    0.797683 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.178931    0.007129    0.804812 ^ sine_out[0] (out)
                                              0.804812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.804812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.654812   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038830    0.004101    0.396713 ^ _140_/B (sg13g2_nor2_2)
     5    0.022476    0.045392    0.055849    0.452561 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045406    0.000756    0.453317 v _152_/B (sg13g2_nor2_2)
     4    0.019233    0.094036    0.096786    0.550103 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.094052    0.001001    0.551104 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.004017    0.030234    0.085355    0.636459 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.030235    0.000289    0.636748 v output18/A (sg13g2_buf_2)
     1    0.081874    0.133202    0.165814    0.802561 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.133306    0.002469    0.805030 v sine_out[22] (out)
                                              0.805030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.805030   data arrival time
---------------------------------------------------------------------------------------------
                                              0.655030   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038830    0.004101    0.396713 ^ _140_/B (sg13g2_nor2_2)
     5    0.022476    0.045392    0.055849    0.452561 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045406    0.000756    0.453317 v _152_/B (sg13g2_nor2_2)
     4    0.019233    0.094036    0.096786    0.550103 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.094051    0.000979    0.551082 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.004410    0.035985    0.087154    0.638236 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.035985    0.000306    0.638541 v output6/A (sg13g2_buf_2)
     1    0.081889    0.132625    0.168675    0.807216 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.132729    0.002476    0.809693 v sine_out[11] (out)
                                              0.809693   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.809693   data arrival time
---------------------------------------------------------------------------------------------
                                              0.659692   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030211    0.001105    0.467434 ^ _150_/B (sg13g2_and2_1)
     3    0.012065    0.060055    0.109209    0.576643 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.060056    0.000344    0.576987 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.005159    0.033163    0.073756    0.650743 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.033168    0.000337    0.651081 v output17/A (sg13g2_buf_2)
     1    0.082654    0.135111    0.165357    0.816437 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.135514    0.006087    0.822525 v sine_out[21] (out)
                                              0.822525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.822525   data arrival time
---------------------------------------------------------------------------------------------
                                              0.672525   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108217    0.000908    0.411171 ^ fanout53/A (sg13g2_buf_8)
     8    0.034815    0.033408    0.108958    0.520129 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.035045    0.006325    0.526454 ^ _130_/B (sg13g2_nor2_1)
     2    0.010673    0.041842    0.050800    0.577254 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041849    0.000429    0.577682 v _136_/B (sg13g2_nand2b_2)
     4    0.018251    0.048811    0.052838    0.630520 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.048843    0.001012    0.631532 ^ _276_/A (sg13g2_nor2_1)
     1    0.003770    0.027972    0.042648    0.674181 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.027972    0.000146    0.674327 v output31/A (sg13g2_buf_2)
     1    0.082255    0.133151    0.165077    0.839404 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133265    0.002650    0.842054 v sine_out[4] (out)
                                              0.842054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.842054   data arrival time
---------------------------------------------------------------------------------------------
                                              0.692054   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023679    0.001495    0.123984 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013169    0.048729    0.186210    0.310194 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.048734    0.000525    0.310719 v fanout67/A (sg13g2_buf_8)
     8    0.039285    0.030062    0.090043    0.400762 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030425    0.002316    0.403079 v _125_/A (sg13g2_inv_2)
     3    0.016208    0.040721    0.043372    0.446450 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.040733    0.000581    0.447032 ^ fanout50/A (sg13g2_buf_8)
     8    0.035037    0.030604    0.079185    0.526216 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.030846    0.002142    0.528359 ^ _185_/A (sg13g2_nor2_2)
     5    0.022636    0.046275    0.055679    0.584038 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.046311    0.001051    0.585089 v _278_/B (sg13g2_nor2_1)
     1    0.004093    0.055310    0.062370    0.647459 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.055310    0.000293    0.647752 ^ output33/A (sg13g2_buf_2)
     1    0.082530    0.174133    0.190126    0.837878 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.174442    0.006034    0.843912 ^ sine_out[6] (out)
                                              0.843912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.843912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.693912   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030122    0.002093    0.393348 ^ fanout64/A (sg13g2_buf_8)
     7    0.037405    0.031193    0.074758    0.468106 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031438    0.001943    0.470049 ^ fanout63/A (sg13g2_buf_1)
     5    0.022704    0.099429    0.118158    0.588206 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.099460    0.001454    0.589661 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.005042    0.037565    0.088761    0.678422 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.037567    0.000354    0.678776 v output8/A (sg13g2_buf_2)
     1    0.081843    0.132560    0.169406    0.848182 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.132662    0.002453    0.850635 v sine_out[13] (out)
                                              0.850635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.850635   data arrival time
---------------------------------------------------------------------------------------------
                                              0.700635   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108217    0.000908    0.411171 ^ fanout53/A (sg13g2_buf_8)
     8    0.034815    0.033408    0.108958    0.520129 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.035045    0.006325    0.526454 ^ _130_/B (sg13g2_nor2_1)
     2    0.010673    0.041842    0.050800    0.577254 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041849    0.000429    0.577682 v _136_/B (sg13g2_nand2b_2)
     4    0.018251    0.048811    0.052838    0.630520 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.048847    0.001066    0.631586 ^ _279_/A (sg13g2_nor2_1)
     1    0.006215    0.034367    0.048953    0.680539 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.034404    0.000631    0.681170 v output34/A (sg13g2_buf_2)
     1    0.082349    0.134627    0.165720    0.846890 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.135011    0.005939    0.852829 v sine_out[7] (out)
                                              0.852829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.852829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.702829   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.035960    0.175532    0.298382 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035963    0.000367    0.298749 v fanout70/A (sg13g2_buf_8)
     8    0.049022    0.033329    0.086653    0.385402 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.034141    0.004014    0.389416 v fanout69/A (sg13g2_buf_8)
     8    0.029858    0.026553    0.080330    0.469745 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.026564    0.000898    0.470643 v _146_/B1 (sg13g2_o21ai_1)
     4    0.018196    0.097769    0.089354    0.559997 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.097772    0.000467    0.560464 ^ _171_/A (sg13g2_nand2_1)
     1    0.004515    0.042650    0.070753    0.631216 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.042653    0.000328    0.631544 v _172_/B (sg13g2_nand2_1)
     1    0.005711    0.039721    0.048847    0.680391 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.039722    0.000393    0.680784 ^ output21/A (sg13g2_buf_2)
     1    0.082651    0.174451    0.182570    0.863354 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.174766    0.006096    0.869450 ^ sine_out[25] (out)
                                              0.869450   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.869450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.719450   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108217    0.000908    0.411171 ^ fanout53/A (sg13g2_buf_8)
     8    0.034815    0.033408    0.108958    0.520129 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.034350    0.004792    0.524921 ^ _143_/A (sg13g2_nor2_1)
     2    0.006616    0.032815    0.044313    0.569234 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032816    0.000194    0.569428 v _147_/A (sg13g2_nand2_1)
     2    0.010946    0.054578    0.056174    0.625602 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054615    0.001151    0.626753 ^ _149_/B (sg13g2_nand2_1)
     1    0.007552    0.055863    0.074875    0.701628 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.055891    0.000995    0.702623 v output10/A (sg13g2_buf_2)
     1    0.082211    0.133188    0.178535    0.881157 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.133300    0.002625    0.883783 v sine_out[15] (out)
                                              0.883783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.883783   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733783   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030989    0.001151    0.778878 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018196    0.207064    0.184723    0.963600 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207068    0.000799    0.964400 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007793    0.083136    0.134009    1.098409 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.083136    0.000264    1.098673 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004895    0.086744    0.118155    1.216828 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.086745    0.000352    1.217180 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004903    0.058312    0.083335    1.300516 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.058312    0.000340    1.300856 v _273_/A (sg13g2_nor2_1)
     1    0.004963    0.064999    0.077697    1.378553 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.065010    0.000376    1.378929 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004458    0.059551    0.069994    1.448922 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059551    0.000328    1.449251 v output15/A (sg13g2_buf_2)
     1    0.084130    0.137582    0.179179    1.628429 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.138084    0.006850    1.635279 v sine_out[1] (out)
                                              1.635279   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.635279   data arrival time
---------------------------------------------------------------------------------------------
                                              2.214721   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030989    0.001151    0.778878 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018196    0.207064    0.184723    0.963600 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207068    0.000799    0.964400 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007793    0.083136    0.134009    1.098409 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.083136    0.000258    1.098666 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004636    0.088384    0.109195    1.207861 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.088384    0.000328    1.208189 ^ _239_/B (sg13g2_and3_1)
     1    0.005994    0.043749    0.143374    1.351564 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.043751    0.000430    1.351994 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.006112    0.078617    0.080084    1.432078 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.078619    0.000787    1.432865 v output4/A (sg13g2_buf_2)
     1    0.084630    0.138455    0.188748    1.621613 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.138995    0.007114    1.628727 v sine_out[0] (out)
                                              1.628727   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.628727   data arrival time
---------------------------------------------------------------------------------------------
                                              2.221273   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030989    0.001151    0.778878 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018196    0.207064    0.184723    0.963600 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207066    0.000547    0.964148 ^ _185_/B (sg13g2_nor2_2)
     5    0.022636    0.084861    0.117569    1.081716 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.084869    0.000838    1.082554 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004402    0.086639    0.108214    1.190768 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.086639    0.000173    1.190941 ^ output29/A (sg13g2_buf_2)
     1    0.084425    0.178177    0.207529    1.398470 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.178588    0.007025    1.405495 ^ sine_out[32] (out)
                                              1.405495   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.405495   data arrival time
---------------------------------------------------------------------------------------------
                                              2.444505   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030989    0.001151    0.778878 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018196    0.207064    0.184723    0.963600 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207066    0.000547    0.964148 ^ _185_/B (sg13g2_nor2_2)
     5    0.022636    0.084861    0.117569    1.081716 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.084869    0.000835    1.082552 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004894    0.070729    0.102380    1.184932 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.070729    0.000356    1.185288 ^ output27/A (sg13g2_buf_2)
     1    0.083506    0.175847    0.201084    1.386372 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.175934    0.003248    1.389620 ^ sine_out[30] (out)
                                              1.389620   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.389620   data arrival time
---------------------------------------------------------------------------------------------
                                              2.460380   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030989    0.001151    0.778878 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018196    0.207064    0.184723    0.963600 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207068    0.000805    0.964405 ^ _147_/B (sg13g2_nand2_1)
     2    0.010563    0.091533    0.132430    1.096835 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.091545    0.001087    1.097922 v _275_/B (sg13g2_nor2_1)
     1    0.005398    0.073091    0.085003    1.182925 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.073099    0.000367    1.183292 ^ output30/A (sg13g2_buf_2)
     1    0.082827    0.174449    0.201531    1.384822 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.174520    0.002924    1.387746 ^ sine_out[3] (out)
                                              1.387746   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.387746   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462254   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030989    0.001151    0.778878 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018196    0.207064    0.184723    0.963600 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207068    0.000805    0.964405 ^ _147_/B (sg13g2_nand2_1)
     2    0.010563    0.091533    0.132430    1.096835 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.091546    0.001103    1.097938 v _149_/B (sg13g2_nand2_1)
     1    0.007639    0.055406    0.073954    1.171892 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.055460    0.001012    1.172904 ^ output10/A (sg13g2_buf_2)
     1    0.082211    0.173140    0.192184    1.365088 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.173198    0.002627    1.367715 ^ sine_out[15] (out)
                                              1.367715   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.367715   data arrival time
---------------------------------------------------------------------------------------------
                                              2.482285   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030989    0.001151    0.778878 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018196    0.207064    0.184723    0.963600 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207066    0.000547    0.964148 ^ _185_/B (sg13g2_nor2_2)
     5    0.022636    0.084861    0.117569    1.081716 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.084875    0.001052    1.082768 v _278_/B (sg13g2_nor2_1)
     1    0.004093    0.062929    0.074538    1.157306 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.062929    0.000293    1.157599 ^ output33/A (sg13g2_buf_2)
     1    0.082530    0.174155    0.193878    1.351477 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.174464    0.006034    1.357510 ^ sine_out[6] (out)
                                              1.357510   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.357510   data arrival time
---------------------------------------------------------------------------------------------
                                              2.492489   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038626    0.000682    0.817389 v _163_/A1 (sg13g2_o21ai_1)
     4    0.020113    0.226940    0.207460    1.024849 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.226973    0.002261    1.027110 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.005159    0.073077    0.123681    1.150791 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.073078    0.000337    1.151128 v output17/A (sg13g2_buf_2)
     1    0.082654    0.135257    0.184639    1.335768 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.135659    0.006087    1.341855 v sine_out[21] (out)
                                              1.341855   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.341855   data arrival time
---------------------------------------------------------------------------------------------
                                              2.508145   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038626    0.000682    0.817389 v _163_/A1 (sg13g2_o21ai_1)
     4    0.020113    0.226940    0.207460    1.024849 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.226973    0.002258    1.027106 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004124    0.078005    0.114645    1.141752 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.078005    0.000162    1.141914 v output25/A (sg13g2_buf_2)
     1    0.083338    0.134983    0.190048    1.331962 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.135130    0.003166    1.335128 v sine_out[29] (out)
                                              1.335128   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.335128   data arrival time
---------------------------------------------------------------------------------------------
                                              2.514872   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038626    0.000682    0.817389 v _163_/A1 (sg13g2_o21ai_1)
     4    0.020113    0.226940    0.207460    1.024849 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.226972    0.002225    1.027074 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003324    0.064364    0.113444    1.140518 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.064364    0.000133    1.140651 v output5/A (sg13g2_buf_2)
     1    0.081934    0.132799    0.182418    1.323069 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.132904    0.002495    1.325564 v sine_out[10] (out)
                                              1.325564   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.325564   data arrival time
---------------------------------------------------------------------------------------------
                                              2.524436   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030989    0.001151    0.778878 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018196    0.207064    0.184723    0.963600 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207065    0.000467    0.964067 ^ _171_/A (sg13g2_nand2_1)
     1    0.004515    0.067697    0.091943    1.056010 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.067698    0.000328    1.056338 v _172_/B (sg13g2_nand2_1)
     1    0.005711    0.044465    0.058304    1.114641 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.044466    0.000394    1.115035 ^ output21/A (sg13g2_buf_2)
     1    0.082651    0.174383    0.184894    1.299929 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.174698    0.006096    1.306025 ^ sine_out[25] (out)
                                              1.306025   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.306025   data arrival time
---------------------------------------------------------------------------------------------
                                              2.543975   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038626    0.000682    0.817389 v _163_/A1 (sg13g2_o21ai_1)
     4    0.020113    0.226940    0.207460    1.024849 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.226971    0.002183    1.027032 ^ _276_/B (sg13g2_nor2_1)
     1    0.003770    0.053105    0.073274    1.100306 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.053105    0.000146    1.100452 v output31/A (sg13g2_buf_2)
     1    0.082255    0.133244    0.177215    1.277668 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133358    0.002650    1.280318 v sine_out[4] (out)
                                              1.280318   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.280318   data arrival time
---------------------------------------------------------------------------------------------
                                              2.569682   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000542    0.122895 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004811    0.024541    0.165802    0.288697 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024547    0.000300    0.288997 v fanout73/A (sg13g2_buf_1)
     5    0.022487    0.077721    0.107307    0.396304 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.077726    0.000672    0.396976 v fanout72/A (sg13g2_buf_2)
     5    0.028409    0.056373    0.125039    0.522015 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.056435    0.001661    0.523676 v fanout71/A (sg13g2_buf_8)
     8    0.036643    0.029482    0.093186    0.616862 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029495    0.000946    0.617808 v _141_/A (sg13g2_or2_1)
     3    0.013677    0.058425    0.132961    0.750769 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.058435    0.000751    0.751520 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009059    0.123943    0.131264    0.882784 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.123943    0.000512    0.883297 ^ _174_/B (sg13g2_nand2_1)
     1    0.005183    0.051371    0.085398    0.968695 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.051373    0.000380    0.969075 v _175_/B (sg13g2_nand2_1)
     1    0.006417    0.043872    0.054341    1.023416 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.043873    0.000476    1.023893 ^ output22/A (sg13g2_buf_2)
     1    0.082646    0.174371    0.184601    1.208493 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.174686    0.006091    1.214584 ^ sine_out[26] (out)
                                              1.214584   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.214584   data arrival time
---------------------------------------------------------------------------------------------
                                              2.635416   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038635    0.000833    0.817540 v _138_/A (sg13g2_nor2_1)
     2    0.008967    0.117275    0.094947    0.912487 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.117280    0.000628    0.913115 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.005042    0.061038    0.096726    1.009842 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.061038    0.000355    1.010196 v output8/A (sg13g2_buf_2)
     1    0.081843    0.132647    0.180742    1.190938 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.132750    0.002453    1.193391 v sine_out[13] (out)
                                              1.193391   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.193391   data arrival time
---------------------------------------------------------------------------------------------
                                              2.656609   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009587    0.038152    0.177507    0.301293 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038156    0.000419    0.301712 v fanout66/A (sg13g2_buf_8)
     5    0.031964    0.027382    0.082686    0.384398 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027403    0.001167    0.385565 v fanout65/A (sg13g2_buf_8)
     8    0.034400    0.027808    0.078202    0.463767 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028175    0.002873    0.466640 v _142_/A (sg13g2_or2_1)
     7    0.029768    0.103773    0.174393    0.641034 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.103820    0.002066    0.643099 v _143_/B (sg13g2_nor2_1)
     2    0.006936    0.085893    0.098276    0.741375 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.085893    0.000219    0.741594 ^ _144_/B (sg13g2_nand2_1)
     2    0.011211    0.087304    0.103062    0.844657 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.087341    0.000837    0.845494 v _212_/B (sg13g2_nor2_1)
     2    0.009791    0.104624    0.111495    0.956989 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.104631    0.000666    0.957655 ^ output26/A (sg13g2_buf_2)
     1    0.083545    0.176408    0.214272    1.171928 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.176766    0.006525    1.178452 ^ sine_out[2] (out)
                                              1.178452   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.178452   data arrival time
---------------------------------------------------------------------------------------------
                                              2.671548   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.031106    0.001910    0.779637 v _128_/A (sg13g2_inv_2)
     5    0.020291    0.049012    0.049696    0.829333 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049034    0.000838    0.830171 ^ _138_/A (sg13g2_nor2_1)
     2    0.008727    0.050235    0.055608    0.885778 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.050265    0.000624    0.886402 v _279_/B (sg13g2_nor2_1)
     1    0.006303    0.072750    0.077021    0.963424 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.072755    0.000643    0.964067 ^ output34/A (sg13g2_buf_2)
     1    0.082349    0.173869    0.198543    1.162610 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.174170    0.005949    1.168559 ^ sine_out[7] (out)
                                              1.168559   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.168559   data arrival time
---------------------------------------------------------------------------------------------
                                              2.681441   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000542    0.122895 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004870    0.030949    0.169777    0.292672 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.030949    0.000305    0.292977 ^ fanout73/A (sg13g2_buf_1)
     5    0.023044    0.100522    0.118790    0.411767 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.100529    0.000689    0.412456 ^ fanout72/A (sg13g2_buf_2)
     5    0.028991    0.069814    0.137444    0.549899 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.069853    0.001542    0.551441 ^ _137_/B (sg13g2_nand3_1)
     5    0.023113    0.209365    0.208789    0.760231 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.209371    0.000929    0.761160 v _156_/B (sg13g2_nand2b_1)
     2    0.007588    0.076989    0.102773    0.863932 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076989    0.000237    0.864169 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005812    0.057377    0.086837    0.951006 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.057378    0.000410    0.951415 v output13/A (sg13g2_buf_2)
     1    0.082224    0.133213    0.179262    1.130677 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.133325    0.002632    1.133309 v sine_out[18] (out)
                                              1.133309   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.133309   data arrival time
---------------------------------------------------------------------------------------------
                                              2.716691   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009587    0.038152    0.177507    0.301293 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038156    0.000419    0.301712 v fanout66/A (sg13g2_buf_8)
     5    0.031964    0.027382    0.082686    0.384398 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027403    0.001167    0.385565 v fanout65/A (sg13g2_buf_8)
     8    0.034400    0.027808    0.078202    0.463767 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028175    0.002873    0.466640 v _142_/A (sg13g2_or2_1)
     7    0.029768    0.103773    0.174393    0.641034 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.103820    0.002066    0.643099 v _143_/B (sg13g2_nor2_1)
     2    0.006936    0.085893    0.098276    0.741375 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.085893    0.000219    0.741594 ^ _144_/B (sg13g2_nand2_1)
     2    0.011211    0.087304    0.103062    0.844657 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.087342    0.000873    0.845530 v _145_/B (sg13g2_nand2_1)
     1    0.007858    0.055422    0.073032    0.918562 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.055478    0.001051    0.919613 ^ output9/A (sg13g2_buf_2)
     1    0.081877    0.172454    0.191834    1.111446 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.172506    0.002472    1.113918 ^ sine_out[14] (out)
                                              1.113918   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.113918   data arrival time
---------------------------------------------------------------------------------------------
                                              2.736082   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000542    0.122895 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004870    0.030949    0.169777    0.292672 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.030949    0.000305    0.292977 ^ fanout73/A (sg13g2_buf_1)
     5    0.023044    0.100522    0.118790    0.411767 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.100529    0.000689    0.412456 ^ fanout72/A (sg13g2_buf_2)
     5    0.028991    0.069814    0.137444    0.549899 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.069853    0.001542    0.551441 ^ _137_/B (sg13g2_nand3_1)
     5    0.023113    0.209365    0.208789    0.760231 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.209371    0.000929    0.761160 v _156_/B (sg13g2_nand2b_1)
     2    0.007588    0.076989    0.102773    0.863932 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076989    0.000243    0.864175 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003765    0.046727    0.069373    0.933548 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.046728    0.000273    0.933821 v output23/A (sg13g2_buf_2)
     1    0.083610    0.137283    0.170104    1.103925 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.138324    0.009764    1.113689 v sine_out[27] (out)
                                              1.113689   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.113689   data arrival time
---------------------------------------------------------------------------------------------
                                              2.736311   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.035960    0.175532    0.298382 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035963    0.000367    0.298749 v fanout70/A (sg13g2_buf_8)
     8    0.049022    0.033329    0.086653    0.385402 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.034141    0.004014    0.389416 v fanout69/A (sg13g2_buf_8)
     8    0.029858    0.026553    0.080330    0.469745 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.026564    0.000896    0.470641 v _126_/A (sg13g2_inv_1)
     3    0.012593    0.058424    0.056784    0.527425 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.058427    0.000341    0.527766 ^ _161_/B (sg13g2_nand2_1)
     3    0.015661    0.100508    0.112037    0.639803 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.100547    0.000990    0.640792 v _177_/B (sg13g2_nand2_1)
     3    0.011729    0.071857    0.092046    0.732839 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.071886    0.000316    0.733155 ^ _179_/A (sg13g2_nand2_1)
     2    0.008005    0.063539    0.078910    0.812064 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063566    0.000428    0.812493 v _281_/B (sg13g2_nor2_1)
     1    0.007509    0.083907    0.088988    0.901480 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.083912    0.000527    0.902007 ^ output35/A (sg13g2_buf_2)
     1    0.082248    0.172666    0.206338    1.108346 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.172725    0.002644    1.110990 ^ sine_out[8] (out)
                                              1.110990   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.110990   data arrival time
---------------------------------------------------------------------------------------------
                                              2.739010   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000542    0.122895 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004811    0.024541    0.165802    0.288697 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024547    0.000300    0.288997 v fanout73/A (sg13g2_buf_1)
     5    0.022487    0.077721    0.107307    0.396304 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.077726    0.000672    0.396976 v fanout72/A (sg13g2_buf_2)
     5    0.028409    0.056373    0.125039    0.522015 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.056435    0.001661    0.523676 v fanout71/A (sg13g2_buf_8)
     8    0.036643    0.029482    0.093186    0.616862 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029500    0.001179    0.618041 v _158_/B (sg13g2_nor2_1)
     3    0.014745    0.136182    0.120395    0.738436 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.136190    0.000858    0.739294 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003912    0.058705    0.096461    0.835755 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.058706    0.000155    0.835910 v _160_/B (sg13g2_nor2_1)
     1    0.004420    0.060310    0.068340    0.904250 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.060310    0.000177    0.904427 ^ output14/A (sg13g2_buf_2)
     1    0.081786    0.171724    0.194202    1.098629 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.171774    0.002429    1.101058 ^ sine_out[19] (out)
                                              1.101058   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.101058   data arrival time
---------------------------------------------------------------------------------------------
                                              2.748942   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000542    0.122895 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004811    0.024541    0.165802    0.288697 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024547    0.000300    0.288997 v fanout73/A (sg13g2_buf_1)
     5    0.022487    0.077721    0.107307    0.396304 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.077726    0.000672    0.396976 v fanout72/A (sg13g2_buf_2)
     5    0.028409    0.056373    0.125039    0.522015 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.056383    0.000758    0.522772 v _140_/A (sg13g2_nor2_2)
     5    0.023265    0.111196    0.120136    0.642909 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111204    0.000786    0.643694 ^ _152_/B (sg13g2_nor2_2)
     4    0.018916    0.057161    0.080765    0.724460 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057178    0.000913    0.725373 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004383    0.122771    0.139100    0.864473 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.122771    0.000315    0.864788 ^ output12/A (sg13g2_buf_2)
     1    0.081865    0.172030    0.220904    1.085693 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.172136    0.002465    1.088158 ^ sine_out[17] (out)
                                              1.088158   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.088158   data arrival time
---------------------------------------------------------------------------------------------
                                              2.761842   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000542    0.122895 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004870    0.030949    0.169777    0.292672 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.030949    0.000305    0.292977 ^ fanout73/A (sg13g2_buf_1)
     5    0.023044    0.100522    0.118790    0.411767 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.100529    0.000689    0.412456 ^ fanout72/A (sg13g2_buf_2)
     5    0.028991    0.069814    0.137444    0.549899 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.069853    0.001542    0.551441 ^ _137_/B (sg13g2_nand3_1)
     5    0.023113    0.209365    0.208789    0.760231 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.209369    0.000698    0.760929 v _166_/A (sg13g2_nor2_1)
     1    0.003503    0.068187    0.099887    0.860816 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.068187    0.000140    0.860956 ^ _167_/B (sg13g2_nor2_1)
     1    0.005122    0.035814    0.047764    0.908721 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.035815    0.000356    0.909077 v output19/A (sg13g2_buf_2)
     1    0.082519    0.134900    0.166544    1.075621 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.135294    0.006013    1.081635 v sine_out[23] (out)
                                              1.081635   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.081635   data arrival time
---------------------------------------------------------------------------------------------
                                              2.768365   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003123    0.024747    0.164910    0.288685 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024747    0.000120    0.288805 ^ fanout61/A (sg13g2_buf_1)
     5    0.022680    0.099387    0.114819    0.403624 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.099391    0.000547    0.404172 ^ fanout60/A (sg13g2_buf_1)
     4    0.025384    0.109546    0.154625    0.558797 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.109611    0.001443    0.560240 ^ fanout59/A (sg13g2_buf_1)
     4    0.016027    0.074460    0.130589    0.690828 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.074467    0.000789    0.691618 ^ _150_/A (sg13g2_and2_1)
     3    0.012065    0.060985    0.123357    0.814975 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.060991    0.000644    0.815619 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.004663    0.053005    0.071886    0.887505 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.053005    0.000327    0.887831 v output16/A (sg13g2_buf_2)
     1    0.081898    0.132702    0.176904    1.064735 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132806    0.002479    1.067214 v sine_out[20] (out)
                                              1.067214   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.067214   data arrival time
---------------------------------------------------------------------------------------------
                                              2.782786   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003123    0.024747    0.164910    0.288685 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024747    0.000120    0.288805 ^ fanout61/A (sg13g2_buf_1)
     5    0.022680    0.099387    0.114819    0.403624 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.099391    0.000547    0.404172 ^ fanout60/A (sg13g2_buf_1)
     4    0.025384    0.109546    0.154625    0.558797 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.109611    0.001443    0.560240 ^ fanout59/A (sg13g2_buf_1)
     4    0.016027    0.074460    0.130589    0.690828 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.074467    0.000789    0.691618 ^ _150_/A (sg13g2_and2_1)
     3    0.012065    0.060985    0.123357    0.814975 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.060992    0.000664    0.815639 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.004017    0.050942    0.068963    0.884602 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.050942    0.000289    0.884891 v output18/A (sg13g2_buf_2)
     1    0.081874    0.132657    0.175887    1.060778 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.132761    0.002469    1.063247 v sine_out[22] (out)
                                              1.063247   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.063247   data arrival time
---------------------------------------------------------------------------------------------
                                              2.786753   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003123    0.024747    0.164910    0.288685 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024747    0.000120    0.288805 ^ fanout61/A (sg13g2_buf_1)
     5    0.022680    0.099387    0.114819    0.403624 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.099391    0.000547    0.404172 ^ fanout60/A (sg13g2_buf_1)
     4    0.025384    0.109546    0.154625    0.558797 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.109611    0.001443    0.560240 ^ fanout59/A (sg13g2_buf_1)
     4    0.016027    0.074460    0.130589    0.690828 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.074462    0.000544    0.691372 ^ _181_/A (sg13g2_and2_1)
     4    0.015237    0.073210    0.133190    0.824562 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.073213    0.000571    0.825133 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.003358    0.043492    0.056414    0.881547 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.043492    0.000130    0.881678 v output28/A (sg13g2_buf_2)
     1    0.084332    0.139129    0.166466    1.048144 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.141105    0.013402    1.061546 v sine_out[31] (out)
                                              1.061546   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.061546   data arrival time
---------------------------------------------------------------------------------------------
                                              2.788454   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009587    0.038152    0.177507    0.301293 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038156    0.000419    0.301712 v fanout66/A (sg13g2_buf_8)
     5    0.031964    0.027382    0.082686    0.384398 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027403    0.001167    0.385565 v fanout65/A (sg13g2_buf_8)
     8    0.034400    0.027808    0.078202    0.463767 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028175    0.002873    0.466640 v _142_/A (sg13g2_or2_1)
     7    0.029768    0.103773    0.174393    0.641034 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.103839    0.002404    0.643437 v _168_/B (sg13g2_nor2_1)
     2    0.007635    0.090963    0.102809    0.746246 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.090995    0.000397    0.746643 ^ _169_/B (sg13g2_nand2_1)
     1    0.003703    0.049064    0.070485    0.817128 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.049064    0.000145    0.817273 v _170_/B (sg13g2_nand2_1)
     1    0.005356    0.039685    0.050170    0.867443 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.039686    0.000353    0.867797 ^ output20/A (sg13g2_buf_2)
     1    0.082474    0.174087    0.182360    1.050156 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.174394    0.006012    1.056169 ^ sine_out[24] (out)
                                              1.056169   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.056169   data arrival time
---------------------------------------------------------------------------------------------
                                              2.793831   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.035960    0.175532    0.298382 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035963    0.000367    0.298749 v fanout70/A (sg13g2_buf_8)
     8    0.049022    0.033329    0.086653    0.385402 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.034141    0.004014    0.389416 v fanout69/A (sg13g2_buf_8)
     8    0.029858    0.026553    0.080330    0.469745 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.026564    0.000896    0.470641 v _126_/A (sg13g2_inv_1)
     3    0.012593    0.058424    0.056784    0.527425 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.058427    0.000341    0.527766 ^ _161_/B (sg13g2_nand2_1)
     3    0.015661    0.100508    0.112037    0.639803 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.100547    0.000990    0.640792 v _177_/B (sg13g2_nand2_1)
     3    0.011729    0.071857    0.092046    0.732839 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.071886    0.000316    0.733155 ^ _179_/A (sg13g2_nand2_1)
     2    0.008005    0.063539    0.078910    0.812064 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063562    0.000226    0.812291 v _180_/B (sg13g2_nand2_1)
     1    0.004755    0.040382    0.053615    0.865906 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.040383    0.000340    0.866245 ^ output24/A (sg13g2_buf_2)
     1    0.082981    0.174727    0.185556    1.051802 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.174802    0.002998    1.054799 ^ sine_out[28] (out)
                                              1.054799   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.054799   data arrival time
---------------------------------------------------------------------------------------------
                                              2.795201   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000542    0.122895 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004811    0.024541    0.165802    0.288697 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024547    0.000300    0.288997 v fanout73/A (sg13g2_buf_1)
     5    0.022487    0.077721    0.107307    0.396304 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.077726    0.000672    0.396976 v fanout72/A (sg13g2_buf_2)
     5    0.028409    0.056373    0.125039    0.522015 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.056383    0.000758    0.522772 v _140_/A (sg13g2_nor2_2)
     5    0.023265    0.111196    0.120136    0.642909 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111204    0.000786    0.643694 ^ _152_/B (sg13g2_nor2_2)
     4    0.018916    0.057161    0.080765    0.724460 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057180    0.000959    0.725419 v _283_/A2 (sg13g2_a21oi_1)
     1    0.004498    0.072623    0.089718    0.815137 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.072623    0.000314    0.815451 ^ output6/A (sg13g2_buf_2)
     1    0.081889    0.171944    0.200385    1.015836 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.171995    0.002478    1.018314 ^ sine_out[11] (out)
                                              1.018314   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.018314   data arrival time
---------------------------------------------------------------------------------------------
                                              2.831686   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003064    0.019966    0.161752    0.285527 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019966    0.000117    0.285645 v fanout61/A (sg13g2_buf_1)
     5    0.022507    0.077771    0.105113    0.390758 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.077862    0.001925    0.392683 v fanout57/A (sg13g2_buf_2)
     8    0.030030    0.058972    0.127542    0.520224 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.058985    0.000848    0.521072 v _130_/A (sg13g2_nor2_1)
     2    0.010862    0.106462    0.113331    0.634404 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.106465    0.000439    0.634843 ^ _136_/B (sg13g2_nand2b_2)
     4    0.018479    0.078317    0.097034    0.731877 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.078337    0.001040    0.732917 v _277_/A (sg13g2_nor2_1)
     1    0.004391    0.059822    0.080706    0.813623 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.059822    0.000169    0.813792 ^ output32/A (sg13g2_buf_2)
     1    0.082903    0.174894    0.192785    1.006577 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.175218    0.006193    1.012770 ^ sine_out[5] (out)
                                              1.012770   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.012770   data arrival time
---------------------------------------------------------------------------------------------
                                              2.837230   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003064    0.019966    0.161752    0.285527 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019966    0.000117    0.285645 v fanout61/A (sg13g2_buf_1)
     5    0.022507    0.077771    0.105113    0.390758 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.077862    0.001925    0.392683 v fanout57/A (sg13g2_buf_2)
     8    0.030030    0.058972    0.127542    0.520224 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.058993    0.001040    0.521264 v _131_/A (sg13g2_or2_1)
     6    0.022689    0.085831    0.170134    0.691398 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085847    0.001143    0.692541 v _280_/B1 (sg13g2_a21oi_1)
     1    0.004273    0.071034    0.088172    0.780713 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.071034    0.000313    0.781026 ^ output36/A (sg13g2_buf_2)
     1    0.082152    0.172461    0.199877    0.980904 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.172518    0.002605    0.983508 ^ sine_out[9] (out)
                                              0.983508   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.983508   data arrival time
---------------------------------------------------------------------------------------------
                                              2.866492   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009587    0.038152    0.177507    0.301293 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038156    0.000419    0.301712 v fanout66/A (sg13g2_buf_8)
     5    0.031964    0.027382    0.082686    0.384398 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027403    0.001167    0.385565 v fanout65/A (sg13g2_buf_8)
     8    0.034400    0.027808    0.078202    0.463767 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028175    0.002873    0.466640 v _142_/A (sg13g2_or2_1)
     7    0.029768    0.103773    0.174393    0.641034 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.103849    0.002557    0.643591 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004944    0.072420    0.108820    0.752411 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.072420    0.000366    0.752777 ^ output11/A (sg13g2_buf_2)
     1    0.081855    0.171876    0.200250    0.953027 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.171928    0.002461    0.955488 ^ sine_out[16] (out)
                                              0.955488   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.955488   data arrival time
---------------------------------------------------------------------------------------------
                                              2.894512   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003064    0.019966    0.161752    0.285527 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019966    0.000117    0.285645 v fanout61/A (sg13g2_buf_1)
     5    0.022507    0.077771    0.105113    0.390758 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.077862    0.001925    0.392683 v fanout57/A (sg13g2_buf_2)
     8    0.030030    0.058972    0.127542    0.520224 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.058985    0.000848    0.521072 v _130_/A (sg13g2_nor2_1)
     2    0.010862    0.106462    0.113331    0.634404 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.106463    0.000325    0.634728 ^ _284_/A (sg13g2_and2_1)
     1    0.006842    0.042175    0.119257    0.753985 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.042180    0.000446    0.754431 ^ output7/A (sg13g2_buf_2)
     1    0.082639    0.174355    0.183755    0.938186 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.174670    0.006089    0.944275 ^ sine_out[12] (out)
                                              0.944275   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.944275   data arrival time
---------------------------------------------------------------------------------------------
                                              2.905725   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038638    0.000883    0.817590 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010265    0.137040    0.139231    0.956822 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137040    0.000450    0.957271 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010830    0.096141    0.129257    1.086529 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096185    0.000759    1.087287 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011174    0.144777    0.167811    1.255098 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.144782    0.000669    1.255767 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012092    0.099191    0.138960    1.394727 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.099238    0.000832    1.395559 v _209_/A2 (sg13g2_o21ai_1)
     1    0.008495    0.123150    0.143418    1.538977 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.123152    0.000651    1.539628 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002863    0.065159    0.116915    1.656543 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.065159    0.000185    1.656729 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.656729   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015140    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    5.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    5.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    5.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    5.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    5.123764 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973763   clock uncertainty
                                  0.000000    4.973763   clock reconvergence pessimism
                                 -0.126863    4.846900   library setup time
                                              4.846900   data required time
---------------------------------------------------------------------------------------------
                                              4.846900   data required time
                                             -1.656729   data arrival time
---------------------------------------------------------------------------------------------
                                              3.190171   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000715    0.123069 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009635    0.038226    0.177369    0.300437 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.038238    0.000638    0.301076 v _127_/A (sg13g2_inv_1)
     1    0.006132    0.035369    0.041389    0.342465 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.035385    0.000260    0.342725 ^ output3/A (sg13g2_buf_2)
     1    0.082520    0.173969    0.181469    0.524194 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.174132    0.004393    0.528587 ^ signB (out)
                                              0.528587   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.528587   data arrival time
---------------------------------------------------------------------------------------------
                                              3.321413   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038638    0.000883    0.817590 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010265    0.137040    0.139231    0.956822 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137040    0.000450    0.957271 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010830    0.096141    0.129257    1.086529 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096185    0.000759    1.087287 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011174    0.144777    0.167811    1.255098 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.144782    0.000669    1.255767 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012092    0.099191    0.138960    1.394727 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.099241    0.000944    1.395671 v _208_/B (sg13g2_xor2_1)
     1    0.002794    0.056635    0.117885    1.513557 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.056635    0.000102    1.513659 v _298_/D (sg13g2_dfrbpq_1)
                                              1.513659   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015140    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    5.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    5.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    5.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    5.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    5.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973776   clock uncertainty
                                  0.000000    4.973776   clock reconvergence pessimism
                                 -0.124886    4.848890   library setup time
                                              4.848890   data required time
---------------------------------------------------------------------------------------------
                                              4.848890   data required time
                                             -1.513659   data arrival time
---------------------------------------------------------------------------------------------
                                              3.335231   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000715    0.123069 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009789    0.049192    0.183887    0.306955 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049201    0.000654    0.307610 ^ output2/A (sg13g2_buf_2)
     1    0.081427    0.171730    0.187111    0.494721 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.171858    0.003875    0.498596 ^ sign (out)
                                              0.498596   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.498596   data arrival time
---------------------------------------------------------------------------------------------
                                              3.351404   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038638    0.000883    0.817590 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010265    0.137040    0.139231    0.956822 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137040    0.000450    0.957271 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010830    0.096141    0.129257    1.086529 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096185    0.000759    1.087287 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011174    0.144777    0.167811    1.255098 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.144784    0.000762    1.255860 ^ _204_/B (sg13g2_xor2_1)
     1    0.001801    0.050710    0.124092    1.379951 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.050710    0.000068    1.380020 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.380020   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015140    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    5.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    5.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    5.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    5.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001296    5.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973786   clock uncertainty
                                  0.000000    4.973786   clock reconvergence pessimism
                                 -0.122170    4.851616   library setup time
                                              4.851616   data required time
---------------------------------------------------------------------------------------------
                                              4.851616   data required time
                                             -1.380020   data arrival time
---------------------------------------------------------------------------------------------
                                              3.471596   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009587    0.038152    0.177507    0.301293 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038156    0.000419    0.301712 v fanout66/A (sg13g2_buf_8)
     5    0.031964    0.027382    0.082686    0.384398 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027403    0.001167    0.385565 v fanout65/A (sg13g2_buf_8)
     8    0.034400    0.027808    0.078202    0.463767 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028175    0.002873    0.466640 v _142_/A (sg13g2_or2_1)
     7    0.029768    0.103773    0.174393    0.641034 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.103820    0.002066    0.643099 v _143_/B (sg13g2_nor2_1)
     2    0.006936    0.085893    0.098276    0.741375 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.085893    0.000219    0.741594 ^ _144_/B (sg13g2_nand2_1)
     2    0.011211    0.087304    0.103062    0.844657 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.087341    0.000837    0.845494 v _212_/B (sg13g2_nor2_1)
     2    0.009791    0.104624    0.111495    0.956989 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.104632    0.000741    0.957730 ^ _213_/C (sg13g2_nand3_1)
     2    0.010853    0.112794    0.146748    1.104478 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.112796    0.000653    1.105131 v _214_/B (sg13g2_xnor2_1)
     1    0.002208    0.036617    0.113360    1.218490 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.036617    0.000078    1.218568 v _300_/D (sg13g2_dfrbpq_1)
                                              1.218568   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015140    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    5.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    5.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    5.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    5.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000715    5.123069 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973069   clock uncertainty
                                  0.000000    4.973069   clock reconvergence pessimism
                                 -0.117763    4.855306   library setup time
                                              4.855306   data required time
---------------------------------------------------------------------------------------------
                                              4.855306   data required time
                                             -1.218568   data arrival time
---------------------------------------------------------------------------------------------
                                              3.636738   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038638    0.000883    0.817590 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010265    0.137040    0.139231    0.956822 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137040    0.000450    0.957271 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010830    0.096141    0.129257    1.086529 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096186    0.000799    1.087328 v _200_/A (sg13g2_xor2_1)
     1    0.002434    0.052137    0.120418    1.207746 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.052137    0.000090    1.207835 v _296_/D (sg13g2_dfrbpq_1)
                                              1.207835   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015140    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    5.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    5.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    5.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    5.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023679    0.001495    5.123984 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973984   clock uncertainty
                                  0.000000    4.973984   clock reconvergence pessimism
                                 -0.123263    4.850721   library setup time
                                              4.850721   data required time
---------------------------------------------------------------------------------------------
                                              4.850721   data required time
                                             -1.207835   data arrival time
---------------------------------------------------------------------------------------------
                                              3.642886   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009587    0.038152    0.177507    0.301293 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038156    0.000419    0.301712 v fanout66/A (sg13g2_buf_8)
     5    0.031964    0.027382    0.082686    0.384398 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027403    0.001167    0.385565 v fanout65/A (sg13g2_buf_8)
     8    0.034400    0.027808    0.078202    0.463767 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028175    0.002873    0.466640 v _142_/A (sg13g2_or2_1)
     7    0.029768    0.103773    0.174393    0.641034 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.103820    0.002066    0.643099 v _143_/B (sg13g2_nor2_1)
     2    0.006936    0.085893    0.098276    0.741375 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.085893    0.000219    0.741594 ^ _144_/B (sg13g2_nand2_1)
     2    0.011211    0.087304    0.103062    0.844657 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.087341    0.000837    0.845494 v _212_/B (sg13g2_nor2_1)
     2    0.009791    0.104624    0.111495    0.956989 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.104632    0.000741    0.957730 ^ _213_/C (sg13g2_nand3_1)
     2    0.010853    0.112794    0.146748    1.104478 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.112794    0.000368    1.104846 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004718    0.083022    0.069479    1.174325 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.083022    0.000338    1.174662 ^ _219_/A (sg13g2_inv_1)
     1    0.002040    0.025244    0.039646    1.214308 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.025244    0.000075    1.214383 v _301_/D (sg13g2_dfrbpq_1)
                                              1.214383   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015140    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    5.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    5.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    5.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    5.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    5.123071 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973071   clock uncertainty
                                  0.000000    4.973071   clock reconvergence pessimism
                                 -0.113666    4.859405   library setup time
                                              4.859405   data required time
---------------------------------------------------------------------------------------------
                                              4.859405   data required time
                                             -1.214383   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645021   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038638    0.000883    0.817590 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010265    0.137040    0.139231    0.956822 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137040    0.000362    0.957184 ^ _196_/A (sg13g2_xor2_1)
     1    0.002969    0.061400    0.133364    1.090547 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.061400    0.000107    1.090654 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.090654   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015140    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    5.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    5.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    5.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    5.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    5.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972850   clock uncertainty
                                  0.000000    4.972850   clock reconvergence pessimism
                                 -0.125694    4.847156   library setup time
                                              4.847156   data required time
---------------------------------------------------------------------------------------------
                                              4.847156   data required time
                                             -1.090654   data arrival time
---------------------------------------------------------------------------------------------
                                              3.756502   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034860    0.002230    0.771596 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002374    0.066367    0.083551    0.855147 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.066367    0.000085    0.855232 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.855232   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015140    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    5.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    5.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    5.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    5.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000542    5.122896 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972896   clock uncertainty
                                  0.000000    4.972896   clock reconvergence pessimism
                                 -0.127307    4.845589   library setup time
                                              4.845589   data required time
---------------------------------------------------------------------------------------------
                                              4.845589   data required time
                                             -0.855232   data arrival time
---------------------------------------------------------------------------------------------
                                              3.990356   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.031106    0.001910    0.779637 v _128_/A (sg13g2_inv_2)
     5    0.020291    0.049012    0.049696    0.829333 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049021    0.000539    0.829872 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.829872   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015140    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    5.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    5.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    5.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    5.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    5.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973051   clock uncertainty
                                  0.000000    4.973051   clock reconvergence pessimism
                                 -0.121673    4.851378   library setup time
                                              4.851378   data required time
---------------------------------------------------------------------------------------------
                                              4.851378   data required time
                                             -0.829872   data arrival time
---------------------------------------------------------------------------------------------
                                              4.021506   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005882    0.027470    0.168435    0.291486 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027470    0.000164    0.291650 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009159    0.054572    0.392076    0.683727 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054572    0.000389    0.684116 v fanout74/A (sg13g2_buf_8)
     8    0.041039    0.030825    0.093610    0.777726 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030989    0.001151    0.778878 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018196    0.207064    0.184723    0.963600 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207068    0.000799    0.964400 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007793    0.083136    0.134009    1.098409 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.083136    0.000264    1.098673 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004895    0.086744    0.118155    1.216828 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.086745    0.000352    1.217180 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004903    0.058312    0.083335    1.300516 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.058312    0.000340    1.300856 v _273_/A (sg13g2_nor2_1)
     1    0.004963    0.064999    0.077697    1.378553 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.065010    0.000376    1.378929 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004458    0.059551    0.069994    1.448922 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059551    0.000328    1.449251 v output15/A (sg13g2_buf_2)
     1    0.084130    0.137582    0.179179    1.628429 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.138084    0.006850    1.635279 v sine_out[1] (out)
                                              1.635279   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.635279   data arrival time
---------------------------------------------------------------------------------------------
                                              2.214721   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.421945e-05 0.000000e+00 4.413533e-09 9.422387e-05  59.3%
Combinational        6.046349e-07 1.441155e-06 3.860977e-08 2.084400e-06   1.3%
Clock                4.465185e-05 1.804245e-05 2.141074e-09 6.269645e-05  39.4%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.394759e-04 1.948361e-05 4.516437e-08 1.590047e-04 100.0%
                            87.7%        12.3%         0.0%
Writing metric power__internal__total: 0.00013947594561614096
Writing metric power__switching__total: 1.9483610230963677e-5
Writing metric power__leakage__total: 4.516436646895272e-8
Writing metric power__total: 0.0001590047322679311

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15113451196093258
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.122850 source latency _295_/CLK ^
-0.123984 target latency _296_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151135 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.15091568699659016
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.123984 source latency _296_/CLK ^
-0.123069 target latency _300_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150916 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.2846092331256365
nom_typ_1p20V_25C: 0.2846092331256365
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.2147211358381225
nom_typ_1p20V_25C: 2.2147211358381225
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.284609
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.190171
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.122850         network latency _295_/CLK
        0.123984 network latency _296_/CLK
---------------
0.122850 0.123984 latency
        0.001135 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.134577         network latency _295_/CLK
        0.135740 network latency _296_/CLK
---------------
0.134577 0.135740 latency
        0.001163 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.81 fmax = 552.54
%OL_END_REPORT
