#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 18 16:51:33 2020
# Process ID: 23036
# Current directory: F:/DAKSHA/CommSrcs/FPGA/CZT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10624 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.xpr
# Log file: F:/DAKSHA/CommSrcs/FPGA/CZT/vivado.log
# Journal file: F:/DAKSHA/CommSrcs/FPGA/CZT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/DAKSHA/CommSrcs/FPGA/ip_repo/CZT_SPI_Comm_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/DAKSHA/CommSrcs/FPGA/ip_repo/CZT_SPI_Comm_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/DAKSHA/CommSrcs/FPGA/ip_repo/CZT_SPI_Comm_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 839.906 ; gain = 177.676
update_compile_order -fileset sources_1
open_bd_design {F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/BD_wo_axi.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:CZT_SPI_Comm:1.0 - CZT_SPI_Comm_0
Adding component instance block -- xilinx.com:module_ref:Serial_to_Parallel:1.0 - Serial_to_Parallel_0
Adding component instance block -- xilinx.com:module_ref:Time_Stamp:1.0 - Time_Stamp_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: BD_wo_axi_auto_pc_0 
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
INFO: [BD 41-434] Could not find an IP with XCI file by name: BD_wo_axi_s00_mmu_0 
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - FIFO_FULL_EMP
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - FIFO_Read_Data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Cmd_Out
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - CZT_WR_Req
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - CZT_Data_RW
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_10M
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /fifo_generator_0/rd_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /fifo_generator_0/wr_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /fifo_generator_0/rst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /CZT_SPI_Comm_0/m_axis_tlast(undef) and /fifo_generator_0/wr_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /FIFO_Read_Data/gpio2_io_o(undef) and /fifo_generator_0/rd_clk(clk)
Successfully read diagram <BD_wo_axi> from BD file <F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/BD_wo_axi.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ui/bd_88f27708.ui> 
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 957.398 ; gain = 99.844
set_property name FIFO_Full_Empty [get_bd_cells FIFO_FULL_EMP]
set_proper
ERROR: [Common 17-163] Missing value for option 'name', please type 'set_property -help' for usage info.
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </CZT_WR_Req/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </CZT_Data_RW/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </FIFO_Full_Empty/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </Cmd_Out/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </FIFO_Read_Data/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_clock_converter_0/s_axi_aresetn (associated clock /axi_clock_converter_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_clock_converter_0/m_axi_aresetn (associated clock /axi_clock_converter_0/m_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /CZT_SPI_Comm_0/reset (associated clock /CZT_SPI_Comm_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /Serial_to_Parallel_0/reset (associated clock /Serial_to_Parallel_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /Time_Stamp_0/reset (associated clock /Time_Stamp_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to reset source /proc_sys_reset_0/interconnect_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M02_ARESETN (associated clock /axi_interconnect_0/M02_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M03_ARESETN (associated clock /axi_interconnect_0/M03_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M04_ARESETN (associated clock /axi_interconnect_0/M04_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
WARNING: [BD 41-927] Following properties on pin /CZT_SPI_Comm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Serial_to_Parallel_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
assign_bd_address
Slave segment </CZT_Data_RW/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
Slave segment </CZT_WR_Req/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4121_0000 [ 64K ]>
Slave segment </Cmd_Out/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4122_0000 [ 64K ]>
Slave segment </FIFO_Full_Empty/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4123_0000 [ 64K ]>
Slave segment </FIFO_Read_Data/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4124_0000 [ 64K ]>
save_bd_design
Wrote  : <F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.srcs\sources_1\bd\BD_wo_axi\BD_wo_axi.bd> 
Wrote  : <F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ui/bd_88f27708.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_clock_converter_0/s_axi_aresetn (associated clock /axi_clock_converter_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_clock_converter_0/m_axi_aresetn (associated clock /axi_clock_converter_0/m_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /CZT_SPI_Comm_0/reset (associated clock /CZT_SPI_Comm_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /Serial_to_Parallel_0/reset (associated clock /Serial_to_Parallel_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /Time_Stamp_0/reset (associated clock /Time_Stamp_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to reset source /proc_sys_reset_0/interconnect_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M02_ARESETN (associated clock /axi_interconnect_0/M02_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M03_ARESETN (associated clock /axi_interconnect_0/M03_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M04_ARESETN (associated clock /axi_interconnect_0/M04_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_10M/peripheral_aresetn.
WARNING: [BD 41-927] Following properties on pin /CZT_SPI_Comm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Serial_to_Parallel_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
set_msg_config -suppress -id {BD 41-1347} 
set_msg_config -suppress -id {BD 41-1344} 
save_bd_design
Wrote  : <F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.srcs\sources_1\bd\BD_wo_axi\BD_wo_axi.bd> 
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /CZT_SPI_Comm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Serial_to_Parallel_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
set_property CONFIG.CLK_DOMAIN processing_system7_0_FCLK_CLK1 [get_bd_pins /CZT_SPI_Comm_0/clk]
save_bd_design
Wrote  : <F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.srcs\sources_1\bd\BD_wo_axi\BD_wo_axi.bd> 
validate_bd_design
ERROR: [BD 41-238] Port/Pin property CLK_DOMAIN does not match between /CZT_SPI_Comm_0/clk(processing_system7_0_FCLK_CLK1) and /processing_system7_0/FCLK_CLK1(BD_wo_axi_processing_system7_0_0_FCLK_CLK1)
WARNING: [BD 41-927] Following properties on pin /CZT_SPI_Comm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=10000000 
WARNING: [BD 41-927] Following properties on pin /Serial_to_Parallel_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property CONFIG.CLK_DOMAIN BD_wo_axi_processing_system7_0_0_FCLK_CLK1 [get_bd_pins /CZT_SPI_Comm_0/clk]
save_bd_design
Wrote  : <F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.srcs\sources_1\bd\BD_wo_axi\BD_wo_axi.bd> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /CZT_SPI_Comm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=10000000 
WARNING: [BD 41-927] Following properties on pin /Serial_to_Parallel_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /CZT_SPI_Comm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=10000000 
WARNING: [BD 41-927] Following properties on pin /Serial_to_Parallel_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
save_bd_design
Wrote  : <F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.srcs\sources_1\bd\BD_wo_axi\BD_wo_axi.bd> 
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /CZT_SPI_Comm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=10000000 
WARNING: [BD 41-927] Following properties on pin /Serial_to_Parallel_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /CZT_SPI_Comm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=10000000 
WARNING: [BD 41-927] Following properties on pin /Serial_to_Parallel_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
set_property CONFIG.FREQ_HZ 10000000 [get_bd_pins /CZT_SPI_Comm_0/clk]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /Serial_to_Parallel_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
set_property CONFIG.CLK_DOMAIN BD_wo_axi_processing_system7_0_0_FCLK_CLK1 [get_bd_pins /Serial_to_Parallel_0/clk]
set_property CONFIG.CLK_DOMAIN BD_wo_axi_processing_system7_0_0_FCLK_CLK1 [get_bd_pins /Time_Stamp_0/clk]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /Serial_to_Parallel_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=10000000 
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=10000000 
set_property CONFIG.FREQ_HZ 10000000 [get_bd_pins /Serial_to_Parallel_0/clk]
set_property CONFIG.FREQ_HZ 10000000 [get_bd_pins /Time_Stamp_0_0/clk]
WARNING: [BD 5-235] No pins matched 'get_bd_pins /Time_Stamp_0_0/clk'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=10000000 
set_property CONFIG.FREQ_HZ 10000000 [get_bd_pins /Time_Stamp_0/clk]
validate_bd_design
validate_bd_design -force
save_bd_design
Wrote  : <F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.srcs\sources_1\bd\BD_wo_axi\BD_wo_axi.bd> 
make_wrapper -files [get_files F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/BD_wo_axi.bd] -top
INFO: [BD 41-1662] The design 'BD_wo_axi.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/synth/BD_wo_axi.vhd
VHDL Output written to : F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/sim/BD_wo_axi.vhd
VHDL Output written to : F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/hdl/BD_wo_axi_wrapper.vhd
add_files -norecurse F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/hdl/BD_wo_axi_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1
file mkdir F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new
close [ open F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc w ]
add_files -fileset constrs_1 F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 17:27:02 2020...
