$date
	Tue Jun 24 23:06:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$scope module uut $end
$var wire 1 ! clk2 $end
$var wire 4 " inp [3:0] $end
$var wire 1 # rst $end
$var wire 4 $ c [3:0] $end
$var wire 4 % bcdsseg [3:0] $end
$var wire 4 & an [3:0] $end
$var wire 7 ' SSeg [0:6] $end
$scope module BCD $end
$var wire 1 ! clk2 $end
$var wire 4 ( inp [3:0] $end
$var wire 1 # rst $end
$var reg 1 ) algo $end
$var reg 4 * bcd [3:0] $end
$var reg 4 + c [3:0] $end
$upscope $end
$scope module BCDtoSSeg $end
$var wire 4 , BCD [3:0] $end
$var wire 4 - an [3:0] $end
$var wire 4 . c [3:0] $end
$var reg 7 / SSeg [0:6] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 /
b1 .
b1 -
b0 ,
b1 +
b0 *
0)
b1111 (
b1 '
b1 &
b0 %
b1 $
1#
b1111 "
0!
$end
#3000
0#
#5000
b10 &
b10 -
b10 $
b10 +
b10 .
b100100 '
b100100 /
1)
b101 %
b101 *
b101 ,
1!
#10000
0!
#15000
b1 &
b1 -
b1 $
b1 +
b1 .
b1001111 '
b1001111 /
0)
b1 %
b1 *
b1 ,
1!
#20000
0!
#25000
b10 &
b10 -
b10 $
b10 +
b10 .
b100100 '
b100100 /
1)
b101 %
b101 *
b101 ,
1!
#30000
0!
#35000
b1 &
b1 -
b1 $
b1 +
b1 .
b1001111 '
b1001111 /
0)
b1 %
b1 *
b1 ,
1!
#40000
0!
#45000
b10 &
b10 -
b10 $
b10 +
b10 .
b100100 '
b100100 /
1)
b101 %
b101 *
b101 ,
1!
#50000
0!
#55000
b1 &
b1 -
b1 $
b1 +
b1 .
b1001111 '
b1001111 /
0)
b1 %
b1 *
b1 ,
1!
#60000
0!
#65000
b10 &
b10 -
b10 $
b10 +
b10 .
b100100 '
b100100 /
1)
b101 %
b101 *
b101 ,
1!
#70000
0!
#75000
b1 &
b1 -
b1 $
b1 +
b1 .
b1001111 '
b1001111 /
0)
b1 %
b1 *
b1 ,
1!
#80000
0!
